TimeQuest Timing Analyzer report for dlx_de2_115
Tue Jul 22 15:13:27 2014
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Fast 1200mV 0C Model Metastability Report
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Propagation Delay
 84. Minimum Propagation Delay
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Report TCCS
 93. Report RSKM
 94. Unconstrained Paths
 95. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dlx_de2_115                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; dlx_de2_115.sdc ; OK     ; Tue Jul 22 15:13:18 2014 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]  ; { clk_1_u0|altpll_component|auto_generated|pll1|clk[0] }  ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0] ; { clk_10_u0|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                              ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
+-------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 7.64 MHz   ; 7.64 MHz        ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 130.14 MHz ; 130.14 MHz      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; -24.728 ; -85.715       ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 78.868  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; -0.145 ; -0.288        ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 0.221  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; CLOCK_50                                              ; 9.813   ; 0.000         ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 49.694  ; 0.000         ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 499.697 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                            ; To Node                                                                            ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -24.728 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.626      ; 125.222    ;
; -24.676 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.627      ; 125.171    ;
; -24.552 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.627      ; 125.047    ;
; -24.505 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.631      ; 125.004    ;
; -24.252 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.623      ; 124.743    ;
; -24.223 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.627      ; 124.718    ;
; -24.064 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.627      ; 124.559    ;
; -23.571 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 123.664    ;
; -23.444 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 123.542    ;
; -23.429 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 123.527    ;
; -23.249 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 123.342    ;
; -22.715 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.221      ; 122.804    ;
; -22.638 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.222      ; 122.728    ;
; -22.087 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.626      ; 122.581    ;
; -22.066 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.226      ; 122.160    ;
; -21.777 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 121.858    ;
; -21.725 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.214      ; 121.807    ;
; -21.601 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.214      ; 121.683    ;
; -21.554 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.218      ; 121.640    ;
; -21.301 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.210      ; 121.379    ;
; -21.272 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.214      ; 121.354    ;
; -21.237 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.241      ; 121.346    ;
; -21.220 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.226      ; 121.314    ;
; -21.214 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.221      ; 121.303    ;
; -21.169 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.226      ; 121.263    ;
; -21.138 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 121.231    ;
; -21.113 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.214      ; 121.195    ;
; -21.105 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.225      ; 121.198    ;
; -20.990 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.224      ; 121.082    ;
; -20.871 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.240      ; 120.979    ;
; -20.620 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 120.300    ;
; -20.493 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.183     ; 120.178    ;
; -20.478 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.183     ; 120.163    ;
; -20.314 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 120.420    ;
; -20.301 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 120.407    ;
; -20.298 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 119.978    ;
; -20.225 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 120.330    ;
; -20.128 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.240      ; 120.236    ;
; -19.784 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 119.890    ;
; -19.764 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.192     ; 119.440    ;
; -19.687 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.191     ; 119.364    ;
; -19.384 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.222      ; 119.474    ;
; -19.361 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 119.466    ;
; -19.190 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 119.295    ;
; -19.136 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.213      ; 119.217    ;
; -19.115 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 118.796    ;
; -19.014 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.237      ; 119.119    ;
; -18.286 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.172     ; 117.982    ;
; -18.269 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 117.950    ;
; -18.263 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.192     ; 117.939    ;
; -18.218 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 117.899    ;
; -18.187 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 117.867    ;
; -18.154 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 117.834    ;
; -18.039 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.189     ; 117.718    ;
; -17.920 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.173     ; 117.615    ;
; -17.363 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.175     ; 117.056    ;
; -17.350 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.175     ; 117.043    ;
; -17.274 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.176     ; 116.966    ;
; -17.177 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.173     ; 116.872    ;
; -16.833 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.175     ; 116.526    ;
; -16.433 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.191     ; 116.110    ;
; -16.410 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.176     ; 116.102    ;
; -16.281 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.634      ; 116.783    ;
; -16.239 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.176     ; 115.931    ;
; -16.229 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.635      ; 116.732    ;
; -16.105 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.635      ; 116.608    ;
; -16.063 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.176     ; 115.755    ;
; -16.058 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.639      ; 116.565    ;
; -15.805 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.631      ; 116.304    ;
; -15.776 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.635      ; 116.279    ;
; -15.617 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.635      ; 116.120    ;
; -15.124 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 115.225    ;
; -14.997 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 115.103    ;
; -14.982 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.238      ; 115.088    ;
; -14.802 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 114.903    ;
; -14.268 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 114.365    ;
; -14.191 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.230      ; 114.289    ;
; -13.640 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.634      ; 114.142    ;
; -13.619 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.234      ; 113.721    ;
; -12.790 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.249      ; 112.907    ;
; -12.773 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.234      ; 112.875    ;
; -12.767 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.229      ; 112.864    ;
; -12.722 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.234      ; 112.824    ;
; -12.691 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 112.792    ;
; -12.658 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.233      ; 112.759    ;
; -12.543 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.232      ; 112.643    ;
; -12.425 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.627      ; 112.920    ;
; -12.424 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 112.540    ;
; -12.373 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.628      ; 112.869    ;
; -12.249 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.628      ; 112.745    ;
; -12.202 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.632      ; 112.702    ;
; -11.949 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.624      ; 112.441    ;
; -11.920 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.628      ; 112.416    ;
; -11.867 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 111.981    ;
; -11.854 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 111.968    ;
; -11.778 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.245      ; 111.891    ;
; -11.761 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.628      ; 112.257    ;
; -11.681 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.248      ; 111.797    ;
; -11.337 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.246      ; 111.451    ;
; -11.268 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.226      ; 111.362    ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                         ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 78.868 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.793     ;
; 79.128 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.527     ;
; 79.143 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.518     ;
; 79.144 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.517     ;
; 79.144 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.517     ;
; 79.144 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.517     ;
; 79.145 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.516     ;
; 79.243 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.418     ;
; 79.319 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.305     ;
; 79.329 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.289     ;
; 79.398 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.257     ;
; 79.399 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.256     ;
; 79.399 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.256     ;
; 79.400 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.255     ;
; 79.401 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.254     ;
; 79.403 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.258     ;
; 79.445 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.216     ;
; 79.503 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 19.152     ;
; 79.512 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.149     ;
; 79.518 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.143     ;
; 79.519 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.142     ;
; 79.519 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.142     ;
; 79.519 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.142     ;
; 79.520 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 19.141     ;
; 79.579 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.039     ;
; 79.589 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 19.023     ;
; 79.594 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.030     ;
; 79.595 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.029     ;
; 79.595 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.029     ;
; 79.595 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.029     ;
; 79.596 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.028     ;
; 79.604 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.014     ;
; 79.604 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 19.020     ;
; 79.605 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.013     ;
; 79.605 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.013     ;
; 79.605 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.013     ;
; 79.606 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 19.012     ;
; 79.645 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[16] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 19.014     ;
; 79.663 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.992     ;
; 79.668 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.993     ;
; 79.678 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.983     ;
; 79.679 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.982     ;
; 79.679 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.982     ;
; 79.679 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.982     ;
; 79.680 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[15] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 18.979     ;
; 79.680 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.981     ;
; 79.705 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.950     ;
; 79.716 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.249     ; 18.903     ;
; 79.720 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.941     ;
; 79.721 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.940     ;
; 79.721 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.940     ;
; 79.721 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.940     ;
; 79.722 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.939     ;
; 79.748 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.913     ;
; 79.772 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.883     ;
; 79.773 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.882     ;
; 79.774 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.881     ;
; 79.774 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.881     ;
; 79.775 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.880     ;
; 79.776 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.879     ;
; 79.787 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.874     ;
; 79.788 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.873     ;
; 79.788 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.873     ;
; 79.788 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.873     ;
; 79.789 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.872     ;
; 79.824 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[18] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 18.835     ;
; 79.825 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[10] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 18.834     ;
; 79.827 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[17] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 18.832     ;
; 79.828 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[14] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.209     ; 18.831     ;
; 79.849 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.769     ;
; 79.850 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.768     ;
; 79.850 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.768     ;
; 79.851 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.767     ;
; 79.852 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.766     ;
; 79.859 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 18.753     ;
; 79.860 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 18.752     ;
; 79.860 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 18.752     ;
; 79.861 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 18.751     ;
; 79.862 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.256     ; 18.750     ;
; 79.864 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.250     ; 18.754     ;
; 79.879 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 18.745     ;
; 79.880 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 18.744     ;
; 79.880 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 18.744     ;
; 79.880 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 18.744     ;
; 79.880 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.249     ; 18.739     ;
; 79.881 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.244     ; 18.743     ;
; 79.898 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.249     ; 18.721     ;
; 79.928 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.727     ;
; 79.933 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.722     ;
; 79.934 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.721     ;
; 79.934 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.721     ;
; 79.935 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.720     ;
; 79.936 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.719     ;
; 79.943 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.718     ;
; 79.944 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.717     ;
; 79.944 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.717     ;
; 79.944 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.717     ;
; 79.945 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.207     ; 18.716     ;
; 79.973 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[12] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.203     ; 18.692     ;
; 79.975 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.213     ; 18.680     ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.145 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.977      ; 4.168      ;
; -0.143 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.977      ; 4.170      ;
; -0.076 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.977      ; 4.237      ;
; -0.074 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.977      ; 4.239      ;
; 0.404  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM   ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE               ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK           ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.421  ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_data_dly                                         ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_detc                                        ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.686      ;
; 0.429  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[20]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.431  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[23]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.453  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.468  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.470  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_wr_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.735      ;
; 0.472  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.476  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.742      ;
; 0.477  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.742      ;
; 0.480  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_we_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.483  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.749      ;
; 0.593  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.858      ;
; 0.597  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[22]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.863      ;
; 0.601  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[30]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[30]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.603  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[28]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[28]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[27]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[27]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.868      ;
; 0.613  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[31]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[31]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.879      ;
; 0.659  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                        ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.673  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.674  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.674  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.940      ;
; 0.690  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.955      ;
; 0.694  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.702  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.967      ;
; 0.707  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_ce_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.972      ;
; 0.740  ; boot_rom:rom_u0|data[23]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 0.863      ;
; 0.741  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.006      ;
; 0.746  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.011      ;
; 0.759  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.025      ;
; 0.762  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.028      ;
; 0.765  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[29]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[29]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.852  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[16]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.132      ;
; 0.856  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[0]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[0]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.135      ;
; 0.858  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[17]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[17]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.136      ;
; 0.861  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.127      ;
; 0.864  ; boot_rom:rom_u0|data[20]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 0.987      ;
; 0.868  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[6]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.148      ;
; 0.871  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[10]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.151      ;
; 0.872  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[18]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[18]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.150      ;
; 0.881  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[1]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[1]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.148      ;
; 0.884  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[9]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.163      ;
; 0.884  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[19]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[19]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.164      ;
; 0.884  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[21]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.164      ;
; 0.896  ; boot_rom:rom_u0|data[17]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.019      ;
; 0.899  ; boot_rom:rom_u0|data[27]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.022      ;
; 0.905  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[12]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.172      ;
; 0.908  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[11]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.175      ;
; 0.921  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.187      ;
; 0.934  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[24]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[24]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.213      ;
; 0.937  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[15]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.216      ;
; 0.943  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[6]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 1.064      ;
; 0.946  ; boot_rom:rom_u0|data[5]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.069      ;
; 0.948  ; boot_rom:rom_u0|data[1]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.071      ;
; 0.972  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.095      ;
; 0.973  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[15]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.096      ;
; 0.973  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[6]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.096      ;
; 0.990  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990  ; boot_rom:rom_u0|data[19]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.113      ;
; 1.001  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.211     ; 1.126      ;
; 1.002  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.004  ; boot_rom:rom_u0|data[28]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[12]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.131      ;
; 1.006  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.272      ;
; 1.007  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.273      ;
; 1.041  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[13]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.321      ;
; 1.042  ; boot_rom:rom_u0|data[16]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.169      ;
; 1.048  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[26]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[26]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.327      ;
; 1.061  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[25]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.340      ;
; 1.064  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[9]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 1.185      ;
; 1.104  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[2]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.104  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[3]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.104  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[4]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.104  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[7]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.123  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.402      ;
; 1.128  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.128  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.133  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.134  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.135  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.141  ; boot_rom:rom_u0|data[0]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.268      ;
; 1.147  ; boot_rom:rom_u0|data[24]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.274      ;
; 1.148  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[4]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 1.269      ;
; 1.149  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.428      ;
; 1.178  ; boot_rom:rom_u0|data[3]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.305      ;
; 1.179  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.445      ;
; 1.198  ; boot_rom:rom_u0|data[21]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.209     ; 1.325      ;
; 1.211  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.211     ; 1.336      ;
; 1.214  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_oe_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.482      ;
; 1.244  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.367      ;
; 1.247  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[10]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.370      ;
; 1.247  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.213     ; 1.370      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.221 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.217      ; 1.774      ;
; 0.270 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[28]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.217      ; 1.823      ;
; 0.284 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[30]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.216      ; 1.836      ;
; 0.403 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.428 ; top:top_u0|bootloader:bootloader_u0|state.READ_BOOT                                      ; top:top_u0|bootloader:bootloader_u0|boot_mem_rd_en                                       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[17]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[17]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[9]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[9]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[4]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[6]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; top:top_u0|bootloader:bootloader_u0|count[19]                                            ; top:top_u0|bootloader:bootloader_u0|count[19]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[11]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[11]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[6]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[6]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[2]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[4]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|state.INIT_BOOT                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[5]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[5]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[11]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.437 ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.442 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[9]         ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.447 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[9]        ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.714      ;
; 0.451 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[10]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[10]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.735      ;
; 0.452 ; top:top_u0|bootloader:bootloader_u0|inst_mem_wr_en                                       ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[1]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.457 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[13]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[13]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[3]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[3]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.457 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[13]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[28]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[28]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.725      ;
; 0.458 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[4]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[4]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[22]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[22]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.462 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 2.069      ;
; 0.466 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[7]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[7]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[1]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.733      ;
; 0.467 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[12]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.733      ;
; 0.514 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[6]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.257      ; 2.107      ;
; 0.518 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[29]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.215      ; 2.069      ;
; 0.556 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[8]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[10]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.575 ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[11]                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.839      ;
; 0.580 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[2]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[2]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.581 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[19]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[19]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.582 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[31]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.601 ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[3]                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.865      ;
; 0.604 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[16] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 2.199      ;
; 0.604 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[3]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[3]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.871      ;
; 0.605 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_en_out         ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_en_out         ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.606 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[4]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[4]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[2]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[2]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[0]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[0]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.215      ; 2.160      ;
; 0.612 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[18]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[18]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.879      ;
; 0.615 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[18]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[18]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.882      ;
; 0.619 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.271      ; 2.226      ;
; 0.619 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.620 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.886      ;
; 0.623 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[1]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[1]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[9]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.628 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[21]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[21]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.896      ;
; 0.630 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[24]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[24]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.633 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[22] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.267      ; 2.236      ;
; 0.638 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 2.233      ;
; 0.643 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]      ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.647 ; top:top_u0|bootloader:bootloader_u0|count[18]                                            ; top:top_u0|bootloader:bootloader_u0|count[18]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.912      ;
; 0.651 ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.915      ;
; 0.657 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[8]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[8]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[10]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[10]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; top:top_u0|bootloader:bootloader_u0|count[5]                                             ; top:top_u0|bootloader:bootloader_u0|count[5]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.215      ; 2.212      ;
; 0.662 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.258      ; 2.256      ;
; 0.662 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[7]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.216      ; 2.214      ;
; 0.665 ; top:top_u0|bootloader:bootloader_u0|count[10]                                            ; top:top_u0|bootloader:bootloader_u0|count[10]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; top:top_u0|bootloader:bootloader_u0|count[13]                                            ; top:top_u0|bootloader:bootloader_u0|count[13]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; top:top_u0|bootloader:bootloader_u0|count[7]                                             ; top:top_u0|bootloader:bootloader_u0|count[7]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.930      ;
; 0.667 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[0]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; top:top_u0|bootloader:bootloader_u0|count[15]                                            ; top:top_u0|bootloader:bootloader_u0|count[15]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; top:top_u0|bootloader:bootloader_u0|count[6]                                             ; top:top_u0|bootloader:bootloader_u0|count[6]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.931      ;
; 0.668 ; top:top_u0|bootloader:bootloader_u0|count[4]                                             ; top:top_u0|bootloader:bootloader_u0|count[4]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.932      ;
; 0.668 ; top:top_u0|bootloader:bootloader_u0|state.INIT_BOOT                                      ; top:top_u0|bootloader:bootloader_u0|state.READ_BOOT                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.669 ; top:top_u0|bootloader:bootloader_u0|count[11]                                            ; top:top_u0|bootloader:bootloader_u0|count[11]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.672 ; top:top_u0|bootloader:bootloader_u0|count[17]                                            ; top:top_u0|bootloader:bootloader_u0|count[17]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.677 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.942      ;
; 0.679 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[14]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.945      ;
; 0.679 ; top:top_u0|bootloader:bootloader_u0|count[3]                                             ; top:top_u0|bootloader:bootloader_u0|count[3]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.943      ;
; 0.682 ; top:top_u0|bootloader:bootloader_u0|count[8]                                             ; top:top_u0|bootloader:bootloader_u0|count[8]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.946      ;
; 0.684 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[10]       ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[12]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.688 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.260      ; 2.284      ;
; 0.690 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[8]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[8]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.216      ; 2.242      ;
; 0.693 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[14]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[14]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.693 ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.957      ;
; 0.695 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[12]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[12]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.698 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.215      ; 2.249      ;
; 0.698 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[15]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[15]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.965      ;
; 0.699 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[4]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[4]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.216      ; 2.251      ;
; 0.702 ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.966      ;
; 0.707 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.260      ; 2.303      ;
; 0.732 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[3]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.215      ; 2.283      ;
; 0.732 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.253      ; 2.321      ;
; 0.736 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[3]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.740 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[26]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.218      ; 2.294      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 49.694 ; 49.914       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23]             ;
; 49.694 ; 49.914       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24]             ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]              ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10]             ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17]             ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18]             ;
; 49.700 ; 49.920       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20]             ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22]             ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15]             ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13]             ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]              ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]              ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]              ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]              ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]              ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11]             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12]             ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]              ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ;
; 49.706 ; 49.926       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[14]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[10]          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[11]          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[8]           ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[9]           ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_oe_n                                      ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_we_n                                      ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[10]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[12]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[13]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[15]                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[2]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[6]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                               ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[0]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[10]        ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[1]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[2]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[3]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[4]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[5]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[6]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[7]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[8]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[9]         ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[12]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[13]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[14]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[15]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[16]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[18]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[20]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[21]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[22]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[23]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[31]          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[6]           ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[7]           ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]             ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg           ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_wr_en_reg           ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK      ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE               ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM   ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE          ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                    ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                    ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                    ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[27]                                    ;
; 49.708 ; 49.928       ; 0.220          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[28]                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                             ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[0]                                                                                                                       ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[5]                                                                                                                       ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[1]                                                                                                                       ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[10]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[11]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[12]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[13]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[14]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[15]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[16]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[17]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[18]                                                                                      ;
; 499.697 ; 499.917      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|count[19]                                                                                      ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[0]                                                                                                            ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[11]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[12]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[13]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[16]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[18]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[21]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[22]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[24]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[26]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[28]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[29]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[2]                                                                                                            ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[31]                                                                                                           ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[3]                                                                                                            ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[3]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[4]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[1]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[5]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[6]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[1]                                                                                                                       ;
; 499.698 ; 499.918      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[2]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[10]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[14]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[17]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[19]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[1]                                                                                                            ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[20]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[23]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[27]                                                                                                           ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[5]                                                                                                            ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[0]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[2]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[4]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[0]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[1]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[6]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[2]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[3]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[4]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[1]                                                                                                                       ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0]                                                 ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[10]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[15]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[17]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[19]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[26]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[27]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3]                                                 ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[10]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[10]                                                  ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[16][31] ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[28][31] ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[10]                                                ;
; 499.699 ; 499.919      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[11]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[2]                                                                                                                       ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[3]                                                                                                                       ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[0]                                                                                                                       ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[3]                                                                                                                       ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[4]                                                                                                                       ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[10]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[13]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[14]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[15]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[16]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[17]                                                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[5]                                                                               ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[7]                                                                               ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[8]                                                                               ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[21]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[23]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[24]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[0]                                                 ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[21]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[23]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[24]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[25]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[26]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[28]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[29]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[30]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]                                                ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[0]                                              ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[1]                                              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.002 ; 6.511 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.738 ; 6.290 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.810 ; 6.344 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.350 ; 5.873 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.424 ; 5.953 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.688 ; 6.204 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.819 ; 6.312 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.536 ; 6.075 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.661 ; 6.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.591 ; 6.160 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.424 ; 5.950 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.474 ; 6.021 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.735 ; 6.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.770 ; 6.303 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.371 ; 5.898 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.373 ; 5.892 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.497 ; 6.024 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.783 ; 6.332 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.002 ; 6.511 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.405 ; 5.915 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.725 ; 6.251 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.423 ; 5.962 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.153 ; 5.644 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.475 ; 5.950 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.279 ; 5.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.292 ; 5.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.178 ; 5.669 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.209 ; 5.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.415 ; 5.916 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.678 ; 6.157 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.418 ; 5.914 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.487 ; 5.997 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.744 ; 6.230 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.809 ; 6.373 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.429 ; 5.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.628 ; 6.165 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.277 ; 5.785 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.809 ; 6.373 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.579 ; 6.078 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.402 ; 5.907 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.255 ; 5.766 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.459 ; 5.973 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.027 ; 5.475 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.033 ; 5.481 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.144 ; 5.605 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.381 ; 5.846 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.491 ; 5.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.643 ; 6.127 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.372 ; 5.896 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.428 ; 5.918 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 7.945 ; 8.496 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; 7.945 ; 8.496 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -4.274 ; -4.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -4.851 ; -5.383 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -4.921 ; -5.437 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -4.479 ; -4.985 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -4.550 ; -5.062 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -4.803 ; -5.302 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -4.930 ; -5.407 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -4.658 ; -5.180 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.778 ; -5.193 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.710 ; -5.260 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -4.550 ; -5.059 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -4.598 ; -5.126 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -4.848 ; -5.351 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -4.882 ; -5.397 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.500 ; -5.010 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -4.501 ; -5.003 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -4.621 ; -5.131 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -4.892 ; -5.423 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -5.102 ; -5.594 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -4.530 ; -5.023 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -4.870 ; -5.378 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -4.548 ; -5.069 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -4.274 ; -4.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -4.582 ; -5.032 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -4.395 ; -4.890 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -4.407 ; -4.890 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -4.329 ; -4.795 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -4.359 ; -4.816 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -4.571 ; -5.056 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -4.823 ; -5.287 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -4.574 ; -5.054 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -4.642 ; -5.135 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -4.888 ; -5.359 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.067 ; -4.491 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.572 ; -5.097 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.731 ; -5.240 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.398 ; -4.872 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.448 ; -4.942 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.432 ; -4.936 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.559 ; -5.052 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -4.405 ; -4.896 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -4.431 ; -4.881 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.205 ; -4.639 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.210 ; -4.643 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.067 ; -4.491 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.250 ; -4.701 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.451 ; -4.904 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.792 ; -5.266 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.463 ; -4.968 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.568 ; -5.039 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -5.186 ; -5.760 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; -5.186 ; -5.760 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 13.757 ; 13.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 12.240 ; 12.008 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 10.959 ; 10.848 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 11.598 ; 11.434 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 11.169 ; 11.045 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 11.729 ; 11.567 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 9.701  ; 9.558  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 13.331 ; 13.264 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 13.757 ; 13.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 12.088 ; 11.919 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 10.746 ; 10.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 9.058  ; 8.845  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 7.850  ; 7.793  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 7.850  ; 7.793  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 7.600  ; 7.505  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 10.298 ; 10.096 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.655  ;        ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.828  ; 7.878  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.309  ; 7.224  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.362  ; 6.197  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.490  ; 5.400  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.631  ; 6.639  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.530  ; 5.436  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.906  ; 5.759  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.655  ; 5.535  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.359  ; 7.204  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.411  ; 5.325  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.118  ; 5.042  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.659  ; 4.609  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.113  ; 6.043  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.421  ; 5.403  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.434  ; 7.232  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.828  ; 7.878  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.679  ; 5.647  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.414  ; 6.406  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.720  ; 6.695  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.435  ; 6.320  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 7.440  ; 7.320  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.058  ; 5.976  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.365  ; 5.374  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.443  ; 6.424  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.801  ; 6.636  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.096  ; 5.964  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.840  ; 6.726  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.363  ; 5.363  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.981  ; 6.058  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.951  ; 5.919  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.336  ; 6.180  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.824  ; 5.726  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.344  ; 6.247  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 8.073  ; 8.169  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 8.031  ; 8.139  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 7.549  ; 7.609  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 7.513  ; 7.604  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 8.073  ; 8.169  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.851  ; 8.784  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 10.400 ; 10.687 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.428  ; 7.028  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.677  ; 4.618  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.931  ; 5.800  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.911  ; 4.819  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.843  ; 4.765  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.951  ; 4.907  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.668  ; 5.607  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.895  ; 4.843  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.872  ; 5.787  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.345  ; 5.223  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.428  ; 7.028  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.666  ; 5.611  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.787  ; 4.677  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.781  ; 6.421  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.789  ; 4.670  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.740  ; 4.633  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.308  ; 6.934  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.239  ; 6.088  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.506  ; 5.392  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.874  ; 4.806  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.745  ; 6.353  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.257  ; 5.158  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.847  ; 5.766  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.273  ; 5.188  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.218  ; 5.138  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.236  ; 5.144  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.133  ; 5.006  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.235  ; 5.145  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.998  ; 4.922  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.958  ; 4.887  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.286  ; 4.203  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.847  ; 5.766  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.142  ; 5.115  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.445  ; 5.327  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.486  ; 5.371  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.182  ; 5.069  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.784  ; 4.700  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.458  ; 5.352  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.233  ; 5.150  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.002  ; 5.081  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.771  ; 4.637  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; 0.576  ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 11.815 ; 11.943 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 7.718  ; 7.867  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 10.305 ; 10.490 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 7.074  ; 7.104  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 8.143  ; 8.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 7.370  ; 7.508  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 11.815 ; 11.943 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 11.773 ; 11.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 9.982  ; 10.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 9.027  ; 9.115  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 7.594  ; 7.444  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 7.382  ; 7.233  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 6.798  ; 6.762  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 6.353  ; 6.419  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 9.982  ; 10.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 7.484  ; 7.477  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 8.562  ; 8.473  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 8.562  ; 8.473  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 7.882  ; 7.934  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 7.690  ; 7.857  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 7.015  ; 7.009  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 7.403  ; 7.412  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 6.279  ; 6.356  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 8.201  ; 8.023  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 11.520 ; 11.214 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 6.298  ; 6.346  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 6.729  ; 6.759  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 11.520 ; 11.214 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 8.943  ; 8.775  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 7.974  ; 8.028  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 8.018  ; 7.992  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 7.770  ; 7.556  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 10.521 ; 10.459 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 7.867  ; 7.904  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 7.608  ; 7.466  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 8.022  ; 7.953  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 10.521 ; 10.459 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 8.402  ; 8.410  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 7.427  ; 7.412  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 6.509  ; 6.270  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 10.743 ; 10.433 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 7.544  ; 7.466  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 10.743 ; 10.433 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 6.160  ; 6.155  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 6.830  ; 6.911  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 9.031  ; 8.889  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 7.746  ; 7.705  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 8.077  ; 7.897  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 9.199  ; 9.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 6.450  ; 6.421  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 9.199  ; 9.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 5.802  ; 5.756  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 7.320  ; 7.139  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 6.800  ; 6.718  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 9.110  ; 8.785  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 7.711  ; 7.595  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 9.479  ; 9.286  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 9.479  ; 9.286  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 5.646  ; 5.576  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 6.772  ; 6.733  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 6.957  ; 6.878  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 9.273  ; 9.047  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 8.359  ; 8.224  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 8.437  ; 8.429  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.945  ; 4.857  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.390  ; 6.231  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.160  ; 5.117  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.767  ; 5.674  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.362  ; 5.308  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.900  ; 5.809  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.945  ; 4.857  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.432  ; 7.432  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.841  ; 7.602  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.246  ; 6.147  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.946  ; 5.807  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.596  ; 5.396  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.311  ; 4.204  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.547  ; 4.477  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.311  ; 4.204  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.630  ; 5.612  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.196  ;        ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.031  ; 3.979  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.574  ; 6.488  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.665  ; 5.504  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.828  ; 4.738  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.924  ; 5.928  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.866  ; 4.772  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.228  ; 5.083  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.988  ; 4.868  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.622  ; 6.470  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.751  ; 4.665  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.471  ; 4.393  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.031  ; 3.979  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.425  ; 5.354  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.762  ; 4.741  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.696  ; 6.498  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.067  ; 7.111  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.010  ; 4.976  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.714  ; 5.702  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.007  ; 5.979  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.735  ; 5.621  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.700  ; 6.580  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.373  ; 5.290  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.707  ; 4.712  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.742  ; 5.720  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.085  ; 5.923  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.409  ; 5.278  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.123  ; 6.010  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 4.706  ; 4.702  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.299  ; 5.369  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.270  ; 5.235  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.639  ; 5.485  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.148  ; 5.050  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.648  ; 5.551  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.630  ; 5.604  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 6.127  ; 6.118  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 5.664  ; 5.609  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 5.630  ; 5.604  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 6.160  ; 6.139  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.730  ; 5.626  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.215  ; 6.350  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.047  ; 3.986  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.047  ; 3.986  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.249  ; 5.119  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.271  ; 4.179  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.206  ; 4.126  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.309  ; 4.263  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.999  ; 4.936  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.256  ; 4.201  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.194  ; 5.108  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.689  ; 4.568  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.764  ; 6.364  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.997  ; 4.941  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.154  ; 4.044  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.145  ; 5.785  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.156  ; 4.038  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.108  ; 4.000  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.654  ; 6.279  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.546  ; 5.397  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.841  ; 4.727  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.234  ; 4.165  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.109  ; 5.717  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.604  ; 4.505  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.672  ; 3.589  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.621  ; 4.535  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.567  ; 4.487  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.586  ; 4.492  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.487  ; 4.360  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.584  ; 4.493  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.356  ; 4.279  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.318  ; 4.246  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.672  ; 3.589  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.172  ; 5.091  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.495  ; 4.465  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.786  ; 4.669  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.825  ; 4.711  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.533  ; 4.421  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.151  ; 4.066  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.797  ; 4.691  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.582  ; 4.498  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.355  ; 4.435  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.138  ; 4.004  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; 0.116  ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 6.351  ; 6.377  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 6.970  ; 7.111  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 9.452  ; 9.620  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 6.351  ; 6.377  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 7.372  ; 7.415  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 6.630  ; 6.761  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 10.950 ; 11.076 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 10.856 ; 10.726 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 5.657  ; 5.719  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 8.219  ; 8.303  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 6.849  ; 6.703  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 6.644  ; 6.499  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 6.084  ; 6.049  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 5.657  ; 5.719  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 9.191  ; 9.350  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 6.794  ; 6.790  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 5.586  ; 5.658  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 7.778  ; 7.691  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 7.124  ; 7.172  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 6.885  ; 7.035  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 6.292  ; 6.285  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 6.665  ; 6.672  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 5.586  ; 5.658  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 7.431  ; 7.259  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 5.601  ; 5.647  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 5.601  ; 5.647  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 6.013  ; 6.040  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 10.700 ; 10.388 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 8.140  ; 7.974  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 7.211  ; 7.258  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 7.200  ; 7.160  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 7.015  ; 6.805  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 5.804  ; 5.570  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 7.107  ; 7.138  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 6.860  ; 6.719  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 7.204  ; 7.123  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 9.658  ; 9.594  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 7.622  ; 7.625  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 6.686  ; 6.666  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 5.804  ; 5.570  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 5.469  ; 5.460  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 6.798  ; 6.719  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 9.954  ; 9.638  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 5.469  ; 5.460  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 6.113  ; 6.188  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 8.227  ; 8.087  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 6.993  ; 6.948  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 7.312  ; 7.134  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 5.126  ; 5.077  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 5.746  ; 5.715  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 8.332  ; 8.307  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 5.126  ; 5.077  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 6.583  ; 6.405  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 6.081  ; 6.000  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 8.330  ; 7.990  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 6.888  ; 6.773  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 4.977  ; 4.905  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 8.657  ; 8.467  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 4.977  ; 4.905  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 6.059  ; 6.017  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 6.237  ; 6.157  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 8.460  ; 8.238  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 7.583  ; 7.449  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 7.627  ; 7.615  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 13.045 ;    ;    ; 13.749 ;
; KEY[0]     ; HEX0[1]     ; 15.362 ;    ;    ; 16.069 ;
; KEY[0]     ; HEX0[2]     ; 12.402 ;    ;    ; 12.987 ;
; KEY[0]     ; HEX0[3]     ; 13.469 ;    ;    ; 14.069 ;
; KEY[0]     ; HEX0[4]     ; 12.707 ;    ;    ; 13.401 ;
; KEY[0]     ; HEX0[5]     ; 17.144 ;    ;    ; 17.828 ;
; KEY[0]     ; HEX0[6]     ; 17.044 ;    ;    ; 17.587 ;
; KEY[0]     ; HEX1[0]     ; 12.779 ;    ;    ; 13.304 ;
; KEY[0]     ; HEX1[1]     ; 11.630 ;    ;    ; 11.902 ;
; KEY[0]     ; HEX1[2]     ; 11.135 ;    ;    ; 11.425 ;
; KEY[0]     ; HEX1[3]     ; 10.636 ;    ;    ; 11.020 ;
; KEY[0]     ; HEX1[4]     ; 10.105 ;    ;    ; 10.610 ;
; KEY[0]     ; HEX1[5]     ; 14.014 ;    ;    ; 14.598 ;
; KEY[0]     ; HEX1[6]     ; 11.506 ;    ;    ; 12.055 ;
; KEY[0]     ; HEX2[0]     ; 13.068 ;    ;    ; 13.493 ;
; KEY[0]     ; HEX2[1]     ; 12.708 ;    ;    ; 13.257 ;
; KEY[0]     ; HEX2[2]     ; 12.746 ;    ;    ; 13.435 ;
; KEY[0]     ; HEX2[3]     ; 11.188 ;    ;    ; 11.667 ;
; KEY[0]     ; HEX2[4]     ; 11.571 ;    ;    ; 12.065 ;
; KEY[0]     ; HEX2[5]     ; 10.162 ;    ;    ; 10.648 ;
; KEY[0]     ; HEX2[6]     ; 12.963 ;    ;    ; 13.403 ;
; KEY[0]     ; HEX3[0]     ; 10.201 ;    ;    ; 10.624 ;
; KEY[0]     ; HEX3[1]     ; 10.906 ;    ;    ; 11.422 ;
; KEY[0]     ; HEX3[2]     ; 15.635 ;    ;    ; 15.808 ;
; KEY[0]     ; HEX3[3]     ; 13.060 ;    ;    ; 13.373 ;
; KEY[0]     ; HEX3[4]     ; 11.883 ;    ;    ; 12.313 ;
; KEY[0]     ; HEX3[5]     ; 11.918 ;    ;    ; 12.344 ;
; KEY[0]     ; HEX3[6]     ; 11.874 ;    ;    ; 12.265 ;
; KEY[0]     ; HEX4[0]     ; 13.425 ;    ;    ; 13.953 ;
; KEY[0]     ; HEX4[1]     ; 11.777 ;    ;    ; 12.119 ;
; KEY[0]     ; HEX4[2]     ; 11.919 ;    ;    ; 12.301 ;
; KEY[0]     ; HEX4[3]     ; 14.585 ;    ;    ; 15.041 ;
; KEY[0]     ; HEX4[4]     ; 13.961 ;    ;    ; 14.461 ;
; KEY[0]     ; HEX4[5]     ; 11.313 ;    ;    ; 11.707 ;
; KEY[0]     ; HEX4[6]     ; 10.324 ;    ;    ; 10.614 ;
; KEY[0]     ; HEX5[0]     ; 12.061 ;    ;    ; 12.513 ;
; KEY[0]     ; HEX5[1]     ; 12.788 ;    ;    ; 12.857 ;
; KEY[0]     ; HEX5[2]     ; 10.035 ;    ;    ; 10.439 ;
; KEY[0]     ; HEX5[3]     ; 11.463 ;    ;    ; 12.044 ;
; KEY[0]     ; HEX5[4]     ; 10.880 ;    ;    ; 11.168 ;
; KEY[0]     ; HEX5[5]     ; 12.261 ;    ;    ; 12.750 ;
; KEY[0]     ; HEX5[6]     ; 9.479  ;    ;    ; 9.842  ;
; KEY[0]     ; HEX6[0]     ; 10.326 ;    ;    ; 10.706 ;
; KEY[0]     ; HEX6[1]     ; 13.440 ;    ;    ; 13.926 ;
; KEY[0]     ; HEX6[2]     ; 9.557  ;    ;    ; 9.951  ;
; KEY[0]     ; HEX6[3]     ; 11.078 ;    ;    ; 11.336 ;
; KEY[0]     ; HEX6[4]     ; 10.468 ;    ;    ; 10.799 ;
; KEY[0]     ; HEX6[5]     ; 14.234 ;    ;    ; 14.368 ;
; KEY[0]     ; HEX6[6]     ; 12.735 ;    ;    ; 13.224 ;
; KEY[0]     ; HEX7[0]     ; 11.658 ;    ;    ; 12.062 ;
; KEY[0]     ; HEX7[1]     ; 9.403  ;    ;    ; 9.773  ;
; KEY[0]     ; HEX7[2]     ; 12.298 ;    ;    ; 12.781 ;
; KEY[0]     ; HEX7[3]     ; 12.354 ;    ;    ; 12.767 ;
; KEY[0]     ; HEX7[4]     ; 13.255 ;    ;    ; 13.602 ;
; KEY[0]     ; HEX7[5]     ; 13.760 ;    ;    ; 14.118 ;
; KEY[0]     ; HEX7[6]     ; 12.784 ;    ;    ; 13.251 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 12.572 ;    ;    ; 13.247 ;
; KEY[0]     ; HEX0[1]     ; 14.848 ;    ;    ; 15.530 ;
; KEY[0]     ; HEX0[2]     ; 11.954 ;    ;    ; 12.514 ;
; KEY[0]     ; HEX0[3]     ; 12.973 ;    ;    ; 13.549 ;
; KEY[0]     ; HEX0[4]     ; 12.242 ;    ;    ; 12.908 ;
; KEY[0]     ; HEX0[5]     ; 16.555 ;    ;    ; 17.215 ;
; KEY[0]     ; HEX0[6]     ; 16.405 ;    ;    ; 16.925 ;
; KEY[0]     ; HEX1[0]     ; 12.289 ;    ;    ; 12.785 ;
; KEY[0]     ; HEX1[1]     ; 11.191 ;    ;    ; 11.442 ;
; KEY[0]     ; HEX1[2]     ; 10.715 ;    ;    ; 10.984 ;
; KEY[0]     ; HEX1[3]     ; 10.237 ;    ;    ; 10.594 ;
; KEY[0]     ; HEX1[4]     ; 9.728  ;    ;    ; 10.202 ;
; KEY[0]     ; HEX1[5]     ; 13.529 ;    ;    ; 14.085 ;
; KEY[0]     ; HEX1[6]     ; 11.111 ;    ;    ; 11.620 ;
; KEY[0]     ; HEX2[0]     ; 12.574 ;    ;    ; 12.969 ;
; KEY[0]     ; HEX2[1]     ; 12.247 ;    ;    ; 12.773 ;
; KEY[0]     ; HEX2[2]     ; 12.281 ;    ;    ; 12.943 ;
; KEY[0]     ; HEX2[3]     ; 10.787 ;    ;    ; 11.246 ;
; KEY[0]     ; HEX2[4]     ; 11.155 ;    ;    ; 11.628 ;
; KEY[0]     ; HEX2[5]     ; 9.802  ;    ;    ; 10.268 ;
; KEY[0]     ; HEX2[6]     ; 12.492 ;    ;    ; 12.914 ;
; KEY[0]     ; HEX3[0]     ; 9.784  ;    ;    ; 10.178 ;
; KEY[0]     ; HEX3[1]     ; 10.512 ;    ;    ; 11.006 ;
; KEY[0]     ; HEX3[2]     ; 15.139 ;    ;    ; 15.288 ;
; KEY[0]     ; HEX3[3]     ; 12.581 ;    ;    ; 12.878 ;
; KEY[0]     ; HEX3[4]     ; 11.399 ;    ;    ; 11.796 ;
; KEY[0]     ; HEX3[5]     ; 11.486 ;    ;    ; 11.892 ;
; KEY[0]     ; HEX3[6]     ; 11.444 ;    ;    ; 11.815 ;
; KEY[0]     ; HEX4[0]     ; 12.932 ;    ;    ; 13.435 ;
; KEY[0]     ; HEX4[1]     ; 11.351 ;    ;    ; 11.675 ;
; KEY[0]     ; HEX4[2]     ; 11.487 ;    ;    ; 11.852 ;
; KEY[0]     ; HEX4[3]     ; 14.029 ;    ;    ; 14.452 ;
; KEY[0]     ; HEX4[4]     ; 13.447 ;    ;    ; 13.923 ;
; KEY[0]     ; HEX4[5]     ; 10.905 ;    ;    ; 11.280 ;
; KEY[0]     ; HEX4[6]     ; 9.956  ;    ;    ; 10.231 ;
; KEY[0]     ; HEX5[0]     ; 11.624 ;    ;    ; 12.054 ;
; KEY[0]     ; HEX5[1]     ; 12.406 ;    ;    ; 12.455 ;
; KEY[0]     ; HEX5[2]     ; 9.678  ;    ;    ; 10.062 ;
; KEY[0]     ; HEX5[3]     ; 10.992 ;    ;    ; 11.532 ;
; KEY[0]     ; HEX5[4]     ; 10.491 ;    ;    ; 10.764 ;
; KEY[0]     ; HEX5[5]     ; 11.816 ;    ;    ; 12.281 ;
; KEY[0]     ; HEX5[6]     ; 9.147  ;    ;    ; 9.491  ;
; KEY[0]     ; HEX6[0]     ; 9.957  ;    ;    ; 10.319 ;
; KEY[0]     ; HEX6[1]     ; 12.945 ;    ;    ; 13.409 ;
; KEY[0]     ; HEX6[2]     ; 9.200  ;    ;    ; 9.564  ;
; KEY[0]     ; HEX6[3]     ; 10.659 ;    ;    ; 10.895 ;
; KEY[0]     ; HEX6[4]     ; 10.035 ;    ;    ; 10.334 ;
; KEY[0]     ; HEX6[5]     ; 13.791 ;    ;    ; 13.904 ;
; KEY[0]     ; HEX6[6]     ; 12.267 ;    ;    ; 12.734 ;
; KEY[0]     ; HEX7[0]     ; 11.217 ;    ;    ; 11.592 ;
; KEY[0]     ; HEX7[1]     ; 9.052  ;    ;    ; 9.394  ;
; KEY[0]     ; HEX7[2]     ; 11.852 ;    ;    ; 12.312 ;
; KEY[0]     ; HEX7[3]     ; 11.906 ;    ;    ; 12.299 ;
; KEY[0]     ; HEX7[4]     ; 12.770 ;    ;    ; 13.099 ;
; KEY[0]     ; HEX7[5]     ; 13.256 ;    ;    ; 13.596 ;
; KEY[0]     ; HEX7[6]     ; 12.316 ;    ;    ; 12.762 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.318 ; 7.173 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.195 ; 8.050 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.599 ; 8.454 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.230 ; 8.085 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.598 ; 8.453 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.230 ; 8.085 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.237 ; 8.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.237 ; 8.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.831 ; 7.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.590 ; 8.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.590 ; 8.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.230 ; 8.085 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.894 ; 7.749 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.230 ; 8.085 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.233 ; 8.088 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.101 ; 7.963 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.590 ; 8.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 8.041 ; 7.896 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.661 ; 7.516 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 8.408 ; 8.263 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 8.048 ; 7.903 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 8.048 ; 7.903 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 7.318 ; 7.173 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 8.041 ; 7.896 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 8.040 ; 7.895 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 8.590 ; 8.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 7.481 ; 7.336 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 7.481 ; 7.336 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 7.481 ; 7.336 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.831 ; 7.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.880 ; 7.735 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.831 ; 7.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 8.186 ; 8.041 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.000 ; 4.847 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.481 ; 5.328 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.163 ; 5.010 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.000 ; 4.847 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.000 ; 4.847 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.708 ; 5.555 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.439 ; 5.286 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.439 ; 5.286 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.694 ; 5.541 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.706 ; 5.561 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.724 ; 5.579 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.694 ; 5.549 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.678 ; 5.533 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.594 ; 5.449 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.424 ; 5.271 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.708 ; 5.555 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.424 ; 5.271 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.338 ; 5.193 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.180 ; 6.035 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.568 ; 6.423 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.214 ; 6.069 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.567 ; 6.422 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.214 ; 6.069 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.220 ; 6.075 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.220 ; 6.075 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.831 ; 5.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.560 ; 6.415 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.560 ; 6.415 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.214 ; 6.069 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.891 ; 5.746 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.214 ; 6.069 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.217 ; 6.072 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.084 ; 5.946 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.560 ; 6.415 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.032 ; 5.887 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.667 ; 5.522 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.385 ; 6.240 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.038 ; 5.893 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.038 ; 5.893 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.338 ; 5.193 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.032 ; 5.887 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.031 ; 5.886 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.560 ; 6.415 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.495 ; 5.350 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.495 ; 5.350 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.495 ; 5.350 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.831 ; 5.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.878 ; 5.733 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.831 ; 5.686 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.171 ; 6.026 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.332 ; 4.179 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.793 ; 4.640 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.488 ; 4.335 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.332 ; 4.179 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.332 ; 4.179 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.011 ; 4.858 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.753 ; 4.600 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.753 ; 4.600 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.998 ; 4.845 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.044 ; 4.899 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.060 ; 4.915 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.032 ; 4.887 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.016 ; 4.871 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.936 ; 4.791 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.738 ; 4.585 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.011 ; 4.858 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.738 ; 4.585 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.202     ; 7.347     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.074     ; 8.219     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.496     ; 8.641     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.077     ; 8.222     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.495     ; 8.640     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.077     ; 8.222     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.085     ; 8.230     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.085     ; 8.230     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.681     ; 7.826     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.486     ; 8.631     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.486     ; 8.631     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.059     ; 8.204     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.795     ; 7.940     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.059     ; 8.204     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.133     ; 8.278     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.006     ; 8.144     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.486     ; 8.631     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 7.898     ; 8.043     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.521     ; 7.666     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 8.277     ; 8.422     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 7.924     ; 8.069     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 7.924     ; 8.069     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 7.202     ; 7.347     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.898     ; 8.043     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.915     ; 8.060     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 8.486     ; 8.631     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 7.345     ; 7.490     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 7.345     ; 7.490     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 7.345     ; 7.490     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.681     ; 7.826     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.733     ; 7.878     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.681     ; 7.826     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 8.029     ; 8.174     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.909     ; 5.062     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.326     ; 5.479     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.036     ; 5.189     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.909     ; 5.062     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.909     ; 5.062     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.539     ; 5.692     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.286     ; 5.439     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.286     ; 5.439     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.634     ; 5.787     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.608     ; 5.753     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.625     ; 5.770     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.593     ; 5.738     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.575     ; 5.720     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.473     ; 5.618     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.275     ; 5.428     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.539     ; 5.692     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.275     ; 5.428     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.337     ; 5.482     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.175     ; 6.320     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.579     ; 6.724     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.178     ; 6.323     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.578     ; 6.723     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.178     ; 6.323     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.185     ; 6.330     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.185     ; 6.330     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.797     ; 5.942     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.570     ; 6.715     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.570     ; 6.715     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.160     ; 6.305     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.907     ; 6.052     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.160     ; 6.305     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.231     ; 6.376     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.104     ; 6.242     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.570     ; 6.715     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.005     ; 6.150     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.644     ; 5.789     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.370     ; 6.515     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.030     ; 6.175     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.030     ; 6.175     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.337     ; 5.482     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.005     ; 6.150     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.022     ; 6.167     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.570     ; 6.715     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.474     ; 5.619     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.474     ; 5.619     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.474     ; 5.619     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.797     ; 5.942     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.847     ; 5.992     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.797     ; 5.942     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.131     ; 6.276     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.238     ; 4.391     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.638     ; 4.791     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.360     ; 4.513     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.238     ; 4.391     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.238     ; 4.391     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.843     ; 4.996     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.600     ; 4.753     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.600     ; 4.753     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.934     ; 5.087     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.944     ; 5.089     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.960     ; 5.105     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.929     ; 5.074     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.912     ; 5.057     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.814     ; 4.959     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.590     ; 4.743     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.843     ; 4.996     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.590     ; 4.743     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 8.45 MHz   ; 8.45 MHz        ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 142.53 MHz ; 142.53 MHz      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; -12.591 ; -29.144       ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 80.588  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; -0.197 ; -0.392        ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 0.243  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; CLOCK_50                                              ; 9.791   ; 0.000         ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 49.687  ; 0.000         ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 499.683 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                            ; To Node                                                                            ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -12.591 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.540      ; 113.000    ;
; -12.544 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.543      ; 112.956    ;
; -12.426 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.543      ; 112.838    ;
; -12.355 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.546      ; 112.770    ;
; -12.136 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.539      ; 112.544    ;
; -12.133 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.543      ; 112.545    ;
; -11.960 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.542      ; 112.371    ;
; -11.447 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 111.490    ;
; -11.383 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.181      ; 111.433    ;
; -11.356 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.181      ; 111.406    ;
; -11.201 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 111.245    ;
; -10.701 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.172      ; 110.742    ;
; -10.632 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.173      ; 110.674    ;
; -10.135 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.178      ; 110.182    ;
; -10.121 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.540      ; 110.530    ;
; -9.975  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 110.007    ;
; -9.928  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 109.963    ;
; -9.810  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 109.845    ;
; -9.739  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 109.777    ;
; -9.520  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 109.551    ;
; -9.517  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 109.552    ;
; -9.344  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.165      ; 109.378    ;
; -9.308  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.190      ; 109.367    ;
; -9.297  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 109.340    ;
; -9.297  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.172      ; 109.338    ;
; -9.253  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.178      ; 109.300    ;
; -9.232  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.174      ; 109.275    ;
; -9.197  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 109.241    ;
; -9.081  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.175      ; 109.125    ;
; -9.024  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.190      ; 109.083    ;
; -8.831  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.203     ; 108.497    ;
; -8.767  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.196     ; 108.440    ;
; -8.740  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.196     ; 108.413    ;
; -8.585  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.202     ; 108.252    ;
; -8.476  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.189      ; 108.534    ;
; -8.461  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.189      ; 108.519    ;
; -8.374  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 108.431    ;
; -8.293  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.190      ; 108.352    ;
; -8.085  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.205     ; 107.749    ;
; -8.016  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.204     ; 107.681    ;
; -7.986  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.188      ; 108.043    ;
; -7.577  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.173      ; 107.619    ;
; -7.554  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 107.610    ;
; -7.519  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.199     ; 107.189    ;
; -7.505  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 107.537    ;
; -7.477  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 107.533    ;
; -7.307  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.187      ; 107.363    ;
; -6.692  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 106.374    ;
; -6.681  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.203     ; 106.347    ;
; -6.681  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.205     ; 106.345    ;
; -6.637  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.199     ; 106.307    ;
; -6.616  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.203     ; 106.282    ;
; -6.581  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.202     ; 106.248    ;
; -6.465  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.202     ; 106.132    ;
; -6.408  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 106.090    ;
; -5.860  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 105.541    ;
; -5.845  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.188     ; 105.526    ;
; -5.758  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.189     ; 105.438    ;
; -5.677  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.187     ; 105.359    ;
; -5.370  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.189     ; 105.050    ;
; -5.007  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.548      ; 105.424    ;
; -4.961  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.204     ; 104.626    ;
; -4.960  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.551      ; 105.380    ;
; -4.938  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.190     ; 104.617    ;
; -4.861  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.190     ; 104.540    ;
; -4.842  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.551      ; 105.262    ;
; -4.771  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.554      ; 105.194    ;
; -4.691  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.190     ; 104.370    ;
; -4.552  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.547      ; 104.968    ;
; -4.549  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.551      ; 104.969    ;
; -4.376  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.550      ; 104.795    ;
; -3.863  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.182      ; 103.914    ;
; -3.799  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.189      ; 103.857    ;
; -3.772  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.189      ; 103.830    ;
; -3.617  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 103.669    ;
; -3.117  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.180      ; 103.166    ;
; -3.048  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.181      ; 103.098    ;
; -2.551  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 102.606    ;
; -2.537  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.548      ; 102.954    ;
; -1.724  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 101.791    ;
; -1.713  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.182      ; 101.764    ;
; -1.713  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.180      ; 101.762    ;
; -1.669  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.186      ; 101.724    ;
; -1.648  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.182      ; 101.699    ;
; -1.613  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 101.665    ;
; -1.571  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.542      ; 101.982    ;
; -1.524  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.545      ; 101.938    ;
; -1.497  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.183      ; 101.549    ;
; -1.440  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 101.507    ;
; -1.406  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.545      ; 101.820    ;
; -1.335  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.548      ; 101.752    ;
; -1.116  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.541      ; 101.526    ;
; -1.113  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.545      ; 101.527    ;
; -0.940  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.544      ; 101.353    ;
; -0.892  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.197      ; 100.958    ;
; -0.877  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.197      ; 100.943    ;
; -0.790  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.196      ; 100.855    ;
; -0.709  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.198      ; 100.776    ;
; -0.427  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.176      ; 100.472    ;
; -0.402  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.196      ; 100.467    ;
+---------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                         ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 80.588 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.238     ;
; 80.801 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.025     ;
; 80.801 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.025     ;
; 80.801 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.025     ;
; 80.802 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.024     ;
; 80.802 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 18.024     ;
; 80.839 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.982     ;
; 80.965 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.861     ;
; 81.015 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.775     ;
; 81.021 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.761     ;
; 81.064 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.757     ;
; 81.064 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.757     ;
; 81.065 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.756     ;
; 81.066 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.755     ;
; 81.066 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.755     ;
; 81.098 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.728     ;
; 81.145 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.681     ;
; 81.178 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.648     ;
; 81.178 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.648     ;
; 81.178 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.648     ;
; 81.179 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.647     ;
; 81.179 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.647     ;
; 81.216 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.605     ;
; 81.225 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.601     ;
; 81.228 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.562     ;
; 81.228 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.562     ;
; 81.228 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.562     ;
; 81.229 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.561     ;
; 81.229 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.561     ;
; 81.234 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.548     ;
; 81.234 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.548     ;
; 81.234 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.548     ;
; 81.235 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.547     ;
; 81.235 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.087     ; 17.547     ;
; 81.266 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.519     ;
; 81.272 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.505     ;
; 81.298 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[16] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.527     ;
; 81.311 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.515     ;
; 81.311 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.515     ;
; 81.311 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.515     ;
; 81.312 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.514     ;
; 81.312 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.514     ;
; 81.315 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.475     ;
; 81.330 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[15] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.495     ;
; 81.349 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.472     ;
; 81.358 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.468     ;
; 81.358 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.468     ;
; 81.358 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.468     ;
; 81.359 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.467     ;
; 81.359 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.467     ;
; 81.368 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.458     ;
; 81.382 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.086     ; 17.401     ;
; 81.396 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.425     ;
; 81.429 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.397     ;
; 81.438 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.388     ;
; 81.438 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.388     ;
; 81.438 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.388     ;
; 81.439 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.387     ;
; 81.439 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.387     ;
; 81.441 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.380     ;
; 81.441 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.380     ;
; 81.442 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.379     ;
; 81.443 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.378     ;
; 81.443 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.378     ;
; 81.454 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[18] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.371     ;
; 81.455 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[10] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.370     ;
; 81.456 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[17] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.369     ;
; 81.457 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[14] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.044     ; 17.368     ;
; 81.476 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.345     ;
; 81.491 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.294     ;
; 81.491 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.294     ;
; 81.492 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.293     ;
; 81.493 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.292     ;
; 81.493 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.292     ;
; 81.497 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.280     ;
; 81.497 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.280     ;
; 81.498 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.279     ;
; 81.499 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.278     ;
; 81.499 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.092     ; 17.278     ;
; 81.528 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.262     ;
; 81.528 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.262     ;
; 81.528 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.262     ;
; 81.529 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.261     ;
; 81.529 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.079     ; 17.261     ;
; 81.560 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.086     ; 17.223     ;
; 81.565 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.086     ; 17.218     ;
; 81.566 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.084     ; 17.219     ;
; 81.574 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.247     ;
; 81.574 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.247     ;
; 81.575 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.246     ;
; 81.576 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.245     ;
; 81.576 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.048     ; 17.245     ;
; 81.581 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.245     ;
; 81.581 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.245     ;
; 81.581 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.245     ;
; 81.582 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.244     ;
; 81.582 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.043     ; 17.244     ;
; 81.587 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[12] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.038     ; 17.244     ;
; 81.595 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.086     ; 17.188     ;
; 81.595 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -1.086     ; 17.188     ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.197 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.533      ; 3.657      ;
; -0.195 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.533      ; 3.659      ;
; -0.111 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.533      ; 3.743      ;
; -0.109 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.533      ; 3.745      ;
; 0.355  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM   ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE               ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK           ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.381  ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_data_dly                                         ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_detc                                        ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.622      ;
; 0.397  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[20]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[23]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.419  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.427  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.431  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.673      ;
; 0.431  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.673      ;
; 0.433  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_wr_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.675      ;
; 0.439  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_we_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.681      ;
; 0.440  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.681      ;
; 0.445  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.687      ;
; 0.544  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.785      ;
; 0.545  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[22]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.550  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[30]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[30]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[28]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[28]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[27]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[27]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.793      ;
; 0.561  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[31]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[31]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.804      ;
; 0.603  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                        ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.614  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.616  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.616  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.630  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.634  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.876      ;
; 0.636  ; boot_rom:rom_u0|data[23]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.794      ;
; 0.642  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.883      ;
; 0.643  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_ce_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.884      ;
; 0.679  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.920      ;
; 0.680  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.921      ;
; 0.698  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.940      ;
; 0.700  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.942      ;
; 0.710  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[29]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[29]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.759  ; boot_rom:rom_u0|data[20]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.917      ;
; 0.770  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[16]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.029      ;
; 0.776  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[0]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[0]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.033      ;
; 0.778  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[17]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[17]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.033      ;
; 0.785  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[6]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.044      ;
; 0.788  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[10]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.047      ;
; 0.791  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[18]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[18]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.046      ;
; 0.791  ; boot_rom:rom_u0|data[17]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.949      ;
; 0.793  ; boot_rom:rom_u0|data[27]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.951      ;
; 0.797  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[21]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.056      ;
; 0.798  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[19]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[19]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.057      ;
; 0.799  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.041      ;
; 0.799  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[9]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.056      ;
; 0.808  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[1]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[1]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.051      ;
; 0.825  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[12]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.068      ;
; 0.825  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[6]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.981      ;
; 0.826  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[11]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.070      ;
; 0.832  ; boot_rom:rom_u0|data[5]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.990      ;
; 0.833  ; boot_rom:rom_u0|data[1]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 0.991      ;
; 0.841  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[24]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[24]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.098      ;
; 0.847  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[15]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.104      ;
; 0.848  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.090      ;
; 0.855  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.013      ;
; 0.856  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[15]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.014      ;
; 0.856  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[6]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.014      ;
; 0.860  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.021      ;
; 0.866  ; boot_rom:rom_u0|data[28]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[12]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.028      ;
; 0.876  ; boot_rom:rom_u0|data[19]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.034      ;
; 0.901  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.902  ; boot_rom:rom_u0|data[16]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.064      ;
; 0.903  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.145      ;
; 0.904  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.146      ;
; 0.914  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.156      ;
; 0.915  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.157      ;
; 0.932  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[9]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 1.088      ;
; 0.964  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[13]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.223      ;
; 0.970  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[26]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[26]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.227      ;
; 0.987  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[25]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.244      ;
; 1.008  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[4]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 1.164      ;
; 1.013  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.255      ;
; 1.014  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[2]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.014  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[3]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.014  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[4]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.014  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[7]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.255      ;
; 1.015  ; boot_rom:rom_u0|data[0]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.177      ;
; 1.019  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.263      ;
; 1.019  ; boot_rom:rom_u0|data[24]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.181      ;
; 1.020  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.264      ;
; 1.024  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.266      ;
; 1.035  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.277      ;
; 1.041  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.295      ;
; 1.051  ; boot_rom:rom_u0|data[3]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.213      ;
; 1.061  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.315      ;
; 1.063  ; boot_rom:rom_u0|data[21]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.225      ;
; 1.074  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.232      ;
; 1.077  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.160     ; 1.238      ;
; 1.078  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.236      ;
; 1.079  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[10]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.163     ; 1.237      ;
; 1.083  ; boot_rom:rom_u0|data[18]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[2]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 1.245      ;
; 1.085  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.327      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.243 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.052      ; 1.616      ;
; 0.288 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[28]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.052      ; 1.661      ;
; 0.290 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[30]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.049      ; 1.660      ;
; 0.354 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.388 ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|state.INIT_BOOT                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; top:top_u0|bootloader:bootloader_u0|count[19]                                            ; top:top_u0|bootloader:bootloader_u0|count[19]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.630      ;
; 0.395 ; top:top_u0|bootloader:bootloader_u0|state.READ_BOOT                                      ; top:top_u0|bootloader:bootloader_u0|boot_mem_rd_en                                       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[17]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[17]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[11]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[11]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[9]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[9]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[4]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[4]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[6]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[6]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[6]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[5]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[5]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[2]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[11]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.660      ;
; 0.402 ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.408 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[9]         ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; top:top_u0|bootloader:bootloader_u0|inst_mem_wr_en                                       ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.649      ;
; 0.413 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[9]        ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.656      ;
; 0.416 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[10]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[10]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.676      ;
; 0.417 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[1]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.421 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[13]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[13]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.421 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[13]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[4]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[4]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[3]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[3]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[28]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[28]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.424 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[22]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[22]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.668      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[7]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[7]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[1]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.430 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[12]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.477 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[29]      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.049      ; 1.847      ;
; 0.482 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 1.911      ;
; 0.497 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[6]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.093      ; 1.911      ;
; 0.510 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[8]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[10]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.529 ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[11]                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.770      ;
; 0.532 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[2]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[2]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.533 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[19]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[19]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.533 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[31]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.550 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[16] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 1.965      ;
; 0.550 ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[3]                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.552 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[3]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[3]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.795      ;
; 0.554 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[4]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[4]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_en_out         ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_en_out         ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[0]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[0]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.556 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[2]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[2]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.559 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[1]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.802      ;
; 0.560 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[4]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.803      ;
; 0.561 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[18]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[18]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.564 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[9]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.807      ;
; 0.568 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[1]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[1]    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.572 ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[18]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[18]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.816      ;
; 0.574 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[21]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[21]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.818      ;
; 0.575 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[24]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[24]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.578 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[22] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.001      ;
; 0.585 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 2.000      ;
; 0.589 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]      ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.593 ; top:top_u0|bootloader:bootloader_u0|count[18]                                            ; top:top_u0|bootloader:bootloader_u0|count[18]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.835      ;
; 0.596 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.050      ; 1.967      ;
; 0.602 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.031      ;
; 0.602 ; top:top_u0|bootloader:bootloader_u0|count[5]                                             ; top:top_u0|bootloader:bootloader_u0|count[5]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.843      ;
; 0.604 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[8]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[8]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[10]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[10]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; top:top_u0|bootloader:bootloader_u0|count[7]                                             ; top:top_u0|bootloader:bootloader_u0|count[7]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.848      ;
; 0.609 ; top:top_u0|bootloader:bootloader_u0|count[15]                                            ; top:top_u0|bootloader:bootloader_u0|count[15]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; top:top_u0|bootloader:bootloader_u0|count[13]                                            ; top:top_u0|bootloader:bootloader_u0|count[13]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; top:top_u0|bootloader:bootloader_u0|count[10]                                            ; top:top_u0|bootloader:bootloader_u0|count[10]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[0]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; top:top_u0|bootloader:bootloader_u0|count[6]                                             ; top:top_u0|bootloader:bootloader_u0|count[6]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.851      ;
; 0.610 ; top:top_u0|bootloader:bootloader_u0|state.INIT_BOOT                                      ; top:top_u0|bootloader:bootloader_u0|state.READ_BOOT                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; top:top_u0|bootloader:bootloader_u0|count[11]                                            ; top:top_u0|bootloader:bootloader_u0|count[11]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.852      ;
; 0.611 ; top:top_u0|bootloader:bootloader_u0|count[4]                                             ; top:top_u0|bootloader:bootloader_u0|count[4]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.852      ;
; 0.614 ; top:top_u0|bootloader:bootloader_u0|count[17]                                            ; top:top_u0|bootloader:bootloader_u0|count[17]                                            ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.620 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[14]       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.620 ; top:top_u0|bootloader:bootloader_u0|count[3]                                             ; top:top_u0|bootloader:bootloader_u0|count[3]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.861      ;
; 0.622 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 2.037      ;
; 0.622 ; top:top_u0|bootloader:bootloader_u0|count[8]                                             ; top:top_u0|bootloader:bootloader_u0|count[8]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.863      ;
; 0.623 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.624 ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[10]       ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[12]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.631 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[14]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[14]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[12]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[12]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.636 ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.877      ;
; 0.637 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[15]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[15]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.643 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[7]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.051      ; 2.015      ;
; 0.643 ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; top:top_u0|bootloader:bootloader_u0|count[1]                                             ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.884      ;
; 0.648 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.064      ;
; 0.652 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.097      ; 2.070      ;
; 0.665 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[8]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[8]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.052      ; 2.038      ;
; 0.670 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[3]      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.673 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[4]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[4]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.052      ; 2.046      ;
; 0.673 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.050      ; 2.044      ;
; 0.677 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.050      ; 2.048      ;
; 0.677 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[6]           ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.685 ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[3]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.050      ; 2.056      ;
; 0.692 ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|select_new_pc_out     ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[22] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+
; 49.687 ; 49.905       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23]      ;
; 49.687 ; 49.905       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24]      ;
; 49.691 ; 49.909       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13]      ;
; 49.691 ; 49.909       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14]      ;
; 49.691 ; 49.909       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16]      ;
; 49.691 ; 49.909       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20]      ;
; 49.691 ; 49.909       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22]      ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]       ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10]      ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17]      ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18]      ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21]      ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]       ;
; 49.692 ; 49.910       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]       ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11]      ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12]      ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15]      ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]       ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]       ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]       ;
; 49.693 ; 49.911       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]       ;
; 49.694 ; 49.912       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]       ;
; 49.694 ; 49.912       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]       ;
; 49.694 ; 49.912       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]       ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_oe_n                               ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[10]                        ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                        ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[12]                        ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[13]                        ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[15]                        ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[2]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[6]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                         ;
; 49.708 ; 49.926       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                         ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[16]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[18]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[27]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[29]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[30]   ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[2]                              ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[4]                              ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[5]                              ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[8]                              ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[14]                         ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]                            ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11]                           ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13]                           ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]                            ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]                            ;
; 49.709 ; 49.927       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]                            ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[0]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[10] ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[11] ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[12] ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[1]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[2]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[3]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[4]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[5]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[6]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[7]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[8]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[9]  ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[0]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[10]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[11]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[12]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[13]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[14]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[15]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[1]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[20]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[21]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[22]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[23]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[2]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[31]   ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[3]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[4]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[5]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[6]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[7]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[8]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[9]    ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19]      ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]      ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26]      ;
; 49.710 ; 49.928       ; 0.218          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27]      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 499.683 ; 499.901      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[15]   ;
; 499.684 ; 499.902      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0]    ;
; 499.685 ; 499.903      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]   ;
; 499.685 ; 499.903      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[17]   ;
; 499.685 ; 499.903      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[19]   ;
; 499.685 ; 499.903      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3]    ;
; 499.685 ; 499.903      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[11]   ;
; 499.686 ; 499.904      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[10]   ;
; 499.686 ; 499.904      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[26]   ;
; 499.686 ; 499.904      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[10]   ;
; 499.686 ; 499.904      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[10]     ;
; 499.686 ; 499.904      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[10]   ;
; 499.687 ; 499.905      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[27]   ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[12]   ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[13]   ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2]    ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[30]   ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[5]    ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[6]    ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[8]    ;
; 499.690 ; 499.908      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[9]    ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[10]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[14]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[17]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[19]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[1]                                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[20]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[23]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[27]                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[5]                                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[0]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[1]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[2]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[3]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[4]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[5]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[6]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[2]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[0]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[3]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[4]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[0]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[5]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[1]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[0]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[2]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[4]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[6]                                                                          ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[10]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[12]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[13]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[14]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[15]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[16]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[17]                                 ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[4]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[5]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[6]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[7]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[8]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[9]                                  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[0] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[1] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[13]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[1]      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[2]      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[7]      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[8]      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[9]      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[0] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[1] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[2] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[3] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[4] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|inst_function_out[5] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|jump_inst_out        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|jump_use_r_out       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[10]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[11]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[12]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[13]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[14]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[15]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[16]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[17]       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[2]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[3]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[5]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[8]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|opcode_out[0]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|opcode_out[2]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|opcode_out[3]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|opcode_out[4]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|opcode_out[5]        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[0]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[1]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[3]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[7]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[9]     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_rd_addr1_out[0]  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.323 ; 5.654 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.072 ; 5.456 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.148 ; 5.503 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.711 ; 5.080 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.782 ; 5.160 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.026 ; 5.379 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.141 ; 5.479 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.874 ; 5.271 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.984 ; 5.279 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.927 ; 5.344 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.780 ; 5.156 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.825 ; 5.223 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.075 ; 5.429 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.110 ; 5.467 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.725 ; 5.104 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.728 ; 5.095 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.849 ; 5.222 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.111 ; 5.496 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.323 ; 5.654 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.755 ; 5.128 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.053 ; 5.422 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 4.783 ; 5.158 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.534 ; 4.861 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.833 ; 5.145 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 4.645 ; 5.001 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.655 ; 5.007 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.546 ; 4.886 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.572 ; 4.914 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.761 ; 5.124 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.006 ; 5.344 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.761 ; 5.126 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.829 ; 5.204 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.076 ; 5.413 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.131 ; 5.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.774 ; 5.182 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.974 ; 5.342 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.641 ; 5.005 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.131 ; 5.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.919 ; 5.268 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.755 ; 5.129 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.619 ; 4.990 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.800 ; 5.180 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.411 ; 4.741 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.415 ; 4.749 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.518 ; 4.860 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.740 ; 5.067 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.838 ; 5.201 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.972 ; 5.324 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.727 ; 5.116 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.782 ; 5.125 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 7.123 ; 7.548 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; 7.123 ; 7.548 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -3.751 ; -4.058 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -4.281 ; -4.651 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -4.355 ; -4.698 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.936 ; -4.292 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -4.004 ; -4.369 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -4.238 ; -4.578 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -4.350 ; -4.675 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -4.093 ; -4.476 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -4.199 ; -4.483 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -4.143 ; -4.545 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -4.003 ; -4.365 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -4.046 ; -4.430 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -4.284 ; -4.625 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -4.319 ; -4.663 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.950 ; -4.315 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.951 ; -4.305 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -4.069 ; -4.429 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -4.318 ; -4.689 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -4.522 ; -4.841 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -3.978 ; -4.337 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -4.292 ; -4.647 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -4.003 ; -4.365 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -3.751 ; -4.058 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -4.037 ; -4.330 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -3.857 ; -4.193 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -3.866 ; -4.199 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -3.790 ; -4.111 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -3.816 ; -4.138 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -4.012 ; -4.363 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -4.245 ; -4.572 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -4.010 ; -4.363 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -4.077 ; -4.438 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -4.314 ; -4.640 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.557 ; -3.859 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.012 ; -4.401 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.171 ; -4.520 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.866 ; -4.193 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.903 ; -4.257 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.887 ; -4.251 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.007 ; -4.371 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.864 ; -4.218 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.877 ; -4.218 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.682 ; -4.000 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.683 ; -4.006 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.557 ; -3.859 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.719 ; -4.047 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.912 ; -4.224 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.217 ; -4.560 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.926 ; -4.286 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.019 ; -4.344 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -4.655 ; -5.015 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; -4.655 ; -5.015 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 12.836 ; 12.170 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 11.353 ; 10.802 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 10.110 ; 9.780  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 10.755 ; 10.376 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 10.321 ; 9.960  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 10.840 ; 10.432 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 8.941  ; 8.617  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 12.382 ; 12.013 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 12.836 ; 12.170 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 11.178 ; 10.752 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.932  ; 9.503  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 8.379  ; 8.059  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 7.316  ; 7.072  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 7.316  ; 7.072  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 7.039  ; 6.749  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.507  ; 9.103  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.723  ;        ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.333  ; 7.159  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.804  ; 6.497  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.938  ; 5.578  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.097  ; 4.871  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.149  ; 5.975  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.126  ; 4.903  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.503  ; 5.189  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.257  ; 4.986  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.875  ; 6.485  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.025  ; 4.797  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.742  ; 4.543  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.304  ; 4.157  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.678  ; 5.437  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.023  ; 4.876  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.977  ; 6.505  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.333  ; 7.159  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.270  ; 5.098  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.935  ; 5.778  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.257  ; 6.021  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.013  ; 5.682  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.950  ; 6.584  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.621  ; 5.376  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.959  ; 4.839  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.987  ; 5.778  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.329  ; 5.978  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.680  ; 5.362  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.372  ; 6.055  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 4.969  ; 4.838  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.532  ; 5.463  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.515  ; 5.330  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.918  ; 5.560  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.412  ; 5.167  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.913  ; 5.631  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 7.350  ; 7.562  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 7.244  ; 7.515  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 6.806  ; 7.019  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 6.779  ; 7.003  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 7.350  ; 7.562  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.136  ; 7.953  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 9.372  ; 9.898  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.800  ; 6.277  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.342  ; 4.240  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.539  ; 5.293  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.565  ; 4.412  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.506  ; 4.360  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.576  ; 4.422  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.301  ; 5.106  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.526  ; 4.358  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.441  ; 5.213  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.984  ; 4.765  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.800  ; 6.277  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.239  ; 5.061  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.430  ; 4.216  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.211  ; 5.728  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.434  ; 4.210  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.393  ; 4.179  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.666  ; 6.189  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.802  ; 5.544  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.120  ; 4.934  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.533  ; 4.400  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.173  ; 5.665  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.890  ; 4.730  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.421  ; 5.197  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.911  ; 4.751  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.855  ; 4.700  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.881  ; 4.714  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.799  ; 4.586  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.873  ; 4.713  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.649  ; 4.515  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.622  ; 4.479  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.986  ; 3.861  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.421  ; 5.197  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.748  ; 4.616  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.047  ; 4.804  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.087  ; 4.849  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.799  ; 4.574  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.464  ; 4.301  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.089  ; 4.894  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.872  ; 4.718  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.575  ; 4.741  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.434  ; 4.241  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; 0.648  ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 10.871 ; 10.706 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 7.086  ; 7.093  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 9.422  ; 9.384  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 6.484  ; 6.408  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 7.477  ; 7.404  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 6.759  ; 6.782  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 10.839 ; 10.706 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 10.871 ; 10.486 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 9.122  ; 9.064  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 8.311  ; 8.216  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 6.985  ; 6.705  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 6.789  ; 6.515  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 6.259  ; 6.093  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 5.826  ; 5.795  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 9.122  ; 9.064  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 6.776  ; 6.684  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 7.902  ; 7.633  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 7.902  ; 7.633  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 7.257  ; 7.155  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 7.079  ; 7.089  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 6.447  ; 6.318  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 6.806  ; 6.676  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 5.759  ; 5.729  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 7.546  ; 7.234  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 10.547 ; 10.019 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 5.773  ; 5.733  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 6.158  ; 6.102  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 10.547 ; 10.019 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 8.271  ; 7.942  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 7.365  ; 7.268  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 7.401  ; 7.246  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 7.167  ; 6.827  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 9.758  ; 9.447  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 7.257  ; 7.149  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 7.022  ; 6.750  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 7.395  ; 7.209  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 9.758  ; 9.447  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 7.776  ; 7.613  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 6.840  ; 6.706  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 5.989  ; 5.680  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 9.829  ; 9.313  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 6.963  ; 6.746  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 9.829  ; 9.313  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 5.666  ; 5.579  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 6.297  ; 6.267  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 8.353  ; 8.049  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 7.147  ; 6.982  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 7.360  ; 7.250  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 8.498  ; 8.301  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 5.939  ; 5.818  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 8.498  ; 8.301  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 5.332  ; 5.223  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 6.746  ; 6.463  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 6.264  ; 6.101  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 8.283  ; 7.829  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 7.094  ; 6.877  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 8.779  ; 8.409  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 8.779  ; 8.409  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 5.190  ; 5.055  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 6.244  ; 6.106  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 6.410  ; 6.229  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 8.587  ; 8.192  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 7.721  ; 7.437  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 7.712  ; 7.684  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+----------------+------------+--------+-------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+--------+-------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.569  ; 4.363 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.959  ; 5.583 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.766  ; 4.603 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.382  ; 5.172 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.970  ; 4.777 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.468  ; 5.229 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.569  ; 4.363 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.945  ; 6.745 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.381  ; 6.895 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.793  ; 5.537 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.520  ; 5.212 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.200  ; 4.950 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.978  ; 3.780 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.242  ; 4.089 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.978  ; 3.780 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.223  ; 5.048 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.298  ;       ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.730  ; 3.585 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.129  ; 5.829 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.298  ; 4.948 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.490  ; 4.270 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.501  ; 5.329 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.518  ; 4.299 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.881  ; 4.575 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.645  ; 4.380 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.197  ; 5.819 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.421  ; 4.197 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.149  ; 3.953 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.730  ; 3.585 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.047  ; 4.812 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.420  ; 4.274 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.297  ; 5.839 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.634  ; 6.463 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.657  ; 4.488 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.294  ; 5.139 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 5.603  ; 5.372 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.369  ; 5.047 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.269  ; 5.912 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 4.993  ; 4.753 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.357  ; 4.237 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.344  ; 5.139 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.671  ; 5.330 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.048  ; 4.738 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.713  ; 5.404 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 4.367  ; 4.237 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 4.908  ; 4.836 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 4.890  ; 4.708 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.277  ; 4.929 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.793  ; 4.553 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.274  ; 4.999 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.066  ; 5.181 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.514  ; 5.673 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 5.092  ; 5.196 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 5.066  ; 5.181 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 5.611  ; 5.713 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.309  ; 5.045 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.571  ; 5.932 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.763  ; 3.604 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.763  ; 3.661 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.912  ; 4.672 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.979  ; 3.828 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.920  ; 3.775 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.990  ; 3.837 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.684  ; 4.493 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.942  ; 3.776 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.820  ; 4.597 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.380  ; 4.166 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.193  ; 5.675 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.627  ; 4.451 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.850  ; 3.641 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.630  ; 5.149 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.854  ; 3.635 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.814  ; 3.604 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.066  ; 5.590 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.165  ; 4.914 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.509  ; 4.327 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.945  ; 3.814 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.591  ; 5.086 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 4.290  ; 4.133 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.422  ; 3.298 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.311  ; 4.153 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.256  ; 4.103 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.282  ; 4.118 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.203  ; 3.995 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.273  ; 4.116 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.058  ; 3.926 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.033  ; 3.892 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.422  ; 3.298 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.802  ; 4.582 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.156  ; 4.024 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.442  ; 4.205 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.481  ; 4.248 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.204  ; 3.983 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.881  ; 3.721 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.481  ; 4.291 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.272  ; 4.121 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.983  ; 4.146 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.853  ; 3.664 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; 0.222 ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 5.821  ; 5.746 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 6.399  ; 6.406 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 8.634  ; 8.594 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 5.821  ; 5.746 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 6.773  ; 6.701 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 6.084  ; 6.103 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 10.047 ; 9.920 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 10.030 ; 9.659 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 5.193  ; 5.159 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 7.574  ; 7.481 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 6.303  ; 6.033 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 6.115  ; 5.850 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 5.607  ; 5.445 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 5.193  ; 5.159 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 8.399  ; 8.344 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 6.147  ; 6.060 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 5.128  ; 5.096 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 7.185  ; 6.924 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 6.566  ; 6.465 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 6.339  ; 6.343 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 5.788  ; 5.662 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 6.133  ; 6.005 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 5.128  ; 5.096 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 6.843  ; 6.541 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 5.138  ; 5.099 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 5.138  ; 5.099 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 5.507  ; 5.451 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 9.794  ; 9.268 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 7.534  ; 7.214 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 6.664  ; 6.568 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 6.647  ; 6.489 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 6.475  ; 6.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 5.344  ; 5.043 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 6.561  ; 6.452 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 6.337  ; 6.070 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 6.643  ; 6.455 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 8.966  ; 8.661 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 7.060  ; 6.898 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 6.162  ; 6.028 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 5.344  ; 5.043 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 5.034  ; 4.945 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 6.280  ; 6.065 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 9.104  ; 8.589 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 5.034  ; 4.945 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 5.640  ; 5.608 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 7.616  ; 7.320 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 6.455  ; 6.293 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 6.662  ; 6.553 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 4.713  ; 4.604 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 5.296  ; 5.175 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 7.698  ; 7.500 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 4.713  ; 4.604 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 6.072  ; 5.794 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 5.605  ; 5.447 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 7.565  ; 7.107 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 6.341  ; 6.131 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 4.577  ; 4.443 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 8.023  ; 7.662 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 4.577  ; 4.443 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 5.592  ; 5.453 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 5.751  ; 5.572 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 7.839  ; 7.456 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 7.009  ; 6.732 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 6.974  ; 6.947 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+--------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 11.856 ;    ;    ; 12.205 ;
; KEY[0]     ; HEX0[1]     ; 13.945 ;    ;    ; 14.227 ;
; KEY[0]     ; HEX0[2]     ; 11.255 ;    ;    ; 11.521 ;
; KEY[0]     ; HEX0[3]     ; 12.246 ;    ;    ; 12.515 ;
; KEY[0]     ; HEX0[4]     ; 11.539 ;    ;    ; 11.904 ;
; KEY[0]     ; HEX0[5]     ; 15.612 ;    ;    ; 15.821 ;
; KEY[0]     ; HEX0[6]     ; 15.599 ;    ;    ; 15.653 ;
; KEY[0]     ; HEX1[0]     ; 11.618 ;    ;    ; 11.804 ;
; KEY[0]     ; HEX1[1]     ; 10.562 ;    ;    ; 10.537 ;
; KEY[0]     ; HEX1[2]     ; 10.097 ;    ;    ; 10.105 ;
; KEY[0]     ; HEX1[3]     ; 9.643  ;    ;    ; 9.752  ;
; KEY[0]     ; HEX1[4]     ; 9.133  ;    ;    ; 9.383  ;
; KEY[0]     ; HEX1[5]     ; 12.695 ;    ;    ; 12.891 ;
; KEY[0]     ; HEX1[6]     ; 10.346 ;    ;    ; 10.618 ;
; KEY[0]     ; HEX2[0]     ; 11.907 ;    ;    ; 11.977 ;
; KEY[0]     ; HEX2[1]     ; 11.575 ;    ;    ; 11.776 ;
; KEY[0]     ; HEX2[2]     ; 11.601 ;    ;    ; 11.930 ;
; KEY[0]     ; HEX2[3]     ; 10.137 ;    ;    ; 10.337 ;
; KEY[0]     ; HEX2[4]     ; 10.492 ;    ;    ; 10.689 ;
; KEY[0]     ; HEX2[5]     ; 9.187  ;    ;    ; 9.413  ;
; KEY[0]     ; HEX2[6]     ; 11.814 ;    ;    ; 11.900 ;
; KEY[0]     ; HEX3[0]     ; 9.221  ;    ;    ; 9.394  ;
; KEY[0]     ; HEX3[1]     ; 9.852  ;    ;    ; 10.127 ;
; KEY[0]     ; HEX3[2]     ; 14.194 ;    ;    ; 13.983 ;
; KEY[0]     ; HEX3[3]     ; 11.920 ;    ;    ; 11.910 ;
; KEY[0]     ; HEX3[4]     ; 10.819 ;    ;    ; 10.936 ;
; KEY[0]     ; HEX3[5]     ; 10.841 ;    ;    ; 10.993 ;
; KEY[0]     ; HEX3[6]     ; 10.803 ;    ;    ; 10.886 ;
; KEY[0]     ; HEX4[0]     ; 12.237 ;    ;    ; 12.416 ;
; KEY[0]     ; HEX4[1]     ; 10.709 ;    ;    ; 10.765 ;
; KEY[0]     ; HEX4[2]     ; 10.832 ;    ;    ; 10.952 ;
; KEY[0]     ; HEX4[3]     ; 13.349 ;    ;    ; 13.408 ;
; KEY[0]     ; HEX4[4]     ; 12.756 ;    ;    ; 12.882 ;
; KEY[0]     ; HEX4[5]     ; 10.271 ;    ;    ; 10.393 ;
; KEY[0]     ; HEX4[6]     ; 9.363  ;    ;    ; 9.406  ;
; KEY[0]     ; HEX5[0]     ; 10.996 ;    ;    ; 11.123 ;
; KEY[0]     ; HEX5[1]     ; 11.531 ;    ;    ; 11.322 ;
; KEY[0]     ; HEX5[2]     ; 9.086  ;    ;    ; 9.254  ;
; KEY[0]     ; HEX5[3]     ; 10.436 ;    ;    ; 10.716 ;
; KEY[0]     ; HEX5[4]     ; 9.879  ;    ;    ; 9.933  ;
; KEY[0]     ; HEX5[5]     ; 11.177 ;    ;    ; 11.357 ;
; KEY[0]     ; HEX5[6]     ; 8.576  ;    ;    ; 8.733  ;
; KEY[0]     ; HEX6[0]     ; 9.360  ;    ;    ; 9.495  ;
; KEY[0]     ; HEX6[1]     ; 12.277 ;    ;    ; 12.401 ;
; KEY[0]     ; HEX6[2]     ; 8.642  ;    ;    ; 8.815  ;
; KEY[0]     ; HEX6[3]     ; 10.059 ;    ;    ; 10.058 ;
; KEY[0]     ; HEX6[4]     ; 9.496  ;    ;    ; 9.590  ;
; KEY[0]     ; HEX6[5]     ; 12.878 ;    ;    ; 12.686 ;
; KEY[0]     ; HEX6[6]     ; 11.614 ;    ;    ; 11.762 ;
; KEY[0]     ; HEX7[0]     ; 10.591 ;    ;    ; 10.732 ;
; KEY[0]     ; HEX7[1]     ; 8.502  ;    ;    ; 8.650  ;
; KEY[0]     ; HEX7[2]     ; 11.204 ;    ;    ; 11.367 ;
; KEY[0]     ; HEX7[3]     ; 11.255 ;    ;    ; 11.359 ;
; KEY[0]     ; HEX7[4]     ; 12.097 ;    ;    ; 12.117 ;
; KEY[0]     ; HEX7[5]     ; 12.569 ;    ;    ; 12.572 ;
; KEY[0]     ; HEX7[6]     ; 11.642 ;    ;    ; 11.785 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 11.409 ;    ;    ; 11.744 ;
; KEY[0]     ; HEX0[1]     ; 13.460 ;    ;    ; 13.731 ;
; KEY[0]     ; HEX0[2]     ; 10.832 ;    ;    ; 11.085 ;
; KEY[0]     ; HEX0[3]     ; 11.782 ;    ;    ; 12.038 ;
; KEY[0]     ; HEX0[4]     ; 11.103 ;    ;    ; 11.452 ;
; KEY[0]     ; HEX0[5]     ; 15.060 ;    ;    ; 15.261 ;
; KEY[0]     ; HEX0[6]     ; 15.001 ;    ;    ; 15.050 ;
; KEY[0]     ; HEX1[0]     ; 11.157 ;    ;    ; 11.330 ;
; KEY[0]     ; HEX1[1]     ; 10.147 ;    ;    ; 10.116 ;
; KEY[0]     ; HEX1[2]     ; 9.700  ;    ;    ; 9.700  ;
; KEY[0]     ; HEX1[3]     ; 9.267  ;    ;    ; 9.362  ;
; KEY[0]     ; HEX1[4]     ; 8.776  ;    ;    ; 9.008  ;
; KEY[0]     ; HEX1[5]     ; 12.238 ;    ;    ; 12.422 ;
; KEY[0]     ; HEX1[6]     ; 9.974  ;    ;    ; 10.221 ;
; KEY[0]     ; HEX2[0]     ; 11.442 ;    ;    ; 11.499 ;
; KEY[0]     ; HEX2[1]     ; 11.142 ;    ;    ; 11.332 ;
; KEY[0]     ; HEX2[2]     ; 11.164 ;    ;    ; 11.479 ;
; KEY[0]     ; HEX2[3]     ; 9.761  ;    ;    ; 9.951  ;
; KEY[0]     ; HEX2[4]     ; 10.101 ;    ;    ; 10.289 ;
; KEY[0]     ; HEX2[5]     ; 8.849  ;    ;    ; 9.064  ;
; KEY[0]     ; HEX2[6]     ; 11.372 ;    ;    ; 11.452 ;
; KEY[0]     ; HEX3[0]     ; 8.828  ;    ;    ; 8.986  ;
; KEY[0]     ; HEX3[1]     ; 9.484  ;    ;    ; 9.745  ;
; KEY[0]     ; HEX3[2]     ; 13.725 ;    ;    ; 13.505 ;
; KEY[0]     ; HEX3[3]     ; 11.469 ;    ;    ; 11.454 ;
; KEY[0]     ; HEX3[4]     ; 10.360 ;    ;    ; 10.461 ;
; KEY[0]     ; HEX3[5]     ; 10.433 ;    ;    ; 10.573 ;
; KEY[0]     ; HEX3[6]     ; 10.396 ;    ;    ; 10.473 ;
; KEY[0]     ; HEX4[0]     ; 11.772 ;    ;    ; 11.940 ;
; KEY[0]     ; HEX4[1]     ; 10.306 ;    ;    ; 10.355 ;
; KEY[0]     ; HEX4[2]     ; 10.426 ;    ;    ; 10.536 ;
; KEY[0]     ; HEX4[3]     ; 12.825 ;    ;    ; 12.869 ;
; KEY[0]     ; HEX4[4]     ; 12.273 ;    ;    ; 12.387 ;
; KEY[0]     ; HEX4[5]     ; 9.886  ;    ;    ; 9.999  ;
; KEY[0]     ; HEX4[6]     ; 9.014  ;    ;    ; 9.050  ;
; KEY[0]     ; HEX5[0]     ; 10.583 ;    ;    ; 10.698 ;
; KEY[0]     ; HEX5[1]     ; 11.168 ;    ;    ; 10.949 ;
; KEY[0]     ; HEX5[2]     ; 8.748  ;    ;    ; 8.904  ;
; KEY[0]     ; HEX5[3]     ; 9.989  ;    ;    ; 10.242 ;
; KEY[0]     ; HEX5[4]     ; 9.511  ;    ;    ; 9.559  ;
; KEY[0]     ; HEX5[5]     ; 10.756 ;    ;    ; 10.924 ;
; KEY[0]     ; HEX5[6]     ; 8.261  ;    ;    ; 8.407  ;
; KEY[0]     ; HEX6[0]     ; 9.012  ;    ;    ; 9.136  ;
; KEY[0]     ; HEX6[1]     ; 11.810 ;    ;    ; 11.925 ;
; KEY[0]     ; HEX6[2]     ; 8.300  ;    ;    ; 8.457  ;
; KEY[0]     ; HEX6[3]     ; 9.661  ;    ;    ; 9.649  ;
; KEY[0]     ; HEX6[4]     ; 9.084  ;    ;    ; 9.159  ;
; KEY[0]     ; HEX6[5]     ; 12.460 ;    ;    ; 12.258 ;
; KEY[0]     ; HEX6[6]     ; 11.173 ;    ;    ; 11.311 ;
; KEY[0]     ; HEX7[0]     ; 10.172 ;    ;    ; 10.297 ;
; KEY[0]     ; HEX7[1]     ; 8.166  ;    ;    ; 8.298  ;
; KEY[0]     ; HEX7[2]     ; 10.784 ;    ;    ; 10.934 ;
; KEY[0]     ; HEX7[3]     ; 10.832 ;    ;    ; 10.927 ;
; KEY[0]     ; HEX7[4]     ; 11.640 ;    ;    ; 11.654 ;
; KEY[0]     ; HEX7[5]     ; 12.095 ;    ;    ; 12.092 ;
; KEY[0]     ; HEX7[6]     ; 11.203 ;    ;    ; 11.334 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.720 ; 6.555 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.562 ; 7.397 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.929 ; 7.764 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.583 ; 7.418 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.928 ; 7.763 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.583 ; 7.418 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.589 ; 7.424 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.589 ; 7.424 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.209 ; 7.044 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.920 ; 7.755 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.920 ; 7.755 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.582 ; 7.417 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.272 ; 7.107 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.582 ; 7.417 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.588 ; 7.423 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.502 ; 7.372 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.920 ; 7.755 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 7.389 ; 7.224 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.038 ; 6.873 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 7.728 ; 7.563 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 7.397 ; 7.232 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 7.397 ; 7.232 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.720 ; 6.555 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.389 ; 7.224 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.389 ; 7.224 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 7.920 ; 7.755 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.886 ; 6.721 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.886 ; 6.721 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.886 ; 6.721 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.209 ; 7.044 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.257 ; 7.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.209 ; 7.044 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.540 ; 7.375 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.641 ; 4.496 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.092 ; 4.947 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.799 ; 4.654 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.641 ; 4.496 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.641 ; 4.496 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.305 ; 5.160 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.052 ; 4.907 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.052 ; 4.907 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.288 ; 5.143 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.265 ; 5.100 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.281 ; 5.116 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.251 ; 5.086 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.237 ; 5.072 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.167 ; 5.002 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.039 ; 4.894 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.305 ; 5.160 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.039 ; 4.894 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.930 ; 4.765 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.738 ; 5.573 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.090 ; 5.925 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.758 ; 5.593 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.089 ; 5.924 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.758 ; 5.593 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.765 ; 5.600 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.765 ; 5.600 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.400 ; 5.235 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.082 ; 5.917 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.082 ; 5.917 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.758 ; 5.593 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.460 ; 5.295 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.758 ; 5.593 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.763 ; 5.598 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.677 ; 5.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.082 ; 5.917 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.573 ; 5.408 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.235 ; 5.070 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.898 ; 5.733 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.579 ; 5.414 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.579 ; 5.414 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.930 ; 4.765 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.573 ; 5.408 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.572 ; 5.407 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.082 ; 5.917 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.089 ; 4.924 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.089 ; 4.924 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.089 ; 4.924 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.400 ; 5.235 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.446 ; 5.281 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.400 ; 5.235 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.717 ; 5.552 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.035 ; 3.890 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.467 ; 4.322 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.186 ; 4.041 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.035 ; 3.890 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.035 ; 3.890 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.671 ; 4.526 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.428 ; 4.283 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.428 ; 4.283 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.655 ; 4.510 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.671 ; 4.506 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.686 ; 4.521 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.658 ; 4.493 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.643 ; 4.478 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.577 ; 4.412 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.417 ; 4.272 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.671 ; 4.526 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.417 ; 4.272 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.476     ; 6.641     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.256     ; 7.421     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.641     ; 7.806     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.264     ; 7.429     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.640     ; 7.805     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.264     ; 7.429     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.271     ; 7.436     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.271     ; 7.436     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.903     ; 7.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.631     ; 7.796     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.631     ; 7.796     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.248     ; 7.413     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.005     ; 7.170     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.248     ; 7.413     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.313     ; 7.478     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.260     ; 7.390     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.631     ; 7.796     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 7.107     ; 7.272     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.765     ; 6.930     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 7.451     ; 7.616     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 7.130     ; 7.295     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 7.130     ; 7.295     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.476     ; 6.641     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.107     ; 7.272     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.122     ; 7.287     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 7.631     ; 7.796     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.600     ; 6.765     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.600     ; 6.765     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.600     ; 6.765     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.903     ; 7.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.955     ; 7.120     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.903     ; 7.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.220     ; 7.385     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.473     ; 4.618     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.844     ; 4.989     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.585     ; 4.730     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.473     ; 4.618     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.473     ; 4.618     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.031     ; 5.176     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.806     ; 4.951     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.806     ; 4.951     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.122     ; 5.267     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.034     ; 5.199     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.049     ; 5.214     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.017     ; 5.182     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.003     ; 5.168     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.912     ; 5.077     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.796     ; 4.941     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.031     ; 5.176     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.796     ; 4.941     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.794     ; 4.959     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.543     ; 5.708     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.913     ; 6.078     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.551     ; 5.716     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.912     ; 6.077     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.551     ; 5.716     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.558     ; 5.723     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.558     ; 5.723     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.204     ; 5.369     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.903     ; 6.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.903     ; 6.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.535     ; 5.700     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.302     ; 5.467     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.535     ; 5.700     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.598     ; 5.763     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.545     ; 5.675     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.903     ; 6.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.400     ; 5.565     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.071     ; 5.236     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.730     ; 5.895     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.422     ; 5.587     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.422     ; 5.587     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.794     ; 4.959     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.400     ; 5.565     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.414     ; 5.579     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.903     ; 6.068     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.913     ; 5.078     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.913     ; 5.078     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.913     ; 5.078     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.204     ; 5.369     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.254     ; 5.419     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.204     ; 5.369     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.509     ; 5.674     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.867     ; 4.012     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.223     ; 4.368     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.975     ; 4.120     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.867     ; 4.012     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.867     ; 4.012     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.402     ; 4.547     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.187     ; 4.332     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.187     ; 4.332     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.490     ; 4.635     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.442     ; 4.607     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.457     ; 4.622     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.426     ; 4.591     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.413     ; 4.578     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.326     ; 4.491     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.178     ; 4.323     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.402     ; 4.547     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.178     ; 4.323     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 37.981 ; 0.000         ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 88.931 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; -0.116 ; -0.298        ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; -0.075 ; -0.148        ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; CLOCK_50                                              ; 9.400   ; 0.000         ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 49.779  ; 0.000         ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; 499.771 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                            ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.981 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.345      ; 62.221     ;
; 38.029 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.348      ; 62.176     ;
; 38.080 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.347      ; 62.124     ;
; 38.096 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.348      ; 62.109     ;
; 38.196 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.348      ; 62.009     ;
; 38.204 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.344      ; 61.997     ;
; 38.305 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.345      ; 61.897     ;
; 38.700 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 61.316     ;
; 38.707 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 61.309     ;
; 38.714 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 61.297     ;
; 38.791 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 61.221     ;
; 39.028 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 60.982     ;
; 39.113 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 60.897     ;
; 39.359 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.345      ; 60.843     ;
; 39.385 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 60.629     ;
; 39.445 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 60.566     ;
; 39.493 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 60.521     ;
; 39.544 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 60.469     ;
; 39.560 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 60.454     ;
; 39.660 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 60.354     ;
; 39.668 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 60.342     ;
; 39.769 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 60.242     ;
; 39.821 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 60.189     ;
; 39.821 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.157      ; 60.193     ;
; 39.821 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 60.190     ;
; 39.823 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 60.200     ;
; 39.864 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 60.147     ;
; 39.869 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 60.143     ;
; 39.933 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 60.079     ;
; 39.938 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 60.085     ;
; 40.164 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.032     ; 59.661     ;
; 40.171 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.032     ; 59.654     ;
; 40.178 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 59.642     ;
; 40.255 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 59.566     ;
; 40.263 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 59.758     ;
; 40.263 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 59.758     ;
; 40.273 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 59.748     ;
; 40.324 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.166      ; 59.699     ;
; 40.492 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 59.327     ;
; 40.527 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 59.494     ;
; 40.577 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 59.242     ;
; 40.621 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 59.389     ;
; 40.662 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 59.358     ;
; 40.770 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 59.250     ;
; 40.823 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 59.188     ;
; 40.849 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 58.974     ;
; 40.866 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 59.154     ;
; 41.285 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 58.534     ;
; 41.285 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 58.538     ;
; 41.285 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 58.535     ;
; 41.287 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 58.545     ;
; 41.328 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 58.492     ;
; 41.333 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 58.488     ;
; 41.397 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 58.424     ;
; 41.402 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 58.430     ;
; 41.727 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 58.103     ;
; 41.727 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 58.103     ;
; 41.737 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 58.093     ;
; 41.788 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.025     ; 58.044     ;
; 41.991 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 57.839     ;
; 42.085 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 57.734     ;
; 42.126 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[1]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.028     ; 57.703     ;
; 42.210 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 57.997     ;
; 42.234 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[3]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.028     ; 57.595     ;
; 42.258 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.353      ; 57.952     ;
; 42.309 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.352      ; 57.900     ;
; 42.325 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.353      ; 57.885     ;
; 42.330 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[2]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.028     ; 57.499     ;
; 42.425 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.353      ; 57.785     ;
; 42.433 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.349      ; 57.773     ;
; 42.534 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 57.673     ;
; 42.929 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[24] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 57.092     ;
; 42.936 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[23] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.164      ; 57.085     ;
; 42.943 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[20] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 57.073     ;
; 43.020 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[22] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 56.997     ;
; 43.257 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[18] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 56.758     ;
; 43.342 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[21] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 56.673     ;
; 43.588 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 56.619     ;
; 43.614 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 56.405     ;
; 44.050 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 55.965     ;
; 44.050 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[11] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 55.969     ;
; 44.050 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 55.966     ;
; 44.052 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.171      ; 55.976     ;
; 44.093 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[14] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.159      ; 55.923     ;
; 44.098 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[16] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 55.919     ;
; 44.132 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.347      ; 56.072     ;
; 44.162 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[10] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 55.855     ;
; 44.167 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[5]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.171      ; 55.861     ;
; 44.180 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 56.027     ;
; 44.231 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.349      ; 55.975     ;
; 44.247 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 55.960     ;
; 44.347 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.350      ; 55.860     ;
; 44.355 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.346      ; 55.848     ;
; 44.456 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27] ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[3] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.347      ; 55.748     ;
; 44.492 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[8]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 55.534     ;
; 44.492 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 55.534     ;
; 44.502 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[6]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 55.524     ;
; 44.553 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[4]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.171      ; 55.475     ;
; 44.756 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[7]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.169      ; 55.270     ;
; 44.850 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[0]  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[2] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 55.165     ;
+--------+----------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                         ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 88.931 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.247     ;
; 89.064 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.114     ;
; 89.064 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.114     ;
; 89.064 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.114     ;
; 89.065 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.113     ;
; 89.065 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.113     ;
; 89.076 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 10.094     ;
; 89.077 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 10.101     ;
; 89.144 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 10.002     ;
; 89.179 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.956      ;
; 89.194 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.984      ;
; 89.198 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.980      ;
; 89.204 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.974      ;
; 89.210 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.960      ;
; 89.210 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.968      ;
; 89.210 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.968      ;
; 89.210 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.968      ;
; 89.211 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.959      ;
; 89.211 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.959      ;
; 89.211 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.967      ;
; 89.211 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.967      ;
; 89.213 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.957      ;
; 89.213 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.957      ;
; 89.222 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.948      ;
; 89.265 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.881      ;
; 89.277 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.869      ;
; 89.277 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.869      ;
; 89.277 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.869      ;
; 89.277 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.901      ;
; 89.278 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.868      ;
; 89.278 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.868      ;
; 89.289 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.849      ;
; 89.312 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.823      ;
; 89.312 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.823      ;
; 89.312 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.823      ;
; 89.313 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.822      ;
; 89.313 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.722     ; 9.822      ;
; 89.324 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.803      ;
; 89.327 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.851      ;
; 89.327 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.851      ;
; 89.327 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.851      ;
; 89.328 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.850      ;
; 89.328 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.850      ;
; 89.331 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.847      ;
; 89.331 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.847      ;
; 89.331 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.847      ;
; 89.332 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.846      ;
; 89.332 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.846      ;
; 89.337 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.841      ;
; 89.337 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.841      ;
; 89.337 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.841      ;
; 89.338 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.840      ;
; 89.338 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.840      ;
; 89.339 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.831      ;
; 89.343 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.827      ;
; 89.347 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[16] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.823      ;
; 89.349 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.821      ;
; 89.355 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.823      ;
; 89.356 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.814      ;
; 89.357 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.813      ;
; 89.357 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.813      ;
; 89.359 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.811      ;
; 89.359 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.811      ;
; 89.364 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[15] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.806      ;
; 89.379 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.721     ; 9.757      ;
; 89.390 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.721     ; 9.746      ;
; 89.398 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.748      ;
; 89.398 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.748      ;
; 89.398 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.748      ;
; 89.399 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.747      ;
; 89.399 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.711     ; 9.747      ;
; 89.410 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.728      ;
; 89.410 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[13] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.768      ;
; 89.410 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[11] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.768      ;
; 89.410 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.768      ;
; 89.411 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.767      ;
; 89.411 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.679     ; 9.767      ;
; 89.422 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[9]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.748      ;
; 89.423 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.715      ;
; 89.424 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.714      ;
; 89.424 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.714      ;
; 89.426 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.712      ;
; 89.426 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.719     ; 9.712      ;
; 89.431 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.721     ; 9.705      ;
; 89.441 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[18] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.729      ;
; 89.442 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[10] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.728      ;
; 89.444 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[17] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.726      ;
; 89.445 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24] ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[14] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.725      ;
; 89.458 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.669      ;
; 89.459 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.668      ;
; 89.459 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.668      ;
; 89.461 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.666      ;
; 89.461 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.730     ; 9.666      ;
; 89.473 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.697      ;
; 89.474 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.696      ;
; 89.474 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.696      ;
; 89.476 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[7]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.694      ;
; 89.476 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[6]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.694      ;
; 89.477 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.693      ;
; 89.478 ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.687     ; 9.692      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                                            ; Launch Clock                                          ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.116 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[31]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 0.808      ;
; -0.092 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[28]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 0.832      ;
; -0.090 ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[30]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 0.831      ;
; 0.005  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[23]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 0.982      ;
; 0.025  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[29]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 0.948      ;
; 0.037  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[6]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.000      ;
; 0.069  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[16]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 1.030      ;
; 0.082  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[22]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 1.051      ;
; 0.090  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[20]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 1.067      ;
; 0.093  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 1.054      ;
; 0.099  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[10]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.020      ;
; 0.100  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[26]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.024      ;
; 0.101  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 1.070      ;
; 0.107  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[15]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 1.072      ;
; 0.126  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.089      ;
; 0.131  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[3]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[3]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.052      ;
; 0.132  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[7]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[7]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 1.055      ;
; 0.137  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[8]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[8]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.061      ;
; 0.138  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[4]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[4]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.062      ;
; 0.140  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[11]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.061      ;
; 0.144  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[25]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 1.099      ;
; 0.146  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[21]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.067      ;
; 0.147  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]                     ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_a_out[28]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.694      ; 1.075      ;
; 0.147  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[0]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[0]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 1.113      ;
; 0.153  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[15][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.072      ;
; 0.153  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[12][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.072      ;
; 0.155  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27]                     ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[27]                                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.080      ;
; 0.155  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[1]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[1]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 1.120      ;
; 0.172  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[31][28] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.694      ; 1.100      ;
; 0.172  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[13][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.090      ;
; 0.173  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[14][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.091      ;
; 0.179  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[18]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[18]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.721      ; 1.134      ;
; 0.179  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[19]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[19]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.100      ;
; 0.182  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; top:top_u0|bootloader:bootloader_u0|boot_mode                                            ; top:top_u0|bootloader:bootloader_u0|boot_mode                                                                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184  ; top:top_u0|bootloader:bootloader_u0|count[0]                                             ; top:top_u0|bootloader:bootloader_u0|count[0]                                                                                       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[20][19] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.678      ; 1.099      ;
; 0.187  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[14]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[14]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.150      ;
; 0.188  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[4]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[6]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; top:top_u0|bootloader:bootloader_u0|state.READ_BOOT                                      ; top:top_u0|bootloader:bootloader_u0|boot_mem_rd_en                                                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[17]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[17]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[11]          ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[11]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[9]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[9]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[6]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[6]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[2]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[4]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[4]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[4]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[5]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[5]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[11]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[11]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.326      ;
; 0.192  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|new_pc_out[1]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193  ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|boot_mode                                                                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[5]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[5]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.119      ;
; 0.195  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[9]                                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195  ; top:top_u0|bootloader:bootloader_u0|count[19]                                            ; top:top_u0|bootloader:bootloader_u0|count[19]                                                                                      ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[24]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[24]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 1.119      ;
; 0.198  ; top:top_u0|bootloader:bootloader_u0|state.END_BOOT                                       ; top:top_u0|bootloader:bootloader_u0|state.INIT_BOOT                                                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[9]  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[9]                                                  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[20][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.125      ;
; 0.201  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[1]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[1]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[1]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[1]                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.328      ;
; 0.202  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[2]                                             ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[2]                                            ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.126      ;
; 0.202  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[4]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[4]                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[10]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[10]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.336      ;
; 0.203  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[24][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.128      ;
; 0.203  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[17]                                            ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[17]                                           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.729      ; 1.166      ;
; 0.203  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[13] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[13]                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[13]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[13]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.204  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[3]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[3]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[28]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[28]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[22]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[22]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.331      ;
; 0.205  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[2][31]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 1.128      ;
; 0.206  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[22][25] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.127      ;
; 0.206  ; top:top_u0|bootloader:bootloader_u0|inst_mem_wr_en                                       ; top:top_u0|bootloader:bootloader_u0|count[0]                                                                                       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.329      ;
; 0.207  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[1][31]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 1.130      ;
; 0.208  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|reg_wr_addr_out[1]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.209  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[30][25] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.130      ;
; 0.209  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[7]       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[7]                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.209  ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[12] ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[12]                                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.217  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[19][27] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.135      ;
; 0.220  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[27][27] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.138      ;
; 0.236  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[17]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[19][17] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 0.977      ;
; 0.251  ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|pc_offset_out[8]        ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[10]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.256  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[18][19] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.178      ;
; 0.257  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[30][19] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.179      ;
; 0.259  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[4][25]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.181      ;
; 0.259  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[7][25]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.181      ;
; 0.259  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[31][29] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 1.182      ;
; 0.260  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[5][25]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.184      ;
; 0.260  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[6][25]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.184      ;
; 0.261  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[30][15] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.011      ;
; 0.261  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[15]                     ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[18][15] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.011      ;
; 0.262  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[2]           ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[2]                                                     ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[19]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[19]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[3]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[3]                                              ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.264  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[31]      ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[31]                                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264  ; top:top_u0|bootloader:bootloader_u0|count[9]                                             ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[11]                                                                              ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[4]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[4]                                              ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.265  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_en_out         ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_en_out                                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[0]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[0]                                              ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267  ; top:top_u0|dlx_processor:dlx_processor_u0|top_fetch:instruction_fetch_u0|pc[18]          ; top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|new_pc_out[18]                                                    ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.394      ;
; 0.267  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|reg_wr_addr_out[2]    ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|reg_wr_addr_out[2]                                              ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.075 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 2.245      ;
; -0.073 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 2.247      ;
; -0.061 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 2.259      ;
; -0.059 ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 2.261      ;
; 0.183  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM   ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE               ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.PRECHARGE          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK           ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.ACTIVATE_BANK      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[20]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[23]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.194  ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_data_dly                                         ; top:top_u0|sram_ctrl:sram_ctrl_u0|wr_detc                                        ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.203  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.326      ;
; 0.211  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.335      ;
; 0.212  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.IDLE                    ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_wr_en_reg           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.336      ;
; 0.216  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.339      ;
; 0.219  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.343      ;
; 0.221  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.345      ;
; 0.224  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.348      ;
; 0.228  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_we_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.352      ;
; 0.258  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[22]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.383      ;
; 0.263  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[31]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[31]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[30]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[30]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.266  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[28]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[28]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[27]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[27]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.389      ;
; 0.270  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.393      ;
; 0.301  ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_dly                                        ; top:top_u0|sram_ctrl:sram_ctrl_u0|clk_proc_pulse                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.303  ; boot_rom:rom_u0|data[23]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.383      ;
; 0.309  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
; 0.310  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.313  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.316  ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.INITIALIZE_SDRAM        ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.440      ;
; 0.320  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.445      ;
; 0.324  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_0                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.447      ;
; 0.326  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_ce_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.449      ;
; 0.329  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[29]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[29]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.344  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_2                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_IDLE                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.467      ;
; 0.347  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                                  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.470      ;
; 0.354  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.478      ;
; 0.357  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_1                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.481      ;
; 0.364  ; boot_rom:rom_u0|data[20]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.444      ;
; 0.374  ; boot_rom:rom_u0|data[17]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.454      ;
; 0.376  ; boot_rom:rom_u0|data[27]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.456      ;
; 0.382  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[16]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.521      ;
; 0.385  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[0]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[0]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.523      ;
; 0.387  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[17]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[17]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.523      ;
; 0.390  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[6]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.391  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.516      ;
; 0.391  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[18]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[18]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.527      ;
; 0.393  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[10]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.532      ;
; 0.395  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[21]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.396  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[1]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[1]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.527      ;
; 0.396  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[9]                                      ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                                     ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.534      ;
; 0.396  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[19]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[19]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.402  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[6]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[5]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.480      ;
; 0.403  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[12]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.534      ;
; 0.404  ; boot_rom:rom_u0|data[5]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.484      ;
; 0.404  ; boot_rom:rom_u0|data[1]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[1]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.484      ;
; 0.406  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[11]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.537      ;
; 0.413  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[14]                               ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.537      ;
; 0.415  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[24]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[24]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.417  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[15]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.555      ;
; 0.420  ; boot_rom:rom_u0|data[19]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.500      ;
; 0.421  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[7]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.501      ;
; 0.422  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[15]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.502      ;
; 0.422  ; boot_rom:rom_u0|data[14]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[6]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.502      ;
; 0.425  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.508      ;
; 0.425  ; boot_rom:rom_u0|data[28]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[12]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.508      ;
; 0.447  ; boot_rom:rom_u0|data[16]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.530      ;
; 0.459  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[9]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[8]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.537      ;
; 0.463  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[13]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.602      ;
; 0.469  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[25]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.607      ;
; 0.469  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.594      ;
; 0.470  ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[26]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[26]                                    ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.607      ;
; 0.471  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.596      ;
; 0.472  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.597      ;
; 0.474  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.599      ;
; 0.496  ; boot_rom:rom_u0|data[0]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[0]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.579      ;
; 0.500  ; boot_rom:rom_u0|data[24]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.583      ;
; 0.500  ; top:top_u0|bootloader:bootloader_u0|inst_mem_addr[4]                                  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[3]                                   ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.578      ;
; 0.511  ; boot_rom:rom_u0|data[3]                                                               ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[3]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.594      ;
; 0.512  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA          ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.649      ;
; 0.513  ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[9]                                ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.516  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[2]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.639      ;
; 0.516  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[3]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.639      ;
; 0.516  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[4]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.639      ;
; 0.516  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_READ_1                                     ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[7]                                 ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.639      ;
; 0.517  ; boot_rom:rom_u0|data[21]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[5]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.600      ;
; 0.523  ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_wr_en_out ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]          ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.606      ;
; 0.524  ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_rd_en_reg                ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA         ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.661      ;
; 0.534  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[4]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.614      ;
; 0.535  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.660      ;
; 0.538  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.663      ;
; 0.538  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[10]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.618      ;
; 0.538  ; boot_rom:rom_u0|data[10]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[8]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.618      ;
; 0.540  ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]                ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]           ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.665      ;
; 0.542  ; top:top_u0|sram_ctrl:sram_ctrl_u0|state.ST_WRITE_0                                    ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_oe_n                                      ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.669      ;
; 0.547  ; boot_rom:rom_u0|data[18]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[2]                                ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.630      ;
; 0.551  ; boot_rom:rom_u0|data[11]                                                              ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_wr_data[11]                               ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.634      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[11] ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_addr_reg[12] ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[0]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[1]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[20]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[21]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[22]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[23]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[2]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[3]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[4]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[5]    ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[10]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[11]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[13]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[16]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[19]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[20]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[21]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[22]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[23]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[26]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[27]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[28]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[29]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[30]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[31]                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[3]                              ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[6]                              ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[0]                          ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[10]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[13]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[14]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[15]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[16]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[17]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[18]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[19]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[20]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[21]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[22]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[23]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[24]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[25]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[26]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[27]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[28]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[29]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[30]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[31]                         ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[5]                          ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[6]                          ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[8]                          ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[9]                          ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[0]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[1]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[2]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[3]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|count_state[4]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[16]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[17]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[18]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[19]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[24]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[25]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[26]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[27]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[28]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[29]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[30]   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_in_reg[6]    ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[19]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[25]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[26]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[27]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[28]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[29]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[30]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|data_out[31]      ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.READ_DATA   ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|data_memory_controll:data_memory_controll_u0|state.WRITE_DATA  ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[0]                              ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[12]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[14]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[15]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[17]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[18]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[1]                              ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[24]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[25]                             ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[7]                              ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data[9]                              ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[2]                          ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[3]                          ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[4]                          ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|rd_data_reg[7]                          ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[19]                           ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[1]                            ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[2]                            ;
; 49.780 ; 49.996       ; 0.216          ; High Pulse Width ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|sram_ctrl:sram_ctrl_u0|sram_addr[4]                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1_u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                             ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|alu_data_out[21]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[0]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[14]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[20]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|ex_mem_reg:ex_mem_reg_u0|mem_data_out[21]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|constant_out[14]                                                  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[10]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[16]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[1]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[26]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[2]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[31]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[3]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[5]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|id_ex_reg:id_ex_reg_u0|data_alu_b_out[8]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][10]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][11]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][12]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][13]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][14]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][28]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][8]   ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[0][9]   ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][10] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][11] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][12] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][13] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][14] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][15] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[17][31] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][10] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][11] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][12] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][13] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][14] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][15] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[25][31] ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][10]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][11]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][12]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][13]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][14]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][28]  ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][8]   ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|instruction_decode:instruction_decode_u0|register_bank:register_bank_u0|reg_file[3][9]   ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[0]                                                 ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[14]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[20]                                                ;
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:top_u0|dlx_processor:dlx_processor_u0|mem_wb_reg:mem_wb_reg_u0|alu_data_out[21]                                                ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[0]                                                                                                            ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[11]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[12]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[13]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[16]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[18]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[21]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[22]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[24]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[26]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[28]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[29]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[2]                                                                                                            ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[31]                                                                                                           ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; boot_rom:rom_u0|data[3]                                                                                                            ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[0]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[3]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[4]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[5]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_1[6]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[0]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[3]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[4]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[5]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_2[6]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[3]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_3[4]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[5]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_4[6]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_5[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[0]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_6[5]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[3]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[4]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[5]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_7[6]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[0]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[1]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[2]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[3]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[4]                                                                                                                       ;
; 499.772 ; 499.988      ; 0.216          ; High Pulse Width ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; display_8[5]                                                                                                                       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.084 ; 4.000 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.982 ; 3.876 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.016 ; 3.913 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.780 ; 3.645 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.837 ; 3.704 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.937 ; 3.831 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.022 ; 3.907 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.885 ; 3.764 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.917 ; 3.772 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.902 ; 3.805 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.832 ; 3.698 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.860 ; 3.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.966 ; 3.865 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.999 ; 3.892 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.809 ; 3.672 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.788 ; 3.652 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.870 ; 3.743 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.001 ; 3.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.084 ; 4.000 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.818 ; 3.688 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.946 ; 3.813 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.816 ; 3.693 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.682 ; 3.543 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.856 ; 3.731 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.743 ; 3.628 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.757 ; 3.641 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.667 ; 3.508 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.703 ; 3.543 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.802 ; 3.634 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.905 ; 3.767 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.793 ; 3.627 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.848 ; 3.702 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.964 ; 3.836 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.068 ; 3.943 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.891 ; 3.770 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.969 ; 3.848 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.796 ; 3.648 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.068 ; 3.943 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.936 ; 3.810 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.850 ; 3.683 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.786 ; 3.636 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.854 ; 3.702 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.647 ; 3.432 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.646 ; 3.429 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.704 ; 3.507 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.846 ; 3.682 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.889 ; 3.717 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.955 ; 3.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.834 ; 3.690 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.869 ; 3.720 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 4.224 ; 4.897 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; 4.224 ; 4.897 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -2.231 ; -3.056 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.523 ; -3.406 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.558 ; -3.442 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.331 ; -3.185 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.386 ; -3.242 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.483 ; -3.364 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.565 ; -3.438 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.434 ; -3.301 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.463 ; -3.307 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.448 ; -3.339 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.382 ; -3.237 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.410 ; -3.278 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.509 ; -3.395 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.542 ; -3.422 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.361 ; -3.212 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.338 ; -3.192 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -2.419 ; -3.281 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -2.543 ; -3.440 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -2.621 ; -3.525 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -2.367 ; -3.225 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -2.505 ; -3.361 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -2.365 ; -3.230 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -2.231 ; -3.074 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -2.399 ; -3.256 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -2.289 ; -3.155 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -2.302 ; -3.168 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -2.231 ; -3.056 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -2.267 ; -3.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -2.365 ; -3.188 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -2.465 ; -3.316 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -2.357 ; -3.182 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -2.411 ; -3.254 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -2.523 ; -3.383 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.177 ; -2.959 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.455 ; -3.314 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.512 ; -3.370 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.348 ; -3.172 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.378 ; -3.211 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.363 ; -3.202 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.419 ; -3.241 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.355 ; -3.186 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.336 ; -3.138 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.224 ; -3.001 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.222 ; -2.996 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.177 ; -2.959 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.274 ; -3.080 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.367 ; -3.184 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.523 ; -3.356 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.401 ; -3.227 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.432 ; -3.264 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -2.748 ; -3.558 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; -2.748 ; -3.558 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.745 ; 7.139 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.996 ; 6.273 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.421 ; 5.661 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.714 ; 6.021 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.531 ; 5.779 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.798 ; 6.079 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.765 ; 4.901 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.584 ; 7.030 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.745 ; 7.139 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.978 ; 6.282 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.261 ; 5.450 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.462 ; 4.551 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.897 ; 4.149 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.897 ; 4.149 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.766 ; 3.963 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.044 ; 5.159 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.353 ;       ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.013 ; 4.324 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.685 ; 3.892 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.224 ; 3.340 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.788 ; 2.885 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.383 ; 3.573 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.804 ; 2.905 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.006 ; 3.094 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.873 ; 2.957 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.721 ; 3.918 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.759 ; 2.842 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.619 ; 2.676 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.416 ; 2.447 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.100 ; 3.233 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.808 ; 2.914 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.766 ; 3.933 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.013 ; 4.324 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.946 ; 3.058 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.292 ; 3.462 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.412 ; 3.597 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.265 ; 3.391 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.769 ; 3.969 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.060 ; 3.187 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.749 ; 2.858 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.275 ; 3.439 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.423 ; 3.570 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 3.064 ; 3.177 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.464 ; 3.628 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.752 ; 2.856 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 3.098 ; 3.262 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.022 ; 3.157 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 3.200 ; 3.311 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.965 ; 3.079 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.251 ; 3.378 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.266 ; 4.094 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.228 ; 4.094 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.944 ; 3.849 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 3.932 ; 3.833 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 4.266 ; 4.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.409 ; 4.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.357 ; 5.218 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.206 ; 4.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.423 ; 2.476 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.021 ; 3.139 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.524 ; 2.583 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.472 ; 2.540 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.525 ; 2.590 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.889 ; 3.004 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.507 ; 2.557 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.978 ; 3.096 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.721 ; 2.802 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.206 ; 4.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.894 ; 2.998 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.451 ; 2.476 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.906 ; 3.752 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.458 ; 2.476 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.415 ; 2.442 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.164 ; 4.019 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.139 ; 3.276 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.812 ; 2.906 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.489 ; 2.558 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 3.855 ; 3.693 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.712 ; 2.794 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.999 ; 3.105 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.727 ; 2.806 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.688 ; 2.766 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.710 ; 2.790 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.636 ; 2.703 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.704 ; 2.782 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.592 ; 2.664 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.567 ; 2.630 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.221 ; 2.235 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.999 ; 3.105 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.657 ; 2.731 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.792 ; 2.858 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.814 ; 2.884 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.649 ; 2.706 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.471 ; 2.517 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.812 ; 2.899 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.702 ; 2.787 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.677 ; 2.605 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.430 ; 2.466 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 0.300 ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 6.207 ; 6.699 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 3.941 ; 4.231 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 5.453 ; 5.851 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 3.589 ; 3.803 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 4.135 ; 4.442 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 3.771 ; 4.049 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 6.207 ; 6.699 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 5.926 ; 6.352 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 5.251 ; 5.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 4.564 ; 4.926 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 3.777 ; 3.997 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 3.672 ; 3.860 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 3.421 ; 3.612 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 3.240 ; 3.440 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 5.251 ; 5.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 4.039 ; 4.165 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 4.277 ; 4.577 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 4.277 ; 4.577 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 4.002 ; 4.297 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 3.937 ; 4.247 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 3.541 ; 3.761 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 3.742 ; 3.977 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 3.207 ; 3.392 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 4.136 ; 4.330 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 6.396 ; 6.495 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 3.204 ; 3.380 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 3.403 ; 3.603 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 6.396 ; 6.495 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 4.583 ; 4.831 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 4.149 ; 4.381 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 4.164 ; 4.389 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 3.994 ; 4.097 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 5.401 ; 5.802 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 4.079 ; 4.320 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 3.901 ; 4.052 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 4.165 ; 4.373 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 5.401 ; 5.802 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 4.360 ; 4.617 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 3.846 ; 4.039 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 3.370 ; 3.382 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 5.982 ; 6.050 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 3.858 ; 4.040 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 5.982 ; 6.050 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 3.224 ; 3.328 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 3.588 ; 3.763 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 4.629 ; 4.903 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 4.016 ; 4.236 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 4.367 ; 4.165 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 5.151 ; 5.074 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 3.351 ; 3.474 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 4.704 ; 5.012 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 3.031 ; 3.111 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 3.746 ; 3.880 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 3.524 ; 3.651 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 5.151 ; 5.074 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 3.993 ; 4.095 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 4.855 ; 5.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 4.855 ; 5.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 2.942 ; 2.994 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 3.533 ; 3.677 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 3.603 ; 3.743 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 4.736 ; 4.997 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 4.266 ; 4.492 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 4.442 ; 4.455 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.495 ; 2.566 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.199 ; 3.326 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.648 ; 2.739 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.926 ; 3.083 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.755 ; 2.854 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.011 ; 3.142 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.495 ; 2.566 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.762 ; 4.053 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.917 ; 4.158 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.184 ; 3.337 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.970 ; 3.091 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.836 ; 2.834 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.191 ; 2.205 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.316 ; 2.383 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.191 ; 2.205 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.810 ; 2.934 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.113 ;       ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.092 ; 2.119 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.309 ; 3.505 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.867 ; 2.976 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.449 ; 2.539 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.021 ; 3.200 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.464 ; 2.558 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.659 ; 2.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.531 ; 2.609 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.343 ; 3.530 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.420 ; 2.497 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.286 ; 2.338 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.092 ; 2.119 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.748 ; 2.872 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.469 ; 2.567 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.389 ; 3.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.622 ; 3.919 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.601 ; 2.706 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 2.931 ; 3.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.047 ; 3.221 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 2.906 ; 3.025 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.390 ; 3.580 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 2.709 ; 2.828 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.410 ; 2.512 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 2.915 ; 3.070 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.057 ; 3.195 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.711 ; 2.817 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.095 ; 3.250 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.413 ; 2.510 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.745 ; 2.899 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.672 ; 2.798 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.842 ; 2.946 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.617 ; 2.724 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 2.894 ; 3.013 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.996 ; 2.845 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.280 ; 3.096 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.007 ; 2.861 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 2.996 ; 2.845 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 3.313 ; 3.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.839 ; 2.969 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.285 ; 3.130 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.091 ; 2.114 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.093 ; 2.142 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.666 ; 2.777 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.191 ; 2.245 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.140 ; 2.203 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.194 ; 2.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.541 ; 2.649 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.178 ; 2.223 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.630 ; 2.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.380 ; 2.456 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.865 ; 3.745 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.551 ; 2.648 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.126 ; 2.147 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.578 ; 3.420 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.132 ; 2.146 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.091 ; 2.114 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.825 ; 3.674 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.782 ; 2.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.466 ; 2.554 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.157 ; 2.220 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 3.529 ; 3.362 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.372 ; 2.449 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.899 ; 1.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.386 ; 2.460 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.348 ; 2.421 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.370 ; 2.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.299 ; 2.362 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.364 ; 2.436 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.257 ; 2.323 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.233 ; 2.291 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.899 ; 1.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.652 ; 2.751 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.323 ; 2.392 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.452 ; 2.514 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.474 ; 2.538 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.315 ; 2.367 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.140 ; 2.182 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.468 ; 2.549 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.362 ; 2.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.334 ; 2.268 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.101 ; 2.133 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 0.059 ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.209 ; 3.415 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 3.549 ; 3.828 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 5.010 ; 5.385 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 3.209 ; 3.415 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 3.734 ; 4.030 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 3.384 ; 3.652 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 5.760 ; 6.236 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 5.453 ; 5.864 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 2.878 ; 3.072 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 4.147 ; 4.495 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 3.394 ; 3.606 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 3.291 ; 3.474 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 3.051 ; 3.238 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 2.878 ; 3.072 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 4.844 ; 5.221 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 3.680 ; 3.805 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 2.845 ; 3.025 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 3.874 ; 4.164 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 3.610 ; 3.895 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 3.521 ; 3.810 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 3.166 ; 3.380 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 3.359 ; 3.587 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 2.845 ; 3.025 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 3.739 ; 3.927 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 2.842 ; 3.013 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 2.842 ; 3.013 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 3.031 ; 3.224 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 5.967 ; 6.052 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 4.164 ; 4.400 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 3.750 ; 3.969 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 3.739 ; 3.941 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 3.599 ; 3.697 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 3.000 ; 3.010 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 3.681 ; 3.912 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 3.511 ; 3.654 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 3.741 ; 3.929 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 4.953 ; 5.338 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 3.952 ; 4.197 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 3.458 ; 3.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 3.000 ; 3.010 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 2.860 ; 2.959 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 3.469 ; 3.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 5.569 ; 5.624 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 2.860 ; 2.959 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 3.213 ; 3.377 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 4.211 ; 4.473 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 3.622 ; 3.831 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 3.958 ; 3.764 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 2.674 ; 2.750 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 2.982 ; 3.099 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 4.256 ; 4.540 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 2.674 ; 2.750 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 3.361 ; 3.489 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 3.149 ; 3.269 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 4.747 ; 4.651 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 3.558 ; 3.659 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 2.590 ; 2.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 4.426 ; 4.702 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 2.590 ; 2.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 3.158 ; 3.295 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 3.226 ; 3.359 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 4.313 ; 4.562 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 3.862 ; 4.079 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 4.014 ; 4.024 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 6.773 ;    ;    ; 7.886  ;
; KEY[0]     ; HEX0[1]     ; 8.158 ;    ;    ; 9.359  ;
; KEY[0]     ; HEX0[2]     ; 6.422 ;    ;    ; 7.459  ;
; KEY[0]     ; HEX0[3]     ; 6.966 ;    ;    ; 8.096  ;
; KEY[0]     ; HEX0[4]     ; 6.613 ;    ;    ; 7.715  ;
; KEY[0]     ; HEX0[5]     ; 9.042 ;    ;    ; 10.357 ;
; KEY[0]     ; HEX0[6]     ; 8.726 ;    ;    ; 10.052 ;
; KEY[0]     ; HEX1[0]     ; 6.560 ;    ;    ; 7.611  ;
; KEY[0]     ; HEX1[1]     ; 5.915 ;    ;    ; 6.839  ;
; KEY[0]     ; HEX1[2]     ; 5.670 ;    ;    ; 6.549  ;
; KEY[0]     ; HEX1[3]     ; 5.471 ;    ;    ; 6.345  ;
; KEY[0]     ; HEX1[4]     ; 5.237 ;    ;    ; 6.126  ;
; KEY[0]     ; HEX1[5]     ; 7.385 ;    ;    ; 8.480  ;
; KEY[0]     ; HEX1[6]     ; 6.158 ;    ;    ; 7.065  ;
; KEY[0]     ; HEX2[0]     ; 6.701 ;    ;    ; 7.759  ;
; KEY[0]     ; HEX2[1]     ; 6.592 ;    ;    ; 7.658  ;
; KEY[0]     ; HEX2[2]     ; 6.642 ;    ;    ; 7.754  ;
; KEY[0]     ; HEX2[3]     ; 5.788 ;    ;    ; 6.738  ;
; KEY[0]     ; HEX2[4]     ; 5.983 ;    ;    ; 6.948  ;
; KEY[0]     ; HEX2[5]     ; 5.286 ;    ;    ; 6.144  ;
; KEY[0]     ; HEX2[6]     ; 6.684 ;    ;    ; 7.724  ;
; KEY[0]     ; HEX3[0]     ; 5.291 ;    ;    ; 6.136  ;
; KEY[0]     ; HEX3[1]     ; 5.655 ;    ;    ; 6.586  ;
; KEY[0]     ; HEX3[2]     ; 8.608 ;    ;    ; 9.430  ;
; KEY[0]     ; HEX3[3]     ; 6.799 ;    ;    ; 7.770  ;
; KEY[0]     ; HEX3[4]     ; 6.243 ;    ;    ; 7.142  ;
; KEY[0]     ; HEX3[5]     ; 6.281 ;    ;    ; 7.215  ;
; KEY[0]     ; HEX3[6]     ; 6.195 ;    ;    ; 7.103  ;
; KEY[0]     ; HEX4[0]     ; 7.011 ;    ;    ; 8.091  ;
; KEY[0]     ; HEX4[1]     ; 6.145 ;    ;    ; 7.025  ;
; KEY[0]     ; HEX4[2]     ; 6.280 ;    ;    ; 7.197  ;
; KEY[0]     ; HEX4[3]     ; 7.609 ;    ;    ; 8.735  ;
; KEY[0]     ; HEX4[4]     ; 7.295 ;    ;    ; 8.392  ;
; KEY[0]     ; HEX4[5]     ; 5.929 ;    ;    ; 6.794  ;
; KEY[0]     ; HEX4[6]     ; 5.404 ;    ;    ; 6.162  ;
; KEY[0]     ; HEX5[0]     ; 6.309 ;    ;    ; 7.254  ;
; KEY[0]     ; HEX5[1]     ; 7.162 ;    ;    ; 7.742  ;
; KEY[0]     ; HEX5[2]     ; 5.295 ;    ;    ; 6.071  ;
; KEY[0]     ; HEX5[3]     ; 6.098 ;    ;    ; 7.038  ;
; KEY[0]     ; HEX5[4]     ; 5.738 ;    ;    ; 6.537  ;
; KEY[0]     ; HEX5[5]     ; 6.465 ;    ;    ; 7.448  ;
; KEY[0]     ; HEX5[6]     ; 5.040 ;    ;    ; 5.776  ;
; KEY[0]     ; HEX6[0]     ; 5.424 ;    ;    ; 6.217  ;
; KEY[0]     ; HEX6[1]     ; 7.020 ;    ;    ; 8.070  ;
; KEY[0]     ; HEX6[2]     ; 5.031 ;    ;    ; 5.803  ;
; KEY[0]     ; HEX6[3]     ; 5.747 ;    ;    ; 6.574  ;
; KEY[0]     ; HEX6[4]     ; 5.486 ;    ;    ; 6.291  ;
; KEY[0]     ; HEX6[5]     ; 7.901 ;    ;    ; 8.615  ;
; KEY[0]     ; HEX6[6]     ; 6.675 ;    ;    ; 7.677  ;
; KEY[0]     ; HEX7[0]     ; 6.131 ;    ;    ; 7.049  ;
; KEY[0]     ; HEX7[1]     ; 4.944 ;    ;    ; 5.687  ;
; KEY[0]     ; HEX7[2]     ; 6.446 ;    ;    ; 7.419  ;
; KEY[0]     ; HEX7[3]     ; 6.482 ;    ;    ; 7.435  ;
; KEY[0]     ; HEX7[4]     ; 6.916 ;    ;    ; 7.915  ;
; KEY[0]     ; HEX7[5]     ; 7.150 ;    ;    ; 8.188  ;
; KEY[0]     ; HEX7[6]     ; 6.675 ;    ;    ; 7.693  ;
+------------+-------------+-------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 6.529 ;    ;    ; 7.615  ;
; KEY[0]     ; HEX0[1]     ; 7.894 ;    ;    ; 9.066  ;
; KEY[0]     ; HEX0[2]     ; 6.191 ;    ;    ; 7.203  ;
; KEY[0]     ; HEX0[3]     ; 6.714 ;    ;    ; 7.815  ;
; KEY[0]     ; HEX0[4]     ; 6.374 ;    ;    ; 7.449  ;
; KEY[0]     ; HEX0[5]     ; 8.743 ;    ;    ; 10.026 ;
; KEY[0]     ; HEX0[6]     ; 8.403 ;    ;    ; 9.693  ;
; KEY[0]     ; HEX1[0]     ; 6.316 ;    ;    ; 7.334  ;
; KEY[0]     ; HEX1[1]     ; 5.698 ;    ;    ; 6.596  ;
; KEY[0]     ; HEX1[2]     ; 5.464 ;    ;    ; 6.317  ;
; KEY[0]     ; HEX1[3]     ; 5.274 ;    ;    ; 6.119  ;
; KEY[0]     ; HEX1[4]     ; 5.048 ;    ;    ; 5.913  ;
; KEY[0]     ; HEX1[5]     ; 7.145 ;    ;    ; 8.206  ;
; KEY[0]     ; HEX1[6]     ; 5.961 ;    ;    ; 6.841  ;
; KEY[0]     ; HEX2[0]     ; 6.456 ;    ;    ; 7.477  ;
; KEY[0]     ; HEX2[1]     ; 6.357 ;    ;    ; 7.399  ;
; KEY[0]     ; HEX2[2]     ; 6.404 ;    ;    ; 7.491  ;
; KEY[0]     ; HEX2[3]     ; 5.585 ;    ;    ; 6.515  ;
; KEY[0]     ; HEX2[4]     ; 5.772 ;    ;    ; 6.717  ;
; KEY[0]     ; HEX2[5]     ; 5.103 ;    ;    ; 5.944  ;
; KEY[0]     ; HEX2[6]     ; 6.446 ;    ;    ; 7.462  ;
; KEY[0]     ; HEX3[0]     ; 5.082 ;    ;    ; 5.901  ;
; KEY[0]     ; HEX3[1]     ; 5.454 ;    ;    ; 6.365  ;
; KEY[0]     ; HEX3[2]     ; 8.352 ;    ;    ; 9.146  ;
; KEY[0]     ; HEX3[3]     ; 6.552 ;    ;    ; 7.499  ;
; KEY[0]     ; HEX3[4]     ; 5.996 ;    ;    ; 6.863  ;
; KEY[0]     ; HEX3[5]     ; 6.058 ;    ;    ; 6.969  ;
; KEY[0]     ; HEX3[6]     ; 5.975 ;    ;    ; 6.860  ;
; KEY[0]     ; HEX4[0]     ; 6.757 ;    ;    ; 7.809  ;
; KEY[0]     ; HEX4[1]     ; 5.926 ;    ;    ; 6.785  ;
; KEY[0]     ; HEX4[2]     ; 6.058 ;    ;    ; 6.953  ;
; KEY[0]     ; HEX4[3]     ; 7.328 ;    ;    ; 8.411  ;
; KEY[0]     ; HEX4[4]     ; 7.030 ;    ;    ; 8.098  ;
; KEY[0]     ; HEX4[5]     ; 5.719 ;    ;    ; 6.565  ;
; KEY[0]     ; HEX4[6]     ; 5.215 ;    ;    ; 5.957  ;
; KEY[0]     ; HEX5[0]     ; 6.084 ;    ;    ; 7.005  ;
; KEY[0]     ; HEX5[1]     ; 6.963 ;    ;    ; 7.525  ;
; KEY[0]     ; HEX5[2]     ; 5.110 ;    ;    ; 5.870  ;
; KEY[0]     ; HEX5[3]     ; 5.856 ;    ;    ; 6.765  ;
; KEY[0]     ; HEX5[4]     ; 5.537 ;    ;    ; 6.319  ;
; KEY[0]     ; HEX5[5]     ; 6.234 ;    ;    ; 7.192  ;
; KEY[0]     ; HEX5[6]     ; 4.867 ;    ;    ; 5.587  ;
; KEY[0]     ; HEX6[0]     ; 5.233 ;    ;    ; 6.010  ;
; KEY[0]     ; HEX6[1]     ; 6.767 ;    ;    ; 7.790  ;
; KEY[0]     ; HEX6[2]     ; 4.848 ;    ;    ; 5.596  ;
; KEY[0]     ; HEX6[3]     ; 5.536 ;    ;    ; 6.337  ;
; KEY[0]     ; HEX6[4]     ; 5.266 ;    ;    ; 6.046  ;
; KEY[0]     ; HEX6[5]     ; 7.673 ;    ;    ; 8.364  ;
; KEY[0]     ; HEX6[6]     ; 6.434 ;    ;    ; 7.412  ;
; KEY[0]     ; HEX7[0]     ; 5.905 ;    ;    ; 6.792  ;
; KEY[0]     ; HEX7[1]     ; 4.766 ;    ;    ; 5.486  ;
; KEY[0]     ; HEX7[2]     ; 6.216 ;    ;    ; 7.165  ;
; KEY[0]     ; HEX7[3]     ; 6.251 ;    ;    ; 7.181  ;
; KEY[0]     ; HEX7[4]     ; 6.667 ;    ;    ; 7.642  ;
; KEY[0]     ; HEX7[5]     ; 6.892 ;    ;    ; 7.905  ;
; KEY[0]     ; HEX7[6]     ; 6.434 ;    ;    ; 7.427  ;
+------------+-------------+-------+----+----+--------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.706 ; 3.613 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.147 ; 4.054 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.359 ; 4.266 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.154 ; 4.061 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.359 ; 4.266 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.154 ; 4.061 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.161 ; 4.068 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.161 ; 4.068 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.948 ; 3.855 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.351 ; 4.258 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.351 ; 4.258 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.160 ; 4.067 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.999 ; 3.906 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.160 ; 4.067 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.172 ; 4.079 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.093 ; 4.028 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.351 ; 4.258 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 4.070 ; 3.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.878 ; 3.785 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.248 ; 4.155 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 4.070 ; 3.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 4.070 ; 3.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.706 ; 3.613 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.070 ; 3.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 4.063 ; 3.970 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.351 ; 4.258 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.785 ; 3.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.785 ; 3.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.785 ; 3.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.948 ; 3.855 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.977 ; 3.884 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.948 ; 3.855 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.129 ; 4.036 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.578 ; 2.504 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.788 ; 2.714 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.649 ; 2.575 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.578 ; 2.504 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.578 ; 2.504 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.893 ; 2.819 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.766 ; 2.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.766 ; 2.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.933 ; 2.859 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.921 ; 2.828 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.931 ; 2.838 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.907 ; 2.814 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.906 ; 2.813 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.855 ; 2.762 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.763 ; 2.689 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.893 ; 2.819 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.763 ; 2.689 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.730 ; 2.637 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.152 ; 3.059 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.356 ; 3.263 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.159 ; 3.066 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.356 ; 3.263 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.159 ; 3.066 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.166 ; 3.073 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.166 ; 3.073 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.962 ; 2.869 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.348 ; 3.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.348 ; 3.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.011 ; 2.918 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.165 ; 3.072 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.097 ; 3.032 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.348 ; 3.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.079 ; 2.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.894 ; 2.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.249 ; 3.156 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.079 ; 2.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.079 ; 2.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.730 ; 2.637 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.079 ; 2.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.072 ; 2.979 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.348 ; 3.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.805 ; 2.712 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.805 ; 2.712 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.805 ; 2.712 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.962 ; 2.869 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.990 ; 2.897 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.962 ; 2.869 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.135 ; 3.042 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.241 ; 2.167 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.443 ; 2.369 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.310 ; 2.236 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.241 ; 2.167 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.241 ; 2.167 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.544 ; 2.470 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.422 ; 2.348 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.422 ; 2.348 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.583 ; 2.509 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.581 ; 2.488 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.590 ; 2.497 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.567 ; 2.474 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.566 ; 2.473 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.517 ; 2.424 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.419 ; 2.345 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.544 ; 2.470 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.419 ; 2.345 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.762     ; 3.855     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.257     ; 4.350     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.516     ; 4.609     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.269     ; 4.362     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.515     ; 4.608     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.269     ; 4.362     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.276     ; 4.369     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.276     ; 4.369     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.033     ; 4.126     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.507     ; 4.600     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.507     ; 4.600     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.259     ; 4.352     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.102     ; 4.195     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.259     ; 4.352     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.304     ; 4.397     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.251     ; 4.316     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.507     ; 4.600     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 4.171     ; 4.264     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.950     ; 4.043     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.389     ; 4.482     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 4.187     ; 4.280     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 4.187     ; 4.280     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.762     ; 3.855     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.171     ; 4.264     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 4.179     ; 4.272     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.507     ; 4.600     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.848     ; 3.941     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.848     ; 3.941     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.848     ; 3.941     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.033     ; 4.126     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.071     ; 4.164     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.033     ; 4.126     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.236     ; 4.329     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.636     ; 2.710     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.860     ; 2.934     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.702     ; 2.776     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.636     ; 2.710     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.636     ; 2.710     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.977     ; 3.051     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.837     ; 2.911     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.837     ; 2.911     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.048     ; 3.122     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.005     ; 3.098     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.013     ; 3.106     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.987     ; 3.080     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.982     ; 3.075     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.923     ; 3.016     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.830     ; 2.904     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.977     ; 3.051     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.830     ; 2.904     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.838     ; 2.931     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.313     ; 3.406     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.562     ; 3.655     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.324     ; 3.417     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.561     ; 3.654     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.324     ; 3.417     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.331     ; 3.424     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.331     ; 3.424     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.097     ; 3.190     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.553     ; 3.646     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.553     ; 3.646     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.315     ; 3.408     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.164     ; 3.257     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.315     ; 3.408     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.358     ; 3.451     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.305     ; 3.370     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.553     ; 3.646     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.231     ; 3.324     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.018     ; 3.111     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.440     ; 3.533     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.246     ; 3.339     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.246     ; 3.339     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.838     ; 2.931     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.231     ; 3.324     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.238     ; 3.331     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.553     ; 3.646     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.920     ; 3.013     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.920     ; 3.013     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.920     ; 3.013     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.097     ; 3.190     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.135     ; 3.228     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.097     ; 3.190     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.292     ; 3.385     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.294     ; 2.368     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.509     ; 2.583     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.357     ; 2.431     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.294     ; 2.368     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.294     ; 2.368     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.622     ; 2.696     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.487     ; 2.561     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.487     ; 2.561     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.689     ; 2.763     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.657     ; 2.750     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.666     ; 2.759     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.641     ; 2.734     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.635     ; 2.728     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.579     ; 2.672     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.480     ; 2.554     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.622     ; 2.696     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.480     ; 2.554     ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -24.728 ; -0.197 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                              ; N/A     ; N/A    ; N/A      ; N/A     ; 9.400               ;
;  clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 78.868  ; -0.197 ; N/A      ; N/A     ; 49.687              ;
;  clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; -24.728 ; -0.116 ; N/A      ; N/A     ; 499.683             ;
; Design-wide TNS                                        ; -85.715 ; -0.446 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                              ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; -0.392 ; N/A      ; N/A     ; 0.000               ;
;  clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; -85.715 ; -0.298 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.002 ; 6.511 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.738 ; 6.290 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.810 ; 6.344 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.350 ; 5.873 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.424 ; 5.953 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.688 ; 6.204 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.819 ; 6.312 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.536 ; 6.075 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.661 ; 6.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.591 ; 6.160 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.424 ; 5.950 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.474 ; 6.021 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.735 ; 6.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.770 ; 6.303 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.371 ; 5.898 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.373 ; 5.892 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.497 ; 6.024 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.783 ; 6.332 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.002 ; 6.511 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.405 ; 5.915 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.725 ; 6.251 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.423 ; 5.962 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.153 ; 5.644 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.475 ; 5.950 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.279 ; 5.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.292 ; 5.801 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.178 ; 5.669 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.209 ; 5.692 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.415 ; 5.916 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.678 ; 6.157 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.418 ; 5.914 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.487 ; 5.997 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.744 ; 6.230 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.809 ; 6.373 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.429 ; 5.977 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.628 ; 6.165 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.277 ; 5.785 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.809 ; 6.373 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.579 ; 6.078 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.402 ; 5.907 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.255 ; 5.766 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.459 ; 5.973 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.027 ; 5.475 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.033 ; 5.481 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.144 ; 5.605 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.381 ; 5.846 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.491 ; 5.986 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.643 ; 6.127 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.372 ; 5.896 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.428 ; 5.918 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 7.945 ; 8.496 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; 7.945 ; 8.496 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -2.231 ; -3.056 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.523 ; -3.406 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.558 ; -3.442 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.331 ; -3.185 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.386 ; -3.242 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.483 ; -3.364 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.565 ; -3.438 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.434 ; -3.301 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.463 ; -3.307 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.448 ; -3.339 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.382 ; -3.237 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.410 ; -3.278 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.509 ; -3.395 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.542 ; -3.422 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.361 ; -3.212 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.338 ; -3.192 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -2.419 ; -3.281 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -2.543 ; -3.440 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -2.621 ; -3.525 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -2.367 ; -3.225 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -2.505 ; -3.361 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -2.365 ; -3.230 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -2.231 ; -3.074 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -2.399 ; -3.256 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -2.289 ; -3.155 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -2.302 ; -3.168 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -2.231 ; -3.056 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -2.267 ; -3.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -2.365 ; -3.188 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -2.465 ; -3.316 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -2.357 ; -3.182 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -2.411 ; -3.254 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -2.523 ; -3.383 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.177 ; -2.959 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.455 ; -3.314 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.512 ; -3.370 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.348 ; -3.172 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.378 ; -3.211 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.363 ; -3.202 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.419 ; -3.241 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.355 ; -3.186 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.336 ; -3.138 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.224 ; -3.001 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.222 ; -2.996 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.177 ; -2.959 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.274 ; -3.080 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.367 ; -3.184 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.523 ; -3.356 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.401 ; -3.227 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.432 ; -3.264 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -2.748 ; -3.558 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  KEY[0]      ; CLOCK_50   ; -2.748 ; -3.558 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 13.757 ; 13.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 12.240 ; 12.008 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 10.959 ; 10.848 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 11.598 ; 11.434 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 11.169 ; 11.045 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 11.729 ; 11.567 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 9.701  ; 9.558  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 13.331 ; 13.264 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 13.757 ; 13.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 12.088 ; 11.919 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 10.746 ; 10.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 9.058  ; 8.845  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 7.850  ; 7.793  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 7.850  ; 7.793  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 7.600  ; 7.505  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 10.298 ; 10.096 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.723  ;        ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.828  ; 7.878  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.309  ; 7.224  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.362  ; 6.197  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.490  ; 5.400  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.631  ; 6.639  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.530  ; 5.436  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.906  ; 5.759  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.655  ; 5.535  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.359  ; 7.204  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.411  ; 5.325  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.118  ; 5.042  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.659  ; 4.609  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.113  ; 6.043  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.421  ; 5.403  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.434  ; 7.232  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.828  ; 7.878  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.679  ; 5.647  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.414  ; 6.406  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.720  ; 6.695  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.435  ; 6.320  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 7.440  ; 7.320  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.058  ; 5.976  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.365  ; 5.374  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.443  ; 6.424  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.801  ; 6.636  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.096  ; 5.964  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.840  ; 6.726  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.363  ; 5.363  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.981  ; 6.058  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.951  ; 5.919  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.336  ; 6.180  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.824  ; 5.726  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.344  ; 6.247  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 8.073  ; 8.169  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 8.031  ; 8.139  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 7.549  ; 7.609  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 7.513  ; 7.604  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 8.073  ; 8.169  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.851  ; 8.784  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 10.400 ; 10.687 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.428  ; 7.028  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.677  ; 4.618  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.931  ; 5.800  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.911  ; 4.819  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.843  ; 4.765  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.951  ; 4.907  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.668  ; 5.607  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.895  ; 4.843  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.872  ; 5.787  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.345  ; 5.223  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.428  ; 7.028  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.666  ; 5.611  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.787  ; 4.677  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.781  ; 6.421  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.789  ; 4.670  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.740  ; 4.633  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.308  ; 6.934  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.239  ; 6.088  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.506  ; 5.392  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.874  ; 4.806  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.745  ; 6.353  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 5.257  ; 5.158  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.847  ; 5.766  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.273  ; 5.188  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.218  ; 5.138  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.236  ; 5.144  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.133  ; 5.006  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.235  ; 5.145  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.998  ; 4.922  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.958  ; 4.887  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.286  ; 4.203  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.847  ; 5.766  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.142  ; 5.115  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.445  ; 5.327  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.486  ; 5.371  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.182  ; 5.069  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.784  ; 4.700  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.458  ; 5.352  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.233  ; 5.150  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.002  ; 5.081  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.771  ; 4.637  ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; 0.648  ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 11.815 ; 11.943 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 7.718  ; 7.867  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 10.305 ; 10.490 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 7.074  ; 7.104  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 8.143  ; 8.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 7.370  ; 7.508  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 11.815 ; 11.943 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 11.773 ; 11.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 9.982  ; 10.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 9.027  ; 9.115  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 7.594  ; 7.444  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 7.382  ; 7.233  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 6.798  ; 6.762  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 6.353  ; 6.419  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 9.982  ; 10.145 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 7.484  ; 7.477  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 8.562  ; 8.473  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 8.562  ; 8.473  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 7.882  ; 7.934  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 7.690  ; 7.857  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 7.015  ; 7.009  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 7.403  ; 7.412  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 6.279  ; 6.356  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 8.201  ; 8.023  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 11.520 ; 11.214 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 6.298  ; 6.346  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 6.729  ; 6.759  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 11.520 ; 11.214 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 8.943  ; 8.775  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 7.974  ; 8.028  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 8.018  ; 7.992  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 7.770  ; 7.556  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 10.521 ; 10.459 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 7.867  ; 7.904  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 7.608  ; 7.466  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 8.022  ; 7.953  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 10.521 ; 10.459 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 8.402  ; 8.410  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 7.427  ; 7.412  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 6.509  ; 6.270  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 10.743 ; 10.433 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 7.544  ; 7.466  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 10.743 ; 10.433 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 6.160  ; 6.155  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 6.830  ; 6.911  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 9.031  ; 8.889  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 7.746  ; 7.705  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 8.077  ; 7.897  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 9.199  ; 9.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 6.450  ; 6.421  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 9.199  ; 9.189  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 5.802  ; 5.756  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 7.320  ; 7.139  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 6.800  ; 6.718  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 9.110  ; 8.785  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 7.711  ; 7.595  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 9.479  ; 9.286  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 9.479  ; 9.286  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 5.646  ; 5.576  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 6.772  ; 6.733  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 6.957  ; 6.878  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 9.273  ; 9.047  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 8.359  ; 8.224  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 8.437  ; 8.429  ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.495 ; 2.566 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.199 ; 3.326 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.648 ; 2.739 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.926 ; 3.083 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.755 ; 2.854 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.011 ; 3.142 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.495 ; 2.566 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.762 ; 4.053 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.917 ; 4.158 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.184 ; 3.337 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.970 ; 3.091 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.836 ; 2.834 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.191 ; 2.205 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.316 ; 2.383 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.191 ; 2.205 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.810 ; 2.934 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 0.113 ;       ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.092 ; 2.119 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.309 ; 3.505 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.867 ; 2.976 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.449 ; 2.539 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.021 ; 3.200 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.464 ; 2.558 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.659 ; 2.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.531 ; 2.609 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.343 ; 3.530 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.420 ; 2.497 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.286 ; 2.338 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.092 ; 2.119 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.748 ; 2.872 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.469 ; 2.567 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.389 ; 3.547 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.622 ; 3.919 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.601 ; 2.706 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 2.931 ; 3.092 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.047 ; 3.221 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 2.906 ; 3.025 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.390 ; 3.580 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 2.709 ; 2.828 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.410 ; 2.512 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 2.915 ; 3.070 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.057 ; 3.195 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.711 ; 2.817 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.095 ; 3.250 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.413 ; 2.510 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.745 ; 2.899 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.672 ; 2.798 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.842 ; 2.946 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.617 ; 2.724 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 2.894 ; 3.013 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.996 ; 2.845 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.280 ; 3.096 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.007 ; 2.861 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 2.996 ; 2.845 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 3.313 ; 3.090 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.839 ; 2.969 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.285 ; 3.130 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.091 ; 2.114 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.093 ; 2.142 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.666 ; 2.777 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.191 ; 2.245 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.140 ; 2.203 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.194 ; 2.255 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.541 ; 2.649 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.178 ; 2.223 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.630 ; 2.740 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.380 ; 2.456 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.865 ; 3.745 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.551 ; 2.648 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.126 ; 2.147 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.578 ; 3.420 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.132 ; 2.146 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.091 ; 2.114 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.825 ; 3.674 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 2.782 ; 2.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.466 ; 2.554 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.157 ; 2.220 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 3.529 ; 3.362 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 2.372 ; 2.449 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.899 ; 1.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.386 ; 2.460 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.348 ; 2.421 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.370 ; 2.445 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.299 ; 2.362 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.364 ; 2.436 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.257 ; 2.323 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.233 ; 2.291 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.899 ; 1.911 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.652 ; 2.751 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.323 ; 2.392 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.452 ; 2.514 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.474 ; 2.538 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.315 ; 2.367 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.140 ; 2.182 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.468 ; 2.549 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.362 ; 2.441 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 2.334 ; 2.268 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 2.101 ; 2.133 ; Rise       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 0.059 ; Fall       ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.209 ; 3.415 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[0]       ; CLOCK_50   ; 3.549 ; 3.828 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[1]       ; CLOCK_50   ; 5.010 ; 5.385 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[2]       ; CLOCK_50   ; 3.209 ; 3.415 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[3]       ; CLOCK_50   ; 3.734 ; 4.030 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[4]       ; CLOCK_50   ; 3.384 ; 3.652 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[5]       ; CLOCK_50   ; 5.760 ; 6.236 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX0[6]       ; CLOCK_50   ; 5.453 ; 5.864 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX1[*]        ; CLOCK_50   ; 2.878 ; 3.072 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[0]       ; CLOCK_50   ; 4.147 ; 4.495 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[1]       ; CLOCK_50   ; 3.394 ; 3.606 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[2]       ; CLOCK_50   ; 3.291 ; 3.474 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[3]       ; CLOCK_50   ; 3.051 ; 3.238 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[4]       ; CLOCK_50   ; 2.878 ; 3.072 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[5]       ; CLOCK_50   ; 4.844 ; 5.221 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX1[6]       ; CLOCK_50   ; 3.680 ; 3.805 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX2[*]        ; CLOCK_50   ; 2.845 ; 3.025 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[0]       ; CLOCK_50   ; 3.874 ; 4.164 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[1]       ; CLOCK_50   ; 3.610 ; 3.895 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[2]       ; CLOCK_50   ; 3.521 ; 3.810 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[3]       ; CLOCK_50   ; 3.166 ; 3.380 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[4]       ; CLOCK_50   ; 3.359 ; 3.587 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[5]       ; CLOCK_50   ; 2.845 ; 3.025 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX2[6]       ; CLOCK_50   ; 3.739 ; 3.927 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX3[*]        ; CLOCK_50   ; 2.842 ; 3.013 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[0]       ; CLOCK_50   ; 2.842 ; 3.013 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[1]       ; CLOCK_50   ; 3.031 ; 3.224 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[2]       ; CLOCK_50   ; 5.967 ; 6.052 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[3]       ; CLOCK_50   ; 4.164 ; 4.400 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[4]       ; CLOCK_50   ; 3.750 ; 3.969 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[5]       ; CLOCK_50   ; 3.739 ; 3.941 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX3[6]       ; CLOCK_50   ; 3.599 ; 3.697 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX4[*]        ; CLOCK_50   ; 3.000 ; 3.010 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[0]       ; CLOCK_50   ; 3.681 ; 3.912 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[1]       ; CLOCK_50   ; 3.511 ; 3.654 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[2]       ; CLOCK_50   ; 3.741 ; 3.929 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[3]       ; CLOCK_50   ; 4.953 ; 5.338 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[4]       ; CLOCK_50   ; 3.952 ; 4.197 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[5]       ; CLOCK_50   ; 3.458 ; 3.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX4[6]       ; CLOCK_50   ; 3.000 ; 3.010 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX5[*]        ; CLOCK_50   ; 2.860 ; 2.959 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[0]       ; CLOCK_50   ; 3.469 ; 3.642 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[1]       ; CLOCK_50   ; 5.569 ; 5.624 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[2]       ; CLOCK_50   ; 2.860 ; 2.959 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[3]       ; CLOCK_50   ; 3.213 ; 3.377 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[4]       ; CLOCK_50   ; 4.211 ; 4.473 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[5]       ; CLOCK_50   ; 3.622 ; 3.831 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX5[6]       ; CLOCK_50   ; 3.958 ; 3.764 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX6[*]        ; CLOCK_50   ; 2.674 ; 2.750 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[0]       ; CLOCK_50   ; 2.982 ; 3.099 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[1]       ; CLOCK_50   ; 4.256 ; 4.540 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[2]       ; CLOCK_50   ; 2.674 ; 2.750 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[3]       ; CLOCK_50   ; 3.361 ; 3.489 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[4]       ; CLOCK_50   ; 3.149 ; 3.269 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[5]       ; CLOCK_50   ; 4.747 ; 4.651 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX6[6]       ; CLOCK_50   ; 3.558 ; 3.659 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
; HEX7[*]        ; CLOCK_50   ; 2.590 ; 2.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[0]       ; CLOCK_50   ; 4.426 ; 4.702 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[1]       ; CLOCK_50   ; 2.590 ; 2.639 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[2]       ; CLOCK_50   ; 3.158 ; 3.295 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[3]       ; CLOCK_50   ; 3.226 ; 3.359 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[4]       ; CLOCK_50   ; 4.313 ; 4.562 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[5]       ; CLOCK_50   ; 3.862 ; 4.079 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
;  HEX7[6]       ; CLOCK_50   ; 4.014 ; 4.024 ; Rise       ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 13.045 ;    ;    ; 13.749 ;
; KEY[0]     ; HEX0[1]     ; 15.362 ;    ;    ; 16.069 ;
; KEY[0]     ; HEX0[2]     ; 12.402 ;    ;    ; 12.987 ;
; KEY[0]     ; HEX0[3]     ; 13.469 ;    ;    ; 14.069 ;
; KEY[0]     ; HEX0[4]     ; 12.707 ;    ;    ; 13.401 ;
; KEY[0]     ; HEX0[5]     ; 17.144 ;    ;    ; 17.828 ;
; KEY[0]     ; HEX0[6]     ; 17.044 ;    ;    ; 17.587 ;
; KEY[0]     ; HEX1[0]     ; 12.779 ;    ;    ; 13.304 ;
; KEY[0]     ; HEX1[1]     ; 11.630 ;    ;    ; 11.902 ;
; KEY[0]     ; HEX1[2]     ; 11.135 ;    ;    ; 11.425 ;
; KEY[0]     ; HEX1[3]     ; 10.636 ;    ;    ; 11.020 ;
; KEY[0]     ; HEX1[4]     ; 10.105 ;    ;    ; 10.610 ;
; KEY[0]     ; HEX1[5]     ; 14.014 ;    ;    ; 14.598 ;
; KEY[0]     ; HEX1[6]     ; 11.506 ;    ;    ; 12.055 ;
; KEY[0]     ; HEX2[0]     ; 13.068 ;    ;    ; 13.493 ;
; KEY[0]     ; HEX2[1]     ; 12.708 ;    ;    ; 13.257 ;
; KEY[0]     ; HEX2[2]     ; 12.746 ;    ;    ; 13.435 ;
; KEY[0]     ; HEX2[3]     ; 11.188 ;    ;    ; 11.667 ;
; KEY[0]     ; HEX2[4]     ; 11.571 ;    ;    ; 12.065 ;
; KEY[0]     ; HEX2[5]     ; 10.162 ;    ;    ; 10.648 ;
; KEY[0]     ; HEX2[6]     ; 12.963 ;    ;    ; 13.403 ;
; KEY[0]     ; HEX3[0]     ; 10.201 ;    ;    ; 10.624 ;
; KEY[0]     ; HEX3[1]     ; 10.906 ;    ;    ; 11.422 ;
; KEY[0]     ; HEX3[2]     ; 15.635 ;    ;    ; 15.808 ;
; KEY[0]     ; HEX3[3]     ; 13.060 ;    ;    ; 13.373 ;
; KEY[0]     ; HEX3[4]     ; 11.883 ;    ;    ; 12.313 ;
; KEY[0]     ; HEX3[5]     ; 11.918 ;    ;    ; 12.344 ;
; KEY[0]     ; HEX3[6]     ; 11.874 ;    ;    ; 12.265 ;
; KEY[0]     ; HEX4[0]     ; 13.425 ;    ;    ; 13.953 ;
; KEY[0]     ; HEX4[1]     ; 11.777 ;    ;    ; 12.119 ;
; KEY[0]     ; HEX4[2]     ; 11.919 ;    ;    ; 12.301 ;
; KEY[0]     ; HEX4[3]     ; 14.585 ;    ;    ; 15.041 ;
; KEY[0]     ; HEX4[4]     ; 13.961 ;    ;    ; 14.461 ;
; KEY[0]     ; HEX4[5]     ; 11.313 ;    ;    ; 11.707 ;
; KEY[0]     ; HEX4[6]     ; 10.324 ;    ;    ; 10.614 ;
; KEY[0]     ; HEX5[0]     ; 12.061 ;    ;    ; 12.513 ;
; KEY[0]     ; HEX5[1]     ; 12.788 ;    ;    ; 12.857 ;
; KEY[0]     ; HEX5[2]     ; 10.035 ;    ;    ; 10.439 ;
; KEY[0]     ; HEX5[3]     ; 11.463 ;    ;    ; 12.044 ;
; KEY[0]     ; HEX5[4]     ; 10.880 ;    ;    ; 11.168 ;
; KEY[0]     ; HEX5[5]     ; 12.261 ;    ;    ; 12.750 ;
; KEY[0]     ; HEX5[6]     ; 9.479  ;    ;    ; 9.842  ;
; KEY[0]     ; HEX6[0]     ; 10.326 ;    ;    ; 10.706 ;
; KEY[0]     ; HEX6[1]     ; 13.440 ;    ;    ; 13.926 ;
; KEY[0]     ; HEX6[2]     ; 9.557  ;    ;    ; 9.951  ;
; KEY[0]     ; HEX6[3]     ; 11.078 ;    ;    ; 11.336 ;
; KEY[0]     ; HEX6[4]     ; 10.468 ;    ;    ; 10.799 ;
; KEY[0]     ; HEX6[5]     ; 14.234 ;    ;    ; 14.368 ;
; KEY[0]     ; HEX6[6]     ; 12.735 ;    ;    ; 13.224 ;
; KEY[0]     ; HEX7[0]     ; 11.658 ;    ;    ; 12.062 ;
; KEY[0]     ; HEX7[1]     ; 9.403  ;    ;    ; 9.773  ;
; KEY[0]     ; HEX7[2]     ; 12.298 ;    ;    ; 12.781 ;
; KEY[0]     ; HEX7[3]     ; 12.354 ;    ;    ; 12.767 ;
; KEY[0]     ; HEX7[4]     ; 13.255 ;    ;    ; 13.602 ;
; KEY[0]     ; HEX7[5]     ; 13.760 ;    ;    ; 14.118 ;
; KEY[0]     ; HEX7[6]     ; 12.784 ;    ;    ; 13.251 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; KEY[0]     ; HEX0[0]     ; 6.529 ;    ;    ; 7.615  ;
; KEY[0]     ; HEX0[1]     ; 7.894 ;    ;    ; 9.066  ;
; KEY[0]     ; HEX0[2]     ; 6.191 ;    ;    ; 7.203  ;
; KEY[0]     ; HEX0[3]     ; 6.714 ;    ;    ; 7.815  ;
; KEY[0]     ; HEX0[4]     ; 6.374 ;    ;    ; 7.449  ;
; KEY[0]     ; HEX0[5]     ; 8.743 ;    ;    ; 10.026 ;
; KEY[0]     ; HEX0[6]     ; 8.403 ;    ;    ; 9.693  ;
; KEY[0]     ; HEX1[0]     ; 6.316 ;    ;    ; 7.334  ;
; KEY[0]     ; HEX1[1]     ; 5.698 ;    ;    ; 6.596  ;
; KEY[0]     ; HEX1[2]     ; 5.464 ;    ;    ; 6.317  ;
; KEY[0]     ; HEX1[3]     ; 5.274 ;    ;    ; 6.119  ;
; KEY[0]     ; HEX1[4]     ; 5.048 ;    ;    ; 5.913  ;
; KEY[0]     ; HEX1[5]     ; 7.145 ;    ;    ; 8.206  ;
; KEY[0]     ; HEX1[6]     ; 5.961 ;    ;    ; 6.841  ;
; KEY[0]     ; HEX2[0]     ; 6.456 ;    ;    ; 7.477  ;
; KEY[0]     ; HEX2[1]     ; 6.357 ;    ;    ; 7.399  ;
; KEY[0]     ; HEX2[2]     ; 6.404 ;    ;    ; 7.491  ;
; KEY[0]     ; HEX2[3]     ; 5.585 ;    ;    ; 6.515  ;
; KEY[0]     ; HEX2[4]     ; 5.772 ;    ;    ; 6.717  ;
; KEY[0]     ; HEX2[5]     ; 5.103 ;    ;    ; 5.944  ;
; KEY[0]     ; HEX2[6]     ; 6.446 ;    ;    ; 7.462  ;
; KEY[0]     ; HEX3[0]     ; 5.082 ;    ;    ; 5.901  ;
; KEY[0]     ; HEX3[1]     ; 5.454 ;    ;    ; 6.365  ;
; KEY[0]     ; HEX3[2]     ; 8.352 ;    ;    ; 9.146  ;
; KEY[0]     ; HEX3[3]     ; 6.552 ;    ;    ; 7.499  ;
; KEY[0]     ; HEX3[4]     ; 5.996 ;    ;    ; 6.863  ;
; KEY[0]     ; HEX3[5]     ; 6.058 ;    ;    ; 6.969  ;
; KEY[0]     ; HEX3[6]     ; 5.975 ;    ;    ; 6.860  ;
; KEY[0]     ; HEX4[0]     ; 6.757 ;    ;    ; 7.809  ;
; KEY[0]     ; HEX4[1]     ; 5.926 ;    ;    ; 6.785  ;
; KEY[0]     ; HEX4[2]     ; 6.058 ;    ;    ; 6.953  ;
; KEY[0]     ; HEX4[3]     ; 7.328 ;    ;    ; 8.411  ;
; KEY[0]     ; HEX4[4]     ; 7.030 ;    ;    ; 8.098  ;
; KEY[0]     ; HEX4[5]     ; 5.719 ;    ;    ; 6.565  ;
; KEY[0]     ; HEX4[6]     ; 5.215 ;    ;    ; 5.957  ;
; KEY[0]     ; HEX5[0]     ; 6.084 ;    ;    ; 7.005  ;
; KEY[0]     ; HEX5[1]     ; 6.963 ;    ;    ; 7.525  ;
; KEY[0]     ; HEX5[2]     ; 5.110 ;    ;    ; 5.870  ;
; KEY[0]     ; HEX5[3]     ; 5.856 ;    ;    ; 6.765  ;
; KEY[0]     ; HEX5[4]     ; 5.537 ;    ;    ; 6.319  ;
; KEY[0]     ; HEX5[5]     ; 6.234 ;    ;    ; 7.192  ;
; KEY[0]     ; HEX5[6]     ; 4.867 ;    ;    ; 5.587  ;
; KEY[0]     ; HEX6[0]     ; 5.233 ;    ;    ; 6.010  ;
; KEY[0]     ; HEX6[1]     ; 6.767 ;    ;    ; 7.790  ;
; KEY[0]     ; HEX6[2]     ; 4.848 ;    ;    ; 5.596  ;
; KEY[0]     ; HEX6[3]     ; 5.536 ;    ;    ; 6.337  ;
; KEY[0]     ; HEX6[4]     ; 5.266 ;    ;    ; 6.046  ;
; KEY[0]     ; HEX6[5]     ; 7.673 ;    ;    ; 8.364  ;
; KEY[0]     ; HEX6[6]     ; 6.434 ;    ;    ; 7.412  ;
; KEY[0]     ; HEX7[0]     ; 5.905 ;    ;    ; 6.792  ;
; KEY[0]     ; HEX7[1]     ; 4.766 ;    ;    ; 5.486  ;
; KEY[0]     ; HEX7[2]     ; 6.216 ;    ;    ; 7.165  ;
; KEY[0]     ; HEX7[3]     ; 6.251 ;    ;    ; 7.181  ;
; KEY[0]     ; HEX7[4]     ; 6.667 ;    ;    ; 7.642  ;
; KEY[0]     ; HEX7[5]     ; 6.892 ;    ;    ; 7.905  ;
; KEY[0]     ; HEX7[6]     ; 6.434 ;    ;    ; 7.427  ;
+------------+-------------+-------+----+----+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 18455        ; 2        ; 0        ; 0        ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 923          ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_1_u0|altpll_component|auto_generated|pll1|clk[0]  ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 18455        ; 2        ; 0        ; 0        ;
; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; clk_10_u0|altpll_component|auto_generated|pll1|clk[0] ; 923          ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 49    ; 49   ;
; Unconstrained Input Port Paths  ; 1805  ; 1805 ;
; Unconstrained Output Ports      ; 149   ; 149  ;
; Unconstrained Output Port Paths ; 640   ; 640  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rom.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jul 22 15:13:17 2014
Info: Command: quartus_sta dlx_de2_115 -c dlx_de2_115
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Info (332104): Reading SDC File: 'dlx_de2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {clk_10_u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {clk_10_u0|altpll_component|auto_generated|pll1|clk[0]} {clk_10_u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_1_u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {clk_1_u0|altpll_component|auto_generated|pll1|clk[0]} {clk_1_u0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[26] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -24.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -24.728             -85.715 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    78.868               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.145              -0.288 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.221               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.813               0.000 CLOCK_50 
    Info (332119):    49.694               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.697               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[26] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.591             -29.144 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    80.588               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.197              -0.392 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.243               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.791               0.000 CLOCK_50 
    Info (332119):    49.687               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.683               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: top:top_u0|dlx_processor:dlx_processor_u0|if_id_reg:if_id_reg_u0|instruction_reg_out[26] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:top_u0|data_memory_controll:data_memory_controll_u0|state.LOAD_MODE_REGISTER was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.981               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    88.931               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.116              -0.298 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.075              -0.148 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    49.779               0.000 clk_10_u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.771               0.000 clk_1_u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Tue Jul 22 15:13:27 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


