<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Docs on OrangeCrab</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/</link><description>Recent content in Docs on OrangeCrab</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><atom:link href="https://orangecrab-fpga.github.io/orangecrab-hardware/docs/index.xml" rel="self" type="application/rss+xml"/><item><title>Downloads</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/downloads/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/downloads/</guid><description>Downloads # KiCad Sources # OrangeCrab GitHub Repository
Other # Interactive HTML Bill Of Materials
Schematic (PDF)
Board CAD model (STEP)
Production Gerbers (ZIP)</description></item><item><title>Getting Started</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/getting-started/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/getting-started/</guid><description>Getting Started # First time using an FPGA? This guide should cover everything you need to get the example verilog project built and loaded up on the OrangeCrab.
Step 1: Toolchain Setup # This guide will make use of the Open Source FPGA toolchain. It is possible to build and install these from scratch, but the whole process takes around 30 minutes, and can be a bit tricky if you&amp;rsquo;re just getting started.</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.1/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.1/</guid><description>Technical details # Here are the main details for the OrangeCrab
Lattice ECP5 25 (With limited support for 45/85 variants) DDR3L Memory upto 1Gbit (64Mbit x16) Micro USB connection Full-speed (12Mbit) USB direct connection to FPGA Battery charger, with charge indicator LED Reset Button 16Mbit QSPI FLASH Memory (Bitstream + User storage) 4bit MicroSD socket 48MHz Oscillator (Used by USB system) ATSAMD10/11 Co-processor planned mainly for the ADC/DAC Spare 3.</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2.1/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2.1/</guid><description>Technical details # Here are the main details for the OrangeCrab (25F/85F)
Lattice ECP5-25F or ECP5-85F FPGA in csfBGA285 package 24 K - Look Up Tables 1008 Kb - Embedded Block RAM 194 Kb - Distributed RAM 28 - 18x18 Multipliers PLLs: 2 Internal oscillator Flexible I/O for DDR3 Memory Support DDR3L Memory 128 Mbytes (1Gbit) or 512Mbytes (4Gbit) x16 data width to FPGA 1.35V low voltage operation USB-C connection Full-speed (12Mbit) USB with direct connection to FPGA Non-volatile Storage 128Mbit QSPI FLASH Memory Bootloader (First 4Mbits) User Bitstream User storage (Firmware/MSC backend/etc) QSPI compatible MicroSD socket 4bit SD interface (CK, CMD, DAT0-3) Power supply High effeciency DCDC for main supplies Battery charger (100mA), with charge indicator LED LiPo battery connector (PH type) (1-cell: 3.</description></item><item><title>Introduction</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/r0.2/</guid><description>Technical details # Here are the main details for the OrangeCrab (25F)
Lattice ECP5-25F FPGA in csfBGA285 package 24 K - Look Up Tables 1008 Kb - Embedded Block RAM 194 Kb - Distributed RAM 28 - 18x18 Multipliers PLLs: 2 Internal oscillator Flexible I/O for DDR3 Memory Support DDR3L Memory 128 Mbytes (1Gbit) 64M x16 1.35V low voltage operation Micro USB connection Full-speed (12Mbit) USB with direct connection to FPGA Non-volatile Storage 128Mbit QSPI FLASH Memory Bootloader (First 4Mbits) User Bitstream User storage (Firmware/MSC backend/etc) QSPI compatible MicroSD socket 4bit SD interface (CK, CMD, DAT0-3) Power supply High effeciency DCDC for main supplies Battery charger (100mA), with charge indicator LED LiPo battery connector (PH type) 48MHz onboard oscillator Standard 0.</description></item><item><title>Pinout</title><link>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/pinout/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://orangecrab-fpga.github.io/orangecrab-hardware/docs/pinout/</guid><description>Pinout # Click for larger version</description></item></channel></rss>