{"vcs1":{"timestamp_begin":1739259703.681225793, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739259704.016380276, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739259704.330458093, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739259703.454205610}
{"VCS_COMP_START_TIME": 1739259703.454205610}
{"VCS_COMP_END_TIME": 1739259704.547602288}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265392}}
{"vcselab": {"peak_mem": 150348}}
