# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project 2.srcs/sources_1/new/Decoder_32Bit_5to32_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/Multiplexer_32Bit_32to1_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/Mutliplexer_32Bit_2to1_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/RegisterFile_32Bit_32Plus1_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/Register_32Bit_20335015.vhd" \
"../../../../Project 2.srcs/sources_1/new/RegisterFile_32Bit_32Plus1_20335015_TB.vhd" \

# Do not sort compile order
nosort
