<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;pin_io3&quot; SITE &quot;N18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_io3</Dynamic>
            <Dynamic>N18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;pin_io2&quot; SITE &quot;R18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_io2</Dynamic>
            <Dynamic>R18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;pin_mosi&quot; SITE &quot;U18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_mosi</Dynamic>
            <Dynamic>U18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;pin_cs&quot; SITE &quot;U17&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_cs</Dynamic>
            <Dynamic>U17</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;pin_miso&quot; SITE &quot;T18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_miso</Dynamic>
            <Dynamic>T18</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>diamond_impl.prf(10): Semantic error in &quot;LOCATE COMP &quot;pin_io3&quot; SITE &quot;N18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_io3</Dynamic>
            <Dynamic>N18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>diamond_impl.prf(11): Semantic error in &quot;LOCATE COMP &quot;pin_io2&quot; SITE &quot;R18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_io2</Dynamic>
            <Dynamic>R18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>diamond_impl.prf(12): Semantic error in &quot;LOCATE COMP &quot;pin_mosi&quot; SITE &quot;U18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_mosi</Dynamic>
            <Dynamic>U18</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>diamond_impl.prf(13): Semantic error in &quot;LOCATE COMP &quot;pin_cs&quot; SITE &quot;U17&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_cs</Dynamic>
            <Dynamic>U17</Dynamic>
        </Message>
        <Message>
            <ID>1103808</ID>
            <Severity>Warning</Severity>
            <Dynamic>diamond_impl.prf(14): Semantic error in &quot;LOCATE COMP &quot;pin_miso&quot; SITE &quot;T18&quot; ;&quot;: </Dynamic>
            <Dynamic>pin_miso</Dynamic>
            <Dynamic>T18</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EOP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CRC16_1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DATA_OR_CRC16_0</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PID</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SE1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SE0</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DJ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RCVD_DATA_END</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RCVD_DATA_START</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RCVD_OUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GETTING_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PUTTING_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>READY_FOR_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAX_OUT_PACKET_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WAIT_ACK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SEND_DATA</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RCVD_IN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GETTING_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PUTTING_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>READY_FOR_PKT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAX_IN_PACKET_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SPI_END</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SPI_GET_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SPI_SEND_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SPI_START</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SPI_IDLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_DO_IN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_DO_OUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_SAVE_DIL_HI</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_SAVE_DIL_LO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_SAVE_DOL_HI</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_SAVE_DOL_LO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_OP_BOOT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_PRE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CMD_IDLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STATUS_OUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STATUS_IN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DATA_OUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DATA_IN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SETUP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_OUT_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_IN_EPS</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un24_out_ep_data_avail_cry_6_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_out_pe_inst/un7_out_ep_data_avail_cry_6_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/ep_put_addr[1]_s_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_fs_pe_inst/usb_fs_in_pe_inst/more_data_to_send_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_cry_0_S0[0]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_COUT[15]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_COUT[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_S1[15]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_in_length_s_0_S1[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_cry_0_S0[0]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_COUT[15]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_COUT[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_S1[15]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/usb_spi_bridge_ep_inst/data_out_length_s_0_S1[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_S0[0]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_COUT[5]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/rom_addr_cry_0_COUT[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_cry_6_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/ctrl_ep_inst/un1_bytes_sent_2_cry_15_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0dup_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0dup_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3dup_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/pwm_cnt_cry_0_S0[0]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/pwm_cnt_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/pwm_cnt_s_0_COUT[7]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/pwm_cnt_s_0_COUT[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/pwm_cnt_s_0_S1[7]</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/pwm_cnt_s_0_S1[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_host_presence_timer_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_host_presence_timer_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un1_us_cnt_4_s_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_led_pwm_8_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/un2_led_pwm_8_s_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_0_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_0_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_1_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_1_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_3_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_3_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_5_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_5_0_S1</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_7_0_COUT</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_7_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>tinyfpga_bootloader_inst/led_cry_7_0_S0</Dynamic>
            <Navigation>tinyfpga_bootloader_inst/led_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>boot_delay_cry_0_S0[0]</Dynamic>
            <Navigation>boot_delay_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>boot_delay_cry_0_COUT[7]</Dynamic>
            <Navigation>boot_delay_cry_0_COUT[7]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>100</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v&quot;:18:8:18:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>8</Navigation>
            <Navigation>18</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>9</Navigation>
            <Navigation>15</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire out_ep_stall, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused register raw_setup_data[5][9:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register raw_setup_data[5][9:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused register raw_setup_data[4][9:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register raw_setup_data[4][9:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[7][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 8 of raw_setup_data[7][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[6][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 8 of raw_setup_data[6][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[3][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 8 of raw_setup_data[3][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 7 of raw_setup_data[2][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 7 of raw_setup_data[2][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[1][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 8 of raw_setup_data[1][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 9 to 8 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning unused bits 6 to 0 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused bits 6 to 0 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning register bit 5 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 5 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning register bit 3 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 3 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>9</Navigation>
            <Navigation>15</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire out_ep_stall, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:28:9:28:19|Removing wire in_ep_stall, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>9</Navigation>
            <Navigation>28</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire in_ep_stall, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL265 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:391:2:391:7|Removing unused bit 8 of spi_in_data[8:0]. Either assign all bits or reduce the width of the signal.</Dynamic>
            <Navigation>CL265</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>391</Navigation>
            <Navigation>2</Navigation>
            <Navigation>391</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing unused bit 8 of spi_in_data[8:0]. Either assign all bits or reduce the width of the signal.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[31]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[31]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[31]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[31]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[30]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[30]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[30]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[30]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[29]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[29]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[29]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[29]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[28]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[28]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[28]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[28]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[27]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[27]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[27]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[27]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[26]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[26]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[26]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[26]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[25]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[25]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[25]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[25]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[24]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[24]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[24]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[24]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[23]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[23]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[23]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[23]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[22]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[22]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[22]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[22]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[21]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[21]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[21]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[21]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[20]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[20]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[20]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[20]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[19]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[19]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[19]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[19]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[18]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[18]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[18]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[18]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[17]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[17]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[17]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[17]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[16]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[16]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[16]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[16]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[15]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[15]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[15]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[15]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[14]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[14]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[14]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[14]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[13]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[13]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[13]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[13]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[12]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[12]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[12]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[12]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[11]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[11]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[11]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[11]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[10]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[10]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[10]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[10]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[9]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[9]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[9]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[9]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[8]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[8]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[8]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[8]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[7]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[7]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[7]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[7]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[6]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[6]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[6]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[6]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[5]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[5]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[5]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[5]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[4]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[4]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[4]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[4]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[3]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[3]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[3]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[3]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[2]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[2]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[2]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[2]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[1]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[1]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[1]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[1]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_values[0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_values[0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:151:4:151:7|Latch generated from always block for signal output_pin_enables[0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>4</Navigation>
            <Navigation>151</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal output_pin_enables[0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v&quot;:97:2:97:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>2</Navigation>
            <Navigation>97</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v&quot;:283:4:283:7|Latch generated from always block for signal tx_pid[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>283</Navigation>
            <Navigation>4</Navigation>
            <Navigation>283</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal tx_pid[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v&quot;:346:2:346:7|Pruning register bits 3 to 2 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>346</Navigation>
            <Navigation>2</Navigation>
            <Navigation>346</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 3 to 2 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v&quot;:354:2:354:7|Pruning unused register last_data_toggle. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>354</Navigation>
            <Navigation>2</Navigation>
            <Navigation>354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register last_data_toggle. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v&quot;:282:4:282:7|Latch generated from always block for signal out_ep_acked[1]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal out_ep_acked[1]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v&quot;:282:4:282:7|Latch generated from always block for signal out_ep_acked[0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from always block for signal out_ep_acked[0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v&quot;:354:2:354:7|Pruning register bits 3 to 1 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>354</Navigation>
            <Navigation>2</Navigation>
            <Navigation>354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bits 3 to 1 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v&quot;:81:2:81:7|Pruning register bit 7 of se0_shift_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>2</Navigation>
            <Navigation>81</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 7 of se0_shift_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v&quot;:124:4:124:20|Input reset_ep on instance usb_fs_in_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>4</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input reset_ep on instance usb_fs_in_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v&quot;:157:4:157:21|Input reset_ep on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v</Navigation>
            <Navigation>157</Navigation>
            <Navigation>4</Navigation>
            <Navigation>157</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Input reset_ep on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v&quot;:157:4:157:21|Input bit_strobe on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v</Navigation>
            <Navigation>157</Navigation>
            <Navigation>4</Navigation>
            <Navigation>157</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Input bit_strobe on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v&quot;:61:2:61:7|Pruning unused register ms_cnt[9:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>2</Navigation>
            <Navigation>61</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register ms_cnt[9:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v&quot;:17:9:17:14|Removing wire pin_26, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire pin_26, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v&quot;:17:9:17:14|*Output pin_26 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>*Output pin_26 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v&quot;:81:2:81:7|Pruning register bit 6 of se0_shift_reg[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>2</Navigation>
            <Navigation>81</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 6 of se0_shift_reg[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v&quot;:81:2:81:7|Pruning register bit 5 of se0_shift_reg[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>2</Navigation>
            <Navigation>81</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 5 of se0_shift_reg[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v&quot;:81:2:81:7|Pruning register bit 4 of se0_shift_reg[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>2</Navigation>
            <Navigation>81</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 4 of se0_shift_reg[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v&quot;:81:2:81:7|Pruning register bit 3 of se0_shift_reg[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>2</Navigation>
            <Navigation>81</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 3 of se0_shift_reg[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v&quot;:354:2:354:7|Initial value is not supported on state machine out_xfr_state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>354</Navigation>
            <Navigation>2</Navigation>
            <Navigation>354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Initial value is not supported on state machine out_xfr_state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v&quot;:346:2:346:7|Initial value is not supported on state machine in_xfr_state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>346</Navigation>
            <Navigation>2</Navigation>
            <Navigation>346</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Initial value is not supported on state machine in_xfr_state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>9</Navigation>
            <Navigation>15</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v&quot;:28:9:28:19|*Output in_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>9</Navigation>
            <Navigation>28</Navigation>
            <Navigation>19</Navigation>
            <Navigation>*Output in_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:225:2:225:7|Pruning register bit 7 of bytes_sent[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>2</Navigation>
            <Navigation>225</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning register bit 7 of bytes_sent[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:217:2:217:7|Initial value is not supported on state machine ctrl_xfr_state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>217</Navigation>
            <Navigation>2</Navigation>
            <Navigation>217</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Initial value is not supported on state machine ctrl_xfr_state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v&quot;:15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>9</Navigation>
            <Navigation>15</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[0] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[0] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[1] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[1] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[2] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[2] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[3] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[3] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[4] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[4] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[5] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[5] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[6] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[6] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[7] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[7] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[8] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[8] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v&quot;:332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[9] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>2</Navigation>
            <Navigation>332</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[9] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v&quot;:282:4:282:7|Found signal identified as System clock which controls 1 sequential elements including tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found signal identified as System clock which controls 1 sequential elements including tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v&quot;:80:2:80:7|Found inferred clock TinyFPGA_EX|pin_clk which controls 10 sequential elements including initiate_boot. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v</Navigation>
            <Navigation>80</Navigation>
            <Navigation>2</Navigation>
            <Navigation>80</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock TinyFPGA_EX|pin_clk which controls 10 sequential elements including initiate_boot. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v&quot;:8:2:8:7|Found inferred clock usb_pll_inst|CLKOP_inferred_clock which controls 527 sequential elements including tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock usb_pll_inst|CLKOP_inferred_clock which controls 527 sequential elements including tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v&quot;:8:2:8:7|Removing sequential instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q because it is equivalent to instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_end.in_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2</Navigation>
            <Navigation>8</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing sequential instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q because it is equivalent to instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_end.in_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v&quot;:260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_8 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>260</Navigation>
            <Navigation>2</Navigation>
            <Navigation>260</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_8 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v&quot;:260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_9 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_7. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>260</Navigation>
            <Navigation>2</Navigation>
            <Navigation>260</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_9 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_7. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v&quot;:282:4:282:7|Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v</Navigation>
            <Navigation>282</Navigation>
            <Navigation>4</Navigation>
            <Navigation>282</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v&quot;:220:6:220:11|Register bit tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[1] (in view view:work.TinyFPGA_EX(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>220</Navigation>
            <Navigation>6</Navigation>
            <Navigation>220</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Register bit tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[1] (in view view:work.TinyFPGA_EX(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v&quot;:220:6:220:11|Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst..ep_state_2_[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>220</Navigation>
            <Navigation>6</Navigation>
            <Navigation>220</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst..ep_state_2_[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO197 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v&quot;:220:6:220:11|Removing FSM register tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[0] (in view view:work.TinyFPGA_EX(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v</Navigation>
            <Navigation>220</Navigation>
            <Navigation>6</Navigation>
            <Navigation>220</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Removing FSM register tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.\.ep_state_2_[0] (in view view:work.TinyFPGA_EX(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v&quot;:94:10:94:21|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v</Navigation>
            <Navigation>94</Navigation>
            <Navigation>10</Navigation>
            <Navigation>94</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\impl\source\usb_pll_inst.v&quot;:54:12:54:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\impl\source\usb_pll_inst.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>54</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock TinyFPGA_EX|pin_clk with period 2.28ns. Please declare a user-defined clock on object &quot;p:pin_clk&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock TinyFPGA_EX|pin_clk with period 2.28ns. Please declare a user-defined clock on object &quot;p:pin_clk&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>