DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "altera_mf"
unitName "all"
itemName ""
)
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "AluController"
duLibraryName "multiCore_lib"
duName "AluCont"
elements [
]
mwi 0
uid 353,0
)
(Instance
name "CUnit"
duLibraryName "multiCore_lib"
duName "CLU"
elements [
]
mwi 0
uid 470,0
)
(Instance
name "DtReturn"
duLibraryName "multiCore_lib"
duName "DataRtn"
elements [
]
mwi 0
uid 672,0
)
(Instance
name "DecBlk"
duLibraryName "multiCore_lib"
duName "Decode"
elements [
]
mwi 0
uid 794,0
)
(Instance
name "EXMEM"
duLibraryName "multiCore_lib"
duName "EXMEM_REG"
elements [
]
mwi 0
uid 952,0
)
(Instance
name "FwdIt"
duLibraryName "multiCore_lib"
duName "FwdUnit"
elements [
]
mwi 0
uid 1180,0
)
(Instance
name "IDEX"
duLibraryName "multiCore_lib"
duName "IDEX_REG"
elements [
]
mwi 0
uid 1470,0
)
(Instance
name "IFID"
duLibraryName "multiCore_lib"
duName "IFID_REG"
elements [
]
mwi 0
uid 1924,0
)
(Instance
name "JJALCONT"
duLibraryName "multiCore_lib"
duName "J_JAL"
elements [
]
mwi 0
uid 2056,0
)
(Instance
name "MEMWB"
duLibraryName "multiCore_lib"
duName "MEMWB_REG"
elements [
]
mwi 0
uid 2140,0
)
(Instance
name "PCBlk"
duLibraryName "multiCore_lib"
duName "PcBlock"
elements [
]
mwi 0
uid 2304,0
)
(Instance
name "Xtd"
duLibraryName "multiCore_lib"
duName "ShiftXtd"
elements [
]
mwi 0
uid 2448,0
)
(Instance
name "ALUnit"
duLibraryName "multiCore_lib"
duName "alu"
elements [
]
mwi 0
uid 2546,0
)
(Instance
name "RegFL"
duLibraryName "multiCore_lib"
duName "registerFile"
elements [
]
mwi 0
uid 2662,0
)
]
embeddedInstances [
(EmbeddedInstance
name "MEMWB"
number "4"
)
(EmbeddedInstance
name "IFID"
number "2"
)
(EmbeddedInstance
name "InputIF"
number "5"
)
(EmbeddedInstance
name "EXMEM"
number "3"
)
]
libraryRefs [
"altera_mf"
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/local@c@p@u/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/local@c@p@u/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/local@c@p@u"
)
(vvPair
variable "d_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/localCPU"
)
(vvPair
variable "date"
value "11/12/11"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "localCPU"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "bin"
)
(vvPair
variable "host"
value "cparch06.ecn.purdue.edu"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "multiCore_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/multiCore_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "localCPU"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/local@c@p@u/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hds/localCPU/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "multiCore"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/package/eda/mg/modeltech_10.0b/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:52:20"
)
(vvPair
variable "unit"
value "localCPU"
)
(vvPair
variable "user"
value "mg255"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 3333,0
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "MEM_datain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 13
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,106400,50000,110000"
st "-- Architecture declarations

   -- Internal signal declarations
SIGNAL MEM_datain           : std_logic_vector(31 DOWNTO 0)"
)
)
*2 (Net
uid 11,0
decl (Decl
n "MemWr"
t "std_logic"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 14
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,110000,40000,113600"
st "-- Architecture declarations

   -- Internal signal declarations
SIGNAL MemWr                : std_logic"
)
)
*3 (Net
uid 13,0
decl (Decl
n "MEM_REGWR"
t "std_logic"
o 15
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,113600,40000,114500"
st "SIGNAL MEM_REGWR            : std_logic"
)
)
*4 (Net
uid 15,0
decl (Decl
n "EX_AluOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,114500,50000,115400"
st "SIGNAL EX_AluOut            : std_logic_vector(31 DOWNTO 0)"
)
)
*5 (Net
uid 17,0
decl (Decl
n "EX_Negt"
t "std_logic"
o 17
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,115400,40000,116300"
st "SIGNAL EX_Negt              : std_logic"
)
)
*6 (Net
uid 19,0
decl (Decl
n "AluOp"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,116300,49500,117200"
st "SIGNAL AluOp                : std_logic_vector(2 DOWNTO 0)"
)
)
*7 (Net
uid 21,0
decl (Decl
n "EX_Funct"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 19
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,117200,49500,118100"
st "SIGNAL EX_Funct             : std_logic_vector(5 DOWNTO 0)"
)
)
*8 (Net
uid 23,0
decl (Decl
n "EX_OpCode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 20
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,118100,49500,119000"
st "SIGNAL EX_OpCode            : std_logic_vector(5 DOWNTO 0)"
)
)
*9 (Net
uid 25,0
decl (Decl
n "EX_BusA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 21
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,119000,50000,119900"
st "SIGNAL EX_BusA              : std_logic_vector(31 DOWNTO 0)"
)
)
*10 (Net
uid 27,0
decl (Decl
n "EX_Imm16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,119900,50000,120800"
st "SIGNAL EX_Imm16             : std_logic_vector(15 DOWNTO 0)"
)
)
*11 (Net
uid 29,0
decl (Decl
n "EX_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,120800,50000,121700"
st "SIGNAL EX_PC_4              : std_logic_vector(31 DOWNTO 0)"
)
)
*12 (Net
uid 31,0
decl (Decl
n "EX_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,121700,50000,122600"
st "SIGNAL EX_BusB              : std_logic_vector(31 DOWNTO 0)"
)
)
*13 (Net
uid 33,0
decl (Decl
n "EX_SLT_En"
t "std_logic"
o 25
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,122600,40000,123500"
st "SIGNAL EX_SLT_En            : std_logic"
)
)
*14 (Net
uid 35,0
decl (Decl
n "EX_JAL"
t "std_logic"
o 26
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,123500,40000,124400"
st "SIGNAL EX_JAL               : std_logic"
)
)
*15 (Net
uid 37,0
decl (Decl
n "EX_MemWr"
t "std_logic"
o 27
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,124400,40000,125300"
st "SIGNAL EX_MemWr             : std_logic"
)
)
*16 (Net
uid 39,0
decl (Decl
n "EX_LUI"
t "std_logic"
o 28
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,125300,40000,126200"
st "SIGNAL EX_LUI               : std_logic"
)
)
*17 (Net
uid 41,0
decl (Decl
n "EX_MEM2REG"
t "std_logic"
o 29
suid 17,0
)
declText (MLText
uid 42,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,126200,40000,127100"
st "SIGNAL EX_MEM2REG           : std_logic"
)
)
*18 (Net
uid 43,0
decl (Decl
n "EX_REGWR"
t "std_logic"
o 30
suid 18,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,127100,40000,128000"
st "SIGNAL EX_REGWR             : std_logic"
)
)
*19 (Net
uid 45,0
decl (Decl
n "EX_XtdOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,128000,50000,128900"
st "SIGNAL EX_XtdOut            : std_logic_vector(31 DOWNTO 0)"
)
)
*20 (Net
uid 49,0
decl (Decl
n "EX_SLMuxOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
suid 98,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,129800,50000,130700"
st "SIGNAL B                    : std_logic_vector(31 DOWNTO 0)"
)
)
*21 (Net
uid 51,0
decl (Decl
n "AluSrc"
t "std_logic"
o 34
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,130700,40000,131600"
st "SIGNAL AluSrc               : std_logic"
)
)
*22 (Net
uid 53,0
decl (Decl
n "WB_REGWR"
t "std_logic"
o 35
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,131600,40000,132500"
st "SIGNAL WB_REGWR             : std_logic"
)
)
*23 (Net
uid 55,0
decl (Decl
n "Shamt32"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 24,0
)
declText (MLText
uid 56,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,132500,50000,133400"
st "SIGNAL Shamt32              : std_logic_vector(31 DOWNTO 0)"
)
)
*24 (Net
uid 57,0
decl (Decl
n "Rt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 37
suid 25,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,133400,49500,134300"
st "SIGNAL Rt                   : std_logic_vector(4 DOWNTO 0)"
)
)
*25 (Net
uid 59,0
decl (Decl
n "Rs"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 38
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,134300,49500,135200"
st "SIGNAL Rs                   : std_logic_vector(4 DOWNTO 0)"
)
)
*26 (Net
uid 61,0
decl (Decl
n "rdat1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- read port 1"
o 39
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,135200,57500,136100"
st "SIGNAL rdat1                : std_logic_vector(31 DOWNTO 0) -- read port 1"
)
)
*27 (Net
uid 63,0
decl (Decl
n "rdat2"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- read port 2"
o 40
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,136100,57500,137000"
st "SIGNAL rdat2                : std_logic_vector(31 DOWNTO 0) -- read port 2"
)
)
*28 (Net
uid 65,0
decl (Decl
n "Funct"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 41
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,137000,49500,137900"
st "SIGNAL Funct                : std_logic_vector(5 DOWNTO 0)"
)
)
*29 (Net
uid 67,0
decl (Decl
n "Imm16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 42
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,137900,50000,138800"
st "SIGNAL Imm16                : std_logic_vector(15 DOWNTO 0)"
)
)
*30 (Net
uid 69,0
decl (Decl
n "OpCode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 43
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,138800,49500,139700"
st "SIGNAL OpCode               : std_logic_vector(5 DOWNTO 0)"
)
)
*31 (Net
uid 71,0
decl (Decl
n "Shamt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 44
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,139700,49500,140600"
st "SIGNAL Shamt                : std_logic_vector(4 DOWNTO 0)"
)
)
*32 (Net
uid 73,0
decl (Decl
n "IF_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 45
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,140600,50000,141500"
st "SIGNAL IF_PC_4              : std_logic_vector(31 DOWNTO 0)"
)
)
*33 (Net
uid 75,0
decl (Decl
n "IF_JAddr26"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 46
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,141500,50000,142400"
st "SIGNAL IF_JAddr26           : std_logic_vector(25 DOWNTO 0)"
)
)
*34 (Net
uid 77,0
decl (Decl
n "IF_JMP"
t "std_logic"
o 47
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,142400,40000,143300"
st "SIGNAL IF_JMP               : std_logic"
)
)
*35 (Net
uid 79,0
decl (Decl
n "HALT1"
t "std_logic"
o 48
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,143300,40000,144200"
st "SIGNAL HALT1                : std_logic"
)
)
*36 (Net
uid 81,0
decl (Decl
n "MEM_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 49
suid 37,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,144200,50000,145100"
st "SIGNAL MEM_BusB             : std_logic_vector(31 DOWNTO 0)"
)
)
*37 (Net
uid 83,0
decl (Decl
n "ID_XtdOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 50
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,145100,50000,146000"
st "SIGNAL ID_XtdOut            : std_logic_vector(31 DOWNTO 0)"
)
)
*38 (Net
uid 85,0
decl (Decl
n "ID_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 51
suid 39,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,146000,50000,146900"
st "SIGNAL ID_PC_4              : std_logic_vector(31 DOWNTO 0)"
)
)
*39 (Net
uid 87,0
decl (Decl
n "ExtOp"
t "std_logic"
o 52
suid 40,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,146900,40000,147800"
st "SIGNAL ExtOp                : std_logic"
)
)
*40 (Net
uid 89,0
decl (Decl
n "OvrFlo"
t "std_logic"
o 53
suid 41,0
)
declText (MLText
uid 90,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,147800,40000,148700"
st "SIGNAL OvrFlo               : std_logic"
)
)
*41 (Net
uid 91,0
decl (Decl
n "ZERO"
t "std_logic"
o 54
suid 42,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,148700,40000,149600"
st "SIGNAL ZERO                 : std_logic"
)
)
*42 (Net
uid 93,0
decl (Decl
n "LUI"
t "std_logic"
o 55
suid 43,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,149600,40000,150500"
st "SIGNAL LUI                  : std_logic"
)
)
*43 (Net
uid 95,0
decl (Decl
n "RegWr"
t "std_logic"
o 56
suid 44,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,150500,40000,151400"
st "SIGNAL RegWr                : std_logic"
)
)
*44 (Net
uid 97,0
decl (Decl
n "JAL"
t "std_logic"
o 57
suid 45,0
)
declText (MLText
uid 98,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,151400,40000,152300"
st "SIGNAL JAL                  : std_logic"
)
)
*45 (Net
uid 99,0
decl (Decl
n "SLT_EN"
t "std_logic"
o 58
suid 46,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,152300,40000,153200"
st "SIGNAL SLT_EN               : std_logic"
)
)
*46 (Net
uid 101,0
decl (Decl
n "ID_Instr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 59
suid 47,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,153200,50000,154100"
st "SIGNAL ID_Instr             : std_logic_vector(31 DOWNTO 0)"
)
)
*47 (Net
uid 103,0
decl (Decl
n "Mem2Reg"
t "std_logic"
o 60
suid 48,0
)
declText (MLText
uid 104,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,154100,40000,155000"
st "SIGNAL Mem2Reg              : std_logic"
)
)
*48 (Net
uid 105,0
decl (Decl
n "RegDest"
t "std_logic"
o 61
suid 49,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,155000,40000,155900"
st "SIGNAL RegDest              : std_logic"
)
)
*49 (Net
uid 107,0
decl (Decl
n "Rd"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 62
suid 50,0
)
declText (MLText
uid 108,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,155900,49500,156800"
st "SIGNAL Rd                   : std_logic_vector(4 DOWNTO 0)"
)
)
*50 (Net
uid 109,0
decl (Decl
n "Freeze"
t "std_logic"
o 63
suid 51,0
)
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,156800,40000,157700"
st "SIGNAL Freeze               : std_logic"
)
)
*51 (Net
uid 111,0
decl (Decl
n "IF_PCSkip"
t "std_logic"
o 64
suid 52,0
)
declText (MLText
uid 112,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,157700,40000,158600"
st "SIGNAL IF_PCSkip            : std_logic"
)
)
*52 (Net
uid 113,0
decl (Decl
n "EX_Halt"
t "std_logic"
o 65
suid 53,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,158600,40000,159500"
st "SIGNAL EX_Halt              : std_logic"
)
)
*53 (Net
uid 115,0
decl (Decl
n "MEM_Halt"
t "std_logic"
o 66
suid 54,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,159500,40000,160400"
st "SIGNAL MEM_Halt             : std_logic"
)
)
*54 (Net
uid 117,0
decl (Decl
n "ID_EQ"
t "std_logic"
eolc "-- branch purposes"
o 67
suid 55,0
)
declText (MLText
uid 118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,160400,49500,161300"
st "SIGNAL ID_EQ                : std_logic -- branch purposes"
)
)
*55 (Net
uid 119,0
decl (Decl
n "ID_PcSrc"
t "std_logic"
o 68
suid 56,0
)
declText (MLText
uid 120,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,161300,40000,162200"
st "SIGNAL ID_PcSrc             : std_logic"
)
)
*56 (Net
uid 121,0
decl (Decl
n "ID_JR"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
o 69
suid 57,0
)
declText (MLText
uid 122,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,162200,61000,164000"
st "--               JMP,PcSrc,LD                                    : out std_logic;
SIGNAL ID_JR                : std_logic"
)
)
*57 (Net
uid 123,0
decl (Decl
n "ID_Imm16L2"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 70
suid 58,0
)
declText (MLText
uid 124,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,164000,50000,164900"
st "SIGNAL ID_Imm16L2           : std_logic_vector(31 DOWNTO 0)"
)
)
*58 (Net
uid 125,0
decl (Decl
n "EX_Out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 71
suid 59,0
)
declText (MLText
uid 126,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,164900,50000,165800"
st "SIGNAL EX_Out               : std_logic_vector(31 DOWNTO 0)"
)
)
*59 (Net
uid 127,0
decl (Decl
n "WB_datain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 72
suid 60,0
)
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,165800,50000,166700"
st "SIGNAL WB_datain            : std_logic_vector(31 DOWNTO 0)"
)
)
*60 (Net
uid 129,0
decl (Decl
n "MEM_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 73
suid 61,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,166700,49500,167600"
st "SIGNAL MEM_Rw               : std_logic_vector(4 DOWNTO 0)"
)
)
*61 (Net
uid 131,0
decl (Decl
n "ID_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 74
suid 62,0
)
declText (MLText
uid 132,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,167600,49500,168500"
st "SIGNAL ID_Rw                : std_logic_vector(4 DOWNTO 0)"
)
)
*62 (Net
uid 133,0
decl (Decl
n "ID_SRL_SLL"
t "std_logic"
o 75
suid 63,0
)
declText (MLText
uid 134,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,168500,40000,169400"
st "SIGNAL ID_SRL_SLL           : std_logic"
)
)
*63 (Net
uid 135,0
decl (Decl
n "WB_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 76
suid 64,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,169400,49500,170300"
st "SIGNAL WB_Rw                : std_logic_vector(4 DOWNTO 0)"
)
)
*64 (Net
uid 137,0
decl (Decl
n "EX_Shamt32"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 77
suid 65,0
)
declText (MLText
uid 138,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,170300,50000,171200"
st "SIGNAL EX_Shamt32           : std_logic_vector(31 DOWNTO 0)"
)
)
*65 (Net
uid 139,0
decl (Decl
n "EX_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 78
suid 66,0
)
declText (MLText
uid 140,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,171200,49500,172100"
st "SIGNAL EX_Rw                : std_logic_vector(4 DOWNTO 0)"
)
)
*66 (Net
uid 141,0
decl (Decl
n "EX_SRL_SLL"
t "std_logic"
o 79
suid 67,0
)
declText (MLText
uid 142,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,172100,40000,173000"
st "SIGNAL EX_SRL_SLL           : std_logic"
)
)
*67 (Net
uid 143,0
decl (Decl
n "EX_Rt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 80
suid 68,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,173000,49500,173900"
st "SIGNAL EX_Rt                : std_logic_vector(4 DOWNTO 0)"
)
)
*68 (Net
uid 145,0
decl (Decl
n "ID_FLUSH"
t "std_logic"
o 81
suid 69,0
)
declText (MLText
uid 146,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,173900,40000,174800"
st "SIGNAL ID_FLUSH             : std_logic"
)
)
*69 (Net
uid 147,0
decl (Decl
n "ID_ASel"
t "std_logic"
o 82
suid 70,0
)
declText (MLText
uid 148,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,174800,40000,175700"
st "SIGNAL ID_ASel              : std_logic"
)
)
*70 (Net
uid 149,0
decl (Decl
n "ID_BSel"
t "std_logic"
o 83
suid 71,0
)
declText (MLText
uid 150,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,175700,40000,176600"
st "SIGNAL ID_BSel              : std_logic"
)
)
*71 (Net
uid 151,0
decl (Decl
n "ID_FwdA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 84
suid 72,0
)
declText (MLText
uid 152,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,176600,50000,177500"
st "SIGNAL ID_FwdA              : std_logic_vector(31 DOWNTO 0)"
)
)
*72 (Net
uid 153,0
decl (Decl
n "ID_FwdB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 85
suid 73,0
)
declText (MLText
uid 154,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,177500,50000,178400"
st "SIGNAL ID_FwdB              : std_logic_vector(31 DOWNTO 0)"
)
)
*73 (Net
uid 155,0
decl (Decl
n "ID_FwdMuxA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 86
suid 74,0
)
declText (MLText
uid 156,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,178400,50000,179300"
st "SIGNAL ID_FwdMuxA           : std_logic_vector(31 DOWNTO 0)"
)
)
*74 (Net
uid 157,0
decl (Decl
n "ID_FwdMuxB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 87
suid 75,0
)
declText (MLText
uid 158,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,179300,50000,180200"
st "SIGNAL ID_FwdMuxB           : std_logic_vector(31 DOWNTO 0)"
)
)
*75 (Net
uid 163,0
decl (Decl
n "MEM_MEM2REG_internal"
t "std_logic"
prec "-- Implicit buffer signal declarations"
preAdd 0
o 88
suid 78,0
)
declText (MLText
uid 164,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,182000,40000,183800"
st "-- Implicit buffer signal declarations
SIGNAL MEM_MEM2REG_internal : std_logic"
)
)
*76 (Net
uid 165,0
decl (Decl
n "MEM_Out_internal"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 79,0
)
declText (MLText
uid 166,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,183800,50000,184700"
st "SIGNAL MEM_Out_internal     : std_logic_vector(31 DOWNTO 0)"
)
)
*77 (Net
uid 167,0
decl (Decl
n "PC_internal"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 90
suid 80,0
)
declText (MLText
uid 168,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,184700,50000,185600"
st "SIGNAL PC_internal          : std_logic_vector(31 DOWNTO 0)"
)
)
*78 (PortIoIn
uid 169,0
shape (CompositeShape
uid 170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 171,0
sl 0
ro 270
xt "-3000,2625,-1500,3375"
)
(Line
uid 172,0
sl 0
ro 270
xt "-1500,3000,-1000,3000"
pts [
"-1500,3000"
"-1000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "courier,8,0"
)
xt "-5500,2500,-4000,3400"
st "CLK"
ju 2
blo "-4000,3200"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 175,0
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 81,0
)
declText (MLText
uid 176,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,93800,36500,94700"
st "CLK                  : std_logic"
)
)
*80 (PortIoIn
uid 183,0
shape (CompositeShape
uid 184,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 185,0
sl 0
ro 270
xt "-3000,3625,-1500,4375"
)
(Line
uid 186,0
sl 0
ro 270
xt "-1500,4000,-1000,4000"
pts [
"-1500,4000"
"-1000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "courier,8,0"
)
xt "-7000,3500,-4000,4400"
st "nReset"
ju 2
blo "-4000,4200"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 189,0
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 82,0
)
declText (MLText
uid 190,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,94700,36500,95600"
st "nReset               : std_logic"
)
)
*82 (PortIoIn
uid 197,0
shape (CompositeShape
uid 198,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 199,0
sl 0
ro 270
xt "-3000,6625,-1500,7375"
)
(Line
uid 200,0
sl 0
ro 270
xt "-1500,7000,-1000,7000"
pts [
"-1500,7000"
"-1000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 201,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
font "courier,8,0"
)
xt "-8000,6500,-4000,7400"
st "ramState"
ju 2
blo "-4000,7200"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 203,0
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 83,0
)
declText (MLText
uid 204,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,95600,46000,96500"
st "ramState             : std_logic_vector(1 downto 0)"
)
)
*84 (PortIoOut
uid 211,0
shape (CompositeShape
uid 212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 213,0
sl 0
ro 270
xt "131500,17625,133000,18375"
)
(Line
uid 214,0
sl 0
ro 270
xt "131000,18000,131500,18000"
pts [
"131000,18000"
"131500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 215,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 216,0
va (VaSet
font "courier,8,0"
)
xt "134000,17500,140000,18400"
st "MEM_MEM2REG"
blo "134000,18200"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 217,0
decl (Decl
n "MEM_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 84,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,96500,36500,97400"
st "MEM_MEM2REG          : std_logic"
)
)
*86 (PortIoIn
uid 225,0
shape (CompositeShape
uid 226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 227,0
sl 0
ro 270
xt "22000,4625,23500,5375"
)
(Line
uid 228,0
sl 0
ro 270
xt "23500,5000,24000,5000"
pts [
"23500,5000"
"24000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 229,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
font "courier,8,0"
)
xt "17000,4500,21000,5400"
st "IF_Instr"
ju 2
blo "21000,5200"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 231,0
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 85,0
)
declText (MLText
uid 232,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,97400,46500,98300"
st "IF_Instr             : std_logic_vector(31 downto 0)"
)
)
*88 (PortIoOut
uid 239,0
shape (CompositeShape
uid 240,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 241,0
sl 0
ro 270
xt "131500,16625,133000,17375"
)
(Line
uid 242,0
sl 0
ro 270
xt "131000,17000,131500,17000"
pts [
"131000,17000"
"131500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 243,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
font "courier,8,0"
)
xt "134000,16500,135000,17400"
st "PC"
blo "134000,17200"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 245,0
decl (Decl
n "PC"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 86,0
)
declText (MLText
uid 246,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,98300,46500,99200"
st "PC                   : std_logic_vector(31 downto 0)"
)
)
*90 (PortIoOut
uid 253,0
shape (CompositeShape
uid 254,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 255,0
sl 0
ro 270
xt "131500,18625,133000,19375"
)
(Line
uid 256,0
sl 0
ro 270
xt "131000,19000,131500,19000"
pts [
"131000,19000"
"131500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 257,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
font "courier,8,0"
)
xt "134000,18500,138500,19400"
st "MEM_MemWr"
blo "134000,19200"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 259,0
decl (Decl
n "MEM_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 87,0
)
declText (MLText
uid 260,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,99200,36500,100100"
st "MEM_MemWr            : std_logic"
)
)
*92 (PortIoOut
uid 267,0
shape (CompositeShape
uid 268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 269,0
sl 0
ro 270
xt "131500,15625,133000,16375"
)
(Line
uid 270,0
sl 0
ro 270
xt "131000,16000,131500,16000"
pts [
"131000,16000"
"131500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
font "courier,8,0"
)
xt "134000,15500,137500,16400"
st "MEM_Out"
blo "134000,16200"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 273,0
decl (Decl
n "MEM_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 88,0
)
declText (MLText
uid 274,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,100100,46500,101000"
st "MEM_Out              : std_logic_vector(31 downto 0)"
)
)
*94 (PortIoIn
uid 281,0
shape (CompositeShape
uid 282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 283,0
sl 0
ro 270
xt "-3000,4625,-1500,5375"
)
(Line
uid 284,0
sl 0
ro 270
xt "-1500,5000,-1000,5000"
pts [
"-1500,5000"
"-1000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
font "courier,8,0"
)
xt "-5500,4500,-4000,5400"
st "hit"
ju 2
blo "-4000,5200"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 287,0
decl (Decl
n "hit"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 89,0
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,101000,36500,101900"
st "hit                  : std_logic"
)
)
*96 (PortIoOut
uid 295,0
shape (CompositeShape
uid 296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 297,0
sl 0
ro 270
xt "131500,14625,133000,15375"
)
(Line
uid 298,0
sl 0
ro 270
xt "131000,15000,131500,15000"
pts [
"131000,15000"
"131500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
font "courier,8,0"
)
xt "134000,14500,137500,15400"
st "WB_Halt"
blo "134000,15200"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 301,0
decl (Decl
n "WB_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 90,0
)
declText (MLText
uid 302,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,101900,36500,102800"
st "WB_Halt              : std_logic"
)
)
*98 (PortIoIn
uid 309,0
shape (CompositeShape
uid 310,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 311,0
sl 0
ro 270
xt "-3000,29625,-1500,30375"
)
(Line
uid 312,0
sl 0
ro 270
xt "-1500,30000,-1000,30000"
pts [
"-1500,30000"
"-1000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 313,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
font "courier,8,0"
)
xt "-8000,29500,-4000,30400"
st "pauseCPU"
ju 2
blo "-4000,30200"
tm "WireNameMgr"
)
)
)
*99 (PortIoIn
uid 323,0
shape (CompositeShape
uid 324,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 325,0
sl 0
ro 270
xt "-3000,7625,-1500,8375"
)
(Line
uid 326,0
sl 0
ro 270
xt "-1500,8000,-1000,8000"
pts [
"-1500,8000"
"-1000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 327,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
font "courier,8,0"
)
xt "-9500,7500,-4000,8400"
st "MEM_ramOut"
ju 2
blo "-4000,8200"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 329,0
decl (Decl
n "MEM_ramOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 92,0
)
declText (MLText
uid 330,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,103700,46500,104600"
st "MEM_ramOut           : std_logic_vector(31 downto 0)"
)
)
*101 (SaComponent
uid 353,0
optionalChildren [
*102 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,19625,82000,20375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "courier,8,0"
)
xt "83000,19550,86000,20450"
st "OpCode"
blo "83000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "OpCode"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*103 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,20625,82000,21375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
font "courier,8,0"
)
xt "83000,20550,85500,21450"
st "Funct"
blo "83000,21250"
)
)
thePort (LogicalPort
decl (Decl
n "Funct"
t "std_logic_vector"
b "(5 downto 0)"
eolc "-- 1= sign 0 = zero extend"
preAdd 0
posAdd 0
o 2
)
)
)
*104 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,20625,90750,21375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
font "courier,8,0"
)
xt "86000,20550,89000,21450"
st "AluSrc"
ju 2
blo "89000,21250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AluSrc"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*105 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,19625,90750,20375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
font "courier,8,0"
)
xt "86500,19550,89000,20450"
st "AluOp"
ju 2
blo "89000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AluOp"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*106 (CommentText
uid 403,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 404,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "82000,19000,97000,23000"
)
oxt "27000,33000,42000,37000"
text (MLText
uid 405,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,8,0"
)
xt "82200,19200,94700,20100"
st "
 Instance port mappings.

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "82000,19000,90000,22000"
)
oxt "27000,33000,35000,36000"
ttg (MlTextGroup
uid 355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 356,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "82500,21100,89500,22000"
st "multiCore_lib"
blo "82500,21800"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 357,0
va (VaSet
font "courier,8,1"
)
xt "82500,22000,86000,22900"
st "AluCont"
blo "82500,22700"
tm "CptNameMgr"
)
*109 (Text
uid 358,0
va (VaSet
font "courier,8,1"
)
xt "82500,22900,89500,23800"
st "AluController"
blo "82500,23600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 360,0
text (MLText
uid 361,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "81500,15050,81500,15050"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 362,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "82250,20250,83750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*110 (SaComponent
uid 470,0
optionalChildren [
*111 (CptPort
uid 480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,17625,45000,18375"
)
tg (CPTG
uid 482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 483,0
va (VaSet
font "courier,8,0"
)
xt "46000,17550,49000,18450"
st "OpCode"
blo "46000,18250"
)
)
thePort (LogicalPort
decl (Decl
n "OpCode"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*112 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,18625,45000,19375"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
font "courier,8,0"
)
xt "46000,18550,48500,19450"
st "Funct"
blo "46000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "Funct"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*113 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,19625,45000,20375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
font "courier,8,0"
)
xt "46000,19550,48000,20450"
st "Zero"
blo "46000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "Zero"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*114 (CptPort
uid 492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,20625,45000,21375"
)
tg (CPTG
uid 494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 495,0
va (VaSet
font "courier,8,0"
)
xt "46000,20550,49000,21450"
st "OvrFlo"
blo "46000,21250"
)
)
thePort (LogicalPort
decl (Decl
n "OvrFlo"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*115 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,21625,45000,22375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
font "courier,8,0"
)
xt "46000,21550,48500,22450"
st "ID_EQ"
blo "46000,22250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_EQ"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*116 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,17625,55750,18375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
font "courier,8,0"
)
xt "50500,17550,54000,18450"
st "Mem2Reg"
ju 2
blo "54000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem2Reg"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*117 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,18625,55750,19375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
font "courier,8,0"
)
xt "50500,18550,54000,19450"
st "RegDest"
ju 2
blo "54000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RegDest"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*118 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,19625,55750,20375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "courier,8,0"
)
xt "51500,19550,54000,20450"
st "RegWr"
ju 2
blo "54000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RegWr"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*119 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,20625,55750,21375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
font "courier,8,0"
)
xt "51500,20550,54000,21450"
st "ExtOp"
ju 2
blo "54000,21250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExtOp"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*120 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,21625,55750,22375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
font "courier,8,0"
)
xt "50000,21550,54000,22450"
st "ID_PcSrc"
ju 2
blo "54000,22250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_PcSrc"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*121 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,22625,55750,23375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
font "courier,8,0"
)
xt "51500,22550,54000,23450"
st "MemWr"
ju 2
blo "54000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MemWr"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 11
)
)
)
*122 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,23625,55750,24375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
font "courier,8,0"
)
xt "52500,23550,54000,24450"
st "LUI"
ju 2
blo "54000,24250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LUI"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 12
)
)
)
*123 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,24625,55750,25375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
font "courier,8,0"
)
xt "51500,24550,54000,25450"
st "ID_JR"
ju 2
blo "54000,25250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_JR"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 13
)
)
)
*124 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,25625,55750,26375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
font "courier,8,0"
)
xt "52500,25550,54000,26450"
st "JAL"
ju 2
blo "54000,26250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "JAL"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 14
)
)
)
*125 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,26625,55750,27375"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
font "courier,8,0"
)
xt "51000,26550,54000,27450"
st "SLT_EN"
ju 2
blo "54000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SLT_EN"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 15
)
)
)
*126 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,27625,55750,28375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
font "courier,8,0"
)
xt "50500,27550,54000,28450"
st "SRL_SLL"
ju 2
blo "54000,28250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SRL_SLL"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
posAdd 0
o 16
)
)
)
]
shape (Rectangle
uid 471,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,17000,55000,29000"
)
oxt "91000,54000,100000,66000"
ttg (MlTextGroup
uid 472,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 473,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "46250,24100,53250,25000"
st "multiCore_lib"
blo "46250,24800"
tm "BdLibraryNameMgr"
)
*128 (Text
uid 474,0
va (VaSet
font "courier,8,1"
)
xt "46250,25000,47750,25900"
st "CLU"
blo "46250,25700"
tm "CptNameMgr"
)
*129 (Text
uid 475,0
va (VaSet
font "courier,8,1"
)
xt "46250,25900,48750,26800"
st "CUnit"
blo "46250,26600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 476,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 477,0
text (MLText
uid 478,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45000,18000,45000,18000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 479,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,27250,46750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*130 (SaComponent
uid 672,0
optionalChildren [
*131 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,2625,82000,3375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
font "courier,8,0"
)
xt "83000,2550,86000,3450"
st "SLT_EN"
blo "83000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "SLT_EN"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*132 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,3625,82000,4375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
font "courier,8,0"
)
xt "83000,3550,84500,4450"
st "LUI"
blo "83000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "LUI"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*133 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,4625,82000,5375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
font "courier,8,0"
)
xt "83000,4550,84500,5450"
st "NEG"
blo "83000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "NEG"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*134 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,5625,82000,6375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
font "courier,8,0"
)
xt "83000,5550,84500,6450"
st "JAL"
blo "83000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "JAL"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*135 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,6625,82000,7375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
font "courier,8,0"
)
xt "83000,6550,85500,7450"
st "Imm16"
blo "83000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "Imm16"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*136 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,7625,82000,8375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
font "courier,8,0"
)
xt "83000,7550,85000,8450"
st "PC_4"
blo "83000,8250"
)
)
thePort (LogicalPort
decl (Decl
n "PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*137 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,8625,82000,9375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
font "courier,8,0"
)
xt "83000,8550,87500,9450"
st "EX_AluOut"
blo "83000,9250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_AluOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*138 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,2625,92750,3375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
font "courier,8,0"
)
xt "88000,2550,91000,3450"
st "EX_Out"
ju 2
blo "91000,3250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
]
shape (Rectangle
uid 673,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "82000,2000,92000,10000"
)
oxt "47000,67000,57000,75000"
ttg (MlTextGroup
uid 674,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 675,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "85000,9100,92000,10000"
st "multiCore_lib"
blo "85000,9800"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 676,0
va (VaSet
font "courier,8,1"
)
xt "85000,10000,88500,10900"
st "DataRtn"
blo "85000,10700"
tm "CptNameMgr"
)
*141 (Text
uid 677,0
va (VaSet
font "courier,8,1"
)
xt "85000,10900,89000,11800"
st "DtReturn"
blo "85000,11600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 678,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 679,0
text (MLText
uid 680,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82500,1000,82500,1000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 681,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "82250,8250,83750,9750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*142 (SaComponent
uid 794,0
optionalChildren [
*143 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,12625,44000,13375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
font "courier,8,0"
)
xt "45000,12550,48500,13450"
st "Instr32"
blo "45000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "Instr32"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*144 (CptPort
uid 808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,7625,53750,8375"
)
tg (CPTG
uid 810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 811,0
va (VaSet
font "courier,8,0"
)
xt "49500,7550,52000,8450"
st "Imm16"
ju 2
blo "52000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Imm16"
t "std_logic_vector"
b "(15 downto 0)"
prec "--    			HALT								: out std_logic;"
preAdd 0
posAdd 0
o 2
)
)
)
*145 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,8625,53750,9375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
font "courier,8,0"
)
xt "49500,8550,52000,9450"
st "Shamt"
ju 2
blo "52000,9250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Shamt"
t "std_logic_vector"
b "(4 downto 0)"
prec "--          JAddr26              : out std_logic_vector(25 downto 0);"
preAdd 0
posAdd 0
o 3
)
)
)
*146 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,9625,53750,10375"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
font "courier,8,0"
)
xt "49500,9550,52000,10450"
st "Funct"
ju 2
blo "52000,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Funct"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*147 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,10625,53750,11375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
font "courier,8,0"
)
xt "51000,10550,52000,11450"
st "Rt"
ju 2
blo "52000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Rt"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*148 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,11625,53750,12375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
font "courier,8,0"
)
xt "51000,11550,52000,12450"
st "Rs"
ju 2
blo "52000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Rs"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*149 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,12625,53750,13375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
font "courier,8,0"
)
xt "51000,12550,52000,13450"
st "Rd"
ju 2
blo "52000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Rd"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*150 (CptPort
uid 832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,13625,53750,14375"
)
tg (CPTG
uid 834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 835,0
va (VaSet
font "courier,8,0"
)
xt "49000,13550,52000,14450"
st "OpCode"
ju 2
blo "52000,14250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OpCode"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
]
shape (Rectangle
uid 795,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,7000,53000,15000"
)
oxt "48000,55000,57000,63000"
ttg (MlTextGroup
uid 796,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
uid 797,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "47000,14100,54000,15000"
st "multiCore_lib"
blo "47000,14800"
tm "BdLibraryNameMgr"
)
*152 (Text
uid 798,0
va (VaSet
font "courier,8,1"
)
xt "47000,15000,50000,15900"
st "Decode"
blo "47000,15700"
tm "CptNameMgr"
)
*153 (Text
uid 799,0
va (VaSet
font "courier,8,1"
)
xt "47000,15900,50000,16800"
st "DecBlk"
blo "47000,16600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 800,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 801,0
text (MLText
uid 802,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "44000,6000,44000,6000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 803,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,13250,45750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*154 (SaComponent
uid 952,0
optionalChildren [
*155 (CptPort
uid 962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,-1375,97000,-625"
)
tg (CPTG
uid 964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 965,0
va (VaSet
font "courier,8,0"
)
xt "98000,-1450,99500,-550"
st "CLK"
blo "98000,-750"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*156 (CptPort
uid 966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,-375,97000,375"
)
tg (CPTG
uid 968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 969,0
va (VaSet
font "courier,8,0"
)
xt "98000,-450,101000,450"
st "nReset"
blo "98000,250"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*157 (CptPort
uid 970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,625,97000,1375"
)
tg (CPTG
uid 972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 973,0
va (VaSet
font "courier,8,0"
)
xt "98000,550,101000,1450"
st "Freeze"
blo "98000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "Freeze"
t "std_logic"
eolc "-- branch purposes"
preAdd 0
posAdd 0
o 3
)
)
)
*158 (CptPort
uid 974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,1625,97000,2375"
)
tg (CPTG
uid 976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 977,0
va (VaSet
font "courier,8,0"
)
xt "98000,1550,101500,2450"
st "EX_BusB"
blo "98000,2250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_BusB"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*159 (CptPort
uid 978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,2625,97000,3375"
)
tg (CPTG
uid 980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 981,0
va (VaSet
font "courier,8,0"
)
xt "98000,2550,101000,3450"
st "EX_Out"
blo "98000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*160 (CptPort
uid 982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,3625,97000,4375"
)
tg (CPTG
uid 984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 985,0
va (VaSet
font "courier,8,0"
)
xt "98000,3550,100500,4450"
st "EX_Rw"
blo "98000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*161 (CptPort
uid 986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,4625,97000,5375"
)
tg (CPTG
uid 988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 989,0
va (VaSet
font "courier,8,0"
)
xt "98000,4550,102000,5450"
st "EX_MemWr"
blo "98000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*162 (CptPort
uid 990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,5625,97000,6375"
)
tg (CPTG
uid 992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 993,0
va (VaSet
font "courier,8,0"
)
xt "98000,5550,101500,6450"
st "EX_Halt"
blo "98000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*163 (CptPort
uid 994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,6625,97000,7375"
)
tg (CPTG
uid 996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 997,0
va (VaSet
font "courier,8,0"
)
xt "98000,6550,103500,7450"
st "EX_MEM2REG"
blo "98000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*164 (CptPort
uid 998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,7625,97000,8375"
)
tg (CPTG
uid 1000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1001,0
va (VaSet
font "courier,8,0"
)
xt "98000,7550,102000,8450"
st "EX_REGWR"
blo "98000,8250"
)
)
thePort (LogicalPort
decl (Decl
n "EX_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*165 (CptPort
uid 1002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,23625,104750,24375"
)
tg (CPTG
uid 1004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1005,0
va (VaSet
font "courier,8,0"
)
xt "99000,23550,103000,24450"
st "MEM_BusB"
ju 2
blo "103000,24250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_BusB"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*166 (CptPort
uid 1006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,17625,104750,18375"
)
tg (CPTG
uid 1008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1009,0
va (VaSet
font "courier,8,0"
)
xt "99500,17550,103000,18450"
st "MEM_Out"
ju 2
blo "103000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
)
)
)
*167 (CptPort
uid 1010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,18625,104750,19375"
)
tg (CPTG
uid 1012,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1013,0
va (VaSet
font "courier,8,0"
)
xt "100000,18550,103000,19450"
st "MEM_Rw"
ju 2
blo "103000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 13
)
)
)
*168 (CptPort
uid 1014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,19625,104750,20375"
)
tg (CPTG
uid 1016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1017,0
va (VaSet
font "courier,8,0"
)
xt "98500,19550,103000,20450"
st "MEM_MemWr"
ju 2
blo "103000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*169 (CptPort
uid 1018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,20625,104750,21375"
)
tg (CPTG
uid 1020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1021,0
va (VaSet
font "courier,8,0"
)
xt "99000,20550,103000,21450"
st "MEM_Halt"
ju 2
blo "103000,21250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*170 (CptPort
uid 1022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,21625,104750,22375"
)
tg (CPTG
uid 1024,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1025,0
va (VaSet
font "courier,8,0"
)
xt "97000,21550,103000,22450"
st "MEM_MEM2REG"
ju 2
blo "103000,22250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*171 (CptPort
uid 1026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,22625,104750,23375"
)
tg (CPTG
uid 1028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1029,0
va (VaSet
font "courier,8,0"
)
xt "98500,22550,103000,23450"
st "MEM_REGWR"
ju 2
blo "103000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
]
shape (Rectangle
uid 953,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,-2000,104000,37000"
)
oxt "88000,25000,102000,36000"
ttg (MlTextGroup
uid 954,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 955,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "98750,10100,105750,11000"
st "multiCore_lib"
blo "98750,10800"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 956,0
va (VaSet
font "courier,8,1"
)
xt "98750,11000,103250,11900"
st "EXMEM_REG"
blo "98750,11700"
tm "CptNameMgr"
)
*174 (Text
uid 957,0
va (VaSet
font "courier,8,1"
)
xt "98750,11900,101250,12800"
st "EXMEM"
blo "98750,12600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 958,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 959,0
text (MLText
uid 960,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "99500,-1500,99500,-1500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 961,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,35250,98750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*175 (SaComponent
uid 1180,0
optionalChildren [
*176 (CptPort
uid 1190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1191,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,42250,32375,43000"
)
tg (CPTG
uid 1192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1193,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "31550,44000,32450,46500"
st "ID_Rs"
ju 2
blo "32250,44000"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Rs"
t "std_logic_vector"
b "(4 downto 0)"
prec "--EX_Rs,EX_Rt,"
preAdd 0
posAdd 0
o 1
)
)
)
*177 (CptPort
uid 1194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1195,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,42250,31375,43000"
)
tg (CPTG
uid 1196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1197,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,44000,31450,46500"
st "ID_Rt"
ju 2
blo "31250,44000"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Rt"
t "std_logic_vector"
b "(4 downto 0)"
prec "--EX_Rs,EX_Rt,"
preAdd 0
posAdd 0
o 2
)
)
)
*178 (CptPort
uid 1198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1199,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,42250,33375,43000"
)
tg (CPTG
uid 1200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1201,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,44000,33450,46500"
st "EX_Rw"
ju 2
blo "33250,44000"
)
)
thePort (LogicalPort
decl (Decl
n "EX_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*179 (CptPort
uid 1202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1203,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79625,42250,80375,43000"
)
tg (CPTG
uid 1204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1205,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "79550,44000,80450,48000"
st "EX_REGWR"
ju 2
blo "80250,44000"
)
)
thePort (LogicalPort
decl (Decl
n "EX_REGWR"
t "std_logic"
eolc "-- if mem2reg set bubble and get from wb"
preAdd 0
posAdd 0
o 4
)
)
)
*180 (CptPort
uid 1206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1207,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,42250,79375,43000"
)
tg (CPTG
uid 1208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1209,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "78550,44000,79450,47000"
st "EX_Out"
ju 2
blo "79250,44000"
)
)
thePort (LogicalPort
decl (Decl
n "EX_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*181 (CptPort
uid 1210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,47625,111750,48375"
)
tg (CPTG
uid 1212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1213,0
va (VaSet
font "courier,8,0"
)
xt "107000,47550,110000,48450"
st "MEM_Rw"
ju 2
blo "110000,48250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*182 (CptPort
uid 1214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1215,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,46625,111750,47375"
)
tg (CPTG
uid 1216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1217,0
va (VaSet
font "courier,8,0"
)
xt "105500,46550,110000,47450"
st "MEM_REGWR"
ju 2
blo "110000,47250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_REGWR"
t "std_logic"
eolc "-- if mem2reg set bubble and get from wb"
preAdd 0
posAdd 0
o 7
)
)
)
*183 (CptPort
uid 1218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,45625,111750,46375"
)
tg (CPTG
uid 1220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1221,0
va (VaSet
font "courier,8,0"
)
xt "104500,45550,110000,46450"
st "MEM_dataIn"
ju 2
blo "110000,46250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_dataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*184 (CptPort
uid 1222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1223,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,42250,23375,43000"
)
tg (CPTG
uid 1224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1225,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,44000,23450,47500"
st "ID_ASel"
ju 2
blo "23250,44000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_ASel"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*185 (CptPort
uid 1226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1227,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,42250,20375,43000"
)
tg (CPTG
uid 1228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1229,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "19550,44000,20450,47500"
st "ID_BSel"
ju 2
blo "20250,44000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_BSel"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*186 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,42250,21375,43000"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1233,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "20550,44000,21450,47500"
st "ID_FwdA"
ju 2
blo "21250,44000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_FwdA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*187 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,42250,22375,43000"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1237,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "21550,44000,22450,47500"
st "ID_FwdB"
ju 2
blo "22250,44000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_FwdB"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
)
)
)
]
shape (Rectangle
uid 1181,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,43000,111000,49000"
)
oxt "47000,27000,58000,36000"
ttg (MlTextGroup
uid 1182,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 1183,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "55750,44100,62750,45000"
st "multiCore_lib"
blo "55750,44800"
tm "BdLibraryNameMgr"
)
*189 (Text
uid 1184,0
va (VaSet
font "courier,8,1"
)
xt "55750,45000,59250,45900"
st "FwdUnit"
blo "55750,45700"
tm "CptNameMgr"
)
*190 (Text
uid 1185,0
va (VaSet
font "courier,8,1"
)
xt "55750,45900,58250,46800"
st "FwdIt"
blo "55750,46600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1186,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1187,0
text (MLText
uid 1188,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,42500,53000,42500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 1189,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,47250,15750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*191 (SaComponent
uid 1470,0
optionalChildren [
*192 (CptPort
uid 1480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-375,64000,375"
)
tg (CPTG
uid 1482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1483,0
va (VaSet
font "courier,8,0"
)
xt "65000,-450,66500,450"
st "CLK"
blo "65000,250"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*193 (CptPort
uid 1484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,625,64000,1375"
)
tg (CPTG
uid 1486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1487,0
va (VaSet
font "courier,8,0"
)
xt "65000,550,68000,1450"
st "nReset"
blo "65000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*194 (CptPort
uid 1488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,1625,64000,2375"
)
tg (CPTG
uid 1490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1491,0
va (VaSet
font "courier,8,0"
)
xt "65000,1550,68000,2450"
st "Freeze"
blo "65000,2250"
)
)
thePort (LogicalPort
decl (Decl
n "Freeze"
t "std_logic"
eolc "-- branch purposes"
preAdd 0
posAdd 0
o 3
)
)
)
*195 (CptPort
uid 1492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,2625,64000,3375"
)
tg (CPTG
uid 1494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1495,0
va (VaSet
font "courier,8,0"
)
xt "65000,2550,69000,3450"
st "ID_Imm16"
blo "65000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Imm16"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*196 (CptPort
uid 1496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,3625,64000,4375"
)
tg (CPTG
uid 1498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1499,0
va (VaSet
font "courier,8,0"
)
xt "65000,3550,68500,4450"
st "ID_PC_4"
blo "65000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*197 (CptPort
uid 1500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,4625,64000,5375"
)
tg (CPTG
uid 1502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1503,0
va (VaSet
font "courier,8,0"
)
xt "65000,4550,68500,5450"
st "ID_BusA"
blo "65000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_BusA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*198 (CptPort
uid 1504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,5625,64000,6375"
)
tg (CPTG
uid 1506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1507,0
va (VaSet
font "courier,8,0"
)
xt "65000,5550,68500,6450"
st "ID_BusB"
blo "65000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_BusB"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*199 (CptPort
uid 1508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,6625,64000,7375"
)
tg (CPTG
uid 1510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1511,0
va (VaSet
font "courier,8,0"
)
xt "65000,6550,70500,7450"
st "ID_Shamt32"
blo "65000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Shamt32"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*200 (CptPort
uid 1512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,7625,64000,8375"
)
tg (CPTG
uid 1514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1515,0
va (VaSet
font "courier,8,0"
)
xt "65000,7550,69500,8450"
st "ID_XtdOut"
blo "65000,8250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_XtdOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*201 (CptPort
uid 1516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,8625,64000,9375"
)
tg (CPTG
uid 1518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1519,0
va (VaSet
font "courier,8,0"
)
xt "65000,8550,69500,9450"
st "ID_OpCode"
blo "65000,9250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_OpCode"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 10
)
)
)
*202 (CptPort
uid 1520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,9625,64000,10375"
)
tg (CPTG
uid 1522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1523,0
va (VaSet
font "courier,8,0"
)
xt "65000,9550,69000,10450"
st "ID_Funct"
blo "65000,10250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Funct"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*203 (CptPort
uid 1524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,10625,64000,11375"
)
tg (CPTG
uid 1526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1527,0
va (VaSet
font "courier,8,0"
)
xt "65000,10550,67500,11450"
st "ID_Rw"
blo "65000,11250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 12
)
)
)
*204 (CptPort
uid 1528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,11625,64000,12375"
)
tg (CPTG
uid 1530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1531,0
va (VaSet
font "courier,8,0"
)
xt "65000,11550,67500,12450"
st "ID_Rt"
blo "65000,12250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Rt"
t "std_logic_vector"
b "(4 downto 0)"
eolc "--       ID_Rs,"
preAdd 0
posAdd 0
o 13
)
)
)
*205 (CptPort
uid 1532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,12625,64000,13375"
)
tg (CPTG
uid 1534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1535,0
va (VaSet
font "courier,8,0"
)
xt "65000,12550,69500,13450"
st "ID_SLT_En"
blo "65000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_SLT_En"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*206 (CptPort
uid 1536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,13625,64000,14375"
)
tg (CPTG
uid 1538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1539,0
va (VaSet
font "courier,8,0"
)
xt "65000,13550,68000,14450"
st "ID_JAL"
blo "65000,14250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_JAL"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*207 (CptPort
uid 1540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,14625,64000,15375"
)
tg (CPTG
uid 1542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1543,0
va (VaSet
font "courier,8,0"
)
xt "65000,14550,69000,15450"
st "ID_MemWr"
blo "65000,15250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*208 (CptPort
uid 1544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,15625,64000,16375"
)
tg (CPTG
uid 1546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1547,0
va (VaSet
font "courier,8,0"
)
xt "65000,15550,68000,16450"
st "ID_LUI"
blo "65000,16250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_LUI"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*209 (CptPort
uid 1548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,16625,64000,17375"
)
tg (CPTG
uid 1550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1551,0
va (VaSet
font "courier,8,0"
)
xt "65000,16550,69000,17450"
st "ID_FLUSH"
blo "65000,17250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_FLUSH"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*210 (CptPort
uid 1552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,17625,64000,18375"
)
tg (CPTG
uid 1554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1555,0
va (VaSet
font "courier,8,0"
)
xt "65000,17550,70500,18450"
st "ID_MEM2REG"
blo "65000,18250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*211 (CptPort
uid 1556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,18625,64000,19375"
)
tg (CPTG
uid 1558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1559,0
va (VaSet
font "courier,8,0"
)
xt "65000,18550,69000,19450"
st "ID_REGWR"
blo "65000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*212 (CptPort
uid 1560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,19625,64000,20375"
)
tg (CPTG
uid 1562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1563,0
va (VaSet
font "courier,8,0"
)
xt "65000,19550,70500,20450"
st "ID_SRL_SLL"
blo "65000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_SRL_SLL"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*213 (CptPort
uid 1564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-1375,64000,-625"
)
tg (CPTG
uid 1566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1567,0
va (VaSet
font "courier,8,0"
)
xt "65000,-1450,68500,-550"
st "ID_Halt"
blo "65000,-750"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 22
)
)
)
*214 (CptPort
uid 1568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,-1375,73750,-625"
)
tg (CPTG
uid 1570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1571,0
va (VaSet
font "courier,8,0"
)
xt "68000,-1450,72000,-550"
st "EX_Imm16"
ju 2
blo "72000,-750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Imm16"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 23
)
)
)
*215 (CptPort
uid 1572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,-375,73750,375"
)
tg (CPTG
uid 1574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1575,0
va (VaSet
font "courier,8,0"
)
xt "68500,-450,72000,450"
st "EX_PC_4"
ju 2
blo "72000,250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 24
)
)
)
*216 (CptPort
uid 1576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,625,73750,1375"
)
tg (CPTG
uid 1578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1579,0
va (VaSet
font "courier,8,0"
)
xt "68500,550,72000,1450"
st "EX_BusA"
ju 2
blo "72000,1250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_BusA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 25
)
)
)
*217 (CptPort
uid 1580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,1625,73750,2375"
)
tg (CPTG
uid 1582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1583,0
va (VaSet
font "courier,8,0"
)
xt "68500,1550,72000,2450"
st "EX_BusB"
ju 2
blo "72000,2250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_BusB"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 26
)
)
)
*218 (CptPort
uid 1584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,2625,73750,3375"
)
tg (CPTG
uid 1586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1587,0
va (VaSet
font "courier,8,0"
)
xt "66500,2550,72000,3450"
st "EX_Shamt32"
ju 2
blo "72000,3250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Shamt32"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 27
)
)
)
*219 (CptPort
uid 1588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,3625,73750,4375"
)
tg (CPTG
uid 1590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1591,0
va (VaSet
font "courier,8,0"
)
xt "67500,3550,72000,4450"
st "EX_XtdOut"
ju 2
blo "72000,4250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_XtdOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
)
)
)
*220 (CptPort
uid 1592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,4625,73750,5375"
)
tg (CPTG
uid 1594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1595,0
va (VaSet
font "courier,8,0"
)
xt "67500,4550,72000,5450"
st "EX_OpCode"
ju 2
blo "72000,5250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_OpCode"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 29
)
)
)
*221 (CptPort
uid 1596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,5625,73750,6375"
)
tg (CPTG
uid 1598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1599,0
va (VaSet
font "courier,8,0"
)
xt "68000,5550,72000,6450"
st "EX_Funct"
ju 2
blo "72000,6250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Funct"
t "std_logic_vector"
b "(5 downto 0)"
preAdd 0
posAdd 0
o 30
)
)
)
*222 (CptPort
uid 1600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,6625,73750,7375"
)
tg (CPTG
uid 1602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1603,0
va (VaSet
font "courier,8,0"
)
xt "69500,6550,72000,7450"
st "EX_Rw"
ju 2
blo "72000,7250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 31
)
)
)
*223 (CptPort
uid 1604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,7625,73750,8375"
)
tg (CPTG
uid 1606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1607,0
va (VaSet
font "courier,8,0"
)
xt "69500,7550,72000,8450"
st "EX_Rt"
ju 2
blo "72000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Rt"
t "std_logic_vector"
b "(4 downto 0)"
eolc "--            EX_Rs,"
preAdd 0
posAdd 0
o 32
)
)
)
*224 (CptPort
uid 1608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,8625,73750,9375"
)
tg (CPTG
uid 1610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1611,0
va (VaSet
font "courier,8,0"
)
xt "67500,8550,72000,9450"
st "EX_SLT_En"
ju 2
blo "72000,9250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_SLT_En"
t "std_logic"
preAdd 0
posAdd 0
o 33
)
)
)
*225 (CptPort
uid 1612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,9625,73750,10375"
)
tg (CPTG
uid 1614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1615,0
va (VaSet
font "courier,8,0"
)
xt "69000,9550,72000,10450"
st "EX_JAL"
ju 2
blo "72000,10250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_JAL"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*226 (CptPort
uid 1616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,10625,73750,11375"
)
tg (CPTG
uid 1618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1619,0
va (VaSet
font "courier,8,0"
)
xt "68000,10550,72000,11450"
st "EX_MemWr"
ju 2
blo "72000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 35
)
)
)
*227 (CptPort
uid 1620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,11625,73750,12375"
)
tg (CPTG
uid 1622,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1623,0
va (VaSet
font "courier,8,0"
)
xt "69000,11550,72000,12450"
st "EX_LUI"
ju 2
blo "72000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_LUI"
t "std_logic"
preAdd 0
posAdd 0
o 36
)
)
)
*228 (CptPort
uid 1624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,12625,73750,13375"
)
tg (CPTG
uid 1626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1627,0
va (VaSet
font "courier,8,0"
)
xt "68500,12550,72000,13450"
st "EX_Halt"
ju 2
blo "72000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*229 (CptPort
uid 1628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,13625,73750,14375"
)
tg (CPTG
uid 1630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1631,0
va (VaSet
font "courier,8,0"
)
xt "66500,13550,72000,14450"
st "EX_MEM2REG"
ju 2
blo "72000,14250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 38
)
)
)
*230 (CptPort
uid 1632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,14625,73750,15375"
)
tg (CPTG
uid 1634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1635,0
va (VaSet
font "courier,8,0"
)
xt "68000,14550,72000,15450"
st "EX_REGWR"
ju 2
blo "72000,15250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 39
)
)
)
*231 (CptPort
uid 1636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,15625,73750,16375"
)
tg (CPTG
uid 1638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1639,0
va (VaSet
font "courier,8,0"
)
xt "66500,15550,72000,16450"
st "EX_SRL_SLL"
ju 2
blo "72000,16250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EX_SRL_SLL"
t "std_logic"
preAdd 0
posAdd 0
o 40
)
)
)
]
shape (Rectangle
uid 1471,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,-2000,73000,40000"
)
oxt "112000,52000,125000,75000"
ttg (MlTextGroup
uid 1472,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
uid 1473,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "67500,-3900,74500,-3000"
st "multiCore_lib"
blo "67500,-3200"
tm "BdLibraryNameMgr"
)
*233 (Text
uid 1474,0
va (VaSet
font "courier,8,1"
)
xt "67500,-3000,71500,-2100"
st "IDEX_REG"
blo "67500,-2300"
tm "CptNameMgr"
)
*234 (Text
uid 1475,0
va (VaSet
font "courier,8,1"
)
xt "67500,-2100,69500,-1200"
st "IDEX"
blo "67500,-1400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1476,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1477,0
text (MLText
uid 1478,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "66000,4500,66000,4500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 1479,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,38250,65750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*235 (SaComponent
uid 1924,0
optionalChildren [
*236 (CptPort
uid 1934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,-2375,29000,-1625"
)
tg (CPTG
uid 1936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1937,0
va (VaSet
font "courier,8,0"
)
xt "30000,-2450,31500,-1550"
st "CLK"
blo "30000,-1750"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*237 (CptPort
uid 1938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,-1375,29000,-625"
)
tg (CPTG
uid 1940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1941,0
va (VaSet
font "courier,8,0"
)
xt "30000,-1450,33000,-550"
st "nReset"
blo "30000,-750"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*238 (CptPort
uid 1942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,-375,29000,375"
)
tg (CPTG
uid 1944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1945,0
va (VaSet
font "courier,8,0"
)
xt "30000,-450,33000,450"
st "Freeze"
blo "30000,250"
)
)
thePort (LogicalPort
decl (Decl
n "Freeze"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*239 (CptPort
uid 1946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,625,29000,1375"
)
tg (CPTG
uid 1948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1949,0
va (VaSet
font "courier,8,0"
)
xt "30000,550,34000,1450"
st "ID_FLUSH"
blo "30000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_FLUSH"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*240 (CptPort
uid 1950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,1625,29000,2375"
)
tg (CPTG
uid 1952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1953,0
va (VaSet
font "courier,8,0"
)
xt "30000,1550,31500,2450"
st "hit"
blo "30000,2250"
)
)
thePort (LogicalPort
decl (Decl
n "hit"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*241 (CptPort
uid 1954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,2625,29000,3375"
)
tg (CPTG
uid 1956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1957,0
va (VaSet
font "courier,8,0"
)
xt "30000,2550,32000,3450"
st "halt"
blo "30000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "halt"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*242 (CptPort
uid 1958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,3625,29000,4375"
)
tg (CPTG
uid 1960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1961,0
va (VaSet
font "courier,8,0"
)
xt "30000,3550,34000,4450"
st "ID_PcSrc"
blo "30000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_PcSrc"
t "std_logic"
eolc "-- branch purposes"
preAdd 0
posAdd 0
o 7
)
)
)
*243 (CptPort
uid 1962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,4625,29000,5375"
)
tg (CPTG
uid 1964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1965,0
va (VaSet
font "courier,8,0"
)
xt "30000,4550,34000,5450"
st "IF_Instr"
blo "30000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*244 (CptPort
uid 1966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,5625,29000,6375"
)
tg (CPTG
uid 1968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1969,0
va (VaSet
font "courier,8,0"
)
xt "30000,5550,33500,6450"
st "IF_PC_4"
blo "30000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "IF_PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*245 (CptPort
uid 1970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,17625,36750,18375"
)
tg (CPTG
uid 1972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1973,0
va (VaSet
font "courier,8,0"
)
xt "31000,17550,35000,18450"
st "ID_Instr"
ju 2
blo "35000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
)
)
)
*246 (CptPort
uid 1974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,18625,36750,19375"
)
tg (CPTG
uid 1976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1977,0
va (VaSet
font "courier,8,0"
)
xt "31500,18550,35000,19450"
st "ID_PC_4"
ju 2
blo "35000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
]
shape (Rectangle
uid 1925,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,-3000,36000,26000"
)
oxt "26000,65000,36000,75000"
ttg (MlTextGroup
uid 1926,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 1927,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "30000,7100,37000,8000"
st "multiCore_lib"
blo "30000,7800"
tm "BdLibraryNameMgr"
)
*248 (Text
uid 1928,0
va (VaSet
font "courier,8,1"
)
xt "30000,8000,34000,8900"
st "IFID_REG"
blo "30000,8700"
tm "CptNameMgr"
)
*249 (Text
uid 1929,0
va (VaSet
font "courier,8,1"
)
xt "30000,8900,32000,9800"
st "IFID"
blo "30000,9600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1930,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1931,0
text (MLText
uid 1932,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "29500,-3000,29500,-3000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 1933,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "29250,24250,30750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*250 (SaComponent
uid 2056,0
optionalChildren [
*251 (CptPort
uid 2066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,11625,-7000,12375"
)
tg (CPTG
uid 2068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2069,0
va (VaSet
font "courier,8,0"
)
xt "-6000,11550,-2000,12450"
st "IF_Instr"
blo "-6000,12250"
)
)
thePort (LogicalPort
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*252 (CptPort
uid 2070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,12625,2750,13375"
)
tg (CPTG
uid 2072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2073,0
va (VaSet
font "courier,8,0"
)
xt "-3500,12550,2000,13450"
st "IF_JAddr26"
ju 2
blo "2000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IF_JAddr26"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*253 (CptPort
uid 2074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,11625,2750,12375"
)
tg (CPTG
uid 2076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2077,0
va (VaSet
font "courier,8,0"
)
xt "-1000,11550,2000,12450"
st "IF_JMP"
ju 2
blo "2000,12250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IF_JMP"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 2057,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-7000,11000,2000,14000"
)
oxt "4000,46000,16000,49000"
ttg (MlTextGroup
uid 2058,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 2059,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-4000,13100,3000,14000"
st "multiCore_lib"
blo "-4000,13800"
tm "BdLibraryNameMgr"
)
*255 (Text
uid 2060,0
va (VaSet
font "courier,8,1"
)
xt "-4000,14000,-1500,14900"
st "J_JAL"
blo "-4000,14700"
tm "CptNameMgr"
)
*256 (Text
uid 2061,0
va (VaSet
font "courier,8,1"
)
xt "-4000,14900,0,15800"
st "JJALCONT"
blo "-4000,15600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2062,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2063,0
text (MLText
uid 2064,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-5500,7500,-5500,7500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2065,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-6750,12250,-5250,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*257 (SaComponent
uid 2140,0
optionalChildren [
*258 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,1625,114000,2375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
font "courier,8,0"
)
xt "115000,1550,116500,2450"
st "CLK"
blo "115000,2250"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*259 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,2625,114000,3375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
font "courier,8,0"
)
xt "115000,2550,118000,3450"
st "nReset"
blo "115000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*260 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,3625,114000,4375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
font "courier,8,0"
)
xt "115000,3550,118000,4450"
st "Freeze"
blo "115000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "Freeze"
t "std_logic"
eolc "-- branch purposes"
preAdd 0
posAdd 0
o 3
)
)
)
*261 (CptPort
uid 2162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,4625,114000,5375"
)
tg (CPTG
uid 2164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2165,0
va (VaSet
font "courier,8,0"
)
xt "115000,4550,120500,5450"
st "MEM_datain"
blo "115000,5250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_datain"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*262 (CptPort
uid 2166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,5625,114000,6375"
)
tg (CPTG
uid 2168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2169,0
va (VaSet
font "courier,8,0"
)
xt "115000,5550,118000,6450"
st "MEM_Rw"
blo "115000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*263 (CptPort
uid 2170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,6625,114000,7375"
)
tg (CPTG
uid 2172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2173,0
va (VaSet
font "courier,8,0"
)
xt "115000,6550,119500,7450"
st "MEM_REGWR"
blo "115000,7250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*264 (CptPort
uid 2174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113250,7625,114000,8375"
)
tg (CPTG
uid 2176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2177,0
va (VaSet
font "courier,8,0"
)
xt "115000,7550,119000,8450"
st "MEM_Halt"
blo "115000,8250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*265 (CptPort
uid 2178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,18625,120750,19375"
)
tg (CPTG
uid 2180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2181,0
va (VaSet
font "courier,8,0"
)
xt "114500,18550,119000,19450"
st "WB_datain"
ju 2
blo "119000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_datain"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*266 (CptPort
uid 2182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,19625,120750,20375"
)
tg (CPTG
uid 2184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2185,0
va (VaSet
font "courier,8,0"
)
xt "116500,19550,119000,20450"
st "WB_Rw"
ju 2
blo "119000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_Rw"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*267 (CptPort
uid 2186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,16625,120750,17375"
)
tg (CPTG
uid 2188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2189,0
va (VaSet
font "courier,8,0"
)
xt "115000,16550,119000,17450"
st "WB_REGWR"
ju 2
blo "119000,17250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_REGWR"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*268 (CptPort
uid 2190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,17625,120750,18375"
)
tg (CPTG
uid 2192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2193,0
va (VaSet
font "courier,8,0"
)
xt "115500,17550,119000,18450"
st "WB_Halt"
ju 2
blo "119000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
]
shape (Rectangle
uid 2141,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "114000,1000,120000,33000"
)
oxt "46000,-2000,58000,6000"
ttg (MlTextGroup
uid 2142,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 2143,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "115750,8100,122750,9000"
st "multiCore_lib"
blo "115750,8800"
tm "BdLibraryNameMgr"
)
*270 (Text
uid 2144,0
va (VaSet
font "courier,8,1"
)
xt "115750,9000,120250,9900"
st "MEMWB_REG"
blo "115750,9700"
tm "CptNameMgr"
)
*271 (Text
uid 2145,0
va (VaSet
font "courier,8,1"
)
xt "115750,9900,118250,10800"
st "MEMWB"
blo "115750,10600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2146,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2147,0
text (MLText
uid 2148,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "115500,0,115500,0"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2149,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "114250,31250,115750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*272 (SaComponent
uid 2304,0
optionalChildren [
*273 (CptPort
uid 2314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,18625,9000,19375"
)
tg (CPTG
uid 2316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2317,0
va (VaSet
font "courier,8,0"
)
xt "10000,18550,11500,19450"
st "clk"
blo "10000,19250"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*274 (CptPort
uid 2318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,19625,9000,20375"
)
tg (CPTG
uid 2320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2321,0
va (VaSet
font "courier,8,0"
)
xt "10000,19550,13000,20450"
st "nReset"
blo "10000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*275 (CptPort
uid 2322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,20625,9000,21375"
)
tg (CPTG
uid 2324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2325,0
va (VaSet
font "courier,8,0"
)
xt "10000,20550,14000,21450"
st "ID_PcSrc"
blo "10000,21250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_PcSrc"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*276 (CptPort
uid 2326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,21625,9000,22375"
)
tg (CPTG
uid 2328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2329,0
va (VaSet
font "courier,8,0"
)
xt "10000,21550,12500,22450"
st "ID_JR"
blo "10000,22250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_JR"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*277 (CptPort
uid 2330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,22625,9000,23375"
)
tg (CPTG
uid 2332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2333,0
va (VaSet
font "courier,8,0"
)
xt "10000,22550,11500,23450"
st "JMP"
blo "10000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "JMP"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*278 (CptPort
uid 2334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,23625,9000,24375"
)
tg (CPTG
uid 2336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2337,0
va (VaSet
font "courier,8,0"
)
xt "10000,23550,14500,24450"
st "IF_PCSkip"
blo "10000,24250"
)
)
thePort (LogicalPort
decl (Decl
n "IF_PCSkip"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*279 (CptPort
uid 2338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,24625,9000,25375"
)
tg (CPTG
uid 2340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2341,0
va (VaSet
font "courier,8,0"
)
xt "10000,24550,12000,25450"
st "BusA"
blo "10000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "BusA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*280 (CptPort
uid 2342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,25625,9000,26375"
)
tg (CPTG
uid 2344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2345,0
va (VaSet
font "courier,8,0"
)
xt "10000,25550,15500,26450"
st "ID_Imm16L2"
blo "10000,26250"
)
)
thePort (LogicalPort
decl (Decl
n "ID_Imm16L2"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
)
)
)
*281 (CptPort
uid 2346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,26625,9000,27375"
)
tg (CPTG
uid 2348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2349,0
va (VaSet
font "courier,8,0"
)
xt "10000,26550,13500,27450"
st "JAddr26"
blo "10000,27250"
)
)
thePort (LogicalPort
decl (Decl
n "JAddr26"
t "std_logic_vector"
b "(25 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*282 (CptPort
uid 2350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,18625,19750,19375"
)
tg (CPTG
uid 2352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2353,0
va (VaSet
font "courier,8,0"
)
xt "17000,18550,18000,19450"
st "PC"
ju 2
blo "18000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
)
)
)
*283 (CptPort
uid 2354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,19625,19750,20375"
)
tg (CPTG
uid 2356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2357,0
va (VaSet
font "courier,8,0"
)
xt "16000,19550,18000,20450"
st "PC_4"
ju 2
blo "18000,20250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_4"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
]
shape (Rectangle
uid 2305,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,18000,19000,28000"
)
oxt "90000,-2000,100000,8000"
ttg (MlTextGroup
uid 2306,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*284 (Text
uid 2307,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "12250,27100,19250,28000"
st "multiCore_lib"
blo "12250,27800"
tm "BdLibraryNameMgr"
)
*285 (Text
uid 2308,0
va (VaSet
font "courier,8,1"
)
xt "12250,28000,15750,28900"
st "PcBlock"
blo "12250,28700"
tm "CptNameMgr"
)
*286 (Text
uid 2309,0
va (VaSet
font "courier,8,1"
)
xt "12250,28900,14750,29800"
st "PCBlk"
blo "12250,29600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2310,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2311,0
text (MLText
uid 2312,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "9500,18000,9500,18000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2313,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,26250,10750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*287 (SaComponent
uid 2448,0
optionalChildren [
*288 (CptPort
uid 2458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,30625,45000,31375"
)
tg (CPTG
uid 2460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2461,0
va (VaSet
font "courier,8,0"
)
xt "46000,30550,48500,31450"
st "Imm16"
blo "46000,31250"
)
)
thePort (LogicalPort
decl (Decl
n "Imm16"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*289 (CptPort
uid 2462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,31625,45000,32375"
)
tg (CPTG
uid 2464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2465,0
va (VaSet
font "courier,8,0"
)
xt "46000,31550,48500,32450"
st "ExtOp"
blo "46000,32250"
)
)
thePort (LogicalPort
decl (Decl
n "ExtOp"
t "std_logic"
eolc "-- 1= sign 0 = zero extend"
preAdd 0
posAdd 0
o 2
)
)
)
*290 (CptPort
uid 2466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,32625,45000,33375"
)
tg (CPTG
uid 2468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2469,0
va (VaSet
font "courier,8,0"
)
xt "46000,32550,48500,33450"
st "Shamt"
blo "46000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "Shamt"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*291 (CptPort
uid 2470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,30625,55750,31375"
)
tg (CPTG
uid 2472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2473,0
va (VaSet
font "courier,8,0"
)
xt "48500,30550,54000,31450"
st "ID_Imm16L2"
ju 2
blo "54000,31250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ID_Imm16L2"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*292 (CptPort
uid 2474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,31625,55750,32375"
)
tg (CPTG
uid 2476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2477,0
va (VaSet
font "courier,8,0"
)
xt "51000,31550,54000,32450"
st "XtdOut"
ju 2
blo "54000,32250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XtdOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*293 (CptPort
uid 2478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,32625,55750,33375"
)
tg (CPTG
uid 2480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2481,0
va (VaSet
font "courier,8,0"
)
xt "50500,32550,54000,33450"
st "Shamt32"
ju 2
blo "54000,33250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Shamt32"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
]
shape (Rectangle
uid 2449,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,30000,55000,34000"
)
oxt "68000,83000,78000,87000"
ttg (MlTextGroup
uid 2450,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
uid 2451,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "48000,33100,55000,34000"
st "multiCore_lib"
blo "48000,33800"
tm "BdLibraryNameMgr"
)
*295 (Text
uid 2452,0
va (VaSet
font "courier,8,1"
)
xt "48000,34000,52000,34900"
st "ShiftXtd"
blo "48000,34700"
tm "CptNameMgr"
)
*296 (Text
uid 2453,0
va (VaSet
font "courier,8,1"
)
xt "48000,34900,49500,35800"
st "Xtd"
blo "48000,35600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2454,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2455,0
text (MLText
uid 2456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45500,27000,45500,27000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2457,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,32250,46750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*297 (SaComponent
uid 2546,0
optionalChildren [
*298 (CptPort
uid 2556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,24625,82000,25375"
)
tg (CPTG
uid 2558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2559,0
va (VaSet
font "courier,8,0"
)
xt "83000,24550,86000,25450"
st "OPCODE"
blo "83000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "OPCODE"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*299 (CptPort
uid 2560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,25625,82000,26375"
)
tg (CPTG
uid 2562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2563,0
va (VaSet
font "courier,8,0"
)
xt "83000,25550,83500,26450"
st "A"
blo "83000,26250"
)
)
thePort (LogicalPort
decl (Decl
n "A"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*300 (CptPort
uid 2564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,26625,82000,27375"
)
tg (CPTG
uid 2566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2567,0
va (VaSet
font "courier,8,0"
)
xt "83000,26550,83500,27450"
st "B"
blo "83000,27250"
)
)
thePort (LogicalPort
decl (Decl
n "B"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*301 (CptPort
uid 2568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,24625,91750,25375"
)
tg (CPTG
uid 2570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2571,0
va (VaSet
font "courier,8,0"
)
xt "87000,24550,90000,25450"
st "aluOut"
ju 2
blo "90000,25250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aluOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*302 (CptPort
uid 2572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,25625,91750,26375"
)
tg (CPTG
uid 2574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2575,0
va (VaSet
font "courier,8,0"
)
xt "86000,25550,90000,26450"
st "NEGATIVE"
ju 2
blo "90000,26250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NEGATIVE"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*303 (CptPort
uid 2576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,26625,91750,27375"
)
tg (CPTG
uid 2578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2579,0
va (VaSet
font "courier,8,0"
)
xt "86000,26550,90000,27450"
st "OVERFLOW"
ju 2
blo "90000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OVERFLOW"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*304 (CptPort
uid 2580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,27625,91750,28375"
)
tg (CPTG
uid 2582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2583,0
va (VaSet
font "courier,8,0"
)
xt "88000,27550,90000,28450"
st "ZERO"
ju 2
blo "90000,28250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZERO"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
]
shape (Rectangle
uid 2547,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "82000,24000,91000,29000"
)
oxt "48000,46000,57000,51000"
ttg (MlTextGroup
uid 2548,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 2549,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "85000,28100,92000,29000"
st "multiCore_lib"
blo "85000,28800"
tm "BdLibraryNameMgr"
)
*306 (Text
uid 2550,0
va (VaSet
font "courier,8,1"
)
xt "85000,29000,86500,29900"
st "alu"
blo "85000,29700"
tm "CptNameMgr"
)
*307 (Text
uid 2551,0
va (VaSet
font "courier,8,1"
)
xt "85000,29900,88000,30800"
st "ALUnit"
blo "85000,30600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2552,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2553,0
text (MLText
uid 2554,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82000,21500,82000,21500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "82250,27250,83750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*308 (SaComponent
uid 2662,0
optionalChildren [
*309 (CptPort
uid 2672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,-2375,46000,-1625"
)
tg (CPTG
uid 2674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2675,0
va (VaSet
font "courier,8,0"
)
xt "47000,-2450,49000,-1550"
st "wdat"
blo "47000,-1750"
)
)
thePort (LogicalPort
decl (Decl
n "wdat"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- Write data input port"
preAdd 0
posAdd 0
o 1
)
)
)
*310 (CptPort
uid 2676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,-1375,46000,-625"
)
tg (CPTG
uid 2678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2679,0
va (VaSet
font "courier,8,0"
)
xt "47000,-1450,49000,-550"
st "wsel"
blo "47000,-750"
)
)
thePort (LogicalPort
decl (Decl
n "wsel"
t "std_logic_vector"
b "(4 downto 0)"
prec "-- Select which register to write"
preAdd 0
posAdd 0
o 2
)
)
)
*311 (CptPort
uid 2680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,-375,46000,375"
)
tg (CPTG
uid 2682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2683,0
va (VaSet
font "courier,8,0"
)
xt "47000,-450,48500,450"
st "wen"
blo "47000,250"
)
)
thePort (LogicalPort
decl (Decl
n "wen"
t "std_logic"
prec "-- Write Enable for entire register file"
preAdd 0
posAdd 0
o 3
)
)
)
*312 (CptPort
uid 2684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,625,46000,1375"
)
tg (CPTG
uid 2686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2687,0
va (VaSet
font "courier,8,0"
)
xt "47000,550,48500,1450"
st "clk"
blo "47000,1250"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- clock, positive edge triggered"
preAdd 0
posAdd 0
o 4
)
)
)
*313 (CptPort
uid 2688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,1625,46000,2375"
)
tg (CPTG
uid 2690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2691,0
va (VaSet
font "courier,8,0"
)
xt "47000,1550,50000,2450"
st "nReset"
blo "47000,2250"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
prec "-- REMEMBER: nReset-> '0' = RESET, '1' = RUN"
preAdd 0
posAdd 0
o 5
)
)
)
*314 (CptPort
uid 2692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,2625,46000,3375"
)
tg (CPTG
uid 2694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2695,0
va (VaSet
font "courier,8,0"
)
xt "47000,2550,49500,3450"
st "rsel1"
blo "47000,3250"
)
)
thePort (LogicalPort
decl (Decl
n "rsel1"
t "std_logic_vector"
b "(4 downto 0)"
prec "-- Select which register to read on rdat1"
preAdd 0
posAdd 0
o 6
)
)
)
*315 (CptPort
uid 2696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,3625,46000,4375"
)
tg (CPTG
uid 2698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2699,0
va (VaSet
font "courier,8,0"
)
xt "47000,3550,49500,4450"
st "rsel2"
blo "47000,4250"
)
)
thePort (LogicalPort
decl (Decl
n "rsel2"
t "std_logic_vector"
b "(4 downto 0)"
prec "-- Select which register to read on rdat2"
preAdd 0
posAdd 0
o 7
)
)
)
*316 (CptPort
uid 2700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,-2375,54750,-1625"
)
tg (CPTG
uid 2702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2703,0
va (VaSet
font "courier,8,0"
)
xt "50500,-2450,53000,-1550"
st "rdat1"
ju 2
blo "53000,-1750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rdat1"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- read port 1"
preAdd 0
posAdd 0
o 8
)
)
)
*317 (CptPort
uid 2704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,-1375,54750,-625"
)
tg (CPTG
uid 2706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2707,0
va (VaSet
font "courier,8,0"
)
xt "50500,-1450,53000,-550"
st "rdat2"
ju 2
blo "53000,-750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rdat2"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- read port 2"
preAdd 0
posAdd 0
o 9
)
)
)
]
shape (Rectangle
uid 2663,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,-3000,54000,5000"
)
oxt "69000,28000,77000,36000"
ttg (MlTextGroup
uid 2664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
uid 2665,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "46750,4100,53750,5000"
st "multiCore_lib"
blo "46750,4800"
tm "BdLibraryNameMgr"
)
*319 (Text
uid 2666,0
va (VaSet
font "courier,8,1"
)
xt "46750,5000,53250,5900"
st "registerFile"
blo "46750,5700"
tm "CptNameMgr"
)
*320 (Text
uid 2667,0
va (VaSet
font "courier,8,1"
)
xt "46750,5900,49250,6800"
st "RegFL"
blo "46750,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2669,0
text (MLText
uid 2670,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "45500,-4000,45500,-4000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 2671,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,3250,47750,4750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*321 (HdlText
uid 2762,0
optionalChildren [
*322 (EmbeddedText
uid 2768,0
commentText (CommentText
uid 2769,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2770,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "135000,12000,153000,17000"
)
oxt "80000,-2000,98000,3000"
text (MLText
uid 2771,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "135200,12200,152700,16700"
st "
-- HDL Embedded Text Block 3 MemEb
      MEM_datain <= MEM_ramOut when MEM_MEM2REG_internal = '1' else MEM_Out_internal;
-- Implicit buffered output assignments
MEM_MEM2REG <= MEM_MEM2REG_internal;
MEM_Out     <= MEM_Out_internal;
PC          <= PC_internal;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2763,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "107000,12000,111000,16000"
)
oxt "72000,-2000,75000,24000"
ttg (MlTextGroup
uid 2764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
uid 2765,0
va (VaSet
font "courier,8,1"
)
xt "107750,12100,110250,13000"
st "MEMWB"
blo "107750,12800"
tm "HdlTextNameMgr"
)
*324 (Text
uid 2766,0
va (VaSet
font "courier,8,1"
)
xt "107750,13000,108250,13900"
st "4"
blo "107750,13700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 2767,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,14250,108750,15750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*325 (CommentText
uid 3100,0
shape (Rectangle
uid 3101,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-10000,29000,-4000"
)
text (MLText
uid 3102,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "-3800,-9800,25000,-4800"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 13:43:15 11/02/11
from - /home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hdl/localCPU.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*326 (Grouping
uid 3106,0
optionalChildren [
*327 (CommentText
uid 3108,0
shape (Rectangle
uid 3109,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,96000,84000,97000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 3110,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "67200,96050,79200,96950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*328 (CommentText
uid 3111,0
shape (Rectangle
uid 3112,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,92000,88000,93000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 3113,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "84200,92050,88200,92950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*329 (CommentText
uid 3114,0
shape (Rectangle
uid 3115,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,94000,84000,95000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 3116,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "67200,94050,80700,94950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*330 (CommentText
uid 3117,0
shape (Rectangle
uid 3118,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,94000,67000,95000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 3119,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "63200,94050,66200,94950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*331 (CommentText
uid 3120,0
shape (Rectangle
uid 3121,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,93000,104000,97000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 3122,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "84200,93200,95200,94100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*332 (CommentText
uid 3123,0
shape (Rectangle
uid 3124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,92000,104000,93000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 3125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "88200,92050,92700,92950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*333 (CommentText
uid 3126,0
shape (Rectangle
uid 3127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,92000,84000,94000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 3128,0
va (VaSet
fg "32768,0,0"
)
xt "69000,92500,78000,93500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*334 (CommentText
uid 3129,0
shape (Rectangle
uid 3130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,95000,67000,96000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 3131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "63200,95050,65700,95950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*335 (CommentText
uid 3132,0
shape (Rectangle
uid 3133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,96000,67000,97000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 3134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "63200,96050,66700,96950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*336 (CommentText
uid 3135,0
shape (Rectangle
uid 3136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,95000,84000,96000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 3137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "67200,95050,82200,95950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 3107,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "63000,92000,104000,97000"
)
oxt "14000,66000,55000,71000"
)
*337 (PortIoOut
uid 3904,0
shape (CompositeShape
uid 3905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3906,0
sl 0
ro 270
xt "131500,19625,133000,20375"
)
(Line
uid 3907,0
sl 0
ro 270
xt "131000,20000,131500,20000"
pts [
"131000,20000"
"131500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3909,0
va (VaSet
font "courier,8,0"
)
xt "134000,19550,138000,20450"
st "MEM_BusB"
blo "134000,20250"
tm "WireNameMgr"
)
)
)
*338 (HdlText
uid 4505,0
optionalChildren [
*339 (EmbeddedText
uid 4511,0
commentText (CommentText
uid 4512,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4513,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "73000,36000,91000,41000"
)
oxt "80000,-2000,98000,3000"
text (MLText
uid 4514,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "73200,36200,88900,40700"
st "
-- HDL Embedded Text Block 1 ID_Hzd
ID_Rw <= Rd when RegDest ='1' else Rt;                --RegDestMux
HALT1 <= '1' when ID_Instr = x\"FFFFFFFF\" else '0';    -- STOP
ID_EQ <= '1' when ID_FwdMuxA = ID_FwdMuxB else '0';             -- xor block
ID_FLUSH <= '1' WHEN (EX_MEM2REG ='1' AND (EX_RT = RS OR EX_RT=RT)) else -- lw always uses RT       
            '0';--Mem to Register and read back to back
ID_FwdMuxA <= ID_FwdA when ID_ASel='1' else rdat1;    -- FwdA mux
ID_FwdMuxB <= ID_FwdB when ID_BSel='1' else rdat2;    -- FwdB mux


























"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4506,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,37000,54000,41000"
)
oxt "72000,-2000,75000,24000"
ttg (MlTextGroup
uid 4507,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
uid 4508,0
va (VaSet
font "courier,8,1"
)
xt "48750,38100,50750,39000"
st "IFID"
blo "48750,38800"
tm "HdlTextNameMgr"
)
*341 (Text
uid 4509,0
va (VaSet
font "courier,8,1"
)
xt "48750,39000,49250,39900"
st "2"
blo "48750,39700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4510,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,39250,46750,40750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*342 (HdlText
uid 4515,0
optionalChildren [
*343 (EmbeddedText
uid 4521,0
commentText (CommentText
uid 4522,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4523,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,6000,38000,11000"
)
oxt "80000,-2000,98000,3000"
text (MLText
uid 4524,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20200,6200,37700,10700"
st "
-- HDL Embedded Text Block 2 LocCont
  IF_PCSkip <= '1' when (HALT1 = '1') else       -- Don't change PC_internal when HALT1 or waiting for dcache
               '1' when (ID_FLUSH = '1') else -- hazard implementation, don't change PC_internal while buble inserted in EX latch
               '0' when (ID_PCSrc='1' and ArbWait ='0') else-- sqaush value in one clk
               '1' when (hit='0' ) else -- update squash val in 1 cycle and don't get instr(done in stopIcache)          
               '1' when (hit='1' and ArbWait ='1') else 
               '0';
  Freeze <= '1' when ArbWait ='1' else
            '1' when (ID_PcSrc ='0' and hit ='0' and HALT1='0') else
            '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4516,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-8000,20000,-1000,25000"
)
oxt "72000,-2000,75000,24000"
ttg (MlTextGroup
uid 4517,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
uid 4518,0
va (VaSet
font "courier,8,1"
)
xt "-5250,21100,-1750,22000"
st "InputIF"
blo "-5250,21800"
tm "HdlTextNameMgr"
)
*345 (Text
uid 4519,0
va (VaSet
font "courier,8,1"
)
xt "-5250,22000,-4750,22900"
st "5"
blo "-5250,22700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4520,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-7750,23250,-6250,24750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*346 (HdlText
uid 4541,0
optionalChildren [
*347 (EmbeddedText
uid 4547,0
commentText (CommentText
uid 4548,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4549,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "102000,2000,120000,7000"
)
oxt "80000,-2000,98000,3000"
text (MLText
uid 4550,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102200,2200,119400,6700"
st "
-- HDL Embedded Text Block 2 EXeb
EX_SLMuxOut <= EX_Shamt32 when EX_SRL_SLL='1' else  EX_BusB;    --SLMux
B <= EX_XtdOut when AluSrc ='1' else  EX_SLMuxOut;                --AluSrcMux
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4542,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,25000,78000,28000"
)
oxt "72000,-2000,75000,24000"
ttg (MlTextGroup
uid 4543,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
uid 4544,0
va (VaSet
font "courier,8,1"
)
xt "74750,24100,77250,25000"
st "EXMEM"
blo "74750,24800"
tm "HdlTextNameMgr"
)
*349 (Text
uid 4545,0
va (VaSet
font "courier,8,1"
)
xt "74750,25000,75250,25900"
st "3"
blo "74750,25700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4546,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,26250,75750,27750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*350 (Net
uid 5850,0
decl (Decl
n "B"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 32
suid 100,0
)
declText (MLText
uid 5851,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*351 (Net
uid 6253,0
decl (Decl
n "pauseCPU"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 101,0
)
declText (MLText
uid 6254,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*352 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
)
xt "-1000,3000,1000,3000"
pts [
"-1000,3000"
"1000,3000"
]
)
start &78
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,2100,3500,3000"
st "CLK"
blo "2000,2800"
tm "WireNameMgr"
)
)
on &79
)
*353 (Wire
uid 191,0
shape (OrthoPolyLine
uid 192,0
va (VaSet
vasetType 3
)
xt "-1000,4000,1000,4000"
pts [
"-1000,4000"
"1000,4000"
]
)
start &80
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,3100,5000,4000"
st "nReset"
blo "2000,3800"
tm "WireNameMgr"
)
)
on &81
)
*354 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,7000,1000,7000"
pts [
"-1000,7000"
"1000,7000"
]
)
start &82
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,6100,6000,7000"
st "ramState"
blo "2000,6800"
tm "WireNameMgr"
)
)
on &83
)
*355 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
)
xt "129000,18000,131000,18000"
pts [
"129000,18000"
"131000,18000"
]
)
end &84
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "123000,17100,129000,18000"
st "MEM_MEM2REG"
blo "123000,17800"
tm "WireNameMgr"
)
)
on &85
)
*356 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,5000,26000,5000"
pts [
"24000,5000"
"26000,5000"
]
)
start &86
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "27000,4100,31000,5000"
st "IF_Instr"
blo "27000,4800"
tm "WireNameMgr"
)
)
on &87
)
*357 (Wire
uid 247,0
shape (OrthoPolyLine
uid 248,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,17000,131000,17000"
pts [
"129000,17000"
"131000,17000"
]
)
end &88
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "123000,16100,124000,17000"
st "PC"
blo "123000,16800"
tm "WireNameMgr"
)
)
on &89
)
*358 (Wire
uid 261,0
shape (OrthoPolyLine
uid 262,0
va (VaSet
vasetType 3
)
xt "129000,19000,131000,19000"
pts [
"129000,19000"
"131000,19000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "124000,18100,128500,19000"
st "MEM_MemWr"
blo "124000,18800"
tm "WireNameMgr"
)
)
on &91
)
*359 (Wire
uid 275,0
shape (OrthoPolyLine
uid 276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,16000,131000,16000"
pts [
"129000,16000"
"131000,16000"
]
)
end &92
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "121000,15100,124500,16000"
st "MEM_Out"
blo "121000,15800"
tm "WireNameMgr"
)
)
on &93
)
*360 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "-1000,5000,1000,5000"
pts [
"-1000,5000"
"1000,5000"
]
)
start &94
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,4100,3500,5000"
st "hit"
blo "2000,4800"
tm "WireNameMgr"
)
)
on &95
)
*361 (Wire
uid 303,0
shape (OrthoPolyLine
uid 304,0
va (VaSet
vasetType 3
)
xt "129000,15000,131000,15000"
pts [
"129000,15000"
"131000,15000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "125000,14100,128500,15000"
st "WB_Halt"
blo "125000,14800"
tm "WireNameMgr"
)
)
on &97
)
*362 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "-1000,30000,1000,30000"
pts [
"-1000,30000"
"1000,30000"
]
)
start &98
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,29100,6000,30000"
st "pauseCPU"
blo "2000,29800"
tm "WireNameMgr"
)
)
on &351
)
*363 (Wire
uid 331,0
shape (OrthoPolyLine
uid 332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,8000,1000,8000"
pts [
"-1000,8000"
"1000,8000"
]
)
start &99
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,7100,7500,8000"
st "MEM_ramOut"
blo "2000,7800"
tm "WireNameMgr"
)
)
on &100
)
*364 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,20000,81250,20000"
pts [
"79000,20000"
"81250,20000"
]
)
end &102
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "70000,19100,74500,20000"
st "EX_OpCode"
blo "70000,19800"
tm "WireNameMgr"
)
)
on &8
)
*365 (Wire
uid 385,0
shape (OrthoPolyLine
uid 386,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,21000,81250,21000"
pts [
"79000,21000"
"81250,21000"
]
)
end &103
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "71000,20100,75000,21000"
st "EX_Funct"
blo "71000,20800"
tm "WireNameMgr"
)
)
on &7
)
*366 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "90750,21000,93000,21000"
pts [
"90750,21000"
"93000,21000"
]
)
start &104
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "94000,20100,97000,21000"
st "AluSrc"
blo "94000,20800"
tm "WireNameMgr"
)
)
on &21
)
*367 (Wire
uid 397,0
shape (OrthoPolyLine
uid 398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,20000,93000,20000"
pts [
"90750,20000"
"93000,20000"
]
)
start &105
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 402,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "94000,19100,96500,20000"
st "AluOp"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &6
)
*368 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,18000,44250,18000"
pts [
"42000,18000"
"44250,18000"
]
)
end &111
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "35000,17100,38000,18000"
st "OpCode"
blo "35000,17800"
tm "WireNameMgr"
)
)
on &30
)
*369 (Wire
uid 550,0
shape (OrthoPolyLine
uid 551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,19000,44250,19000"
pts [
"42000,19000"
"44250,19000"
]
)
end &112
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 555,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "35000,18100,37500,19000"
st "Funct"
blo "35000,18800"
tm "WireNameMgr"
)
)
on &28
)
*370 (Wire
uid 556,0
shape (OrthoPolyLine
uid 557,0
va (VaSet
vasetType 3
)
xt "42000,20000,44250,20000"
pts [
"42000,20000"
"44250,20000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 561,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,19100,41000,20000"
st "ZERO"
blo "39000,19800"
tm "WireNameMgr"
)
)
on &41
)
*371 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "42000,21000,44250,21000"
pts [
"42000,21000"
"44250,21000"
]
)
end &114
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "38000,20100,41000,21000"
st "OvrFlo"
blo "38000,20800"
tm "WireNameMgr"
)
)
on &40
)
*372 (Wire
uid 568,0
shape (OrthoPolyLine
uid 569,0
va (VaSet
vasetType 3
)
xt "42000,22000,44250,22000"
pts [
"42000,22000"
"44250,22000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 573,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,21100,41500,22000"
st "ID_EQ"
blo "39000,21800"
tm "WireNameMgr"
)
)
on &54
)
*373 (Wire
uid 574,0
shape (OrthoPolyLine
uid 575,0
va (VaSet
vasetType 3
)
xt "55750,18000,58000,18000"
pts [
"55750,18000"
"58000,18000"
]
)
start &116
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 579,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,17100,62500,18000"
st "Mem2Reg"
blo "59000,17800"
tm "WireNameMgr"
)
)
on &47
)
*374 (Wire
uid 580,0
shape (OrthoPolyLine
uid 581,0
va (VaSet
vasetType 3
)
xt "55750,19000,58000,19000"
pts [
"55750,19000"
"58000,19000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,18100,62500,19000"
st "RegDest"
blo "59000,18800"
tm "WireNameMgr"
)
)
on &48
)
*375 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "55750,20000,58000,20000"
pts [
"55750,20000"
"58000,20000"
]
)
start &118
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 591,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,19100,61500,20000"
st "RegWr"
blo "59000,19800"
tm "WireNameMgr"
)
)
on &43
)
*376 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "55750,21000,58000,21000"
pts [
"55750,21000"
"58000,21000"
]
)
start &119
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,20100,61500,21000"
st "ExtOp"
blo "59000,20800"
tm "WireNameMgr"
)
)
on &39
)
*377 (Wire
uid 598,0
shape (OrthoPolyLine
uid 599,0
va (VaSet
vasetType 3
)
xt "55750,22000,58000,22000"
pts [
"55750,22000"
"58000,22000"
]
)
start &120
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 603,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,21100,63000,22000"
st "ID_PcSrc"
blo "59000,21800"
tm "WireNameMgr"
)
)
on &55
)
*378 (Wire
uid 604,0
shape (OrthoPolyLine
uid 605,0
va (VaSet
vasetType 3
)
xt "55750,23000,58000,23000"
pts [
"55750,23000"
"58000,23000"
]
)
start &121
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 609,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,22100,61500,23000"
st "MemWr"
blo "59000,22800"
tm "WireNameMgr"
)
)
on &2
)
*379 (Wire
uid 610,0
shape (OrthoPolyLine
uid 611,0
va (VaSet
vasetType 3
)
xt "55750,24000,58000,24000"
pts [
"55750,24000"
"58000,24000"
]
)
start &122
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,23100,60500,24000"
st "LUI"
blo "59000,23800"
tm "WireNameMgr"
)
)
on &42
)
*380 (Wire
uid 616,0
shape (OrthoPolyLine
uid 617,0
va (VaSet
vasetType 3
)
xt "55750,25000,58000,25000"
pts [
"55750,25000"
"58000,25000"
]
)
start &123
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 621,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,24100,61500,25000"
st "ID_JR"
blo "59000,24800"
tm "WireNameMgr"
)
)
on &56
)
*381 (Wire
uid 622,0
shape (OrthoPolyLine
uid 623,0
va (VaSet
vasetType 3
)
xt "55750,26000,58000,26000"
pts [
"55750,26000"
"58000,26000"
]
)
start &124
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 627,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,25100,60500,26000"
st "JAL"
blo "59000,25800"
tm "WireNameMgr"
)
)
on &44
)
*382 (Wire
uid 628,0
shape (OrthoPolyLine
uid 629,0
va (VaSet
vasetType 3
)
xt "55750,27000,58000,27000"
pts [
"55750,27000"
"58000,27000"
]
)
start &125
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 633,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,26100,62000,27000"
st "SLT_EN"
blo "59000,26800"
tm "WireNameMgr"
)
)
on &45
)
*383 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "55750,28000,58000,28000"
pts [
"55750,28000"
"58000,28000"
]
)
start &126
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 639,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,27100,64500,28000"
st "ID_SRL_SLL"
blo "59000,27800"
tm "WireNameMgr"
)
)
on &62
)
*384 (Wire
uid 714,0
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
)
xt "79000,3000,81250,3000"
pts [
"79000,3000"
"81250,3000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,2100,78500,3000"
st "EX_SLT_En"
blo "74000,2800"
tm "WireNameMgr"
)
)
on &13
)
*385 (Wire
uid 720,0
shape (OrthoPolyLine
uid 721,0
va (VaSet
vasetType 3
)
xt "79000,4000,81250,4000"
pts [
"79000,4000"
"81250,4000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 725,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "75000,3100,78000,4000"
st "EX_LUI"
blo "75000,3800"
tm "WireNameMgr"
)
)
on &16
)
*386 (Wire
uid 726,0
shape (OrthoPolyLine
uid 727,0
va (VaSet
vasetType 3
)
xt "79000,5000,81250,5000"
pts [
"79000,5000"
"81250,5000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 731,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "75000,4100,78500,5000"
st "EX_Negt"
blo "75000,4800"
tm "WireNameMgr"
)
)
on &5
)
*387 (Wire
uid 732,0
shape (OrthoPolyLine
uid 733,0
va (VaSet
vasetType 3
)
xt "79000,6000,81250,6000"
pts [
"79000,6000"
"81250,6000"
]
)
end &134
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 737,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "75000,5100,78000,6000"
st "EX_JAL"
blo "75000,5800"
tm "WireNameMgr"
)
)
on &14
)
*388 (Wire
uid 738,0
shape (OrthoPolyLine
uid 739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,7000,81250,7000"
pts [
"79000,7000"
"81250,7000"
]
)
end &135
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "70000,6100,74000,7000"
st "EX_Imm16"
blo "70000,6800"
tm "WireNameMgr"
)
)
on &10
)
*389 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,8000,81250,8000"
pts [
"79000,8000"
"81250,8000"
]
)
end &136
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 749,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "71000,7100,74500,8000"
st "EX_PC_4"
blo "71000,7800"
tm "WireNameMgr"
)
)
on &11
)
*390 (Wire
uid 750,0
shape (OrthoPolyLine
uid 751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,9000,81250,9000"
pts [
"79000,9000"
"81250,9000"
]
)
end &137
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "70000,8100,74500,9000"
st "EX_AluOut"
blo "70000,8800"
tm "WireNameMgr"
)
)
on &4
)
*391 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92750,3000,95000,3000"
pts [
"92750,3000"
"95000,3000"
]
)
start &138
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "96000,2100,99000,3000"
st "EX_Out"
blo "96000,2800"
tm "WireNameMgr"
)
)
on &58
)
*392 (Wire
uid 836,0
shape (OrthoPolyLine
uid 837,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,13000,43250,13000"
pts [
"41000,13000"
"43250,13000"
]
)
end &143
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "32000,12100,36000,13000"
st "ID_Instr"
blo "32000,12800"
tm "WireNameMgr"
)
)
on &46
)
*393 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,8000,56000,8000"
pts [
"53750,8000"
"56000,8000"
]
)
start &144
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,7100,59500,8000"
st "Imm16"
blo "57000,7800"
tm "WireNameMgr"
)
)
on &29
)
*394 (Wire
uid 848,0
shape (OrthoPolyLine
uid 849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,9000,56000,9000"
pts [
"53750,9000"
"56000,9000"
]
)
start &145
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,8100,59500,9000"
st "Shamt"
blo "57000,8800"
tm "WireNameMgr"
)
)
on &31
)
*395 (Wire
uid 854,0
shape (OrthoPolyLine
uid 855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,10000,56000,10000"
pts [
"53750,10000"
"56000,10000"
]
)
start &146
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,9100,59500,10000"
st "Funct"
blo "57000,9800"
tm "WireNameMgr"
)
)
on &28
)
*396 (Wire
uid 860,0
shape (OrthoPolyLine
uid 861,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,11000,56000,11000"
pts [
"53750,11000"
"56000,11000"
]
)
start &147
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 865,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,10100,58000,11000"
st "Rt"
blo "57000,10800"
tm "WireNameMgr"
)
)
on &24
)
*397 (Wire
uid 866,0
shape (OrthoPolyLine
uid 867,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,12000,56000,12000"
pts [
"53750,12000"
"56000,12000"
]
)
start &148
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,11100,58000,12000"
st "Rs"
blo "57000,11800"
tm "WireNameMgr"
)
)
on &25
)
*398 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,13000,56000,13000"
pts [
"53750,13000"
"56000,13000"
]
)
start &149
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,12100,58000,13000"
st "Rd"
blo "57000,12800"
tm "WireNameMgr"
)
)
on &49
)
*399 (Wire
uid 878,0
shape (OrthoPolyLine
uid 879,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,14000,56000,14000"
pts [
"53750,14000"
"56000,14000"
]
)
start &150
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 883,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,13100,60000,14000"
st "OpCode"
blo "57000,13800"
tm "WireNameMgr"
)
)
on &30
)
*400 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
)
xt "94000,-1000,96250,-1000"
pts [
"94000,-1000"
"96250,-1000"
]
)
end &155
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92000,-1900,93500,-1000"
st "CLK"
blo "92000,-1200"
tm "WireNameMgr"
)
)
on &79
)
*401 (Wire
uid 1036,0
shape (OrthoPolyLine
uid 1037,0
va (VaSet
vasetType 3
)
xt "94000,0,96250,0"
pts [
"94000,0"
"96250,0"
]
)
end &156
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1040,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1041,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "90000,-900,93000,0"
st "nReset"
blo "90000,-200"
tm "WireNameMgr"
)
)
on &81
)
*402 (Wire
uid 1042,0
shape (OrthoPolyLine
uid 1043,0
va (VaSet
vasetType 3
)
xt "94000,1000,96250,1000"
pts [
"94000,1000"
"96250,1000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1047,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "90000,100,93000,1000"
st "Freeze"
blo "90000,800"
tm "WireNameMgr"
)
)
on &50
)
*403 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,2000,96250,2000"
pts [
"94000,2000"
"96250,2000"
]
)
end &158
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,1100,89500,2000"
st "EX_BusB"
blo "86000,1800"
tm "WireNameMgr"
)
)
on &12
)
*404 (Wire
uid 1054,0
shape (OrthoPolyLine
uid 1055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,3000,96250,3000"
pts [
"94000,3000"
"96250,3000"
]
)
end &159
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1059,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,2100,89000,3000"
st "EX_Out"
blo "86000,2800"
tm "WireNameMgr"
)
)
on &58
)
*405 (Wire
uid 1060,0
shape (OrthoPolyLine
uid 1061,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,4000,96250,4000"
pts [
"94000,4000"
"96250,4000"
]
)
end &160
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1065,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87000,3100,89500,4000"
st "EX_Rw"
blo "87000,3800"
tm "WireNameMgr"
)
)
on &65
)
*406 (Wire
uid 1066,0
shape (OrthoPolyLine
uid 1067,0
va (VaSet
vasetType 3
)
xt "94000,5000,96250,5000"
pts [
"94000,5000"
"96250,5000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1071,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "89000,4100,93000,5000"
st "EX_MemWr"
blo "89000,4800"
tm "WireNameMgr"
)
)
on &15
)
*407 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
)
xt "94000,6000,96250,6000"
pts [
"94000,6000"
"96250,6000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "90000,5100,93500,6000"
st "EX_Halt"
blo "90000,5800"
tm "WireNameMgr"
)
)
on &52
)
*408 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
)
xt "94000,7000,96250,7000"
pts [
"94000,7000"
"96250,7000"
]
)
end &163
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "88000,6100,93500,7000"
st "EX_MEM2REG"
blo "88000,6800"
tm "WireNameMgr"
)
)
on &17
)
*409 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "94000,8000,96250,8000"
pts [
"94000,8000"
"96250,8000"
]
)
end &164
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "89000,7100,93000,8000"
st "EX_REGWR"
blo "89000,7800"
tm "WireNameMgr"
)
)
on &18
)
*410 (Wire
uid 1090,0
shape (OrthoPolyLine
uid 1091,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,24000,107000,24000"
pts [
"104750,24000"
"107000,24000"
]
)
start &165
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,23100,112000,24000"
st "MEM_BusB"
blo "108000,23800"
tm "WireNameMgr"
)
)
on &36
)
*411 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,18000,107000,18000"
pts [
"104750,18000"
"107000,18000"
]
)
start &166
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,17100,116500,18000"
st "MEM_Out_internal"
blo "108000,17800"
tm "WireNameMgr"
)
)
on &76
)
*412 (Wire
uid 1102,0
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104750,19000,107000,19000"
pts [
"104750,19000"
"107000,19000"
]
)
start &167
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1107,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,18100,111000,19000"
st "MEM_Rw"
blo "108000,18800"
tm "WireNameMgr"
)
)
on &60
)
*413 (Wire
uid 1108,0
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "104750,20000,107000,20000"
pts [
"104750,20000"
"107000,20000"
]
)
start &168
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1113,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,19100,112500,20000"
st "MEM_MemWr"
blo "108000,19800"
tm "WireNameMgr"
)
)
on &91
)
*414 (Wire
uid 1114,0
shape (OrthoPolyLine
uid 1115,0
va (VaSet
vasetType 3
)
xt "104750,21000,107000,21000"
pts [
"104750,21000"
"107000,21000"
]
)
start &169
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,20100,112000,21000"
st "MEM_Halt"
blo "108000,20800"
tm "WireNameMgr"
)
)
on &53
)
*415 (Wire
uid 1120,0
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
)
xt "104750,22000,107000,22000"
pts [
"104750,22000"
"107000,22000"
]
)
start &170
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1125,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,21100,118500,22000"
st "MEM_MEM2REG_internal"
blo "108000,21800"
tm "WireNameMgr"
)
)
on &75
)
*416 (Wire
uid 1126,0
shape (OrthoPolyLine
uid 1127,0
va (VaSet
vasetType 3
)
xt "104750,23000,107000,23000"
pts [
"104750,23000"
"107000,23000"
]
)
start &171
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1131,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "108000,22100,112500,23000"
st "MEM_REGWR"
blo "108000,22800"
tm "WireNameMgr"
)
)
on &3
)
*417 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,40000,32000,42250"
pts [
"32000,40000"
"32000,42250"
]
)
end &176
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "31000,38100,32000,39000"
st "Rs"
blo "31000,38800"
tm "WireNameMgr"
)
)
on &25
)
*418 (Wire
uid 1244,0
shape (OrthoPolyLine
uid 1245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,40000,31000,42250"
pts [
"31000,40000"
"31000,42250"
]
)
end &177
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1249,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "30000,38100,31000,39000"
st "Rt"
blo "30000,38800"
tm "WireNameMgr"
)
)
on &24
)
*419 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,40000,33000,42250"
pts [
"33000,40000"
"33000,42250"
]
)
end &178
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "31000,38100,33500,39000"
st "EX_Rw"
blo "31000,38800"
tm "WireNameMgr"
)
)
on &65
)
*420 (Wire
uid 1256,0
shape (OrthoPolyLine
uid 1257,0
va (VaSet
vasetType 3
)
xt "80000,41000,80000,42250"
pts [
"80000,41000"
"80000,42250"
]
)
end &179
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1261,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "78000,41100,82000,42000"
st "EX_REGWR"
blo "78000,41800"
tm "WireNameMgr"
)
)
on &18
)
*421 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,41000,79000,42250"
pts [
"79000,41000"
"79000,42250"
]
)
end &180
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "76000,39100,79000,40000"
st "EX_Out"
blo "76000,39800"
tm "WireNameMgr"
)
)
on &58
)
*422 (Wire
uid 1268,0
shape (OrthoPolyLine
uid 1269,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,48000,114000,48000"
pts [
"114000,48000"
"111750,48000"
]
)
end &181
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "112000,46100,115000,47000"
st "MEM_Rw"
blo "112000,46800"
tm "WireNameMgr"
)
)
on &60
)
*423 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
)
xt "111750,47000,114000,47000"
pts [
"114000,47000"
"111750,47000"
]
)
end &182
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "112000,47100,116500,48000"
st "MEM_REGWR"
blo "112000,47800"
tm "WireNameMgr"
)
)
on &3
)
*424 (Wire
uid 1280,0
shape (OrthoPolyLine
uid 1281,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,46000,114000,46000"
pts [
"114000,46000"
"111750,46000"
]
)
end &183
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,44100,114500,45000"
st "MEM_datain"
blo "109000,44800"
tm "WireNameMgr"
)
)
on &1
)
*425 (Wire
uid 1286,0
shape (OrthoPolyLine
uid 1287,0
va (VaSet
vasetType 3
)
xt "23000,40000,23000,42250"
pts [
"23000,42250"
"23000,40000"
]
)
start &184
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1291,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,41100,25500,42000"
st "ID_ASel"
blo "22000,41800"
tm "WireNameMgr"
)
)
on &69
)
*426 (Wire
uid 1292,0
shape (OrthoPolyLine
uid 1293,0
va (VaSet
vasetType 3
)
xt "20000,40000,20000,42250"
pts [
"20000,42250"
"20000,40000"
]
)
start &185
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "19000,41100,22500,42000"
st "ID_BSel"
blo "19000,41800"
tm "WireNameMgr"
)
)
on &70
)
*427 (Wire
uid 1298,0
shape (OrthoPolyLine
uid 1299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,40000,21000,42250"
pts [
"21000,42250"
"21000,40000"
]
)
start &186
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1303,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,41100,23500,42000"
st "ID_FwdA"
blo "20000,41800"
tm "WireNameMgr"
)
)
on &71
)
*428 (Wire
uid 1304,0
shape (OrthoPolyLine
uid 1305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,40000,22000,42250"
pts [
"22000,42250"
"22000,40000"
]
)
start &187
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,41100,24500,42000"
st "ID_FwdB"
blo "21000,41800"
tm "WireNameMgr"
)
)
on &72
)
*429 (Wire
uid 1640,0
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "61000,0,63250,0"
pts [
"61000,0"
"63250,0"
]
)
end &192
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1645,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,-900,60500,0"
st "CLK"
blo "59000,-200"
tm "WireNameMgr"
)
)
on &79
)
*430 (Wire
uid 1646,0
shape (OrthoPolyLine
uid 1647,0
va (VaSet
vasetType 3
)
xt "61000,1000,63250,1000"
pts [
"61000,1000"
"63250,1000"
]
)
end &193
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1651,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,100,60000,1000"
st "nReset"
blo "57000,800"
tm "WireNameMgr"
)
)
on &81
)
*431 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
)
xt "61000,2000,63250,2000"
pts [
"61000,2000"
"63250,2000"
]
)
end &194
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1657,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,1100,60000,2000"
st "Freeze"
blo "57000,1800"
tm "WireNameMgr"
)
)
on &50
)
*432 (Wire
uid 1658,0
shape (OrthoPolyLine
uid 1659,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,3000,63250,3000"
pts [
"61000,3000"
"63250,3000"
]
)
end &195
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1663,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "54000,2100,56500,3000"
st "Imm16"
blo "54000,2800"
tm "WireNameMgr"
)
)
on &29
)
*433 (Wire
uid 1664,0
shape (OrthoPolyLine
uid 1665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,4000,63250,4000"
pts [
"61000,4000"
"63250,4000"
]
)
end &196
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1669,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,3100,56500,4000"
st "ID_PC_4"
blo "53000,3800"
tm "WireNameMgr"
)
)
on &38
)
*434 (Wire
uid 1670,0
shape (OrthoPolyLine
uid 1671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,5000,63250,5000"
pts [
"61000,5000"
"63250,5000"
]
)
end &197
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1675,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51000,4100,56500,5000"
st "ID_FwdMuxA"
blo "51000,4800"
tm "WireNameMgr"
)
)
on &73
)
*435 (Wire
uid 1676,0
shape (OrthoPolyLine
uid 1677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,6000,63250,6000"
pts [
"61000,6000"
"63250,6000"
]
)
end &198
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1681,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "51000,5100,56500,6000"
st "ID_FwdMuxB"
blo "51000,5800"
tm "WireNameMgr"
)
)
on &74
)
*436 (Wire
uid 1682,0
shape (OrthoPolyLine
uid 1683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,7000,63250,7000"
pts [
"61000,7000"
"63250,7000"
]
)
end &199
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1687,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,6100,56500,7000"
st "Shamt32"
blo "53000,6800"
tm "WireNameMgr"
)
)
on &23
)
*437 (Wire
uid 1688,0
shape (OrthoPolyLine
uid 1689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,8000,63250,8000"
pts [
"61000,8000"
"63250,8000"
]
)
end &200
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1693,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "52000,7100,56500,8000"
st "ID_XtdOut"
blo "52000,7800"
tm "WireNameMgr"
)
)
on &37
)
*438 (Wire
uid 1694,0
shape (OrthoPolyLine
uid 1695,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,9000,63250,9000"
pts [
"61000,9000"
"63250,9000"
]
)
end &201
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1699,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "54000,8100,57000,9000"
st "OpCode"
blo "54000,8800"
tm "WireNameMgr"
)
)
on &30
)
*439 (Wire
uid 1700,0
shape (OrthoPolyLine
uid 1701,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,10000,63250,10000"
pts [
"61000,10000"
"63250,10000"
]
)
end &202
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1705,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "54000,9100,56500,10000"
st "Funct"
blo "54000,9800"
tm "WireNameMgr"
)
)
on &28
)
*440 (Wire
uid 1706,0
shape (OrthoPolyLine
uid 1707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,11000,63250,11000"
pts [
"61000,11000"
"63250,11000"
]
)
end &203
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "54000,10100,56500,11000"
st "ID_Rw"
blo "54000,10800"
tm "WireNameMgr"
)
)
on &61
)
*441 (Wire
uid 1712,0
shape (OrthoPolyLine
uid 1713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,12000,63250,12000"
pts [
"61000,12000"
"63250,12000"
]
)
end &204
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1717,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "55000,11100,56000,12000"
st "Rt"
blo "55000,11800"
tm "WireNameMgr"
)
)
on &24
)
*442 (Wire
uid 1718,0
shape (OrthoPolyLine
uid 1719,0
va (VaSet
vasetType 3
)
xt "61000,13000,63250,13000"
pts [
"61000,13000"
"63250,13000"
]
)
end &205
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,12100,60000,13000"
st "SLT_EN"
blo "57000,12800"
tm "WireNameMgr"
)
)
on &45
)
*443 (Wire
uid 1724,0
shape (OrthoPolyLine
uid 1725,0
va (VaSet
vasetType 3
)
xt "61000,14000,63250,14000"
pts [
"61000,14000"
"63250,14000"
]
)
end &206
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1729,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,13100,60500,14000"
st "JAL"
blo "59000,13800"
tm "WireNameMgr"
)
)
on &44
)
*444 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "61000,15000,63250,15000"
pts [
"61000,15000"
"63250,15000"
]
)
end &207
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1735,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "58000,14100,60500,15000"
st "MemWr"
blo "58000,14800"
tm "WireNameMgr"
)
)
on &2
)
*445 (Wire
uid 1736,0
shape (OrthoPolyLine
uid 1737,0
va (VaSet
vasetType 3
)
xt "61000,16000,63250,16000"
pts [
"61000,16000"
"63250,16000"
]
)
end &208
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1741,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,15100,60500,16000"
st "LUI"
blo "59000,15800"
tm "WireNameMgr"
)
)
on &42
)
*446 (Wire
uid 1742,0
shape (OrthoPolyLine
uid 1743,0
va (VaSet
vasetType 3
)
xt "61000,17000,63250,17000"
pts [
"61000,17000"
"63250,17000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1747,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "56000,16100,60000,17000"
st "ID_FLUSH"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &68
)
*447 (Wire
uid 1748,0
shape (OrthoPolyLine
uid 1749,0
va (VaSet
vasetType 3
)
xt "61000,18000,63250,18000"
pts [
"61000,18000"
"63250,18000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,17100,60500,18000"
st "Mem2Reg"
blo "57000,17800"
tm "WireNameMgr"
)
)
on &47
)
*448 (Wire
uid 1754,0
shape (OrthoPolyLine
uid 1755,0
va (VaSet
vasetType 3
)
xt "61000,19000,63250,19000"
pts [
"61000,19000"
"63250,19000"
]
)
end &211
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1759,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "58000,18100,60500,19000"
st "RegWr"
blo "58000,18800"
tm "WireNameMgr"
)
)
on &43
)
*449 (Wire
uid 1760,0
shape (OrthoPolyLine
uid 1761,0
va (VaSet
vasetType 3
)
xt "61000,20000,63250,20000"
pts [
"61000,20000"
"63250,20000"
]
)
end &212
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1765,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "55000,19100,60500,20000"
st "ID_SRL_SLL"
blo "55000,19800"
tm "WireNameMgr"
)
)
on &62
)
*450 (Wire
uid 1766,0
shape (OrthoPolyLine
uid 1767,0
va (VaSet
vasetType 3
)
xt "61000,-1000,63250,-1000"
pts [
"61000,-1000"
"63250,-1000"
]
)
end &213
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1771,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "58000,-1900,60500,-1000"
st "HALT1"
blo "58000,-1200"
tm "WireNameMgr"
)
)
on &35
)
*451 (Wire
uid 1772,0
shape (OrthoPolyLine
uid 1773,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,-1000,76000,-1000"
pts [
"73750,-1000"
"76000,-1000"
]
)
start &214
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1777,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,-1900,81000,-1000"
st "EX_Imm16"
blo "77000,-1200"
tm "WireNameMgr"
)
)
on &10
)
*452 (Wire
uid 1778,0
shape (OrthoPolyLine
uid 1779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,0,76000,0"
pts [
"73750,0"
"76000,0"
]
)
start &215
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1783,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,-900,80500,0"
st "EX_PC_4"
blo "77000,-200"
tm "WireNameMgr"
)
)
on &11
)
*453 (Wire
uid 1784,0
shape (OrthoPolyLine
uid 1785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,1000,76000,1000"
pts [
"73750,1000"
"76000,1000"
]
)
start &216
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1789,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,100,80500,1000"
st "EX_BusA"
blo "77000,800"
tm "WireNameMgr"
)
)
on &9
)
*454 (Wire
uid 1790,0
shape (OrthoPolyLine
uid 1791,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,2000,76000,2000"
pts [
"73750,2000"
"76000,2000"
]
)
start &217
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1795,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,1100,80500,2000"
st "EX_BusB"
blo "77000,1800"
tm "WireNameMgr"
)
)
on &12
)
*455 (Wire
uid 1796,0
shape (OrthoPolyLine
uid 1797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,3000,76000,3000"
pts [
"73750,3000"
"76000,3000"
]
)
start &218
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1801,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,2100,82500,3000"
st "EX_Shamt32"
blo "77000,2800"
tm "WireNameMgr"
)
)
on &64
)
*456 (Wire
uid 1802,0
shape (OrthoPolyLine
uid 1803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,4000,76000,4000"
pts [
"73750,4000"
"76000,4000"
]
)
start &219
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1807,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,3100,81500,4000"
st "EX_XtdOut"
blo "77000,3800"
tm "WireNameMgr"
)
)
on &19
)
*457 (Wire
uid 1808,0
shape (OrthoPolyLine
uid 1809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,5000,76000,5000"
pts [
"73750,5000"
"76000,5000"
]
)
start &220
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1813,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,4100,81500,5000"
st "EX_OpCode"
blo "77000,4800"
tm "WireNameMgr"
)
)
on &8
)
*458 (Wire
uid 1814,0
shape (OrthoPolyLine
uid 1815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,6000,76000,6000"
pts [
"73750,6000"
"76000,6000"
]
)
start &221
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1819,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,5100,81000,6000"
st "EX_Funct"
blo "77000,5800"
tm "WireNameMgr"
)
)
on &7
)
*459 (Wire
uid 1820,0
shape (OrthoPolyLine
uid 1821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,7000,76000,7000"
pts [
"73750,7000"
"76000,7000"
]
)
start &222
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1825,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,6100,79500,7000"
st "EX_Rw"
blo "77000,6800"
tm "WireNameMgr"
)
)
on &65
)
*460 (Wire
uid 1826,0
shape (OrthoPolyLine
uid 1827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,8000,76000,8000"
pts [
"73750,8000"
"76000,8000"
]
)
start &223
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1831,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,7100,79500,8000"
st "EX_Rt"
blo "77000,7800"
tm "WireNameMgr"
)
)
on &67
)
*461 (Wire
uid 1832,0
shape (OrthoPolyLine
uid 1833,0
va (VaSet
vasetType 3
)
xt "73750,9000,76000,9000"
pts [
"73750,9000"
"76000,9000"
]
)
start &224
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1837,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,8100,81500,9000"
st "EX_SLT_En"
blo "77000,8800"
tm "WireNameMgr"
)
)
on &13
)
*462 (Wire
uid 1838,0
shape (OrthoPolyLine
uid 1839,0
va (VaSet
vasetType 3
)
xt "73750,10000,76000,10000"
pts [
"73750,10000"
"76000,10000"
]
)
start &225
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1843,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,9100,80000,10000"
st "EX_JAL"
blo "77000,9800"
tm "WireNameMgr"
)
)
on &14
)
*463 (Wire
uid 1844,0
shape (OrthoPolyLine
uid 1845,0
va (VaSet
vasetType 3
)
xt "73750,11000,76000,11000"
pts [
"73750,11000"
"76000,11000"
]
)
start &226
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1849,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,10100,81000,11000"
st "EX_MemWr"
blo "77000,10800"
tm "WireNameMgr"
)
)
on &15
)
*464 (Wire
uid 1850,0
shape (OrthoPolyLine
uid 1851,0
va (VaSet
vasetType 3
)
xt "73750,12000,76000,12000"
pts [
"73750,12000"
"76000,12000"
]
)
start &227
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1855,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,11100,80000,12000"
st "EX_LUI"
blo "77000,11800"
tm "WireNameMgr"
)
)
on &16
)
*465 (Wire
uid 1856,0
shape (OrthoPolyLine
uid 1857,0
va (VaSet
vasetType 3
)
xt "73750,13000,76000,13000"
pts [
"73750,13000"
"76000,13000"
]
)
start &228
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1861,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,12100,80500,13000"
st "EX_Halt"
blo "77000,12800"
tm "WireNameMgr"
)
)
on &52
)
*466 (Wire
uid 1862,0
shape (OrthoPolyLine
uid 1863,0
va (VaSet
vasetType 3
)
xt "73750,14000,76000,14000"
pts [
"73750,14000"
"76000,14000"
]
)
start &229
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1867,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,13100,82500,14000"
st "EX_MEM2REG"
blo "77000,13800"
tm "WireNameMgr"
)
)
on &17
)
*467 (Wire
uid 1868,0
shape (OrthoPolyLine
uid 1869,0
va (VaSet
vasetType 3
)
xt "73750,15000,76000,15000"
pts [
"73750,15000"
"76000,15000"
]
)
start &230
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1872,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1873,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,14100,81000,15000"
st "EX_REGWR"
blo "77000,14800"
tm "WireNameMgr"
)
)
on &18
)
*468 (Wire
uid 1874,0
shape (OrthoPolyLine
uid 1875,0
va (VaSet
vasetType 3
)
xt "73750,16000,76000,16000"
pts [
"73750,16000"
"76000,16000"
]
)
start &231
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1879,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77000,15100,82500,16000"
st "EX_SRL_SLL"
blo "77000,15800"
tm "WireNameMgr"
)
)
on &66
)
*469 (Wire
uid 1978,0
shape (OrthoPolyLine
uid 1979,0
va (VaSet
vasetType 3
)
xt "26000,-2000,28250,-2000"
pts [
"26000,-2000"
"28250,-2000"
]
)
end &236
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1983,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "24000,-2900,25500,-2000"
st "CLK"
blo "24000,-2200"
tm "WireNameMgr"
)
)
on &79
)
*470 (Wire
uid 1984,0
shape (OrthoPolyLine
uid 1985,0
va (VaSet
vasetType 3
)
xt "26000,-1000,28250,-1000"
pts [
"26000,-1000"
"28250,-1000"
]
)
end &237
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1989,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,-1900,25000,-1000"
st "nReset"
blo "22000,-1200"
tm "WireNameMgr"
)
)
on &81
)
*471 (Wire
uid 1990,0
shape (OrthoPolyLine
uid 1991,0
va (VaSet
vasetType 3
)
xt "26000,0,28250,0"
pts [
"26000,0"
"28250,0"
]
)
end &238
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1995,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,-900,25000,0"
st "Freeze"
blo "22000,-200"
tm "WireNameMgr"
)
)
on &50
)
*472 (Wire
uid 1996,0
shape (OrthoPolyLine
uid 1997,0
va (VaSet
vasetType 3
)
xt "26000,1000,28250,1000"
pts [
"26000,1000"
"28250,1000"
]
)
end &239
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2001,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,100,25000,1000"
st "ID_FLUSH"
blo "21000,800"
tm "WireNameMgr"
)
)
on &68
)
*473 (Wire
uid 2002,0
shape (OrthoPolyLine
uid 2003,0
va (VaSet
vasetType 3
)
xt "26000,2000,28250,2000"
pts [
"26000,2000"
"28250,2000"
]
)
end &240
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2007,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "24000,1100,25500,2000"
st "hit"
blo "24000,1800"
tm "WireNameMgr"
)
)
on &95
)
*474 (Wire
uid 2008,0
shape (OrthoPolyLine
uid 2009,0
va (VaSet
vasetType 3
)
xt "26000,3000,28250,3000"
pts [
"26000,3000"
"28250,3000"
]
)
end &241
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2013,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "23000,2100,25500,3000"
st "HALT1"
blo "23000,2800"
tm "WireNameMgr"
)
)
on &35
)
*475 (Wire
uid 2014,0
shape (OrthoPolyLine
uid 2015,0
va (VaSet
vasetType 3
)
xt "26000,4000,28250,4000"
pts [
"26000,4000"
"28250,4000"
]
)
end &242
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2019,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,3100,25000,4000"
st "ID_PcSrc"
blo "21000,3800"
tm "WireNameMgr"
)
)
on &55
)
*476 (Wire
uid 2020,0
shape (OrthoPolyLine
uid 2021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,5000,28250,5000"
pts [
"26000,5000"
"28250,5000"
]
)
end &243
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2025,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "17000,4100,21000,5000"
st "IF_Instr"
blo "17000,4800"
tm "WireNameMgr"
)
)
on &87
)
*477 (Wire
uid 2026,0
shape (OrthoPolyLine
uid 2027,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,6000,28250,6000"
pts [
"26000,6000"
"28250,6000"
]
)
end &244
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2031,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18000,5100,21500,6000"
st "IF_PC_4"
blo "18000,5800"
tm "WireNameMgr"
)
)
on &32
)
*478 (Wire
uid 2032,0
shape (OrthoPolyLine
uid 2033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,18000,39000,18000"
pts [
"36750,18000"
"39000,18000"
]
)
start &245
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2037,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "40000,17100,44000,18000"
st "ID_Instr"
blo "40000,17800"
tm "WireNameMgr"
)
)
on &46
)
*479 (Wire
uid 2038,0
shape (OrthoPolyLine
uid 2039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,19000,39000,19000"
pts [
"36750,19000"
"39000,19000"
]
)
start &246
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2043,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "40000,18100,43500,19000"
st "ID_PC_4"
blo "40000,18800"
tm "WireNameMgr"
)
)
on &38
)
*480 (Wire
uid 2078,0
shape (OrthoPolyLine
uid 2079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,12000,-7750,12000"
pts [
"-8000,12000"
"-7750,12000"
]
)
end &251
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2083,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-17000,11100,-13000,12000"
st "IF_Instr"
blo "-17000,11800"
tm "WireNameMgr"
)
)
on &87
)
*481 (Wire
uid 2084,0
shape (OrthoPolyLine
uid 2085,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,13000,5000,13000"
pts [
"2750,13000"
"5000,13000"
]
)
start &252
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2089,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "6000,12100,11500,13000"
st "IF_JAddr26"
blo "6000,12800"
tm "WireNameMgr"
)
)
on &33
)
*482 (Wire
uid 2090,0
shape (OrthoPolyLine
uid 2091,0
va (VaSet
vasetType 3
)
xt "2750,12000,5000,12000"
pts [
"2750,12000"
"5000,12000"
]
)
start &253
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2095,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "6000,11100,9000,12000"
st "IF_JMP"
blo "6000,11800"
tm "WireNameMgr"
)
)
on &34
)
*483 (Wire
uid 2194,0
shape (OrthoPolyLine
uid 2195,0
va (VaSet
vasetType 3
)
xt "111000,2000,113250,2000"
pts [
"111000,2000"
"113250,2000"
]
)
end &258
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2199,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "109000,1100,110500,2000"
st "CLK"
blo "109000,1800"
tm "WireNameMgr"
)
)
on &79
)
*484 (Wire
uid 2200,0
shape (OrthoPolyLine
uid 2201,0
va (VaSet
vasetType 3
)
xt "111000,3000,113250,3000"
pts [
"111000,3000"
"113250,3000"
]
)
end &259
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "107000,2100,110000,3000"
st "nReset"
blo "107000,2800"
tm "WireNameMgr"
)
)
on &81
)
*485 (Wire
uid 2206,0
shape (OrthoPolyLine
uid 2207,0
va (VaSet
vasetType 3
)
xt "111000,4000,113250,4000"
pts [
"111000,4000"
"113250,4000"
]
)
end &260
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2211,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "107000,3100,110000,4000"
st "Freeze"
blo "107000,3800"
tm "WireNameMgr"
)
)
on &50
)
*486 (Wire
uid 2212,0
shape (OrthoPolyLine
uid 2213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,5000,113250,5000"
pts [
"111000,5000"
"113250,5000"
]
)
end &261
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2217,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "101000,4100,106500,5000"
st "MEM_datain"
blo "101000,4800"
tm "WireNameMgr"
)
)
on &1
)
*487 (Wire
uid 2218,0
shape (OrthoPolyLine
uid 2219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,6000,113250,6000"
pts [
"111000,6000"
"113250,6000"
]
)
end &262
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2223,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "104000,5100,107000,6000"
st "MEM_Rw"
blo "104000,5800"
tm "WireNameMgr"
)
)
on &60
)
*488 (Wire
uid 2224,0
shape (OrthoPolyLine
uid 2225,0
va (VaSet
vasetType 3
)
xt "111000,7000,113250,7000"
pts [
"111000,7000"
"113250,7000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2229,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106000,6100,110500,7000"
st "MEM_REGWR"
blo "106000,6800"
tm "WireNameMgr"
)
)
on &3
)
*489 (Wire
uid 2230,0
shape (OrthoPolyLine
uid 2231,0
va (VaSet
vasetType 3
)
xt "111000,8000,113250,8000"
pts [
"111000,8000"
"113250,8000"
]
)
end &264
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2235,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106000,7100,110000,8000"
st "MEM_Halt"
blo "106000,7800"
tm "WireNameMgr"
)
)
on &53
)
*490 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,19000,123000,19000"
pts [
"120750,19000"
"123000,19000"
]
)
start &265
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2241,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "124000,18100,128500,19000"
st "WB_datain"
blo "124000,18800"
tm "WireNameMgr"
)
)
on &59
)
*491 (Wire
uid 2242,0
shape (OrthoPolyLine
uid 2243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,20000,123000,20000"
pts [
"120750,20000"
"123000,20000"
]
)
start &266
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2247,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "124000,19100,126500,20000"
st "WB_Rw"
blo "124000,19800"
tm "WireNameMgr"
)
)
on &63
)
*492 (Wire
uid 2248,0
shape (OrthoPolyLine
uid 2249,0
va (VaSet
vasetType 3
)
xt "120750,17000,123000,17000"
pts [
"120750,17000"
"123000,17000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "124000,16100,128000,17000"
st "WB_REGWR"
blo "124000,16800"
tm "WireNameMgr"
)
)
on &22
)
*493 (Wire
uid 2254,0
shape (OrthoPolyLine
uid 2255,0
va (VaSet
vasetType 3
)
xt "120750,18000,123000,18000"
pts [
"120750,18000"
"123000,18000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "124000,17100,127500,18000"
st "WB_Halt"
blo "124000,17800"
tm "WireNameMgr"
)
)
on &97
)
*494 (Wire
uid 2358,0
shape (OrthoPolyLine
uid 2359,0
va (VaSet
vasetType 3
)
xt "6000,19000,8250,19000"
pts [
"6000,19000"
"8250,19000"
]
)
end &273
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2363,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "4000,18100,5500,19000"
st "CLK"
blo "4000,18800"
tm "WireNameMgr"
)
)
on &79
)
*495 (Wire
uid 2364,0
shape (OrthoPolyLine
uid 2365,0
va (VaSet
vasetType 3
)
xt "6000,20000,8250,20000"
pts [
"6000,20000"
"8250,20000"
]
)
end &274
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2369,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,19100,5000,20000"
st "nReset"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &81
)
*496 (Wire
uid 2370,0
shape (OrthoPolyLine
uid 2371,0
va (VaSet
vasetType 3
)
xt "6000,21000,8250,21000"
pts [
"6000,21000"
"8250,21000"
]
)
end &275
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2375,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1000,20100,5000,21000"
st "ID_PcSrc"
blo "1000,20800"
tm "WireNameMgr"
)
)
on &55
)
*497 (Wire
uid 2376,0
shape (OrthoPolyLine
uid 2377,0
va (VaSet
vasetType 3
)
xt "6000,22000,8250,22000"
pts [
"6000,22000"
"8250,22000"
]
)
end &276
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2381,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "3000,21100,5500,22000"
st "ID_JR"
blo "3000,21800"
tm "WireNameMgr"
)
)
on &56
)
*498 (Wire
uid 2382,0
shape (OrthoPolyLine
uid 2383,0
va (VaSet
vasetType 3
)
xt "6000,23000,8250,23000"
pts [
"6000,23000"
"8250,23000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2387,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "2000,22100,5000,23000"
st "IF_JMP"
blo "2000,22800"
tm "WireNameMgr"
)
)
on &34
)
*499 (Wire
uid 2388,0
shape (OrthoPolyLine
uid 2389,0
va (VaSet
vasetType 3
)
xt "6000,24000,8250,24000"
pts [
"6000,24000"
"8250,24000"
]
)
end &278
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2393,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1000,23100,5500,24000"
st "IF_PCSkip"
blo "1000,23800"
tm "WireNameMgr"
)
)
on &51
)
*500 (Wire
uid 2394,0
shape (OrthoPolyLine
uid 2395,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,25000,8250,25000"
pts [
"6000,25000"
"8250,25000"
]
)
end &279
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2399,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,24100,1500,25000"
st "rdat1"
blo "-1000,24800"
tm "WireNameMgr"
)
)
on &26
)
*501 (Wire
uid 2400,0
shape (OrthoPolyLine
uid 2401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,26000,8250,26000"
pts [
"6000,26000"
"8250,26000"
]
)
end &280
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2405,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,25100,1500,26000"
st "ID_Imm16L2"
blo "-4000,25800"
tm "WireNameMgr"
)
)
on &57
)
*502 (Wire
uid 2406,0
shape (OrthoPolyLine
uid 2407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,27000,8250,27000"
pts [
"6000,27000"
"8250,27000"
]
)
end &281
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2411,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-4000,26100,1500,27000"
st "IF_JAddr26"
blo "-4000,26800"
tm "WireNameMgr"
)
)
on &33
)
*503 (Wire
uid 2412,0
shape (OrthoPolyLine
uid 2413,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,19000,22000,19000"
pts [
"19750,19000"
"22000,19000"
]
)
start &282
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2417,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "23000,18100,29000,19000"
st "PC_internal"
blo "23000,18800"
tm "WireNameMgr"
)
)
on &77
)
*504 (Wire
uid 2418,0
shape (OrthoPolyLine
uid 2419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,20000,22000,20000"
pts [
"19750,20000"
"22000,20000"
]
)
start &283
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2423,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "23000,19100,26500,20000"
st "IF_PC_4"
blo "23000,19800"
tm "WireNameMgr"
)
)
on &32
)
*505 (Wire
uid 2482,0
shape (OrthoPolyLine
uid 2483,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,31000,44250,31000"
pts [
"42000,31000"
"44250,31000"
]
)
end &288
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2487,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "35000,30100,37500,31000"
st "Imm16"
blo "35000,30800"
tm "WireNameMgr"
)
)
on &29
)
*506 (Wire
uid 2488,0
shape (OrthoPolyLine
uid 2489,0
va (VaSet
vasetType 3
)
xt "42000,32000,44250,32000"
pts [
"42000,32000"
"44250,32000"
]
)
end &289
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2493,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,31100,41500,32000"
st "ExtOp"
blo "39000,31800"
tm "WireNameMgr"
)
)
on &39
)
*507 (Wire
uid 2494,0
shape (OrthoPolyLine
uid 2495,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,33000,44250,33000"
pts [
"42000,33000"
"44250,33000"
]
)
end &290
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2499,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "35000,32100,37500,33000"
st "Shamt"
blo "35000,32800"
tm "WireNameMgr"
)
)
on &31
)
*508 (Wire
uid 2500,0
shape (OrthoPolyLine
uid 2501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,31000,58000,31000"
pts [
"55750,31000"
"58000,31000"
]
)
start &291
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2505,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,30100,64500,31000"
st "ID_Imm16L2"
blo "59000,30800"
tm "WireNameMgr"
)
)
on &57
)
*509 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,32000,58000,32000"
pts [
"55750,32000"
"58000,32000"
]
)
start &292
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,31100,63500,32000"
st "ID_XtdOut"
blo "59000,31800"
tm "WireNameMgr"
)
)
on &37
)
*510 (Wire
uid 2512,0
shape (OrthoPolyLine
uid 2513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,33000,58000,33000"
pts [
"55750,33000"
"58000,33000"
]
)
start &293
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2517,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "59000,32100,62500,33000"
st "Shamt32"
blo "59000,32800"
tm "WireNameMgr"
)
)
on &23
)
*511 (Wire
uid 2584,0
shape (OrthoPolyLine
uid 2585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,25000,81250,25000"
pts [
"79000,25000"
"81250,25000"
]
)
end &298
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2589,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72000,24100,74500,25000"
st "AluOp"
blo "72000,24800"
tm "WireNameMgr"
)
)
on &6
)
*512 (Wire
uid 2590,0
shape (OrthoPolyLine
uid 2591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,26000,81250,26000"
pts [
"79000,26000"
"81250,26000"
]
)
end &299
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2595,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "71000,25100,74500,26000"
st "EX_BusA"
blo "71000,25800"
tm "WireNameMgr"
)
)
on &9
)
*513 (Wire
uid 2596,0
shape (OrthoPolyLine
uid 2597,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,27000,81250,27000"
pts [
"79000,27000"
"81250,27000"
]
)
end &300
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "73000,26100,73500,27000"
st "B"
blo "73000,26800"
tm "WireNameMgr"
)
)
on &350
)
*514 (Wire
uid 2602,0
shape (OrthoPolyLine
uid 2603,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,25000,94000,25000"
pts [
"91750,25000"
"94000,25000"
]
)
start &301
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2607,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,24100,99500,25000"
st "EX_AluOut"
blo "95000,24800"
tm "WireNameMgr"
)
)
on &4
)
*515 (Wire
uid 2608,0
shape (OrthoPolyLine
uid 2609,0
va (VaSet
vasetType 3
)
xt "91750,26000,94000,26000"
pts [
"91750,26000"
"94000,26000"
]
)
start &302
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2613,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,25100,98500,26000"
st "EX_Negt"
blo "95000,25800"
tm "WireNameMgr"
)
)
on &5
)
*516 (Wire
uid 2614,0
shape (OrthoPolyLine
uid 2615,0
va (VaSet
vasetType 3
)
xt "91750,27000,94000,27000"
pts [
"91750,27000"
"94000,27000"
]
)
start &303
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2619,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,26100,98000,27000"
st "OvrFlo"
blo "95000,26800"
tm "WireNameMgr"
)
)
on &40
)
*517 (Wire
uid 2620,0
shape (OrthoPolyLine
uid 2621,0
va (VaSet
vasetType 3
)
xt "91750,28000,94000,28000"
pts [
"91750,28000"
"94000,28000"
]
)
start &304
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2625,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,27100,97000,28000"
st "ZERO"
blo "95000,27800"
tm "WireNameMgr"
)
)
on &41
)
*518 (Wire
uid 2708,0
shape (OrthoPolyLine
uid 2709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,-2000,45250,-2000"
pts [
"43000,-2000"
"45250,-2000"
]
)
end &309
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2713,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "34000,-2900,38500,-2000"
st "WB_datain"
blo "34000,-2200"
tm "WireNameMgr"
)
)
on &59
)
*519 (Wire
uid 2714,0
shape (OrthoPolyLine
uid 2715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,-1000,45250,-1000"
pts [
"43000,-1000"
"45250,-1000"
]
)
end &310
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2719,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "36000,-1900,38500,-1000"
st "WB_Rw"
blo "36000,-1200"
tm "WireNameMgr"
)
)
on &63
)
*520 (Wire
uid 2720,0
shape (OrthoPolyLine
uid 2721,0
va (VaSet
vasetType 3
)
xt "43000,0,45250,0"
pts [
"43000,0"
"45250,0"
]
)
end &311
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2725,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "38000,-900,42000,0"
st "WB_REGWR"
blo "38000,-200"
tm "WireNameMgr"
)
)
on &22
)
*521 (Wire
uid 2726,0
shape (OrthoPolyLine
uid 2727,0
va (VaSet
vasetType 3
)
xt "43000,1000,45250,1000"
pts [
"43000,1000"
"45250,1000"
]
)
end &312
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2731,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "41000,100,42500,1000"
st "CLK"
blo "41000,800"
tm "WireNameMgr"
)
)
on &79
)
*522 (Wire
uid 2732,0
shape (OrthoPolyLine
uid 2733,0
va (VaSet
vasetType 3
)
xt "43000,2000,45250,2000"
pts [
"43000,2000"
"45250,2000"
]
)
end &313
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2737,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "39000,1100,42000,2000"
st "nReset"
blo "39000,1800"
tm "WireNameMgr"
)
)
on &81
)
*523 (Wire
uid 2738,0
shape (OrthoPolyLine
uid 2739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,3000,45250,3000"
pts [
"43000,3000"
"45250,3000"
]
)
end &314
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2743,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37000,2100,38000,3000"
st "Rs"
blo "37000,2800"
tm "WireNameMgr"
)
)
on &25
)
*524 (Wire
uid 2744,0
shape (OrthoPolyLine
uid 2745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,4000,45250,4000"
pts [
"43000,4000"
"45250,4000"
]
)
end &315
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2749,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37000,3100,38000,4000"
st "Rt"
blo "37000,3800"
tm "WireNameMgr"
)
)
on &24
)
*525 (Wire
uid 2750,0
shape (OrthoPolyLine
uid 2751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,-2000,57000,-2000"
pts [
"54750,-2000"
"57000,-2000"
]
)
start &316
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2755,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "58000,-2900,60500,-2000"
st "rdat1"
blo "58000,-2200"
tm "WireNameMgr"
)
)
on &26
)
*526 (Wire
uid 2756,0
shape (OrthoPolyLine
uid 2757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,-1000,57000,-1000"
pts [
"54750,-1000"
"57000,-1000"
]
)
start &317
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2761,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "58000,-1900,60500,-1000"
st "rdat2"
blo "58000,-1200"
tm "WireNameMgr"
)
)
on &27
)
*527 (Wire
uid 3910,0
shape (OrthoPolyLine
uid 3911,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,20000,131000,20000"
pts [
"129000,20000"
"131000,20000"
]
)
end &337
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3913,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "126000,19100,130000,20000"
st "MEM_BusB"
blo "126000,19800"
tm "WireNameMgr"
)
)
on &36
)
*528 (Wire
uid 4525,0
shape (OrthoPolyLine
uid 4526,0
va (VaSet
vasetType 3
)
xt "-1000,21000,1000,21000"
pts [
"-1000,21000"
"1000,21000"
]
)
start &342
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4530,0
va (VaSet
font "courier,8,0"
)
xt "2000,20100,5000,21000"
st "Freeze"
blo "2000,20800"
tm "WireNameMgr"
)
)
on &50
)
*529 (Wire
uid 4533,0
shape (OrthoPolyLine
uid 4534,0
va (VaSet
vasetType 3
)
xt "-1000,22000,1000,22000"
pts [
"-1000,22000"
"1000,22000"
]
)
start &342
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4538,0
va (VaSet
font "courier,8,0"
)
xt "2000,21100,6500,22000"
st "IF_PCSkip"
blo "2000,21800"
tm "WireNameMgr"
)
)
on &51
)
*530 (Wire
uid 5038,0
shape (OrthoPolyLine
uid 5039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,34000,9000,34000"
pts [
"-1000,34000"
"9000,34000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5045,0
va (VaSet
font "courier,8,0"
)
xt "1000,33100,11500,34000"
st "EX_SLMuxOut : (31:0)"
blo "1000,33800"
tm "WireNameMgr"
)
)
on &20
)
*531 (Wire
uid 5852,0
shape (OrthoPolyLine
uid 5853,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,27000,80000,27000"
pts [
"78000,27000"
"80000,27000"
]
)
start &346
es 0
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5857,0
va (VaSet
font "courier,8,0"
)
xt "80000,28100,80500,29000"
st "B"
blo "80000,28800"
tm "WireNameMgr"
)
)
on &350
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *532 (PackageList
uid 3322,0
optionalChildren [
*533 (CommentText
uid 3103,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3104,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "1000,87000,16000,91000"
)
text (MLText
uid 3105,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,8,0"
)
xt "1200,87200,16200,90800"
st "

 VHDL Architecture multi_LIB.localCPU.struct

 Created:
          by - mg255.bin (cparch11.ecn.purdue.edu)
          at - 12:43:00 11/01/11

 Generated by Mentor Graphics' HDL Designer(TM) 2010.2a (Build 7)

 
  VHDL Architecture lab6_lib.myCpu.struct
 
  Created:
           by - mg255.bin (cparch05.ecn.purdue.edu)
           at - 02:35:19 10/26/11
 
  Generated by Mentor Graphics' HDL Designer(TM) 2010.2a (Build 7)
 
  
   VHDL Architecture lab5_lib.myCpu.struct
  
   Created:
            by - mg255.bin (cparch10.ecn.purdue.edu)
            at - 12:37:30 09/21/11
  
   Generated by Mentor Graphics' HDL Designer(TM) 2010.2a (Build 7)
  
 


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
stg "VerticalLayoutStrategy"
textVec [
*534 (Text
uid 3323,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,92000,7500,92900"
st "Package List"
blo "1000,92700"
)
*535 (MLText
uid 3324,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "1000,92900,15500,97400"
st "LIBRARY altera_mf;
USE altera_mf.all;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 3325,0
stg "VerticalLayoutStrategy"
textVec [
*536 (Text
uid 3326,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,92000,31000,92900"
st "Compiler Directives"
blo "21000,92700"
)
*537 (Text
uid 3327,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,92900,32500,93800"
st "Pre-module directives:"
blo "21000,93600"
)
*538 (MLText
uid 3328,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,93800,31100,95600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*539 (Text
uid 3329,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,95600,33000,96500"
st "Post-module directives:"
blo "21000,96300"
)
*540 (MLText
uid 3330,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,92000,21000,92000"
tm "BdCompilerDirectivesTextMgr"
)
*541 (Text
uid 3331,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,96500,32500,97400"
st "End-module directives:"
blo "21000,97200"
)
*542 (MLText
uid 3332,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21000,97400,21000,97400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,21,1928,1062"
viewArea "-43123,811,54175,51817"
cachedDiagramExtent "-17000,-10000,153000,186500"
hasePageBreakOrigin 1
pageBreakOrigin "-11000,-3000"
lastUid 6256,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*543 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*544 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*545 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*546 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*547 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*548 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*549 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*550 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*551 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*552 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*553 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*554 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*555 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*556 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*557 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*558 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*559 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*560 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*561 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*562 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*563 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "18000,92000,24500,92900"
st "Declarations"
blo "18000,92700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "18000,92900,21000,93800"
st "Ports:"
blo "18000,93600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "18000,104600,22500,105500"
st "Pre User:"
blo "18000,105300"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18000,92000,18000,92000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "18000,105500,26500,106400"
st "Diagram Signals:"
blo "18000,106200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "18000,185600,23500,186500"
st "Post User:"
blo "18000,186300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18000,92000,18000,92000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 101,0
usingSuid 1
emptyRow *564 (LEmptyRow
)
uid 3335,0
optionalChildren [
*565 (RefLabelRowHdr
)
*566 (TitleRowHdr
)
*567 (FilterRowHdr
)
*568 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*569 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*570 (GroupColHdr
tm "GroupColHdrMgr"
)
*571 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*572 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*573 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*574 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*575 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*576 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_datain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 13
suid 1,0
)
)
uid 3138,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MemWr"
t "std_logic"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 14
suid 2,0
)
)
uid 3140,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_REGWR"
t "std_logic"
o 15
suid 3,0
)
)
uid 3142,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_AluOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
suid 4,0
)
)
uid 3144,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Negt"
t "std_logic"
o 17
suid 5,0
)
)
uid 3146,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AluOp"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 6,0
)
)
uid 3148,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Funct"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 19
suid 7,0
)
)
uid 3150,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_OpCode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 20
suid 8,0
)
)
uid 3152,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_BusA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 21
suid 9,0
)
)
uid 3154,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Imm16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 10,0
)
)
uid 3156,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
suid 11,0
)
)
uid 3158,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
suid 12,0
)
)
uid 3160,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_SLT_En"
t "std_logic"
o 25
suid 13,0
)
)
uid 3162,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_JAL"
t "std_logic"
o 26
suid 14,0
)
)
uid 3164,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_MemWr"
t "std_logic"
o 27
suid 15,0
)
)
uid 3166,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_LUI"
t "std_logic"
o 28
suid 16,0
)
)
uid 3168,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_MEM2REG"
t "std_logic"
o 29
suid 17,0
)
)
uid 3170,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_REGWR"
t "std_logic"
o 30
suid 18,0
)
)
uid 3172,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_XtdOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 19,0
)
)
uid 3174,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AluSrc"
t "std_logic"
o 34
suid 22,0
)
)
uid 3180,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WB_REGWR"
t "std_logic"
o 35
suid 23,0
)
)
uid 3182,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Shamt32"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 24,0
)
)
uid 3184,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 37
suid 25,0
)
)
uid 3186,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rs"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 38
suid 26,0
)
)
uid 3188,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdat1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- read port 1"
o 39
suid 27,0
)
)
uid 3190,0
)
*602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdat2"
t "std_logic_vector"
b "(31 DOWNTO 0)"
eolc "-- read port 2"
o 40
suid 28,0
)
)
uid 3192,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Funct"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 41
suid 29,0
)
)
uid 3194,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Imm16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 42
suid 30,0
)
)
uid 3196,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OpCode"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 43
suid 31,0
)
)
uid 3198,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Shamt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 44
suid 32,0
)
)
uid 3200,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IF_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 45
suid 33,0
)
)
uid 3202,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IF_JAddr26"
t "std_logic_vector"
b "(25 DOWNTO 0)"
o 46
suid 34,0
)
)
uid 3204,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IF_JMP"
t "std_logic"
o 47
suid 35,0
)
)
uid 3206,0
)
*610 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HALT1"
t "std_logic"
o 48
suid 36,0
)
)
uid 3208,0
)
*611 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MEM_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 49
suid 37,0
)
)
uid 3210,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_XtdOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 50
suid 38,0
)
)
uid 3212,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_PC_4"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 51
suid 39,0
)
)
uid 3214,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExtOp"
t "std_logic"
o 52
suid 40,0
)
)
uid 3216,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OvrFlo"
t "std_logic"
o 53
suid 41,0
)
)
uid 3218,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO"
t "std_logic"
o 54
suid 42,0
)
)
uid 3220,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LUI"
t "std_logic"
o 55
suid 43,0
)
)
uid 3222,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegWr"
t "std_logic"
o 56
suid 44,0
)
)
uid 3224,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "JAL"
t "std_logic"
o 57
suid 45,0
)
)
uid 3226,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SLT_EN"
t "std_logic"
o 58
suid 46,0
)
)
uid 3228,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_Instr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 59
suid 47,0
)
)
uid 3230,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem2Reg"
t "std_logic"
o 60
suid 48,0
)
)
uid 3232,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegDest"
t "std_logic"
o 61
suid 49,0
)
)
uid 3234,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 62
suid 50,0
)
)
uid 3236,0
)
*625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Freeze"
t "std_logic"
o 63
suid 51,0
)
)
uid 3238,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IF_PCSkip"
t "std_logic"
o 64
suid 52,0
)
)
uid 3240,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Halt"
t "std_logic"
o 65
suid 53,0
)
)
uid 3242,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_Halt"
t "std_logic"
o 66
suid 54,0
)
)
uid 3244,0
)
*629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_EQ"
t "std_logic"
eolc "-- branch purposes"
o 67
suid 55,0
)
)
uid 3246,0
)
*630 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_PcSrc"
t "std_logic"
o 68
suid 56,0
)
)
uid 3248,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_JR"
t "std_logic"
prec "--					JMP,PcSrc,LD												: out std_logic;"
preAdd 0
o 69
suid 57,0
)
)
uid 3250,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_Imm16L2"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 70
suid 58,0
)
)
uid 3252,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 71
suid 59,0
)
)
uid 3254,0
)
*634 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WB_datain"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 72
suid 60,0
)
)
uid 3256,0
)
*635 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 73
suid 61,0
)
)
uid 3258,0
)
*636 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 74
suid 62,0
)
)
uid 3260,0
)
*637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_SRL_SLL"
t "std_logic"
o 75
suid 63,0
)
)
uid 3262,0
)
*638 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WB_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 76
suid 64,0
)
)
uid 3264,0
)
*639 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Shamt32"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 77
suid 65,0
)
)
uid 3266,0
)
*640 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Rw"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 78
suid 66,0
)
)
uid 3268,0
)
*641 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_SRL_SLL"
t "std_logic"
o 79
suid 67,0
)
)
uid 3270,0
)
*642 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_Rt"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 80
suid 68,0
)
)
uid 3272,0
)
*643 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_FLUSH"
t "std_logic"
o 81
suid 69,0
)
)
uid 3274,0
)
*644 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_ASel"
t "std_logic"
o 82
suid 70,0
)
)
uid 3276,0
)
*645 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_BSel"
t "std_logic"
o 83
suid 71,0
)
)
uid 3278,0
)
*646 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_FwdA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 84
suid 72,0
)
)
uid 3280,0
)
*647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_FwdB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 85
suid 73,0
)
)
uid 3282,0
)
*648 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_FwdMuxA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 86
suid 74,0
)
)
uid 3284,0
)
*649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ID_FwdMuxB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 87
suid 75,0
)
)
uid 3286,0
)
*650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_MEM2REG_internal"
t "std_logic"
prec "-- Implicit buffer signal declarations"
preAdd 0
o 88
suid 78,0
)
)
uid 3292,0
)
*651 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_Out_internal"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 89
suid 79,0
)
)
uid 3294,0
)
*652 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_internal"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 90
suid 80,0
)
)
uid 3296,0
)
*653 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 81,0
)
)
uid 3298,0
)
*654 (LeafLogPort
port (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 82,0
)
)
uid 3300,0
)
*655 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 83,0
)
)
uid 3302,0
)
*656 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MEM_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 84,0
)
)
uid 3304,0
)
*657 (LeafLogPort
port (LogicalPort
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 85,0
)
)
uid 3306,0
)
*658 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "PC"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 86,0
)
)
uid 3308,0
)
*659 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MEM_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 87,0
)
)
uid 3310,0
)
*660 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MEM_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 88,0
)
)
uid 3312,0
)
*661 (LeafLogPort
port (LogicalPort
decl (Decl
n "hit"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 89,0
)
)
uid 3314,0
)
*662 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WB_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 90,0
)
)
uid 3316,0
)
*663 (LeafLogPort
port (LogicalPort
decl (Decl
n "MEM_ramOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 92,0
)
)
uid 3320,0
)
*664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EX_SLMuxOut"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 33
suid 98,0
)
)
uid 5036,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "B"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 32
suid 100,0
)
)
uid 5860,0
)
*666 (LeafLogPort
port (LogicalPort
decl (Decl
n "pauseCPU"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 101,0
)
)
uid 6255,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3348,0
optionalChildren [
*667 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *668 (MRCItem
litem &564
pos 90
dimension 20
)
uid 3350,0
optionalChildren [
*669 (MRCItem
litem &565
pos 0
dimension 20
uid 3351,0
)
*670 (MRCItem
litem &566
pos 1
dimension 23
uid 3352,0
)
*671 (MRCItem
litem &567
pos 2
hidden 1
dimension 20
uid 3353,0
)
*672 (MRCItem
litem &577
pos 11
dimension 20
uid 3139,0
)
*673 (MRCItem
litem &578
pos 12
dimension 20
uid 3141,0
)
*674 (MRCItem
litem &579
pos 13
dimension 20
uid 3143,0
)
*675 (MRCItem
litem &580
pos 14
dimension 20
uid 3145,0
)
*676 (MRCItem
litem &581
pos 15
dimension 20
uid 3147,0
)
*677 (MRCItem
litem &582
pos 16
dimension 20
uid 3149,0
)
*678 (MRCItem
litem &583
pos 17
dimension 20
uid 3151,0
)
*679 (MRCItem
litem &584
pos 18
dimension 20
uid 3153,0
)
*680 (MRCItem
litem &585
pos 19
dimension 20
uid 3155,0
)
*681 (MRCItem
litem &586
pos 20
dimension 20
uid 3157,0
)
*682 (MRCItem
litem &587
pos 21
dimension 20
uid 3159,0
)
*683 (MRCItem
litem &588
pos 22
dimension 20
uid 3161,0
)
*684 (MRCItem
litem &589
pos 23
dimension 20
uid 3163,0
)
*685 (MRCItem
litem &590
pos 24
dimension 20
uid 3165,0
)
*686 (MRCItem
litem &591
pos 25
dimension 20
uid 3167,0
)
*687 (MRCItem
litem &592
pos 26
dimension 20
uid 3169,0
)
*688 (MRCItem
litem &593
pos 27
dimension 20
uid 3171,0
)
*689 (MRCItem
litem &594
pos 28
dimension 20
uid 3173,0
)
*690 (MRCItem
litem &595
pos 29
dimension 20
uid 3175,0
)
*691 (MRCItem
litem &596
pos 31
dimension 20
uid 3181,0
)
*692 (MRCItem
litem &597
pos 32
dimension 20
uid 3183,0
)
*693 (MRCItem
litem &598
pos 33
dimension 20
uid 3185,0
)
*694 (MRCItem
litem &599
pos 34
dimension 20
uid 3187,0
)
*695 (MRCItem
litem &600
pos 35
dimension 20
uid 3189,0
)
*696 (MRCItem
litem &601
pos 36
dimension 20
uid 3191,0
)
*697 (MRCItem
litem &602
pos 37
dimension 20
uid 3193,0
)
*698 (MRCItem
litem &603
pos 38
dimension 20
uid 3195,0
)
*699 (MRCItem
litem &604
pos 39
dimension 20
uid 3197,0
)
*700 (MRCItem
litem &605
pos 40
dimension 20
uid 3199,0
)
*701 (MRCItem
litem &606
pos 41
dimension 20
uid 3201,0
)
*702 (MRCItem
litem &607
pos 42
dimension 20
uid 3203,0
)
*703 (MRCItem
litem &608
pos 43
dimension 20
uid 3205,0
)
*704 (MRCItem
litem &609
pos 44
dimension 20
uid 3207,0
)
*705 (MRCItem
litem &610
pos 45
dimension 20
uid 3209,0
)
*706 (MRCItem
litem &611
pos 46
dimension 20
uid 3211,0
)
*707 (MRCItem
litem &612
pos 47
dimension 20
uid 3213,0
)
*708 (MRCItem
litem &613
pos 48
dimension 20
uid 3215,0
)
*709 (MRCItem
litem &614
pos 49
dimension 20
uid 3217,0
)
*710 (MRCItem
litem &615
pos 50
dimension 20
uid 3219,0
)
*711 (MRCItem
litem &616
pos 51
dimension 20
uid 3221,0
)
*712 (MRCItem
litem &617
pos 52
dimension 20
uid 3223,0
)
*713 (MRCItem
litem &618
pos 53
dimension 20
uid 3225,0
)
*714 (MRCItem
litem &619
pos 54
dimension 20
uid 3227,0
)
*715 (MRCItem
litem &620
pos 55
dimension 20
uid 3229,0
)
*716 (MRCItem
litem &621
pos 56
dimension 20
uid 3231,0
)
*717 (MRCItem
litem &622
pos 57
dimension 20
uid 3233,0
)
*718 (MRCItem
litem &623
pos 58
dimension 20
uid 3235,0
)
*719 (MRCItem
litem &624
pos 59
dimension 20
uid 3237,0
)
*720 (MRCItem
litem &625
pos 60
dimension 20
uid 3239,0
)
*721 (MRCItem
litem &626
pos 61
dimension 20
uid 3241,0
)
*722 (MRCItem
litem &627
pos 62
dimension 20
uid 3243,0
)
*723 (MRCItem
litem &628
pos 63
dimension 20
uid 3245,0
)
*724 (MRCItem
litem &629
pos 64
dimension 20
uid 3247,0
)
*725 (MRCItem
litem &630
pos 65
dimension 20
uid 3249,0
)
*726 (MRCItem
litem &631
pos 66
dimension 20
uid 3251,0
)
*727 (MRCItem
litem &632
pos 67
dimension 20
uid 3253,0
)
*728 (MRCItem
litem &633
pos 68
dimension 20
uid 3255,0
)
*729 (MRCItem
litem &634
pos 69
dimension 20
uid 3257,0
)
*730 (MRCItem
litem &635
pos 70
dimension 20
uid 3259,0
)
*731 (MRCItem
litem &636
pos 71
dimension 20
uid 3261,0
)
*732 (MRCItem
litem &637
pos 72
dimension 20
uid 3263,0
)
*733 (MRCItem
litem &638
pos 73
dimension 20
uid 3265,0
)
*734 (MRCItem
litem &639
pos 74
dimension 20
uid 3267,0
)
*735 (MRCItem
litem &640
pos 75
dimension 20
uid 3269,0
)
*736 (MRCItem
litem &641
pos 76
dimension 20
uid 3271,0
)
*737 (MRCItem
litem &642
pos 77
dimension 20
uid 3273,0
)
*738 (MRCItem
litem &643
pos 78
dimension 20
uid 3275,0
)
*739 (MRCItem
litem &644
pos 79
dimension 20
uid 3277,0
)
*740 (MRCItem
litem &645
pos 80
dimension 20
uid 3279,0
)
*741 (MRCItem
litem &646
pos 81
dimension 20
uid 3281,0
)
*742 (MRCItem
litem &647
pos 82
dimension 20
uid 3283,0
)
*743 (MRCItem
litem &648
pos 83
dimension 20
uid 3285,0
)
*744 (MRCItem
litem &649
pos 84
dimension 20
uid 3287,0
)
*745 (MRCItem
litem &650
pos 85
dimension 20
uid 3293,0
)
*746 (MRCItem
litem &651
pos 86
dimension 20
uid 3295,0
)
*747 (MRCItem
litem &652
pos 87
dimension 20
uid 3297,0
)
*748 (MRCItem
litem &653
pos 0
dimension 20
uid 3299,0
)
*749 (MRCItem
litem &654
pos 1
dimension 20
uid 3301,0
)
*750 (MRCItem
litem &655
pos 2
dimension 20
uid 3303,0
)
*751 (MRCItem
litem &656
pos 3
dimension 20
uid 3305,0
)
*752 (MRCItem
litem &657
pos 4
dimension 20
uid 3307,0
)
*753 (MRCItem
litem &658
pos 5
dimension 20
uid 3309,0
)
*754 (MRCItem
litem &659
pos 6
dimension 20
uid 3311,0
)
*755 (MRCItem
litem &660
pos 7
dimension 20
uid 3313,0
)
*756 (MRCItem
litem &661
pos 8
dimension 20
uid 3315,0
)
*757 (MRCItem
litem &662
pos 9
dimension 20
uid 3317,0
)
*758 (MRCItem
litem &663
pos 10
dimension 20
uid 3321,0
)
*759 (MRCItem
litem &664
pos 30
dimension 20
uid 5037,0
)
*760 (MRCItem
litem &665
pos 88
dimension 20
uid 5861,0
)
*761 (MRCItem
litem &666
pos 89
dimension 20
uid 6256,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3354,0
optionalChildren [
*762 (MRCItem
litem &568
pos 0
dimension 20
uid 3355,0
)
*763 (MRCItem
litem &570
pos 1
dimension 50
uid 3356,0
)
*764 (MRCItem
litem &571
pos 2
dimension 100
uid 3357,0
)
*765 (MRCItem
litem &572
pos 3
dimension 50
uid 3358,0
)
*766 (MRCItem
litem &573
pos 4
dimension 100
uid 3359,0
)
*767 (MRCItem
litem &574
pos 5
dimension 100
uid 3360,0
)
*768 (MRCItem
litem &575
pos 6
dimension 50
uid 3361,0
)
*769 (MRCItem
litem &576
pos 7
dimension 80
uid 3362,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3349,0
vaOverrides [
]
)
]
)
uid 3334,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *770 (LEmptyRow
)
uid 3364,0
optionalChildren [
*771 (RefLabelRowHdr
)
*772 (TitleRowHdr
)
*773 (FilterRowHdr
)
*774 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*775 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*776 (GroupColHdr
tm "GroupColHdrMgr"
)
*777 (NameColHdr
tm "GenericNameColHdrMgr"
)
*778 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*779 (InitColHdr
tm "GenericValueColHdrMgr"
)
*780 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*781 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3376,0
optionalChildren [
*782 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *783 (MRCItem
litem &770
pos 0
dimension 20
)
uid 3378,0
optionalChildren [
*784 (MRCItem
litem &771
pos 0
dimension 20
uid 3379,0
)
*785 (MRCItem
litem &772
pos 1
dimension 23
uid 3380,0
)
*786 (MRCItem
litem &773
pos 2
hidden 1
dimension 20
uid 3381,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3382,0
optionalChildren [
*787 (MRCItem
litem &774
pos 0
dimension 20
uid 3383,0
)
*788 (MRCItem
litem &776
pos 1
dimension 50
uid 3384,0
)
*789 (MRCItem
litem &777
pos 2
dimension 100
uid 3385,0
)
*790 (MRCItem
litem &778
pos 3
dimension 100
uid 3386,0
)
*791 (MRCItem
litem &779
pos 4
dimension 50
uid 3387,0
)
*792 (MRCItem
litem &780
pos 5
dimension 50
uid 3388,0
)
*793 (MRCItem
litem &781
pos 6
dimension 80
uid 3389,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3377,0
vaOverrides [
]
)
]
)
uid 3363,0
type 1
)
activeModelName "BlockDiag"
)
