\hypertarget{struct_dmac}{}\section{Dmac Struct Reference}
\label{struct_dmac}\index{Dmac@{Dmac}}


D\+M\+AC A\+PB hardware registers.  




{\ttfamily \#include $<$dmac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_t_r_l___type}{D\+M\+A\+C\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a58f09c87a750300ff7f9f93be50a0e8c}{C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 16) Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a8cff57cdf7087fb7578c13f27baa6756}{C\+R\+C\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x02 (R/W 16) C\+RC Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_d_a_t_a_i_n___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+D\+A\+T\+A\+I\+N\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_accb22162a1c2577d47964bcccdbea0fc}{C\+R\+C\+D\+A\+T\+A\+IN}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) C\+RC Data Input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_c_h_k_s_u_m___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+C\+H\+K\+S\+U\+M\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a2ff786653f028d384972f7802372be87}{C\+R\+C\+C\+H\+K\+S\+UM}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) C\+RC Checksum. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_af66ca4b9f5a6270cd37a5322e41e27af}{C\+R\+C\+S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 8) C\+RC Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___d_b_g_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_af28d69d1472a67b2881b73eec8dd366f}{D\+B\+G\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0D (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___q_o_s_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+Q\+O\+S\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a421b7353ef375d478b4f09ca5d74f2df}{Q\+O\+S\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0E (R/W 8) Q\+OS Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_a092866123ac46d0985136e4dca2f36f4}{Reserved1}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a3e1671940da05ad5800230cf398310d0}{S\+W\+T\+R\+I\+G\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Software Trigger Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type}{D\+M\+A\+C\+\_\+\+P\+R\+I\+C\+T\+R\+L0\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a68268a89356b2aa69cc5fdac65c4cdff}{P\+R\+I\+C\+T\+R\+L0}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Priority Control 0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_a8bdc4a639d3a39ae271ce60299b45c28}{Reserved2}} \mbox{[}0x8\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___i_n_t_p_e_n_d___type}{D\+M\+A\+C\+\_\+\+I\+N\+T\+P\+E\+N\+D\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a3d322167585abb8aa35805bb00e9bf54}{I\+N\+T\+P\+E\+ND}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/W 16) Interrupt Pending. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_ad07c4ef2ff7a794403c53387495e8d6d}{Reserved3}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___i_n_t_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a554dd4501cfc63278a4a2838ab2bfcfc}{I\+N\+T\+S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x24 (R/ 32) Interrupt Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___b_u_s_y_c_h___type}{D\+M\+A\+C\+\_\+\+B\+U\+S\+Y\+C\+H\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a27fb47563710a73c606be602d1511591}{B\+U\+S\+Y\+CH}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x28 (R/ 32) Busy Channels. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___p_e_n_d_c_h___type}{D\+M\+A\+C\+\_\+\+P\+E\+N\+D\+C\+H\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_acf69858689aba40deb2d58ae55bd0006}{P\+E\+N\+D\+CH}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2C (R/ 32) Pending Channels. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___a_c_t_i_v_e___type}{D\+M\+A\+C\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a9870bb49af321427ca8bdf49fa753ec2}{A\+C\+T\+I\+VE}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x30 (R/ 32) Active Channel and Levels. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___b_a_s_e_a_d_d_r___type}{D\+M\+A\+C\+\_\+\+B\+A\+S\+E\+A\+D\+D\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a0d16ac99028838e03c07101c9461a101}{B\+A\+S\+E\+A\+D\+DR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x34 (R/W 32) Descriptor Memory Section Base Address. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___w_r_b_a_d_d_r___type}{D\+M\+A\+C\+\_\+\+W\+R\+B\+A\+D\+D\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_ae67c9b5dfcbbc13be0738813e8cf1db5}{W\+R\+B\+A\+D\+DR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x38 (R/W 32) Write-\/\+Back Memory Section Base Address. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_abf127d09ee1c1a9cf2b0d88d946dbe0a}{Reserved4}} \mbox{[}0x3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_d___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+D\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a8ca3ffa77dadd1671aea1c0dae79203e}{C\+H\+ID}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x3F (R/W 8) Channel ID. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_c_t_r_l_a___type}{D\+M\+A\+C\+\_\+\+C\+H\+C\+T\+R\+L\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a67ecb1bfb5647ab51566b780cc945203}{C\+H\+C\+T\+R\+LA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x40 (R/W 8) Channel Control A. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_a033695717f8be7f53c1fb9bf2601212b}{Reserved5}} \mbox{[}0x3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_c_t_r_l_b___type}{D\+M\+A\+C\+\_\+\+C\+H\+C\+T\+R\+L\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a016e66155d79c414f5deb16a30e5caeb}{C\+H\+C\+T\+R\+LB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x44 (R/W 32) Channel Control B. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dmac_a90ebeceec1a70581f0fc4da2e250e4a6}{Reserved6}} \mbox{[}0x4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a162ee7b98e87fe47dbb2dbcf5312b08b}{C\+H\+I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4C (R/W 8) Channel Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a47abea7e3b538e7a0598831c2bbcb399}{C\+H\+I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4D (R/W 8) Channel Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_f_l_a_g___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_a70ede4f59f6bbe9db017cabb7d6e8a1e}{C\+H\+I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___c_h_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+C\+H\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_dmac_ab0c06a8ab70dab542d1320d903c643ba}{C\+H\+S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4F (R/ 8) Channel Status. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+AC A\+PB hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_dmac_a9870bb49af321427ca8bdf49fa753ec2}\label{struct_dmac_a9870bb49af321427ca8bdf49fa753ec2}} 
\index{Dmac@{Dmac}!ACTIVE@{ACTIVE}}
\index{ACTIVE@{ACTIVE}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{ACTIVE}{ACTIVE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___a_c_t_i_v_e___type}{D\+M\+A\+C\+\_\+\+A\+C\+T\+I\+V\+E\+\_\+\+Type}} A\+C\+T\+I\+VE}



Offset\+: 0x30 (R/ 32) Active Channel and Levels. 

\mbox{\Hypertarget{struct_dmac_a0d16ac99028838e03c07101c9461a101}\label{struct_dmac_a0d16ac99028838e03c07101c9461a101}} 
\index{Dmac@{Dmac}!BASEADDR@{BASEADDR}}
\index{BASEADDR@{BASEADDR}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{BASEADDR}{BASEADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___b_a_s_e_a_d_d_r___type}{D\+M\+A\+C\+\_\+\+B\+A\+S\+E\+A\+D\+D\+R\+\_\+\+Type}} B\+A\+S\+E\+A\+D\+DR}



Offset\+: 0x34 (R/W 32) Descriptor Memory Section Base Address. 

\mbox{\Hypertarget{struct_dmac_a27fb47563710a73c606be602d1511591}\label{struct_dmac_a27fb47563710a73c606be602d1511591}} 
\index{Dmac@{Dmac}!BUSYCH@{BUSYCH}}
\index{BUSYCH@{BUSYCH}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{BUSYCH}{BUSYCH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___b_u_s_y_c_h___type}{D\+M\+A\+C\+\_\+\+B\+U\+S\+Y\+C\+H\+\_\+\+Type}} B\+U\+S\+Y\+CH}



Offset\+: 0x28 (R/ 32) Busy Channels. 

\mbox{\Hypertarget{struct_dmac_a67ecb1bfb5647ab51566b780cc945203}\label{struct_dmac_a67ecb1bfb5647ab51566b780cc945203}} 
\index{Dmac@{Dmac}!CHCTRLA@{CHCTRLA}}
\index{CHCTRLA@{CHCTRLA}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHCTRLA}{CHCTRLA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_c_t_r_l_a___type}{D\+M\+A\+C\+\_\+\+C\+H\+C\+T\+R\+L\+A\+\_\+\+Type}} C\+H\+C\+T\+R\+LA}



Offset\+: 0x40 (R/W 8) Channel Control A. 

\mbox{\Hypertarget{struct_dmac_a016e66155d79c414f5deb16a30e5caeb}\label{struct_dmac_a016e66155d79c414f5deb16a30e5caeb}} 
\index{Dmac@{Dmac}!CHCTRLB@{CHCTRLB}}
\index{CHCTRLB@{CHCTRLB}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHCTRLB}{CHCTRLB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_c_t_r_l_b___type}{D\+M\+A\+C\+\_\+\+C\+H\+C\+T\+R\+L\+B\+\_\+\+Type}} C\+H\+C\+T\+R\+LB}



Offset\+: 0x44 (R/W 32) Channel Control B. 

\mbox{\Hypertarget{struct_dmac_a8ca3ffa77dadd1671aea1c0dae79203e}\label{struct_dmac_a8ca3ffa77dadd1671aea1c0dae79203e}} 
\index{Dmac@{Dmac}!CHID@{CHID}}
\index{CHID@{CHID}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHID}{CHID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_d___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+D\+\_\+\+Type}} C\+H\+ID}



Offset\+: 0x3F (R/W 8) Channel ID. 

\mbox{\Hypertarget{struct_dmac_a162ee7b98e87fe47dbb2dbcf5312b08b}\label{struct_dmac_a162ee7b98e87fe47dbb2dbcf5312b08b}} 
\index{Dmac@{Dmac}!CHINTENCLR@{CHINTENCLR}}
\index{CHINTENCLR@{CHINTENCLR}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHINTENCLR}{CHINTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_e_n_c_l_r___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} C\+H\+I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x4C (R/W 8) Channel Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_dmac_a47abea7e3b538e7a0598831c2bbcb399}\label{struct_dmac_a47abea7e3b538e7a0598831c2bbcb399}} 
\index{Dmac@{Dmac}!CHINTENSET@{CHINTENSET}}
\index{CHINTENSET@{CHINTENSET}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHINTENSET}{CHINTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_e_n_s_e_t___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} C\+H\+I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x4D (R/W 8) Channel Interrupt Enable Set. 

\mbox{\Hypertarget{struct_dmac_a70ede4f59f6bbe9db017cabb7d6e8a1e}\label{struct_dmac_a70ede4f59f6bbe9db017cabb7d6e8a1e}} 
\index{Dmac@{Dmac}!CHINTFLAG@{CHINTFLAG}}
\index{CHINTFLAG@{CHINTFLAG}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHINTFLAG}{CHINTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_h_i_n_t_f_l_a_g___type}{D\+M\+A\+C\+\_\+\+C\+H\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} C\+H\+I\+N\+T\+F\+L\+AG}



Offset\+: 0x4E (R/W 8) Channel Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_dmac_ab0c06a8ab70dab542d1320d903c643ba}\label{struct_dmac_ab0c06a8ab70dab542d1320d903c643ba}} 
\index{Dmac@{Dmac}!CHSTATUS@{CHSTATUS}}
\index{CHSTATUS@{CHSTATUS}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CHSTATUS}{CHSTATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___c_h_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+C\+H\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} C\+H\+S\+T\+A\+T\+US}



Offset\+: 0x4F (R/ 8) Channel Status. 

\mbox{\Hypertarget{struct_dmac_a2ff786653f028d384972f7802372be87}\label{struct_dmac_a2ff786653f028d384972f7802372be87}} 
\index{Dmac@{Dmac}!CRCCHKSUM@{CRCCHKSUM}}
\index{CRCCHKSUM@{CRCCHKSUM}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CRCCHKSUM}{CRCCHKSUM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_c_h_k_s_u_m___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+C\+H\+K\+S\+U\+M\+\_\+\+Type}} C\+R\+C\+C\+H\+K\+S\+UM}



Offset\+: 0x08 (R/W 32) C\+RC Checksum. 

\mbox{\Hypertarget{struct_dmac_a8cff57cdf7087fb7578c13f27baa6756}\label{struct_dmac_a8cff57cdf7087fb7578c13f27baa6756}} 
\index{Dmac@{Dmac}!CRCCTRL@{CRCCTRL}}
\index{CRCCTRL@{CRCCTRL}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CRCCTRL}{CRCCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+C\+T\+R\+L\+\_\+\+Type}} C\+R\+C\+C\+T\+RL}



Offset\+: 0x02 (R/W 16) C\+RC Control. 

\mbox{\Hypertarget{struct_dmac_accb22162a1c2577d47964bcccdbea0fc}\label{struct_dmac_accb22162a1c2577d47964bcccdbea0fc}} 
\index{Dmac@{Dmac}!CRCDATAIN@{CRCDATAIN}}
\index{CRCDATAIN@{CRCDATAIN}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CRCDATAIN}{CRCDATAIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_d_a_t_a_i_n___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+D\+A\+T\+A\+I\+N\+\_\+\+Type}} C\+R\+C\+D\+A\+T\+A\+IN}



Offset\+: 0x04 (R/W 32) C\+RC Data Input. 

\mbox{\Hypertarget{struct_dmac_af66ca4b9f5a6270cd37a5322e41e27af}\label{struct_dmac_af66ca4b9f5a6270cd37a5322e41e27af}} 
\index{Dmac@{Dmac}!CRCSTATUS@{CRCSTATUS}}
\index{CRCSTATUS@{CRCSTATUS}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CRCSTATUS}{CRCSTATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_r_c_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+C\+R\+C\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} C\+R\+C\+S\+T\+A\+T\+US}



Offset\+: 0x0C (R/W 8) C\+RC Status. 

\mbox{\Hypertarget{struct_dmac_a58f09c87a750300ff7f9f93be50a0e8c}\label{struct_dmac_a58f09c87a750300ff7f9f93be50a0e8c}} 
\index{Dmac@{Dmac}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___c_t_r_l___type}{D\+M\+A\+C\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} C\+T\+RL}



Offset\+: 0x00 (R/W 16) Control. 

\mbox{\Hypertarget{struct_dmac_af28d69d1472a67b2881b73eec8dd366f}\label{struct_dmac_af28d69d1472a67b2881b73eec8dd366f}} 
\index{Dmac@{Dmac}!DBGCTRL@{DBGCTRL}}
\index{DBGCTRL@{DBGCTRL}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{DBGCTRL}{DBGCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___d_b_g_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} D\+B\+G\+C\+T\+RL}



Offset\+: 0x0D (R/W 8) Debug Control. 

\mbox{\Hypertarget{struct_dmac_a3d322167585abb8aa35805bb00e9bf54}\label{struct_dmac_a3d322167585abb8aa35805bb00e9bf54}} 
\index{Dmac@{Dmac}!INTPEND@{INTPEND}}
\index{INTPEND@{INTPEND}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{INTPEND}{INTPEND}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___i_n_t_p_e_n_d___type}{D\+M\+A\+C\+\_\+\+I\+N\+T\+P\+E\+N\+D\+\_\+\+Type}} I\+N\+T\+P\+E\+ND}



Offset\+: 0x20 (R/W 16) Interrupt Pending. 

\mbox{\Hypertarget{struct_dmac_a554dd4501cfc63278a4a2838ab2bfcfc}\label{struct_dmac_a554dd4501cfc63278a4a2838ab2bfcfc}} 
\index{Dmac@{Dmac}!INTSTATUS@{INTSTATUS}}
\index{INTSTATUS@{INTSTATUS}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{INTSTATUS}{INTSTATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___i_n_t_s_t_a_t_u_s___type}{D\+M\+A\+C\+\_\+\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} I\+N\+T\+S\+T\+A\+T\+US}



Offset\+: 0x24 (R/ 32) Interrupt Status. 

\mbox{\Hypertarget{struct_dmac_acf69858689aba40deb2d58ae55bd0006}\label{struct_dmac_acf69858689aba40deb2d58ae55bd0006}} 
\index{Dmac@{Dmac}!PENDCH@{PENDCH}}
\index{PENDCH@{PENDCH}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{PENDCH}{PENDCH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_m_a_c___p_e_n_d_c_h___type}{D\+M\+A\+C\+\_\+\+P\+E\+N\+D\+C\+H\+\_\+\+Type}} P\+E\+N\+D\+CH}



Offset\+: 0x2C (R/ 32) Pending Channels. 

\mbox{\Hypertarget{struct_dmac_a68268a89356b2aa69cc5fdac65c4cdff}\label{struct_dmac_a68268a89356b2aa69cc5fdac65c4cdff}} 
\index{Dmac@{Dmac}!PRICTRL0@{PRICTRL0}}
\index{PRICTRL0@{PRICTRL0}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{PRICTRL0}{PRICTRL0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___p_r_i_c_t_r_l0___type}{D\+M\+A\+C\+\_\+\+P\+R\+I\+C\+T\+R\+L0\+\_\+\+Type}} P\+R\+I\+C\+T\+R\+L0}



Offset\+: 0x14 (R/W 32) Priority Control 0. 

\mbox{\Hypertarget{struct_dmac_a421b7353ef375d478b4f09ca5d74f2df}\label{struct_dmac_a421b7353ef375d478b4f09ca5d74f2df}} 
\index{Dmac@{Dmac}!QOSCTRL@{QOSCTRL}}
\index{QOSCTRL@{QOSCTRL}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{QOSCTRL}{QOSCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___q_o_s_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+Q\+O\+S\+C\+T\+R\+L\+\_\+\+Type}} Q\+O\+S\+C\+T\+RL}



Offset\+: 0x0E (R/W 8) Q\+OS Control. 

\mbox{\Hypertarget{struct_dmac_a092866123ac46d0985136e4dca2f36f4}\label{struct_dmac_a092866123ac46d0985136e4dca2f36f4}} 
\index{Dmac@{Dmac}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1\mbox{[}0x1\mbox{]}}

\mbox{\Hypertarget{struct_dmac_a8bdc4a639d3a39ae271ce60299b45c28}\label{struct_dmac_a8bdc4a639d3a39ae271ce60299b45c28}} 
\index{Dmac@{Dmac}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2\mbox{[}0x8\mbox{]}}

\mbox{\Hypertarget{struct_dmac_ad07c4ef2ff7a794403c53387495e8d6d}\label{struct_dmac_ad07c4ef2ff7a794403c53387495e8d6d}} 
\index{Dmac@{Dmac}!Reserved3@{Reserved3}}
\index{Reserved3@{Reserved3}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved3}{Reserved3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved3\mbox{[}0x2\mbox{]}}

\mbox{\Hypertarget{struct_dmac_abf127d09ee1c1a9cf2b0d88d946dbe0a}\label{struct_dmac_abf127d09ee1c1a9cf2b0d88d946dbe0a}} 
\index{Dmac@{Dmac}!Reserved4@{Reserved4}}
\index{Reserved4@{Reserved4}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved4}{Reserved4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved4\mbox{[}0x3\mbox{]}}

\mbox{\Hypertarget{struct_dmac_a033695717f8be7f53c1fb9bf2601212b}\label{struct_dmac_a033695717f8be7f53c1fb9bf2601212b}} 
\index{Dmac@{Dmac}!Reserved5@{Reserved5}}
\index{Reserved5@{Reserved5}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved5}{Reserved5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved5\mbox{[}0x3\mbox{]}}

\mbox{\Hypertarget{struct_dmac_a90ebeceec1a70581f0fc4da2e250e4a6}\label{struct_dmac_a90ebeceec1a70581f0fc4da2e250e4a6}} 
\index{Dmac@{Dmac}!Reserved6@{Reserved6}}
\index{Reserved6@{Reserved6}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{Reserved6}{Reserved6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved6\mbox{[}0x4\mbox{]}}

\mbox{\Hypertarget{struct_dmac_a3e1671940da05ad5800230cf398310d0}\label{struct_dmac_a3e1671940da05ad5800230cf398310d0}} 
\index{Dmac@{Dmac}!SWTRIGCTRL@{SWTRIGCTRL}}
\index{SWTRIGCTRL@{SWTRIGCTRL}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{SWTRIGCTRL}{SWTRIGCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___s_w_t_r_i_g_c_t_r_l___type}{D\+M\+A\+C\+\_\+\+S\+W\+T\+R\+I\+G\+C\+T\+R\+L\+\_\+\+Type}} S\+W\+T\+R\+I\+G\+C\+T\+RL}



Offset\+: 0x10 (R/W 32) Software Trigger Control. 

\mbox{\Hypertarget{struct_dmac_ae67c9b5dfcbbc13be0738813e8cf1db5}\label{struct_dmac_ae67c9b5dfcbbc13be0738813e8cf1db5}} 
\index{Dmac@{Dmac}!WRBADDR@{WRBADDR}}
\index{WRBADDR@{WRBADDR}!Dmac@{Dmac}}
\subsubsection{\texorpdfstring{WRBADDR}{WRBADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_m_a_c___w_r_b_a_d_d_r___type}{D\+M\+A\+C\+\_\+\+W\+R\+B\+A\+D\+D\+R\+\_\+\+Type}} W\+R\+B\+A\+D\+DR}



Offset\+: 0x38 (R/W 32) Write-\/\+Back Memory Section Base Address. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dmac_8h}{dmac.\+h}}\end{DoxyCompactItemize}
