----------------------------------------------------------------------
State after executing cycle: 0

IF.PC: 4
IF.nop: 0

ID.Instr: 00000000010000000000000100000011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00000
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 1
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.nop: 1
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
WB.nop: 1
----------------------------------------------------------------------
State after executing cycle: 1

IF.PC: 8
IF.nop: 0

ID.Instr: 00000000100000000000000110000011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00010
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 1
EX.Imm: 0
EX.func7: 0

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00000
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
MEM.nop: 1
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
WB.nop: 1
----------------------------------------------------------------------
State after executing cycle: 2

IF.PC: 12
IF.nop: 0

ID.Instr: 00000000000100100000001000010011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00011
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 2
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 1
EX.Imm: 0
EX.func7: 0

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00010
MEM.rd_mem: 1
MEM.wrt_mem: 1
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00000
WB.wrt_enable: 0
WB.nop: 1
----------------------------------------------------------------------
State after executing cycle: 3

IF.PC: 16
IF.nop: 0

ID.Instr: 00000000010100100000001010110011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00011
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 2
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 1
EX.Imm: 0
EX.func7: 0

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 1
MEM.wrt_mem: 2
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00010
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 4

IF.PC: 16
IF.nop: 0

ID.Instr: 00000000010100100000001010110011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 1
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00011
MEM.rd_mem: 1
MEM.wrt_mem: 2
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 5

IF.PC: 20
IF.nop: 0

ID.Instr: 00000000010100011001010001100011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 1
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00011
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 6

IF.PC: 24
IF.nop: 0

ID.Instr: 00000000110000000000010101101111
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 1
----------------------------------------------------------------------
State after executing cycle: 7

IF.PC: 28
IF.nop: 0

ID.Instr: 11111110010000010001100011100011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 8

IF.PC: 32
IF.nop: 0

ID.Instr: 11111111111111111111111111111111
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 9

IF.PC: 36
IF.nop: 0

ID.Instr: 00000000010000000010100000100011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00101
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 10

IF.PC: 40
IF.nop: 0

ID.Instr: 00000000101000000010101000100011
ID.nop: 0

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 00100
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00101
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 11

IF.PC: 40
IF.nop: 1

ID.Instr: 00000000101000000010101000100011
ID.nop: 1

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 01010
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 0
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 0
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 00100
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00101
WB.wrt_enable: 1
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 12

IF.PC: 40
IF.nop: 1

ID.Instr: 00000000101000000010101000100011
ID.nop: 1

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 01010
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 1
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 0
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 01010
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.nop: 0
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 00100
WB.wrt_enable: 0
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 13

IF.PC: 40
IF.nop: 1

ID.Instr: 00000000101000000010101000100011
ID.nop: 1

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 01010
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 1
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 01010
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.nop: 1
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 01010
WB.wrt_enable: 0
WB.nop: 0
----------------------------------------------------------------------
State after executing cycle: 15

IF.PC: 40
IF.nop: 1

ID.Instr: 00000000101000000010101000100011
ID.nop: 1

EX.Operand1: 00000000000000000000000000000000
EX.Operand2: 00000000000000000000000000000000
EX.StData: 00000000000000000000000000000000
EX.DestReg: 01010
EX.alu_op: 00
EX.UpdatePC: 0
EX.wrt_enable: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.stallOver: 0
EX.nop: 1
EX.is_I_type: 0
EX.Imm: 0
EX.func7: 0000000
EX.Halt: 1

MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 00000000000000000000000000000000
MEM.Wrt_reg_addr: 01010
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
MEM.nop: 1
MEM.stallOver: 0

WB.Wrt_data: 00000000000000000000000000000000
WB.Wrt_reg_addr: 01010
WB.wrt_enable: 0
WB.nop: 1
