----------------------------------------------------------------------------------
-- Design Name: StepSynthesizerMain
-- Description: Main file for step synthesizer project
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity StepSynthesizerMain is
    Port ( 	Clk : in  STD_LOGIC; --clock
			Switch : in  STD_LOGIC_VECTOR (15 downto 0); --represents each switch on the nexys board
           	FreqIncr : in  STD_LOGIC; --button 1, switches between different frequencies/tones
           	Save : in  STD_LOGIC; --button 2, saves current tone to all beats with their switches flipped on
           	PlayPause : in  STD_LOGIC; --button 3, toggles between play and pause
           	Reset : in  STD_LOGIC; --button 4, resets all notes
           	Anode_Activation :out  STD_LOGIC_VECTOR (7 downto 0);
            LEDSegment : out STD_LOGIC_VECTOR (6 downto 0);
--           	LEDSegment : out  STD_LOGIC_VECTOR (7 downto 0); --led segments on seven segment display (cathode)
--           	Display : out  STD_LOGIC_VECTOR (3 downto 0); --determines which of the four seven segment displays to turn on (anode)
			LEDNote : out STD_LOGIC_VECTOR (15 downto 0); --leds above the switches, representing which beat is currently being played
			Speaker : out STD_LOGIC); --output to the speaker
end StepSynthesizerMain;

architecture Structural of StepSynthesizerMain is
	component TFlopCounter is --counter using flip flops, has three bits
    Port ( Enable : in  STD_LOGIC;
           Clk : in  STD_LOGIC;
			  Rst : in STD_LOGIC;
		     Tnum : out STD_LOGIC_VECTOR (3 downto 0));
	end component;
	component ButtonToggle is --toggles output between high and low each time input goes from low to high
    Port ( clk : in STD_LOGIC;
			  rst : in STD_LOGIC;
			  Btn : in  STD_LOGIC;
           Q : out  STD_LOGIC);
	end component;	
	component seven_segment_display is -- seven segment display
	Port ( CLOCK_100MHz : in STD_LOGIC;
               RESET : in STD_LOGIC;
               Four_bit: in STD_LOGIC_VECTOR (15 downto 0);
               Anode_Activate :out  STD_LOGIC_VECTOR (7 downto 0);
               LED : out STD_LOGIC_VECTOR (6 downto 0));
	end component;
	component DFlop3bit is --d flip flop with a 4-bit input
	 Port ( clk : in std_logic;
			  reset : in std_logic;
			  en : in std_logic;
			  d : in std_logic_vector(3 downto 0);
			  q : out std_logic_vector(3 downto 0));
	end component;
	component debounce is --debounces button presses
	 Port ( clk : in std_logic;
			  button : in std_logic;
			  result : out std_logic);
	end component;
	component PulseGenerator is --generates pulse of one clock cycle
	 Port ( clk : in std_logic;
			  incr : in std_logic;
			  q : out std_logic);
	end component;
	component clk_div2 is --divides clock frequency
	 Port (clk : in std_logic;
			 sclk : out std_logic);
	end component;
	component pwm is
	    Port ( clk_pwm : in STD_LOGIC;
           pwm_in : in STD_LOGIC_VECTOR (7 downto 0);
           pwm_out : out STD_LOGIC);
    end component;
    component sine_wave is
        Port ( clk_sw_in : in STD_LOGIC;
           tone : in std_logic_vector (3 downto 0);
           en : in STD_LOGIC;
           dataout : out STD_LOGIC_VECTOR (7 downto 0));
    end component;

	signal DEnab : std_logic_vector(15 downto 0); --enable signal to d flip-flops
	subtype note is std_logic_vector(3 downto 0); --four bits which represent a specific tone
	type note_array is array(0 to 15) of note; --array of notes used for output of d flip-flops
	signal DInp : note; --input of d-flip flops resulting from current note selected by user
	signal QOut : note_array; --output of d flip-flops
	signal ALU : std_logic_vector(15 downto 0); --input to sseg_dec
	signal Counter2En : std_logic; --enable for second counter
	signal CurrNote : std_logic_vector(3 downto 0); --represents the current beat
	signal CurrTone : note; --which tone is currently being played
	signal Count1Incr : std_logic; --enable counter1
	signal FreqIncrDebounced : std_logic; --debounced signal from button 1
	signal PlayPauseDebounced : std_logic; --debounced signal from button 3
	signal SClk : std_logic; --divided clock signal
	signal sine_wave_out : STD_LOGIC_VECTOR (7 downto 0);
	
begin

--assigns enable signal for flip flops based on switch positions and save button
inEnab : process (Switch, Save)
begin
	for I in 0 to 15 loop
		DEnab(I) <= (Switch(I) and Save);
	end loop;
end process;


--------------------------- Incrementing Frequency ----------------------------------
--debounces button 1
Debounce1 : debounce port map (
	clk => Clk,
	button => FreqIncr,
	result => FreqIncrDebounced);
	
--converts input from button 1 to single clock cycle pulse
CIncr : PulseGenerator port map (
	clk => Clk,
	incr => FreqIncrDebounced,
	q => Count1Incr);

--keeps track of the current frequency to be inputted by the user
Counter1 : TFlopCounter port map (
	Enable => Count1Incr,
	Clk => Clk,
	Rst => Reset,
	Tnum => DInp);	

 --converts the output of counter 1 to an 16-bit number so it can be sent to sseg_dec
 ALUSet : process (ALU, DInp) 
 begin
 	ALU <= "0000000000000000";
 	ALU(0) <= DInp(0);
 	ALU(1) <= DInp(1);
 	ALU(2) <= DInp(2);
 	ALU(3) <= DInp(3);
 end process;

SSegDisplay: seven_segment_display port map (
               CLOCK_100MHz => Clk,
               RESET => Reset,
               Four_bit => ALU,
               Anode_Activate => Anode_Activation,
               LED => LEDSegment );

--each flip flop represents one of the sixteen beats stored by the synth
DFlop0 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(0),
	d => DInp,
	q => QOut(0));
DFlop1 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(1),
	d => DInp,
	q => QOut(1));
DFlop2 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(2),
	d => DInp,
	q => QOut(2));
DFlop3 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(3),
	d => DInp,
	q => QOut(3));
DFlop4 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(4),
	d => DInp,
	q => QOut(4));
DFlop5 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(5),
	d => DInp,
	q => QOut(5));
DFlop6 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(6),
	d => DInp,
	q => QOut(6));
DFlop7 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(7),
	d => DInp,
	q => QOut(7));
DFlop8 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(8),
	d => DInp,
	q => QOut(8));
DFlop9 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(9),
	d => DInp,
	q => QOut(9));
DFlop10 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(10),
	d => DInp,
	q => QOut(10));
DFlop11 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(11),
	d => DInp,
	q => QOut(11));
DFlop12 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(12),
	d => DInp,
	q => QOut(12));
DFlop13 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(13),
	d => DInp,
	q => QOut(13));
DFlop14 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(14),
	d => DInp,
	q => QOut(14));
DFlop15 : DFlop3bit port map (
	clk => Clk,
	reset => Reset,
	en => DEnab(15),
	d => DInp,
	q => QOut(15));


--------------------------- Toggling PlayPause ----------------------------------
--debounces the input from button 3
Debounce2 : debounce port map (
	clk => Clk,
	button => PlayPause,
	Result => PlayPauseDebounced);

--toggles output between high and low (play and pause) when the input goes from low to high
PlayToggle : ButtonToggle port map (
	clk => Clk,
	rst => Reset,
	Btn => PlayPauseDebounced,
	Q => Counter2En);

--divides clock frequency to get correct BPM
ClockDivider : clk_div2 port map (
	clk => Clk,
	sclk => SClk);

--keeps track of the current beat
Counter2 : TFlopCounter port map (
	Enable => Counter2En,
	Clk => SClk,
	Rst => Reset,
	Tnum => CurrNote);

--multiplexer which selects which note to play based on the current beat
--CurrNote represents which switch to be played
--CurrTone represents which tone to be played on a certain switch
select_note : process (QOut,CurrNote)
begin
	case CurrNote is
		when "0000" => CurrTone <= QOut(0);
		when "0001" => CurrTone <= QOut(1);
		when "0010" => CurrTone <= QOut(2);
		when "0011" => CurrTone <= QOut(3);
		when "0100" => CurrTone <= QOut(4);
		when "0101" => CurrTone <= QOut(5);
		when "0110" => CurrTone <= QOut(6);
		when "0111" => CurrTone <= QOut(7);
		when "1000" => CurrTone <= QOut(8);
		when "1001" => CurrTone <= QOut(9);
		when "1010" => CurrTone <= QOut(10);
		when "1011" => CurrTone <= QOut(11);
		when "1100" => CurrTone <= QOut(12);
		when "1101" => CurrTone <= QOut(13);
		when "1110" => CurrTone <= QOut(14);
		when "1111" => CurrTone <= QOut(15);
		when others =>
	end case;
end process select_note;

--selects the correct LED to turn on based on which beat is being played
led_note : process (CurrNote, CurrTone)
begin
	if (CurrTone = "0000") then
		LEDNote <= "0000000000000000";
	else
		case CurrNote is
			when "0000" => LEDNote <= "1000000000000000";
			when "0001" => LEDNote <= "0100000000000000";
			when "0010" => LEDNote <= "0010000000000000";
			when "0011" => LEDNote <= "0001000000000000";
			when "0100" => LEDNote <= "0000100000000000";
			when "0101" => LEDNote <= "0000010000000000";
			when "0110" => LEDNote <= "0000001000000000";
			when "0111" => LEDNote <= "0000000100000000";
			when "1000" => LEDNote <= "0000000010000000";
			when "1001" => LEDNote <= "0000000001000000";
			when "1010" => LEDNote <= "0000000000100000";
			when "1011" => LEDNote <= "0000000000010000";
			when "1100" => LEDNote <= "0000000000001000";
			when "1101" => LEDNote <= "0000000000000100";
			when "1110" => LEDNote <= "0000000000000010";
			when "1111" => LEDNote <= "0000000000000001";
			when others =>
		end case;
	end if;
end process led_note;

SpeakerSinePlay : sine_wave port map (clk_sw_in=>clk, tone=>CurrTone, en=>Counter2En, dataout=>sine_wave_out);

PWMSine: pwm port map (clk_pwm=>clk, pwm_in=>sine_wave_out, pwm_out=>Speaker);

end Structural;
