/*
 * Copyright (c) 2017-2018 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */
#ifdef __arm__

#include <arm_neon.h>

#include "../../asmlib.hpp"

// Kernel implementation.
//
// Assume that "Apanel" points to a chunk of A blocks (each size 6xK) in read-order.
// Assume that "Bpanel" points to a chunk of B blocks (each size 8xK) in read-order.
// Assume that "Cpanel" points to a chunk of C output blocks (each size
// 8x6), the chunks being arranged in a row major fashion.
//
// Note that the intent of this is that either ablocks or bblocks will be 1
// - this construction allows the output loop to proceed in either order.

namespace arm_gemm {

void a32_sgemm_8x6_a55r1(const float *Apanel, const float *Bpanel, float *Cpanel, int ablocks, int bblocks, int K) {
    const float *a_ptr = Apanel;
    float *c_ptr = Cpanel;

    /* Work out starting values for "k" and "tails" in the inner loop. */
    int tails_initial = (K & 3);
    if (tails_initial == 0) {
        tails_initial = 4;
    }

    int k_initial = ((K+3)/4) - 1;

    for (int yb=0; yb<ablocks; yb++) {
        const float *a_ptr0 = a_ptr;
        const float *b_ptr = Bpanel;

        for (int xb=0; xb<bblocks; xb++) {
            int tails = tails_initial;
            int k = k_initial;

            a_ptr = a_ptr0;

            __asm __volatile (
                "vldr		d0, [%[a_ptr]]\n"
                "vmov.i32	q4, #0\n"
                "vldr		d1, [%[a_ptr], #0x08]\n"
                "vmov.i32	q5, #0\n"
                "vldr		d4, [%[b_ptr]]\n"
                "vmov.i32	q6, #0\n"
                "vldr		d5, [%[b_ptr], #0x08]\n"
                "vmov.i32	q7, #0\n"
                "vldr		d2, [%[a_ptr], #0x10]\n"
                "vmov.i32	q8, #0\n"
                ASM_PREFETCH("[%[b_ptr], #0x40]")
                "vmov.i32	q9, #0\n"
                ASM_PREFETCH("[%[a_ptr], #0x40]")
                "vmov.i32	q10, #0\n"
                ASM_PREFETCH("[%[b_ptr], #0x80]")
                "vmov.i32	q11, #0\n"
                ASM_PREFETCH("[%[a_ptr], #0x80]")
                "vmov.i32	q12, #0\n"
                ASM_PREFETCH("[%[b_ptr], #0XC0]")
                "vmov.i32	q13, #0\n"
                ASM_PREFETCH("[%[a_ptr], #0xC0]")
                "vmov.i32	q14, #0\n"
                ASM_PREFETCH("[%[b_ptr], #0x100]")
                "vmov.i32	q15, #0\n"
                ASM_PREFETCH("[%[a_ptr], #0x100]")
                "cmp		%[k], #0\n"
                ASM_PREFETCH("[%[b_ptr], #0x140]")
                "beq		6f\n"
                ASM_PREFETCH("[%[b_ptr], #0x180]")

                "1:\n"
                // Unroll 0
                "vmla.f32	q4, q2, d0[0]\n"
                "vldr		d6, [%[b_ptr], #0x10]\n"
                "vmla.f32	q5, q2, d0[1]\n"
                "vldr		d7, [%[b_ptr], #0x18]\n"
                "vmla.f32	q6, q2, d1[0]\n"
                "vldr		d3, [%[a_ptr], #0x18]\n"
                "vmla.f32	q7, q2, d1[1]\n"
                ASM_PREFETCH("[%[a_ptr], #0x140]")
                "vmla.f32	q8, q2, d2[0]\n"
                "subs		%[k], %[k], #1\n"
                "vmla.f32	q9, q2, d2[1]\n"
                "vldr		d4, [%[b_ptr], #0x20]\n"
                "vmla.f32	q10, q3, d0[0]\n"
                "vldr		d5, [%[b_ptr], #0x28]\n"
                "vmla.f32	q11, q3, d0[1]\n"
                "vldr		d0, [%[a_ptr], #0x20]\n"
                "vmla.f32	q12, q3, d1[0]\n"

                "vmla.f32	q13, q3, d1[1]\n"
                "vldr		d1, [%[a_ptr], #0x28]\n"
                "vmla.f32	q14, q3, d2[0]\n"

                "vmla.f32	q15, q3, d2[1]\n"
                "vldr		d6, [%[b_ptr], #0x30]\n"

                // Unroll 1
                "vmla.f32	q4, q2, d3[0]\n"
                "vldr		d7, [%[b_ptr], #0x38]\n"
                "vmla.f32	q5, q2, d3[1]\n"
                "vldr		d2, [%[a_ptr], #0x30]\n"
                "vmla.f32	q6, q2, d0[0]\n"

                "vmla.f32	q7, q2, d0[1]\n"
                ASM_PREFETCH("[%[b_ptr], #0x1C0]")
                "vmla.f32	q8, q2, d1[0]\n"

                "vmla.f32	q9, q2, d1[1]\n"
                "vldr		d4, [%[b_ptr], #0x40]\n"
                "vmla.f32	q10, q3, d3[0]\n"
                "vldr		d5, [%[b_ptr], #0x48]\n"
                "vmla.f32	q11, q3, d3[1]\n"
                "vldr		d3, [%[a_ptr], #0x38]\n"
                "vmla.f32	q12, q3, d0[0]\n"

                "vmla.f32	q13, q3, d0[1]\n"
                "vldr		d0, [%[a_ptr], #0x40]\n"
                "vmla.f32	q14, q3, d1[0]\n"

                "vmla.f32	q15, q3, d1[1]\n"
                "vldr		d6, [%[b_ptr], #0x50]\n"

                // Unroll 2
                "vmla.f32	q4, q2, d2[0]\n"
                "vldr		d7, [%[b_ptr], #0x58]\n"
                "vmla.f32	q5, q2, d2[1]\n"
                "vldr		d1, [%[a_ptr], #0x48]\n"
                "vmla.f32	q6, q2, d3[0]\n"

                "vmla.f32	q7, q2, d3[1]\n"
                ASM_PREFETCH("[%[a_ptr], #0x180]")
                "vmla.f32	q8, q2, d0[0]\n"

                "vmla.f32	q9, q2, d0[1]\n"
                "vldr		d4, [%[b_ptr], #0x60]\n"
                "vmla.f32	q10, q3, d2[0]\n"
                "vldr		d5, [%[b_ptr], #0x68]\n"
                "vmla.f32	q11, q3, d2[1]\n"
                "vldr		d2, [%[a_ptr], #0x50]\n"
                "vmla.f32	q12, q3, d3[0]\n"

                "vmla.f32	q13, q3, d3[1]\n"
                "vldr		d3, [%[a_ptr], #0x58]\n"
                "vmla.f32	q14, q3, d0[0]\n"
                "add		%[a_ptr], %[a_ptr], #0x60\n"
                "vmla.f32	q15, q3, d0[1]\n"
                "vldr		d6, [%[b_ptr], #0x70]\n"

                // Unroll 3
                "vmla.f32	q4, q2, d1[0]\n"
                "vldr		d7, [%[b_ptr], #0x78]\n"
                "vmla.f32	q5, q2, d1[1]\n"
                "add		%[b_ptr], %[b_ptr], #0x80\n"
                "vmla.f32	q6, q2, d2[0]\n"
                "vldr		d0, [%[a_ptr], #0x00]\n"
                "vmla.f32	q7, q2, d2[1]\n"
                ASM_PREFETCH("[%[b_ptr], #0x180]")
                "vmla.f32	q8, q2, d3[0]\n"

                "vmla.f32	q9, q2, d3[1]\n"
                "vldr		d4, [%[b_ptr], #0x00]\n"
                "vmla.f32	q10, q3, d1[0]\n"
                "vldr		d5, [%[b_ptr], #0x08]\n"
                "vmla.f32	q11, q3, d1[1]\n"
                "vldr		d1, [%[a_ptr], #0x08]\n"
                "vmla.f32	q12, q3, d2[0]\n"

                "vmla.f32	q13, q3, d2[1]\n"
                "vldr		d2, [%[a_ptr], #0x10]\n"
                "vmla.f32	q14, q3, d3[0]\n"

                "vmla.f32	q15, q3, d3[1]\n"
                "bne		1b\n"

                // "Tails" shows how many multiply blocks are needed at the
                // end, must be 1-4 inclusive.  Bail out to alternative tail
                // immediately if it's 1.
                "6:\n"
                "subs		%[tails], %[tails], #1\n"
                "beq		3f\n"

                // Detached final iteration

                // Unroll 0
                "vmla.f32	q4, q2, d0[0]\n"
                "vldr		d6, [%[b_ptr], #0x10]\n"
                "vmla.f32	q5, q2, d0[1]\n"
                "vldr		d7, [%[b_ptr], #0x18]\n"
                "vmla.f32	q6, q2, d1[0]\n"
                "vldr		d3, [%[a_ptr], #0x18]\n"
                "vmla.f32	q7, q2, d1[1]\n"
                "subs		%[tails], %[tails], #1\n"
                "vmla.f32	q8, q2, d2[0]\n"
                "vmla.f32	q9, q2, d2[1]\n"
                "vldr		d4, [%[b_ptr], #0x20]\n"

                "vmla.f32	q10, q3, d0[0]\n"
                "vldr		d5, [%[b_ptr], #0x28]\n"
                "vmla.f32	q11, q3, d0[1]\n"
                "vldr		d0, [%[a_ptr], #0x20]\n"
                "vmla.f32	q12, q3, d1[0]\n"
                "vmla.f32	q13, q3, d1[1]\n"
                "vldr		d1, [%[a_ptr], #0x28]\n"
                "vmla.f32	q14, q3, d2[0]\n"
                "vmla.f32	q15, q3, d2[1]\n"
                "beq		4f\n"

                // Unroll 1
                "vmla.f32	q4, q2, d3[0]\n"
                "vldr		d6, [%[b_ptr], #0x30]\n"
                "vmla.f32	q5, q2, d3[1]\n"
                "vldr		d7, [%[b_ptr], #0x38]\n"
                "vmla.f32	q6, q2, d0[0]\n"
                "vldr		d2, [%[a_ptr], #0x30]\n"
                "vmla.f32	q7, q2, d0[1]\n"
                "subs		%[tails], %[tails], #1\n"
                "vmla.f32	q8, q2, d1[0]\n"

                "vmla.f32	q9, q2, d1[1]\n"

                "vmla.f32	q10, q3, d3[0]\n"
                "vldr		d4, [%[b_ptr], #0x40]\n"
                "vmla.f32	q11, q3, d3[1]\n"
                "vldr		d5, [%[b_ptr], #0x48]\n"
                "vmla.f32	q12, q3, d0[0]\n"
                "vldr		d3, [%[a_ptr], #0x38]\n"
                "vmla.f32	q13, q3, d0[1]\n"
                "vldr		d0, [%[a_ptr], #0x40]\n"
                "vmla.f32	q14, q3, d1[0]\n"
                "vmla.f32	q15, q3, d1[1]\n"
                "beq		5f\n"

                // Unroll 2
                "vmla.f32	q4, q2, d2[0]\n"
                "vldr		d6, [%[b_ptr], #0x50]\n"
                "vmla.f32	q5, q2, d2[1]\n"
                "vldr		d7, [%[b_ptr], #0x58]\n"
                "vmla.f32	q6, q2, d3[0]\n"
                "vldr		d1, [%[a_ptr], #0x48]\n"
                "vmla.f32	q7, q2, d3[1]\n"
                "vmla.f32	q8, q2, d0[0]\n"
                "vmla.f32	q9, q2, d0[1]\n"

                "vmla.f32	q10, q3, d2[0]\n"
                "vldr		d4, [%[b_ptr], #0x60]\n"
                "vmla.f32	q11, q3, d2[1]\n"
                "vldr		d5, [%[b_ptr], #0x68]\n"
                "vmla.f32	q12, q3, d3[0]\n"
                "vldr		d2, [%[a_ptr], #0x50]\n"
                "vmla.f32	q13, q3, d3[1]\n"
                "vldr		d3, [%[a_ptr], #0x58]\n"
                "vmla.f32	q14, q3, d0[0]\n"
                "vmla.f32	q15, q3, d0[1]\n"

                // Unroll 3
                "vmla.f32	q4, q2, d1[0]\n"
                "vldr		d6, [%[b_ptr], #0x70]\n"
                "vmla.f32	q5, q2, d1[1]\n"
                "vldr		d7, [%[b_ptr], #0x78]\n"
                "vmla.f32	q10, q3, d1[0]\n"
                "vst1.32	{d8-d9}, [%[c_ptr] :128]!\n"
                "vmla.f32	q11, q3, d1[1]\n"
                "vst1.32	{d20-d21}, [%[c_ptr] :128]!\n"
                "vmla.f32	q6, q2, d2[0]\n"
                "vst1.32	{d10-d11}, [%[c_ptr] :128]!\n"
                "vmla.f32	q12, q3, d2[0]\n"
                "vst1.32	{d22-d23}, [%[c_ptr] :128]!\n"
                "vmla.f32	q7, q2, d2[1]\n"
                "vst1.32	{d12-d13}, [%[c_ptr] :128]!\n"
                "vmla.f32	q13, q3, d2[1]\n"
                "vst1.32	{d24-d25}, [%[c_ptr] :128]!\n"
                "vmla.f32	q8, q2, d3[0]\n"
                "vst1.32	{d14-d15}, [%[c_ptr] :128]!\n"
                "vmla.f32	q14, q3, d3[0]\n"
                "vst1.32	{d26-d27}, [%[c_ptr] :128]!\n"
                "vmla.f32	q9, q2, d3[1]\n"
                "vst1.32	{d16-d17}, [%[c_ptr] :128]!\n"
                "vmla.f32	q15, q3, d3[1]\n"
                "vst1.32	{d28-d29}, [%[c_ptr] :128]!\n"
                "add		%[a_ptr], %[a_ptr], #0x60\n"
                "vst1.32	{d18-d19}, [%[c_ptr] :128]!\n"
                "add		%[b_ptr], %[b_ptr], #0x80\n"
                "b		2f\n"

                // tails==1 final tail
                "3:\n"
                "vmla.f32	q4, q2, d0[0]\n"
                "vldr		d6, [%[b_ptr], #0x10]\n"
                "vmla.f32	q5, q2, d0[1]\n"
                "vldr		d7, [%[b_ptr], #0x18]\n"
                "vmla.f32	q6, q2, d1[0]\n"
                "vst1.32	{d8-d9}, [%[c_ptr] :128]!\n"
                "vmla.f32	q10, q3, d0[0]\n"
                "vst1.32	{d20-d21}, [%[c_ptr] :128]!\n"
                "vmla.f32	q11, q3, d0[1]\n"
                "vst1.32	{d10-d11}, [%[c_ptr] :128]!\n"
                "vmla.f32	q12, q3, d1[0]\n"
                "vst1.32	{d22-d23}, [%[c_ptr] :128]!\n"
                "vmla.f32	q7, q2, d1[1]\n"
                "vst1.32	{d12-d13}, [%[c_ptr] :128]!\n"
                "vmla.f32	q13, q3, d1[1]\n"
                "vst1.32	{d24-d25}, [%[c_ptr] :128]!\n"
                "vmla.f32	q8, q2, d2[0]\n"
                "vst1.32	{d14-d15}, [%[c_ptr] :128]!\n"
                "vmla.f32	q14, q3, d2[0]\n"
                "vst1.32	{d26-d27}, [%[c_ptr] :128]!\n"
                "vmla.f32	q9, q2, d2[1]\n"
                "vst1.32	{d16-d17}, [%[c_ptr] :128]!\n"
                "vmla.f32	q15, q3, d2[1]\n"
                "vst1.32	{d28-d29}, [%[c_ptr] :128]!\n"
                "add		%[a_ptr], %[a_ptr], #0x18\n"
                "vst1.32	{d18-d19}, [%[c_ptr] :128]!\n"
                "add		%[b_ptr], %[b_ptr], #0x20\n"
                "b		2f\n"

                // tails==2 final tail
                "4:\n"
                "vmla.f32	q4, q2, d3[0]\n"
                "vldr		d6, [%[b_ptr], #0x30]\n"
                "vmla.f32	q5, q2, d3[1]\n"
                "vldr		d7, [%[b_ptr], #0x38]\n"
                "vmla.f32	q10, q3, d3[0]\n"
                "vst1.32	{d8-d9}, [%[c_ptr] :128]!\n"
                "vmla.f32	q11, q3, d3[1]\n"
                "vst1.32	{d20-d21}, [%[c_ptr] :128]!\n"
                "vmla.f32	q6, q2, d0[0]\n"
                "vst1.32	{d10-d11}, [%[c_ptr] :128]!\n"
                "vmla.f32	q12, q3, d0[0]\n"
                "vst1.32	{d22-d23}, [%[c_ptr] :128]!\n"
                "vmla.f32	q7, q2, d0[1]\n"
                "vst1.32	{d12-d13}, [%[c_ptr] :128]!\n"
                "vmla.f32	q13, q3, d0[1]\n"
                "vst1.32	{d24-d25}, [%[c_ptr] :128]!\n"
                "vmla.f32	q8, q2, d1[0]\n"
                "vst1.32	{d14-d15}, [%[c_ptr] :128]!\n"
                "vmla.f32	q14, q3, d1[0]\n"
                "vst1.32	{d26-d27}, [%[c_ptr] :128]!\n"
                "vmla.f32	q9, q2, d1[1]\n"
                "vst1.32	{d16-d17}, [%[c_ptr] :128]!\n"
                "vmla.f32	q15, q3, d1[1]\n"
                "vst1.32	{d28-d29}, [%[c_ptr] :128]!\n"
                "add		%[b_ptr], %[b_ptr], #0x40\n"
                "vst1.32	{d18-d19}, [%[c_ptr] :128]!\n"
                "add		%[a_ptr], %[a_ptr], #0x30\n"
                "b		2f\n"

                // tails==3 final tail
                "5:\n"
                "vmla.f32	q4, q2, d2[0]\n"
                "vldr		d6, [%[b_ptr], #0x50]\n"
                "vmla.f32	q5, q2, d2[1]\n"
                "vldr		d7, [%[b_ptr], #0x58]\n"
                "vmla.f32	q6, q2, d3[0]\n"
                "vst1.32	{d8-d9}, [%[c_ptr] :128]!\n"
                "vmla.f32	q10, q3, d2[0]\n"
                "vst1.32	{d20-d21}, [%[c_ptr] :128]!\n"
                "vmla.f32	q11, q3, d2[1]\n"
                "vst1.32	{d10-d11}, [%[c_ptr] :128]!\n"
                "vmla.f32	q12, q3, d3[0]\n"
                "vst1.32	{d22-d23}, [%[c_ptr] :128]!\n"
                "vmla.f32	q7, q2, d3[1]\n"
                "vst1.32	{d12-d13}, [%[c_ptr] :128]!\n"
                "vmla.f32	q13, q3, d3[1]\n"
                "vst1.32	{d24-d25}, [%[c_ptr] :128]!\n"
                "vmla.f32	q8, q2, d0[0]\n"
                "vst1.32	{d14-d15}, [%[c_ptr] :128]!\n"
                "vmla.f32	q14, q3, d0[0]\n"
                "vst1.32	{d26-d27}, [%[c_ptr] :128]!\n"
                "vmla.f32	q9, q2, d0[1]\n"
                "vst1.32	{d16-d17}, [%[c_ptr] :128]!\n"
                "vmla.f32	q15, q3, d0[1]\n"
                "vst1.32	{d28-d29}, [%[c_ptr] :128]!\n"
                "add		%[a_ptr], %[a_ptr], #0x48\n"
                "vst1.32	{d18-d19}, [%[c_ptr] :128]!\n"
                "add		%[b_ptr], %[b_ptr], #0x60\n"

                "2:\n"
                "vst1.32	{d30-d31}, [%[c_ptr] :128]!\n"
            : [a_ptr] "+r" (a_ptr), [b_ptr] "+r" (b_ptr), [c_ptr] "+r" (c_ptr), [k] "+r" (k), [tails] "+r" (tails)
            :
            : "q0", "q1", "q2", "q3", "q4", "q5", "q6", "q7", "q8", "q9", "q10", "q11", "q12", "q13", "q14", "q15",
              "r0", "r1", "cc", "memory"
            );
        }
    }
}

} // namespace arm_gemm

#endif
