INFO: Starting PRECISION_RTL for logic synthesis
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista skalldri@ECE-FYDP17 Service Pack 1 6.01.7601 x86
//  
//  Start time Sat Feb 15 13:31:42 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: "USING DESIGN ARCH"
Info: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
Info: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "lab3.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:28:35
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:34:50
Info: Initializing...
Info: Root Module work.lab3(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
Warning: "lab3.vhd", line 30: signal calc_res[8] has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
Info: Root Module work.lab3(main): Compiling...
Warning: "lab3.vhd", line 25: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 26: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 28: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 29: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "lab3.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Info: "lab3.vhd", line 99: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_cnt_en_0_8" inferred for node "count".
Info: "lab3.vhd", line 109: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "y_pos".
Info: "lab3.vhd", line 112: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_4" inferred for node "x_pos".

Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 4, Inferred (Modgen/Selcounter/AddSub) : 4 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 2.5 secs.
Info: Total lines of RTL compiled: 242.
Info: Overall running time 5.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/lab3_gate.xdb
Info: Writing file: uw_tmp/lab3_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: Optimizing design view:.work.lab3.main
Info: -- Running timing characterization...
Info: Optimizing design view:.work.lab3.main
Info: 8 DFFs were moved to top level for I/O mapping.
Info: 8 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/lab3.xdb
Info: Writing file: uw_tmp/lab3.edf.
Info: Info, Writing xrf file 'uw_tmp/lab3.xrf'
Info: Writing file: uw_tmp/lab3.xrf.
Info: -- Writing file uw_tmp/lab3.tcl
Info: exq_pr_compile_project gen_vcf lab3 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 1.0 secs.
Info: Overall running time 3.6 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
Info: Writing file: uw_tmp/lab3_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/lab3_logic.xrf'
Info: Writing file: uw_tmp/lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: i_clock
Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
Info: Writing file: uw_tmp/lab3_logic.v.
Info: Warning, Moving uw_tmp/lab3_logic.xrf to uw_tmp/mgc_old_lab3_logic.xrf as uw_tmp/lab3_logic.xrf exists
Info: Writing file: uw_tmp/lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   9.52     8.76     0.76    reg_i(2)/clk          reg_out_o...uf(7)/ena
INFO:   9.50     8.74     0.76    reg_i(1)/clk          reg_out_o...uf(7)/ena
INFO:   9.36     8.60     0.76    reg_i(0)/clk          reg_out_o...uf(7)/ena
INFO:   7.67     8.30    -0.62    i_clock               reg_out_o...uf(7)/ena
INFO:   7.23     7.86    -0.62    i_input(0)            reg_out_o...uf(7)/ena
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 105 MHz,  9.52 ns (estimated by logic-synthesis)
INFO: AREA = 108 cells (108 luts, 29 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:06 2014
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl lab3
Info: Quartus(args): lab3
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 121 megabytes
    Info: Processing ended: Sat Feb 15 13:32:07 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:07 2014
Info: Command: quartus_sh -t Y://lib/pins-NULL.tcl lab3
Info: Quartus(args): lab3
Info: Evaluation of Tcl script Y://lib/pins-NULL.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 118 megabytes
    Info: Processing ended: Sat Feb 15 13:32:07 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:08 2014
Info: Command: quartus_map lab3 --source=lab3_logic.edf --family=CycloneII
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 9 design units, including 9 entities, in source file lab3_logic.edf
    Info: Found entity 1: add_8_0
    Info: Found entity 2: addsub_9_0
    Info: Found entity 3: modgen_counter_8_0
    Info: Found entity 4: ram_dq_8_0
    Info: Found entity 5: ram_dq_8_1
    Info: Found entity 6: ram_dq_8_2
    Info: Found entity 7: sub_8_0
    Info: Found entity 8: sub_8_1
    Info: Found entity 9: lab3
Info: Elaborating entity "lab3" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_8_1" for hierarchy "sub_8_1:ix3163z19319"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "sub_8_0" for hierarchy "sub_8_0:ix3163z19322"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "addsub_9_0" for hierarchy "addsub_9_0:ix3163z30602"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "add_8_0" for hierarchy "add_8_0:ix3163z60014"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_0" for hierarchy "ram_dq_8_0:mem"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "altsyncram" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z44883"
Info: Elaborated megafunction instantiation "ram_dq_8_0:mem|altsyncram:ix64056z44883"
Info: Instantiated megafunction "ram_dq_8_0:mem|altsyncram:ix64056z44883" with the following parameter:
    Info: Parameter "init_file_layout" = "UNUSED"
    Info: Parameter "numwords_b" = "16"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "8"
    Info: Parameter "byteena_aclr_a" = "NONE"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "width_b" = "8"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "widthad_b" = "4"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "width_byteena_b" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsh2.tdf
    Info: Found entity 1: altsyncram_hsh2
Info: Elaborating entity "altsyncram_hsh2" for hierarchy "ram_dq_8_0:mem|altsyncram:ix64056z44883|altsyncram_hsh2:auto_generated"
Info: Elaborating entity "ram_dq_8_1" for hierarchy "ram_dq_8_1:mem_0"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "ram_dq_8_2" for hierarchy "ram_dq_8_2:mem_1"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_0" for hierarchy "modgen_counter_8_0:modgen_counter_o_output"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 172 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 8 output pins
    Info: Implemented 129 logic cells
    Info: Implemented 24 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Sat Feb 15 13:32:16 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:18 2014
Info: Command: quartus_fit lab3 --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C7 for design "lab3"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins
    Info: Pin o_output[0] not assigned to an exact location on the device
    Info: Pin o_output[1] not assigned to an exact location on the device
    Info: Pin o_output[2] not assigned to an exact location on the device
    Info: Pin o_output[3] not assigned to an exact location on the device
    Info: Pin o_output[4] not assigned to an exact location on the device
    Info: Pin o_output[5] not assigned to an exact location on the device
    Info: Pin o_output[6] not assigned to an exact location on the device
    Info: Pin o_output[7] not assigned to an exact location on the device
    Info: Pin i_clock not assigned to an exact location on the device
    Info: Pin i_reset not assigned to an exact location on the device
    Info: Pin i_input[7] not assigned to an exact location on the device
    Info: Pin i_input[6] not assigned to an exact location on the device
    Info: Pin i_input[5] not assigned to an exact location on the device
    Info: Pin i_input[4] not assigned to an exact location on the device
    Info: Pin i_input[3] not assigned to an exact location on the device
    Info: Pin i_input[2] not assigned to an exact location on the device
    Info: Pin i_input[1] not assigned to an exact location on the device
    Info: Pin i_input[0] not assigned to an exact location on the device
    Info: Pin i_valid not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000      i_clock
Info: Automatically promoted node i_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node i_reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ix46973z52924
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 8 output pins without output pin load capacitance assignment
    Info: Pin "o_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file P:/ece327/lab3-no-modulo/uw_tmp/lab3.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 367 megabytes
    Info: Processing ended: Sat Feb 15 13:32:26 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:28 2014
Info: Command: quartus_sta -t Y://skel/timing-quartus.tcl lab3
Info: Quartus(args): lab3
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name i_clock i_clock
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    65.81 MHz    65.81 MHz    i_clock   
Info: Evaluation of Tcl script Y://skel/timing-quartus.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Sat Feb 15 13:32:32 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:33 2014
Info: Command: quartus_asm lab3
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Sat Feb 15 13:32:38 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:39 2014
Info: Command: quartus_eda lab3 --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "lab3.vho" and "lab3_vhd.sdo" in directory "P:/ece327/lab3-no-modulo/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Feb 15 13:32:42 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Feb 15 13:32:43 2014
Info: Command: quartus_eda lab3 --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "lab3.vo" and "lab3_v.sdo" in directory "P:/ece327/lab3-no-modulo/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sat Feb 15 13:32:46 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module lab3
-- Compiling module ram_dq_8_2
-- Compiling module ram_dq_8_1
-- Compiling module ram_dq_8_0
-- Compiling module add_8_0
-- Compiling module sub_8_1
-- Compiling module sub_8_0
-- Compiling module modgen_counter_8_0
-- Compiling module addsub_9_0

Top level modules:
	lab3
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling architecture main of mem
-- Compiling entity lab3
-- Compiling entity lab3
-- Compiling architecture main of lab3
-- Compiling architecture main of lab3
-- Loading entity mem
-- Loading entity mem
** Warning: lab3.vhd(81): Choice in selected signal assignment must be locally static.
** Warning: lab3.vhd(81): Choice in selected signal assignment must be locally static.
** Warning: lab3.vhd(82): Choice in selected signal assignment must be locally static.
** Warning: lab3.vhd(82): Choice in selected signal assignment must be locally static.
** Warning: lab3.vhd(83): Choice in selected signal assignment must be locally static.
** Warning: lab3.vhd(83): Choice in selected signal assignment must be locally static.
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module lab3_chip
-- Compiling module lab3_chip


Top level modules:
Top level modules:
	lab3_chip
	lab3_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/lab3_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
