/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [5:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [52:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _04_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_17z[6:5], 1'h1, celloutsig_0_17z[3:2], celloutsig_0_8z };
  assign { _03_[9:5], out_data[5], _03_[3], _03_[0] } = _04_;
  assign celloutsig_1_18z = ~(celloutsig_1_3z & celloutsig_1_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_11z[8] & 1'h1);
  assign celloutsig_0_30z = ~(celloutsig_0_19z & celloutsig_0_19z);
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_16z[4]) & celloutsig_1_16z[13]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_7z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & (in_data[106] | celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_3z | celloutsig_1_1z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_1z) & (celloutsig_0_1z | _00_));
  assign celloutsig_0_4z = in_data[71] | celloutsig_0_3z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= celloutsig_1_8z[11:4];
  reg [5:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 6'h00;
    else _16_ <= { in_data[36:32], celloutsig_0_4z };
  assign { _02_[5], _00_, _02_[3:0] } = _16_;
  assign celloutsig_0_3z = { in_data[85:82], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } && { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[64:62], celloutsig_0_1z, celloutsig_0_0z } && { in_data[11:8], celloutsig_0_0z };
  assign celloutsig_1_3z = ! in_data[167:165];
  assign celloutsig_1_11z = ! { in_data[118:105], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_17z = ! { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_16z = ! { in_data[73:68], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[34:21] < in_data[33:20];
  assign celloutsig_0_5z = { in_data[88:86], celloutsig_0_4z, celloutsig_0_4z } < in_data[43:39];
  assign celloutsig_0_19z = { celloutsig_0_7z, 1'h1, celloutsig_0_14z, celloutsig_0_16z } < { _02_[3], celloutsig_0_18z, celloutsig_0_8z, 1'h0 };
  assign celloutsig_1_0z = in_data[128:116] !== in_data[110:98];
  assign celloutsig_1_2z = { in_data[145:141], celloutsig_1_0z } !== in_data[153:148];
  assign celloutsig_0_18z = { celloutsig_0_17z[5], 1'h1, celloutsig_0_17z[3:2], 1'h0, celloutsig_0_13z } !== { _00_, _02_[3:1], celloutsig_0_16z, 1'h0 };
  assign celloutsig_1_16z = ~ { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_13z = | celloutsig_0_11z[16:7];
  assign celloutsig_1_1z = ^ { in_data[176:169], celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { in_data[101:96], celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { in_data[126], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[187:185], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } << in_data[177:169];
  assign celloutsig_0_11z = { in_data[39:36], celloutsig_0_5z, 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, 1'h1, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z } <<< { in_data[85:78], celloutsig_0_2z, _02_[5], _00_, _02_[3:0], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z } <<< in_data[5:3];
  assign celloutsig_0_26z = { _03_[8:5], out_data[5], _03_[3] } <<< { _03_[8:5], out_data[5], _03_[3] };
  assign celloutsig_1_8z = { in_data[191:145], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z } >>> { in_data[151:108], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z } >>> { _01_[2:0], celloutsig_1_7z };
  assign celloutsig_1_12z = ~((celloutsig_1_10z[5] & _01_[1]) | celloutsig_1_10z[1]);
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_8z) | celloutsig_0_4z);
  assign celloutsig_0_1z = ~((in_data[73] & in_data[60]) | celloutsig_0_0z);
  assign out_data[27] = ~ celloutsig_0_11z[14];
  assign out_data[22] = ~ celloutsig_0_11z[9];
  assign { celloutsig_0_15z[1], celloutsig_0_15z[3], out_data[3] } = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_5z } & { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_10z };
  assign { celloutsig_0_17z[3], celloutsig_0_17z[5], celloutsig_0_17z[2], celloutsig_0_17z[6] } = ~ { celloutsig_0_15z[1], celloutsig_0_15z[3], out_data[3], celloutsig_0_10z };
  assign { out_data[13:7], out_data[1:0], out_data[6], out_data[17], out_data[15], out_data[4], out_data[14], out_data[29:28], out_data[26:23], out_data[21:20] } = { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_20z[1:0], celloutsig_0_15z[3], celloutsig_0_15z[3], celloutsig_0_15z[1], celloutsig_0_15z[1], out_data[3], celloutsig_0_11z[16:15], celloutsig_0_11z[13:10], celloutsig_0_11z[8:7] } ^ { celloutsig_0_26z[2:0], _03_[9:6], _03_[0], celloutsig_0_19z, _03_[5], celloutsig_0_10z, celloutsig_0_26z[4], _03_[3], celloutsig_0_26z[3], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_17z[6:5], celloutsig_0_17z[3:2] };
  assign _02_[4] = _00_;
  assign { _03_[4], _03_[2:1] } = { out_data[5], 2'h0 };
  assign { celloutsig_0_15z[2], celloutsig_0_15z[0] } = { 1'h0, out_data[3] };
  assign { celloutsig_0_17z[4], celloutsig_0_17z[1:0] } = 3'h4;
  assign { out_data[128], out_data[96], out_data[32], out_data[19:18], out_data[16], out_data[2] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_11z[6:5], celloutsig_0_26z[5], celloutsig_0_20z[2] };
endmodule
