// Seed: 1404744319
module module_0;
  reg id_1;
  reg id_2;
  assign id_2 = id_2;
  assign id_1 = id_1;
  always @(1 or 1)
    if (!id_1) begin : LABEL_0
      id_2 <= {id_1{""}};
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_2;
  nor primCall (id_11, id_12, id_2, id_3, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
