<!DOCTYPE html><html lang=en><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=HandheldFriendly content=True><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5"><meta name=description content="This comprehensive guide introduces beginners to Verilog modules, explaining their significance in digital design. It covers the structure of Verilog modules, how to create, instantiate and simulate t"><meta property=og:type content=article><meta property=og:title content="Verilog Modules: A Beginner&#39;s Guide to Designs"><meta property=og:url content=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html><meta property=og:site_name content="GitCEO - Computer Engineer Online"><meta property=og:description content="This comprehensive guide introduces beginners to Verilog modules, explaining their significance in digital design. It covers the structure of Verilog modules, how to create, instantiate and simulate t"><meta property=og:locale content=en_US><meta property=article:published_time content=2024-07-25T12:27:12.000Z><meta property=article:modified_time content=2024-08-01T06:32:26.158Z><meta property=article:author content="Travis Tang"><meta property=article:tag content="beginner guide"><meta property=article:tag content=FPGA><meta property=article:tag content="digital logic"><meta property=article:tag content="hardware design"><meta property=article:tag content=verilog><meta name=twitter:card content=summary><link rel="shortcut icon" href=/images/favicon.png><link rel=icon type=image/png href=/images/logo.png sizes=192x192><link rel=apple-touch-icon sizes=180x180 href=/images/logo.png><title>Verilog Modules: A Beginner&#39;s Guide to Designs</title><link rel=stylesheet href=/css/style.css><link rel=alternate href=/true title="GitCEO - Computer Engineer Online" type=application/atom+xml><meta name=generator content="Hexo 7.3.0"></head><body class="max-width mx-auto px3 ltr"><div id=header-post><a id=menu-icon href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=menu-icon-tablet href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=top-icon-tablet href=# aria-label=Top onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none><i class="fa-solid fa-chevron-up fa-lg"></i></a> <span id=menu><span id=nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></span><br><span id=actions><ul><li><a class=icon aria-label="Previous post" href=/Verilog-HDL-vs-VHDL-A-Beginners-Comparison.html><i class="fa-solid fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon aria-label="Next post" href=/Verilog-Simulation-Tools-A-Beginners-Overview.html><i class="fa-solid fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon aria-label="Back to top" href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon aria-label="Share post" href=#><i class="fa-solid fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span> <span id=i-next class=info style=display:none>Next post</span> <span id=i-top class=info style=display:none>Back to top</span> <span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html"><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&text=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&is_video=false&description=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Verilog Modules: A Beginner&#39;s Guide to Designs&body=Check out this article: https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html"><i class="fa-solid fa-envelope" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-stumbleupon" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-digg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&name=Verilog Modules: A Beginner&#39;s Guide to Designs&description=&lt;h3 id=&#34;Introduction-to-Verilog-Modules&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog-Modules&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog Modules&#34;&gt;&lt;/a&gt;Introduction to Verilog Modules&lt;/h3&gt;&lt;p&gt;Verilog is a hardware description language (HDL) widely used for modeling electronic systems. It enables designers to simulate and synthesize digital circuits at different abstraction levels. Among the fundamental components of Verilog are modules, which are the building blocks of any Verilog design. Modules help organize code and make it easier to manage complex designs through encapsulation and reusability. In this guide, we will explore the structure, creation, and practical applications of Verilog modules while providing beginners with a solid foundation to begin their programming journey in digital design.&lt;/p&gt;"><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&t=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div><div id=toc><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog-Modules><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Understanding-the-Structure-of-Verilog-Modules><span class=toc-number>2.</span> <span class=toc-text>1. Understanding the Structure of Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Basic-Elements-of-Verilog-Modules><span class=toc-number>3.</span> <span class=toc-text>2. Basic Elements of Verilog Modules</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#2-1-Module-Definition><span class=toc-number>3.1.</span> <span class=toc-text>2.1 Module Definition</span></a></li><li class="toc-item toc-level-4"><a class=toc-link href=#2-2-Ports-Declaration><span class=toc-number>3.2.</span> <span class=toc-text>2.2 Ports Declaration</span></a></li><li class="toc-item toc-level-4"><a class=toc-link href=#2-3-Internal-Signals><span class=toc-number>3.3.</span> <span class=toc-text>2.3 Internal Signals</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Creating-a-Verilog-Module><span class=toc-number>4.</span> <span class=toc-text>3. Creating a Verilog Module</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Instantiating-Modules><span class=toc-number>5.</span> <span class=toc-text>4. Instantiating Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Simulating-Verilog-Modules><span class=toc-number>6.</span> <span class=toc-text>5. Simulating Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#6-Learning-Resources-and-Extensions><span class=toc-number>7.</span> <span class=toc-text>6. Learning Resources and Extensions</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>8.</span> <span class=toc-text>Conclusion</span></a></li></ol></div></span></div><div class="content index py4"><article class="post h-entry" itemscope itemtype=http://schema.org/BlogPosting><header><h1 class="posttitle p-name" itemprop="name headline">Verilog Modules: A Beginner&#39;s Guide to Designs</h1><div class=meta><span class="author p-author h-card" itemprop=author itemscope itemtype=http://schema.org/Person><span class=p-name itemprop=name>Travis Tang</span></span><div class=postdate><time datetime=2024-07-25T12:27:12.000Z class=dt-published itemprop=datePublished>2024-07-25</time></div><div class=article-category><i class="fa-solid fa-archive"></i> <a class=category-link href=/categories/verilog/ >verilog</a> › <a class=category-link href=/categories/verilog/digital-design/ >digital design</a></div><div class=article-tag><i class="fa-solid fa-tag"></i> <a class=p-category href=/tags/FPGA/ rel=tag>FPGA</a>, <a class=p-category href=/tags/beginner-guide/ rel=tag>beginner guide</a>, <a class=p-category href=/tags/digital-logic/ rel=tag>digital logic</a>, <a class=p-category href=/tags/hardware-design/ rel=tag>hardware design</a>, <a class=p-category href=/tags/verilog/ rel=tag>verilog</a></div></div></header><div class="content e-content" itemprop=articleBody><h3 id=Introduction-to-Verilog-Modules><a href=#Introduction-to-Verilog-Modules class=headerlink title="Introduction to Verilog Modules"></a>Introduction to Verilog Modules</h3><p>Verilog is a hardware description language (HDL) widely used for modeling electronic systems. It enables designers to simulate and synthesize digital circuits at different abstraction levels. Among the fundamental components of Verilog are modules, which are the building blocks of any Verilog design. Modules help organize code and make it easier to manage complex designs through encapsulation and reusability. In this guide, we will explore the structure, creation, and practical applications of Verilog modules while providing beginners with a solid foundation to begin their programming journey in digital design.</p><span id=more></span><h3 id=1-Understanding-the-Structure-of-Verilog-Modules><a href=#1-Understanding-the-Structure-of-Verilog-Modules class=headerlink title="1. Understanding the Structure of Verilog Modules"></a>1. Understanding the Structure of Verilog Modules</h3><p>A Verilog module consists of several components, including the module definition, input and output ports, internal declarations, and behavior descriptives. Below is the syntax for defining a simple Verilog module:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> module_name (<span class=keyword>input</span> <span class=keyword>wire</span> [size-<span class=number>1</span>:<span class=number>0</span>] input_ports, <span class=keyword>output</span> <span class=keyword>wire</span> [size-<span class=number>1</span>:<span class=number>0</span>] output_ports);</span><br><span class=line>    <span class=comment>// Internal declarations</span></span><br><span class=line>    <span class=keyword>wire</span> [size-<span class=number>1</span>:<span class=number>0</span>] internal_signal; <span class=comment>// Declare internal signal</span></span><br><span class=line></span><br><span class=line>    <span class=comment>// Behavioral description</span></span><br><span class=line>    <span class=keyword>assign</span> output_ports = input_ports &amp; internal_signal; <span class=comment>// Example operation</span></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><h3 id=2-Basic-Elements-of-Verilog-Modules><a href=#2-Basic-Elements-of-Verilog-Modules class=headerlink title="2. Basic Elements of Verilog Modules"></a>2. Basic Elements of Verilog Modules</h3><h4 id=2-1-Module-Definition><a href=#2-1-Module-Definition class=headerlink title="2.1 Module Definition"></a>2.1 Module Definition</h4><p>Every module begins with <code>module</code> followed by the name of the module. The module name should be unique within the design file to avoid conflicts.</p><h4 id=2-2-Ports-Declaration><a href=#2-2-Ports-Declaration class=headerlink title="2.2 Ports Declaration"></a>2.2 Ports Declaration</h4><p><code>input</code>, <code>output</code>, and <code>inout</code> keywords are used to declare the types of ports. For example:</p><ul><li><code>input</code> defines signals entering the module.</li><li><code>output</code> defines signals exiting the module.</li><li><code>inout</code> allows both input and output functionality.</li></ul><h4 id=2-3-Internal-Signals><a href=#2-3-Internal-Signals class=headerlink title="2.3 Internal Signals"></a>2.3 Internal Signals</h4><p>Internal signals can help with computation within the module, and they are declared similarly to ports but are only accessible within the module.</p><h3 id=3-Creating-a-Verilog-Module><a href=#3-Creating-a-Verilog-Module class=headerlink title="3. Creating a Verilog Module"></a>3. Creating a Verilog Module</h3><p>Now, let’s create a simple Verilog module that performs a basic arithmetic operation: adding two 4-bit numbers.</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> adder (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> [<span class=number>3</span>:<span class=number>0</span>] a, <span class=comment>// First input</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> [<span class=number>3</span>:<span class=number>0</span>] b, <span class=comment>// Second input</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>wire</span> [<span class=number>4</span>:<span class=number>0</span>] sum <span class=comment>// Sum output (5 bits to account for overflow)</span></span><br><span class=line>);</span><br><span class=line></span><br><span class=line>    <span class=comment>// Combinational logic for addition</span></span><br><span class=line>    <span class=keyword>assign</span> sum = a + b; <span class=comment>// Adding inputs</span></span><br><span class=line></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><h3 id=4-Instantiating-Modules><a href=#4-Instantiating-Modules class=headerlink title="4. Instantiating Modules"></a>4. Instantiating Modules</h3><p>To use a previously defined module, you must instantiate it. This involves calling the module and connecting it to other modules or testbenches. Here’s how to instantiate the <code>adder</code> module:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> top_module (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> [<span class=number>3</span>:<span class=number>0</span>] x, <span class=comment>// Input to the top module</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> [<span class=number>3</span>:<span class=number>0</span>] y, <span class=comment>// Second input</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>wire</span> [<span class=number>4</span>:<span class=number>0</span>] result <span class=comment>// Result from the adder</span></span><br><span class=line>);</span><br><span class=line></span><br><span class=line>    <span class=comment>// Instantiate the adder module</span></span><br><span class=line>    adder my_adder (</span><br><span class=line>        <span class=variable>.a</span>(x),            <span class=comment>// Connect x to a</span></span><br><span class=line>        <span class=variable>.b</span>(y),            <span class=comment>// Connect y to b</span></span><br><span class=line>        <span class=variable>.sum</span>(result)    <span class=comment>// Connect sum to result</span></span><br><span class=line>    );</span><br><span class=line></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><h3 id=5-Simulating-Verilog-Modules><a href=#5-Simulating-Verilog-Modules class=headerlink title="5. Simulating Verilog Modules"></a>5. Simulating Verilog Modules</h3><p>Simulation is a vital aspect of the design process. It allows you to verify that your module behaves as expected. To simulate the <code>top_module</code>, you can use a testbench. A testbench is another Verilog module used exclusively for simulation and does not synthesize to hardware.</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br><span class=line>24</span><br><span class=line>25</span><br><span class=line>26</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> testbench;</span><br><span class=line>    <span class=keyword>reg</span> [<span class=number>3</span>:<span class=number>0</span>] a; <span class=comment>// Test input</span></span><br><span class=line>    <span class=keyword>reg</span> [<span class=number>3</span>:<span class=number>0</span>] b; <span class=comment>// Test input</span></span><br><span class=line>    <span class=keyword>wire</span> [<span class=number>4</span>:<span class=number>0</span>] sum; <span class=comment>// Test output</span></span><br><span class=line></span><br><span class=line>    <span class=comment>// Instantiate the top module</span></span><br><span class=line>    top_module my_top (</span><br><span class=line>        <span class=variable>.x</span>(a),</span><br><span class=line>        <span class=variable>.y</span>(b),</span><br><span class=line>        <span class=variable>.result</span>(sum)</span><br><span class=line>    );</span><br><span class=line></span><br><span class=line>    <span class=keyword>initial</span> <span class=keyword>begin</span></span><br><span class=line>        <span class=comment>// Test scenarios</span></span><br><span class=line>        a = <span class=number>4&#x27;b0011</span>; b = <span class=number>4&#x27;b0101</span>; <span class=comment>// Set inputs</span></span><br><span class=line>        #<span class=number>10</span>; <span class=comment>// Wait for 10 time units</span></span><br><span class=line>        <span class=built_in>$display</span>(<span class=string>&quot;Sum: %b&quot;</span>, sum); <span class=comment>// Display result</span></span><br><span class=line>        </span><br><span class=line>        <span class=comment>// Add more test cases as needed</span></span><br><span class=line>        a = <span class=number>4&#x27;b1111</span>; b = <span class=number>4&#x27;b0001</span>; <span class=comment>// Example of overflow</span></span><br><span class=line>        #<span class=number>10</span>;</span><br><span class=line>        <span class=built_in>$display</span>(<span class=string>&quot;Sum: %b&quot;</span>, sum);</span><br><span class=line>        </span><br><span class=line>        <span class=built_in>$finish</span>; <span class=comment>// End simulation</span></span><br><span class=line>    <span class=keyword>end</span></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><h3 id=6-Learning-Resources-and-Extensions><a href=#6-Learning-Resources-and-Extensions class=headerlink title="6. Learning Resources and Extensions"></a>6. Learning Resources and Extensions</h3><p>To gain a deeper understanding of Verilog and digital design principles, consider exploring online tutorials, courses, and reference books. Websites like FPGA4Student and ASIC World offer comprehensive guides and examples. Additionally, tools like ModelSim and Xilinx Vivado provide simulation and synthesis capabilities, enhancing your learning experience.</p><h3 id=Conclusion><a href=#Conclusion class=headerlink title=Conclusion></a>Conclusion</h3><p>In this guide, we have covered the essentials of Verilog modules, including their structure, creation, instantiation, and simulation within the digital design flow. As a beginner, understanding these concepts is crucial for developing efficient and manageable digital systems. Continue practicing and exploring more advanced topics and techniques, and you will gradually enhance your skills in hardware description and design.</p><p>I strongly recommend visiting my blog at <a href=https://gitceo.com/ >GitCEO</a>. It contains a plethora of tutorials covering cutting-edge computing and programming technologies. You’ll find it incredibly convenient for researching and mastering essential skills in the fast-evolving world of tech. Following my blog will not only help you stay updated but will also provide a comprehensive resource for your learning journey.</p></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></div><div id=toc-footer style=display:none><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog-Modules><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Understanding-the-Structure-of-Verilog-Modules><span class=toc-number>2.</span> <span class=toc-text>1. Understanding the Structure of Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Basic-Elements-of-Verilog-Modules><span class=toc-number>3.</span> <span class=toc-text>2. Basic Elements of Verilog Modules</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#2-1-Module-Definition><span class=toc-number>3.1.</span> <span class=toc-text>2.1 Module Definition</span></a></li><li class="toc-item toc-level-4"><a class=toc-link href=#2-2-Ports-Declaration><span class=toc-number>3.2.</span> <span class=toc-text>2.2 Ports Declaration</span></a></li><li class="toc-item toc-level-4"><a class=toc-link href=#2-3-Internal-Signals><span class=toc-number>3.3.</span> <span class=toc-text>2.3 Internal Signals</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Creating-a-Verilog-Module><span class=toc-number>4.</span> <span class=toc-text>3. Creating a Verilog Module</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Instantiating-Modules><span class=toc-number>5.</span> <span class=toc-text>4. Instantiating Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Simulating-Verilog-Modules><span class=toc-number>6.</span> <span class=toc-text>5. Simulating Verilog Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#6-Learning-Resources-and-Extensions><span class=toc-number>7.</span> <span class=toc-text>6. Learning Resources and Extensions</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>8.</span> <span class=toc-text>Conclusion</span></a></li></ol></div><div id=share-footer style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html"><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&text=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&is_video=false&description=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Verilog Modules: A Beginner&#39;s Guide to Designs&body=Check out this article: https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html"><i class="fa-solid fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-stumbleupon fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&title=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-digg fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&name=Verilog Modules: A Beginner&#39;s Guide to Designs&description=&lt;h3 id=&#34;Introduction-to-Verilog-Modules&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog-Modules&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog Modules&#34;&gt;&lt;/a&gt;Introduction to Verilog Modules&lt;/h3&gt;&lt;p&gt;Verilog is a hardware description language (HDL) widely used for modeling electronic systems. It enables designers to simulate and synthesize digital circuits at different abstraction levels. Among the fundamental components of Verilog are modules, which are the building blocks of any Verilog design. Modules help organize code and make it easier to manage complex designs through encapsulation and reusability. In this guide, we will explore the structure, creation, and practical applications of Verilog modules while providing beginners with a solid foundation to begin their programming journey in digital design.&lt;/p&gt;"><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Verilog-Modules-A-Beginners-Guide-to-Designs.html&t=Verilog Modules: A Beginner&#39;s Guide to Designs"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu class=icon href=# onclick='return $("#nav-footer").toggle(),!1'><i class="fa-solid fa-bars fa-lg" aria-hidden=true></i> Menu</a> <a id=toc class=icon href=# onclick='return $("#toc-footer").toggle(),!1'><i class="fa-solid fa-list fa-lg" aria-hidden=true></i> TOC</a> <a id=share class=icon href=# onclick='return $("#share-footer").toggle(),!1'><i class="fa-solid fa-share-alt fa-lg" aria-hidden=true></i> Share</a> <a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2020-2024 Travis Tang</div><div class=footer-right><nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></nav></div></footer></div><link rel=preload as=style href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css crossorigin=anonymous onload='this.onload=null,this.rel="stylesheet"'><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js crossorigin=anonymous></script><script type=text/javascript>$(function(){$(".highlight table").before('<span class="btn-copy tooltipped tooltipped-sw" aria-label="Copy to clipboard!"><i class="fa-regular fa-clone"></i></span>'),new ClipboardJS(".btn-copy",{text:function(e){return Array.from(e.nextElementSibling.querySelectorAll(".code")).reduce((e,t)=>e+t.innerText+"\n","")}}).on("success",function(e){e.trigger.setAttribute("aria-label","Copied!"),e.clearSelection()})})</script><script src=/js/main.js></script><script type=text/javascript>var owa_baseUrl="https://statistics.evzs.com/",owa_cmds=owa_cmds||[];owa_cmds.push(["setSiteId","e693333f71770d82c121a3f15f2e5478"]),owa_cmds.push(["trackPageView"]),owa_cmds.push(["trackClicks"]),function(){var e=document.createElement("script"),a=(e.type="text/javascript",e.async=!0,owa_baseUrl="https:"==document.location.protocol?window.owa_baseSecUrl||owa_baseUrl.replace(/http:/,"https:"):owa_baseUrl,e.src=owa_baseUrl+"modules/base/dist/owa.tracker.js",document.getElementsByTagName("script")[0]);a.parentNode.insertBefore(e,a)}()</script></body></html>