Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr  4 15:33:25 2024
| Host         : TRENLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.510        0.000                      0                    9        0.296        0.000                      0                    9        2.000        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
sys_clock                           {0.000 4.000}        8.000           125.000         
  clk_out1_blockdesign_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0_0        7.510        0.000                      0                    9        0.296        0.000                      0                    9        4.500        0.000                       0                     7  
  clkfbout_blockdesign_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out1_blockdesign_clk_wiz_0_0                                    
(none)                            clkfbout_blockdesign_clk_wiz_0_0                                    
(none)                                                              clk_out1_blockdesign_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.704ns (28.457%)  route 1.770ns (71.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          1.100     0.704    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     0.828 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.670     1.498    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.124     1.622 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.622    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)        0.081     9.132    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.826ns (35.471%)  route 1.503ns (64.529%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.503     1.106    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X111Y91        MUXF7 (Prop_muxf7_S_O)       0.276     1.382 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.382    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X111Y91        MUXF8 (Prop_muxf8_I1_O)      0.094     1.476 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.476    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.632     9.148    
                         clock uncertainty           -0.072     9.076    
    SLICE_X111Y91        FDRE (Setup_fdre_C_D)        0.064     9.140    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.704ns (31.087%)  route 1.561ns (68.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.128     0.731    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.124     0.855 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.433     1.288    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I0_O)        0.124     1.412 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.412    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029     9.080    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.334%)  route 1.344ns (67.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.667     0.333    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.457 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.676     1.133    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X110Y91        FDRE (Setup_fdre_C_CE)      -0.205     8.846    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.334%)  route 1.344ns (67.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.667     0.333    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.457 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.676     1.133    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X111Y91        FDRE (Setup_fdre_C_CE)      -0.205     8.846    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.642ns (35.705%)  route 1.156ns (64.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.667     0.333    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.457 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.489     0.946    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X111Y92        FDRE (Setup_fdre_C_CE)      -0.205     8.846    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.826ns (42.083%)  route 1.137ns (57.917%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.137     0.740    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X110Y91        MUXF7 (Prop_muxf7_S_O)       0.276     1.016 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.016    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X110Y91        MUXF8 (Prop_muxf8_I1_O)      0.094     1.110 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.110    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.610     9.126    
                         clock uncertainty           -0.072     9.054    
    SLICE_X110Y91        FDRE (Setup_fdre_C_D)        0.064     9.118    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.070ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.642ns (38.577%)  route 1.022ns (61.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.667     0.333    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.457 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.355     0.812    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.607     9.123    
                         clock uncertainty           -0.072     9.051    
    SLICE_X112Y92        FDRE (Setup_fdre_C_CE)      -0.169     8.882    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  8.070    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/await_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.642ns (38.326%)  route 1.033ns (61.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.667     0.333    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.124     0.457 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.366     0.823    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685     8.516    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
                         clock pessimism              0.632     9.148    
                         clock uncertainty           -0.072     9.076    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)       -0.031     9.045    blockdesign_i/keypad_0/U0/await_reg
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  8.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.283ns (68.404%)  route 0.131ns (31.596%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.131    -0.325    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.000    -0.280    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X111Y91        MUXF7 (Prop_muxf7_I1_O)      0.074    -0.206 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X111Y91        MUXF8 (Prop_muxf8_I0_O)      0.023    -0.183 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.249    -0.583    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.105    -0.478    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.722%)  route 0.271ns (59.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.271    -0.185    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.140    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.121    -0.459    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.244ns (52.436%)  route 0.221ns (47.564%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.221    -0.211    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X110Y91        MUXF8 (Prop_muxf8_S_O)       0.080    -0.131 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105    -0.475    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.666%)  route 0.264ns (53.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.213    -0.243    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.051    -0.146    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I2_O)        0.045    -0.101 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.091    -0.489    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/await_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.271%)  route 0.337ns (61.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.191    -0.241    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.146    -0.050    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
                         clock pessimism              0.236    -0.596    
    SLICE_X112Y91        FDRE (Hold_fdre_C_D)         0.059    -0.537    blockdesign_i/keypad_0/U0/await_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.125%)  route 0.325ns (60.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.191    -0.241    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.134    -0.062    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X112Y92        FDRE (Hold_fdre_C_CE)       -0.016    -0.596    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.155%)  route 0.369ns (63.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.191    -0.241    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.178    -0.018    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y92        FDRE (Hold_fdre_C_CE)       -0.039    -0.619    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.191    -0.241    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.277     0.081    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X110Y91        FDRE (Hold_fdre_C_CE)       -0.039    -0.619    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 blockdesign_i/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.209ns (30.846%)  route 0.469ns (69.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/await_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  blockdesign_i/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.191    -0.241    blockdesign_i/keypad_0/U0/await
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.277     0.081    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X111Y91        FDRE (Hold_fdre_C_CE)       -0.039    -0.619    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.701    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y91    blockdesign_i/keypad_0/U0/await_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y91    blockdesign_i/keypad_0/U0/await_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y91    blockdesign_i/keypad_0/U0/await_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y91    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y92    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y91    blockdesign_i/keypad_0/U0/await_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y91    blockdesign_i/keypad_0/U0/await_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.317ns (62.747%)  route 2.563ns (37.253%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_1_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  blockdesign_i/keypad_0/U0/Row_1_reg/Q
                         net (fo=1, routed)           2.563     3.346    Row_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     6.880 r  Row_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.880    Row_1_0
    R16                                                               r  Row_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 4.416ns (68.210%)  route 2.058ns (31.790%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_0_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  blockdesign_i/keypad_0/U0/Row_0_reg/Q
                         net (fo=1, routed)           2.058     2.841    Row_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     6.474 r  Row_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.474    Row_0_0
    V15                                                               r  Row_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.407ns (70.955%)  route 1.804ns (29.045%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_2_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  blockdesign_i/keypad_0/U0/Row_2_reg/Q
                         net (fo=1, routed)           1.804     2.587    Row_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     6.211 r  Row_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.211    Row_2_0
    U13                                                               r  Row_2_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.555ns (79.744%)  route 0.395ns (20.256%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_2_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  blockdesign_i/keypad_0/U0/Row_2_reg/Q
                         net (fo=1, routed)           0.395     0.626    Row_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.324     1.950 r  Row_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.950    Row_2_0
    U13                                                               r  Row_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.564ns (75.955%)  route 0.495ns (24.045%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_0_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  blockdesign_i/keypad_0/U0/Row_0_reg/Q
                         net (fo=1, routed)           0.495     0.726    Row_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.333     2.059 r  Row_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.059    Row_0_0
    V15                                                               r  Row_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.466ns (66.756%)  route 0.730ns (33.244%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_1_reg/G
    SLICE_X113Y91        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  blockdesign_i/keypad_0/U0/Row_1_reg/Q
                         net (fo=1, routed)           0.730     0.961    Row_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.235     2.195 r  Row_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.195    Row_1_0
    R16                                                               r  Row_1_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 4.391ns (57.490%)  route 3.247ns (42.510%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.179     0.783    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.150     0.933 r  blockdesign_i/keypad_0/U0/Data[3]_INST_0/O
                         net (fo=1, routed)           2.068     3.000    Data_0_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.785     6.785 r  Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.785    Data_0[3]
    M14                                                               r  Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.152ns (55.960%)  route 3.268ns (44.040%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.013     0.617    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.124     0.741 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=1, routed)           2.255     2.996    Data_0_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     6.568 r  Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.568    Data_0[2]
    N16                                                               r  Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 4.336ns (61.353%)  route 2.731ns (38.647%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.013     0.617    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I0_O)        0.146     0.763 r  blockdesign_i/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=1, routed)           1.718     2.481    Data_0_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.734     6.215 r  Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.215    Data_0[0]
    R14                                                               r  Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.137ns (58.861%)  route 2.892ns (41.139%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.179     0.783    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.124     0.907 r  blockdesign_i/keypad_0/U0/Data[1]_INST_0/O
                         net (fo=1, routed)           1.713     2.619    Data_0_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     6.177 r  Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.177    Data_0[1]
    P14                                                               r  Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 0.580ns (26.937%)  route 1.573ns (73.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.005     0.609    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.124     0.733 r  blockdesign_i/keypad_0/U0/Row_0_reg_i_1/O
                         net (fo=1, routed)           0.568     1.301    blockdesign_i/keypad_0/U0/Row_0_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.138ns  (logic 0.609ns (28.482%)  route 1.529ns (71.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.913     0.516    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X112Y91        LUT4 (Prop_lut4_I2_O)        0.153     0.669 r  blockdesign_i/keypad_0/U0/Row_1_reg_i_1/O
                         net (fo=1, routed)           0.616     1.286    blockdesign_i/keypad_0/U0/Row_1_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 0.580ns (34.475%)  route 1.102ns (65.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.864    -0.852    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.396 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.913     0.516    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.124     0.640 r  blockdesign_i/keypad_0/U0/Row_2_reg_i_1/O
                         net (fo=1, routed)           0.190     0.830    blockdesign_i/keypad_0/U0/Row_2_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_2_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.123ns  (logic 0.467ns (41.599%)  route 0.656ns (58.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.367    -1.117 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.497    -0.620    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y91        LUT3 (Prop_lut3_I0_O)        0.100    -0.520 r  blockdesign_i/keypad_0/U0/Row_2_reg_i_1/O
                         net (fo=1, routed)           0.159    -0.362    blockdesign_i/keypad_0/U0/Row_2_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.400ns  (logic 0.467ns (33.357%)  route 0.933ns (66.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.367    -1.117 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.458    -0.659    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.100    -0.559 r  blockdesign_i/keypad_0/U0/Row_0_reg_i_1/O
                         net (fo=1, routed)           0.475    -0.084    blockdesign_i/keypad_0/U0/Row_0_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.190ns (31.805%)  route 0.407ns (68.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.203    -0.252    blockdesign_i/keypad_0/U0/state[2]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.049    -0.203 r  blockdesign_i/keypad_0/U0/Row_1_reg_i_1/O
                         net (fo=1, routed)           0.204     0.001    blockdesign_i/keypad_0/U0/Row_1_reg_i_1_n_0
    SLICE_X113Y91        LDCE                                         r  blockdesign_i/keypad_0/U0/Row_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.486ns (72.758%)  route 0.556ns (27.242%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.198    -0.257    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X112Y91        LUT4 (Prop_lut4_I2_O)        0.048    -0.209 r  blockdesign_i/keypad_0/U0/Data[0]_INST_0/O
                         net (fo=1, routed)           0.358     0.149    Data_0_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.297     1.446 r  Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.446    Data_0[0]
    R14                                                               r  Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.444ns (69.749%)  route 0.626ns (30.251%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.272    -0.184    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I2_O)        0.045    -0.139 r  blockdesign_i/keypad_0/U0/Data[1]_INST_0/O
                         net (fo=1, routed)           0.355     0.216    Data_0_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     1.474 r  Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.474    Data_0[1]
    P14                                                               r  Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.459ns (65.159%)  route 0.780ns (34.841%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.198    -0.257    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  blockdesign_i/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=1, routed)           0.582     0.370    Data_0_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.643 r  Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.643    Data_0[2]
    N16                                                               r  Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.534ns (66.343%)  route 0.778ns (33.657%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.635    -0.596    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.272    -0.184    blockdesign_i/keypad_0/U0/state[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I3_O)        0.046    -0.138 r  blockdesign_i/keypad_0/U0/Data[3]_INST_0/O
                         net (fo=1, routed)           0.507     0.369    Data_0_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.347     1.716 r  Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.716    Data_0[3]
    M14                                                               r  Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.777ns (42.804%)  route 2.374ns (57.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.704     3.232    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X112Y92        LUT5 (Prop_lut5_I2_O)        0.124     3.356 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.670     4.026    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.124     4.150 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     4.150    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.819ns (47.495%)  route 2.011ns (52.505%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          1.578     3.148    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X111Y92        LUT6 (Prop_lut6_I5_O)        0.124     3.272 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.433     3.705    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I0_O)        0.124     3.829 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.829    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.813ns  (logic 2.037ns (53.420%)  route 1.776ns (46.580%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          1.776     3.347    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.124     3.471 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.000     3.471    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X111Y91        MUXF7 (Prop_muxf7_I0_O)      0.238     3.709 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     3.709    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X111Y91        MUXF8 (Prop_muxf8_I0_O)      0.104     3.813 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.813    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 2.000ns (54.539%)  route 1.667ns (45.461%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           1.667     3.237    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X110Y91        LUT6 (Prop_lut6_I3_O)        0.124     3.361 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.361    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X110Y91        MUXF7 (Prop_muxf7_I0_O)      0.212     3.573 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     3.573    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X110Y91        MUXF8 (Prop_muxf8_I1_O)      0.094     3.667 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.667    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.685    -1.484    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.422ns (52.244%)  route 0.386ns (47.756%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          0.386     0.682    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X111Y91        LUT6 (Prop_lut6_I1_O)        0.045     0.727 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.000     0.727    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X111Y91        MUXF7 (Prop_muxf7_I0_O)      0.062     0.789 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.789    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X111Y91        MUXF8 (Prop_muxf8_I1_O)      0.019     0.808 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.808    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_0_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.417ns (49.598%)  route 0.424ns (50.402%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  Col_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_0_0
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  Col_0_0_IBUF_inst/O
                         net (fo=11, routed)          0.424     0.715    blockdesign_i/keypad_0/U0/Col_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I4_O)        0.045     0.760 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.000     0.760    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X110Y91        MUXF7 (Prop_muxf7_I0_O)      0.062     0.822 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.822    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X110Y91        MUXF8 (Prop_muxf8_I1_O)      0.019     0.841 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.841    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X110Y91        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.427ns (45.253%)  route 0.517ns (54.747%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           0.465     0.802    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X111Y92        LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.051     0.899    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I2_O)        0.045     0.944 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X111Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.427ns (44.930%)  route 0.523ns (55.070%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           0.470     0.807    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X112Y92        LUT6 (Prop_lut6_I2_O)        0.045     0.852 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.054     0.906    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I3_O)        0.045     0.951 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.951    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz_0/inst/clk_in1_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz_0/inst/clk_out1_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.907    -0.833    blockdesign_i/keypad_0/U0/clk
    SLICE_X112Y92        FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C





