// Seed: 3038564489
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input id_12,
    output id_13,
    input id_14,
    input logic id_15
);
  assign id_6 = 1;
  logic id_16;
  logic id_17;
  assign id_17 = 1 ? 1'b0 : 1'd0 == id_0 <= 1;
  logic id_18;
endmodule
