{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:33:55 2006 " "Info: Processing started: Tue Oct 03 20:33:55 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Info: Found entity 1: I2C" {  } { { "I2C.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Info: Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deglitch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file deglitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 deglitch " "Info: Found entity 1: deglitch" {  } { { "deglitch.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/deglitch.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C " "Info: Elaborating entity \"I2C\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deglitch deglitch:deglitch_scl " "Info: Elaborating entity \"deglitch\" for hierarchy \"deglitch:deglitch_scl\"" {  } { { "I2C.v" "deglitch_scl" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 72 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:comb_28 " "Info: Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:comb_28\"" {  } { { "I2C.v" "comb_28" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 79 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_slave.v(279) " "Warning (10270): Verilog HDL statement warning at i2c_slave.v(279): incomplete Case Statement has no default case item" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10270 "Verilog HDL statement warning at %1!s!: incomplete Case Statement has no default case item" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "main_out i2c_slave.v(278) " "Warning (10240): Verilog HDL Always Construct warning at i2c_slave.v(278): inferring latch(es) for variable \"main_out\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 278 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[7\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[7\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[6\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[6\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[5\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[5\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[4\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[4\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[3\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[3\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[2\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[2\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[1\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[1\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "main_out\[0\] i2c_slave.v(279) " "Info (10041): Verilog HDL or VHDL info at i2c_slave.v(279): inferred latch for \"main_out\[0\]\"" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "debug comb_28 10 12 " "Warning: Port \"debug\" on the entity instantiation of \"comb_28\" is connected to a signal of width 10. The formal width of the signal in the module is 12.  Extra bits will be left dangling without any fanout logic." {  } { { "I2C.v" "comb_28" { Text "C:/HPDSDR/trunk/VK6APH/I2C/I2C.v" 79 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "i2c_slave:comb_28\|main_out\[0\] " "Warning: Latch i2c_slave:comb_28\|main_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_slave:comb_28\|cyc_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal i2c_slave:comb_28\|cyc_cnt\[2\]" {  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 207 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "i2c_slave.v" "" { Text "C:/HPDSDR/trunk/VK6APH/I2C/i2c_slave.v" 279 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "97 " "Info: Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:33:58 2006 " "Info: Processing ended: Tue Oct 03 20:33:58 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
