Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e6bea84743140ee8b6f6461b6dbf8f8 --debug typical --relax --mt 2 -L ten_gig_eth_mac_v15_1_7 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_10g_ethernet_0_demo_tb_behav xil_defaultlib.axi_10g_ethernet_0_demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <bd_efdb_0> not found while processing module instance <inst> [C:/Users/123/Documents/xilinx_project/SiTCP/axi_10g_ethernet_0_ex/axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v:263]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
