
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	-files ../pnr.tcl 
Date:		Thu Oct 27 19:09:00 2022
Host:		acf3030 (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (1core*48cpus*Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz 43008KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[19:09:00.246681] Configured Lic search path (20.02-s004): 27021@eesvr5.ece.ust.hk

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (193 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "../pnr.tcl" ...
<CMD> set rtl_path /b14
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> create_library_set -name default -timing $target_library
<CMD> create_rc_corner -name default -cap_table $cap_tbl_file
<CMD> create_delay_corner -name default -library_set default -rc_corner default -opcond_library PVT_0P7V_25C
<CMD> create_constraint_mode -name default -sdc_files ${DC_SDC}
<CMD> create_analysis_view -name default -constraint_mode default -delay_corner default 
<CMD> set init_lef_file {/home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef /home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef}
<CMD> set init_verilog /home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/dc_demo/b14/results/b14.mapped.v
<CMD> set init_design_settop 0
<CMD> set init_pwr_net {VDD PWRD PWRA PWRIO}
<CMD> set init_gnd_net {VSS GNDD GNDA GNDIO}
<CMD> init_design -setup default -hold default

Loading LEF file /home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file /home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
**WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'via1_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.

viaInitial starts at Thu Oct 27 19:09:14 2022
viaInitial ends at Thu Oct 27 19:09:14 2022

##  Check design process and node:  
##  Design tech node is not set.

Reading default timing library '/local/home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_typical_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=20.0M, fe_cpu=0.26min, fe_real=0.25min, fe_mem=847.7M) ***
#% Begin Load netlist data ... (date=10/27 19:09:15, mem=731.9M)
*** Begin netlist parsing (mem=847.7M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/dc_demo/b14/results/b14.mapped.v'

*** Memory Usage v#1 (Current mem = 849.680M, initial mem = 387.352M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=849.7M) ***
#% End Load netlist data ... (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=737.7M, current mem=737.7M)
Top level cell is b14.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell b14 ...
*** Netlist is unique.
** info: there are 159 modules.
** info: there are 5868 stdCell insts.

*** Memory Usage v#1 (Current mem = 901.105M, initial mem = 387.352M) ***
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
default
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : default
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/eezhiyao/Libs/NanGate/Nan45Flow/NangateOpenCellLibrary_PDKv1_3_v2010_12/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/dc_demo/b14/results/b14.mapped.sdc' ...
Current (total cpu=0:00:16.1, real=0:00:16.0, peak res=1013.5M, current mem=1013.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/dc_demo/b14/results/b14.mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file /home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/dc_demo/b14/results/b14.mapped.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.8M, current mem=1020.8M)
Current (total cpu=0:00:16.2, real=0:00:16.0, peak res=1020.8M, current mem=1020.8M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
default

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
ERROR     IMPLF-223           27  The LEF via '%s' definition already exis...
WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 42 warning(s), 27 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst * -module {}
<CMD> setIoFlowFlag 1
<CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.5
Original cellDensity(chipDen)=0.500, nrRow=91.
Number of standard cell rows = 91.
Initializing I/O Placement ...
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> changeFloorplan -coreToBottom 1.008
Snap core to bottom to manufacture grid: 1.0100.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> pinAlignment -newLayer M6 \
             -pinNames [get_attribute [get_ports -filter "is_clock_used_as_clock==false"] full_name] \
             -ptnInst ${top_module} \
             -refObj {} \
             -legalizePin
#% Begin pinAlignment (date=10/27 19:09:16, mem=1038.4M)
#% End pinAlignment (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.6M, current mem=1045.6M)
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> pinAlignment -newLayer M6 \
             -pinNames [get_attribute [get_ports -filter "is_clock_used_as_clock==true"]  full_name] \
             -ptnInst ${top_module} \
             -refObj {} \
             -legalizePin
#% Begin pinAlignment (date=10/27 19:09:16, mem=1045.6M)
#% End pinAlignment (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.7M, current mem=1045.7M)
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer 6 -spreadType side -side LEFT \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==false && direction==in"] full_name]
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1187.8M).
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer 6 -spreadType side -side RIGHT \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==false && direction==out"] full_name]
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [54] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1188.8M).
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -layer 5 -spreadType CENTER -side TOP \
        -pin [get_attribute [get_ports -filter "is_clock_used_as_clock==true"] full_name] \
        -use CLOCK
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1188.8M).
<CMD> setAddStripeMode -use_exact_spacing 1 -extend_to_closest_target area_boundary -extend_to_first_ring 1
The power planner are extend the stripe antenna to the first ring.
Stripes will break as close as possible to obstructions.
<CMD> addRing -skip_via_on_wire_shape Noshape -use_wire_group_bits 2 -use_interleaving_wire_group 1 -skip_via_on_pin Standardcell -use_wire_group 1 -type core_rings -jog_distance 0.095 -threshold 0.095 -nets {VDD VSS} -follow io -layer {bottom metal7 top metal7 right metal8 left metal8} -width 3 -spacing 2 -offset 0.095
#% Begin addRing (date=10/27 19:09:16, mem=1049.5M)

The power planner will calculate offsets from I/O rows.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1188.8M)
Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal7 |        8       |       NA       |
|  via7  |       32       |        0       |
| metal8 |        8       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.8M, current mem=1050.8M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal9 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -number_of_sets 5 -split_vias 1 -skip_via_on_pin Standardcell -same_sized_stack_vias 1 -stacked_via_top_layer metal9 -padcore_ring_top_layer_limit metal3 -spacing 2 -xleft_offset 20 -switch_layer_over_obs 1 -xright_offset 20 -merge_stripes_value 0.095 -layer metal7 -block_ring_bottom_layer_limit metal3 -width 1 -nets VDD -stacked_via_bottom_layer metal1 -break_stripes_at_block_rings 1
#% Begin addStripe (date=10/27 19:09:16, mem=1050.8M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-xright_offset" is obsolete and has been replaced by "-stop_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-stop_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-break_stripes_at_block_rings" is obsolete and has been replaced by "setAddStripeMode -break_at". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -break_at"..

Initialize fgc environment(mem: 1188.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1188.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1188.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1188.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1188.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
  -extend_to_area_boundary  1
  -extend_to_first_ring  1
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 90 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        5       |       NA       |
|  via3  |       15       |        0       |
|  via4  |       15       |        0       |
|  via5  |       15       |        0       |
|  via6  |       15       |        0       |
| metal7 |       20       |       NA       |
|  via7  |       30       |        0       |
| metal8 |       15       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.4M, current mem=1052.4M)
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal9 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -number_of_sets 5 -ybottom_offset 20 -split_vias 1 -skip_via_on_pin Standardcell -same_sized_stack_vias 1 -stacked_via_top_layer metal9 -padcore_ring_top_layer_limit metal9 -spacing 2 -switch_layer_over_obs 1 -merge_stripes_value 0.095 -direction horizontal -layer metal8 -block_ring_bottom_layer_limit metal3 -ytop_offset 20 -width 1 -nets VSS -stacked_via_bottom_layer metal1 -break_stripes_at_block_rings 1
#% Begin addStripe (date=10/27 19:09:16, mem=1052.4M)
**WARN: (IMPPP-4022):	Option "-ybottom_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-ytop_offset" is obsolete and has been replaced by "-stop_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-stop_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-break_stripes_at_block_rings" is obsolete and has been replaced by "setAddStripeMode -break_at". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -break_at"..

Initialize fgc environment(mem: 1186.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
  -extend_to_area_boundary  1
  -extend_to_first_ring  1
Stripe generation is complete.
vias are now being generated.
addStripe created 15 wires.
ViaGen created 30 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal8 |        5       |       NA       |
|  via8  |       30       |        0       |
| metal9 |       10       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=10/27 19:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.6M, current mem=1052.6M)
<CMD> sroute -connect { corePin } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1 metal10 } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { metal1 metal10 }
#% Begin sroute (date=10/27 19:09:16, mem=1052.6M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Oct 27 19:09:16 2022 ***
SPECIAL ROUTE ran on directory: /local/home/eezhiyao/Benchmarks/SmallDesigns/Flow_share/innovus_demo/b14
SPECIAL ROUTE ran on machine: acf3030 (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2466.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 30 used
Read in 30 components
  30 core components: 30 unplaced, 0 placed, 0 fixed
Read in 93 physical pins
  93 physical pins: 0 unplaced, 88 placed, 5 fixed
Read in 88 nets
Read in 8 special nets, 2 routed
Read in 153 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 0
  Number of Followpin connections: 91
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2472.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 93 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 91 wires.
ViaGen created 3378 vias, deleted 4 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       91       |       NA       |
|  via1  |       532      |        0       |
|  via2  |       532      |        0       |
|  via3  |       507      |        0       |
|  via4  |       507      |        0       |
|  via5  |       507      |        0       |
|  via6  |       507      |        0       |
|  via7  |       286      |        4       |
+--------+----------------+----------------+
#% End sroute (date=10/27 19:09:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=1057.8M, current mem=1057.8M)
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> checkFPlan > ./pnr_reports/init.check.rpt
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut ./pnr_out/init.def
Writing DEF file './pnr_out/init.def', current time is Thu Oct 27 19:09:17 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './pnr_out/init.def' is written, current time is Thu Oct 27 19:09:17 2022 ...
<CMD> saveDesign ./pnr_save/floorplan.enc
#% Begin save design ... (date=10/27 19:09:17, mem=1058.8M)
% Begin Save ccopt configuration ... (date=10/27 19:09:17, mem=1058.8M)
% End Save ccopt configuration ... (date=10/27 19:09:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.8M, current mem=1059.8M)
% Begin Save netlist data ... (date=10/27 19:09:17, mem=1059.8M)
Writing Binary DB to ./pnr_save/floorplan.enc.dat/b14.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/27 19:09:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.0M, current mem=1060.0M)
Saving symbol-table file ...
Saving congestion map file ./pnr_save/floorplan.enc.dat/b14.route.congmap.gz ...
% Begin Save AAE data ... (date=10/27 19:09:17, mem=1060.1M)
Saving AAE Data ...
% End Save AAE data ... (date=10/27 19:09:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.1M, current mem=1060.1M)
Saving preference file ./pnr_save/floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/27 19:09:17, mem=1061.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/27 19:09:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.2M, current mem=1061.2M)
Saving PG file ./pnr_save/floorplan.enc.dat/b14.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Thu Oct 27 19:09:17 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1192.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/27 19:09:17, mem=1061.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/27 19:09:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.6M, current mem=1061.6M)
% Begin Save routing data ... (date=10/27 19:09:17, mem=1061.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1192.6M) ***
% End Save routing data ... (date=10/27 19:09:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1061.7M, current mem=1061.7M)
Saving property file ./pnr_save/floorplan.enc.dat/b14.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1195.6M) ***
% Begin Save power constraints data ... (date=10/27 19:09:18, mem=1062.2M)
% End Save power constraints data ... (date=10/27 19:09:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.3M, current mem=1062.3M)
default
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=10/27 19:09:18, total cpu=0:00:00.3, real=0:00:01.0, peak res=1092.2M, current mem=1062.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> summaryReport -outfile ./pnr_reports/floorplan_summary.rpt
Start to collect the design information.
Build netlist information for Cell b14.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (6497) did not have valid net lengths.
Analyze timing ... 
Report saved in file ./pnr_reports/floorplan_summary.rpt
<CMD> setPlaceMode -activity_power_driven false -place_global_timing_effort medium -place_global_cong_effort high
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:17.1/0:00:17.3 (1.0), mem = 1222.9M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1954 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
Set Default Input Pin Transition as 1 ps.
<CMD> set delaycal_input_transition_delay 1ps
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.43751 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.43751 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.43751 -from 0x19 -to 0x1a
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.43751 -from 0x1d -to 0x1e
<CMD> setPathGroupOptions reg2reg_tmp.43751 -effortLevel high
Effort level <high> specified for reg2reg_tmp.43751 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1248.32 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1249.32)
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
siFlow : Timing analysis mode is single, using late cdB files
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
Total number of fetched objects 4754
End delay calculation. (MEM=1397.93 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1361.31 CPU=0:00:00.8 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1351.8M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1359.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1359.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 3524 (75.9%) nets
3		: 620 (13.4%) nets
4     -	14	: 347 (7.5%) nets
15    -	39	: 129 (2.8%) nets
40    -	79	: 16 (0.3%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
Scan chains were not defined.
#std cell=4011 (0 fixed + 4011 movable) #buf cell=0 #inv cell=777 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4640 #term=16152 #term/net=3.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=88
stdCell: 4011 single + 0 double + 0 multi
Total standard cell length = 4.8900 (mm), area = 0.0068 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.424.
Density for the design = 0.424.
       = stdcell_area 25737 sites (6846 um^2) / alloc_area 60660 sites (16136 um^2).
Pin Density = 0.2663.
            = total # of pins 16152 / total area 60660.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.490e+04 (1.08e+04 4.13e+03)
              Est.  stn bbox = 1.604e+04 (1.15e+04 4.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.4M
Iteration  2: Total net bbox = 1.490e+04 (1.08e+04 4.13e+03)
              Est.  stn bbox = 1.604e+04 (1.15e+04 4.56e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.4M
Iteration  3: Total net bbox = 1.701e+04 (1.10e+04 6.05e+03)
              Est.  stn bbox = 2.092e+04 (1.33e+04 7.58e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1376.7M
Active setup views:
    default
Iteration  4: Total net bbox = 3.726e+04 (2.11e+04 1.62e+04)
              Est.  stn bbox = 5.079e+04 (2.79e+04 2.28e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1376.7M
Iteration  5: Total net bbox = 4.320e+04 (2.29e+04 2.03e+04)
              Est.  stn bbox = 5.936e+04 (3.10e+04 2.84e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1376.7M
Iteration  6: Total net bbox = 4.415e+04 (2.35e+04 2.06e+04)
              Est.  stn bbox = 6.081e+04 (3.17e+04 2.91e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1378.6M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 4.499e+04 (2.41e+04 2.08e+04)
              Est.  stn bbox = 6.196e+04 (3.25e+04 2.94e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1384.4M
Iteration  8: Total net bbox = 4.499e+04 (2.41e+04 2.08e+04)
              Est.  stn bbox = 6.196e+04 (3.25e+04 2.94e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1384.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 4.541e+04 (2.44e+04 2.10e+04)
              Est.  stn bbox = 6.245e+04 (3.27e+04 2.97e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1384.4M
Iteration 10: Total net bbox = 4.541e+04 (2.44e+04 2.10e+04)
              Est.  stn bbox = 6.245e+04 (3.27e+04 2.97e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1384.4M
Iteration 11: Total net bbox = 4.911e+04 (2.56e+04 2.36e+04)
              Est.  stn bbox = 6.585e+04 (3.36e+04 3.22e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1384.4M
Iteration 12: Total net bbox = 4.911e+04 (2.56e+04 2.36e+04)
              Est.  stn bbox = 6.585e+04 (3.36e+04 3.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1384.4M
*** cost = 4.911e+04 (2.56e+04 2.36e+04) (cpu for global=0:00:09.4) real=0:00:10.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:06.6 real: 0:00:06.6
Core Placement runtime cpu: 0:00:06.9 real: 0:00:08.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:29.5 mem=1384.4M) ***
Total net bbox length = 4.911e+04 (2.556e+04 2.356e+04) (ext = 9.745e+02)
Move report: Detail placement moves 4011 insts, mean move: 0.42 um, max move: 11.05 um 
	Max move on inst (U6983): (117.93, 65.38) --> (121.98, 72.38)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1408.4MB
Summary Report:
Instances move: 4011 (out of 4011 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 11.05 um (Instance: U6983) (117.93, 65.3845) -> (121.98, 72.38)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 4.800e+04 (2.451e+04 2.349e+04) (ext = 9.699e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1408.4MB
*** Finished refinePlace (0:00:29.9 mem=1408.4M) ***
*** End of Placement (cpu=0:00:10.6, real=0:00:11.0, mem=1403.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 90 )
Density distribution unevenness ratio = 10.270%
*** Free Virtual Timing Model ...(mem=1403.4M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.43751 -from {0x28 0x2b} -to 0x2c -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.43751 -from {0x2f 0x32} -to 0x33 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.43751 -from 0x35 -to 0x36
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.43751 -from 0x39 -to 0x3a
<CMD> setPathGroupOptions reg2reg_tmp.43751 -effortLevel high
Effort level <high> specified for reg2reg_tmp.43751 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.94)
Total number of fetched objects 4754
End delay calculation. (MEM=1429.14 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1429.14 CPU=0:00:00.7 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.43751
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4640 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4640 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.01% V. EstWL: 5.966940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        21( 0.25%)         1( 0.01%)   ( 0.27%) 
[NR-eGR]  metal3 ( 3)         6( 0.07%)         1( 0.01%)   ( 0.08%) 
[NR-eGR]  metal4 ( 4)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        36( 0.05%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1427.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  16064 
[NR-eGR]  metal2   (2V)         15741  20136 
[NR-eGR]  metal3   (3H)         28042   6812 
[NR-eGR]  metal4   (4V)         11874    829 
[NR-eGR]  metal5   (5H)          4366    641 
[NR-eGR]  metal6   (6V)          3496      2 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        63518  44484 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47997um
[NR-eGR] Total length: 63518um, number of vias: 44484
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 851um, number of vias: 594
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1374.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1374.6M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:14.0/0:00:15.1 (0.9), totSession cpu/real = 0:00:31.2/0:00:32.4 (1.0), mem = 1374.6M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> refinePlace
*** Starting refinePlace (0:00:31.2 mem=1374.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1390.6MB
Summary Report:
Instances move: 0 (out of 4011 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1390.6MB
*** Finished refinePlace (0:00:31.3 mem=1390.6M) ***
<CMD> place_opt_design -incremental
**INFO: User settings:
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setPlaceMode -place_global_activity_power_driven  false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_timing_effort          medium
setAnalysisMode -analysisType                     single
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -virtualIPO                       false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.3/0:00:32.5 (1.0), mem = 1390.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:31.3/0:00:32.6 (1.0), mem = 1390.6M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:31.3/0:00:32.6 (1.0), mem = 1390.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1137.9M, totSessionCpu=0:00:31 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:00:31.4/0:00:32.6 (1.0), mem = 1390.6M
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1396.65 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1140.8M, totSessionCpu=0:00:32 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1390.7M)
Extraction called for design 'b14' of instances=4011 and nets=4866 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1390.652M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1392.67)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4754
End delay calculation. (MEM=1464.49 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1427.87 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:33.1 mem=1427.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.358  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   430   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    252 (252)     |   -0.666   |    253 (253)     |
|   max_tran     |    473 (4647)    |   -2.438   |    473 (4861)    |
|   max_fanout   |     45 (45)      |    -318    |     46 (46)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.428%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1165.3M, totSessionCpu=0:00:33 **
*** InitOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:33.2/0:00:34.4 (1.0), mem = 1396.1M
** INFO : this run is activating incremental placeOpt flow
*** Starting optimizing excluded clock nets MEM= 1396.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1396.1M) ***
The useful skew maximum allowed delay is: 0.3
*** IncrReplace #1 [begin] : totSession cpu/real = 0:00:33.2/0:00:34.5 (1.0), mem = 1396.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4640 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4640 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.01% V. EstWL: 5.966940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        21( 0.25%)         1( 0.01%)   ( 0.27%) 
[NR-eGR]  metal3 ( 3)         6( 0.07%)         1( 0.01%)   ( 0.08%) 
[NR-eGR]  metal4 ( 4)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        36( 0.05%)         2( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1397.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Iteration  6: Total net bbox = 4.267e+04 (2.23e+04 2.03e+04)
              Est.  stn bbox = 5.856e+04 (3.00e+04 2.86e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1425.8M
Iteration  7: Total net bbox = 4.309e+04 (2.25e+04 2.06e+04)
              Est.  stn bbox = 5.887e+04 (3.01e+04 2.88e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1420.8M
Iteration  8: Total net bbox = 4.543e+04 (2.37e+04 2.17e+04)
              Est.  stn bbox = 6.139e+04 (3.13e+04 3.01e+04)
              cpu = 0:00:03.2 real = 0:00:04.0 mem = 1417.8M
Iteration  9: Total net bbox = 4.753e+04 (2.48e+04 2.28e+04)
              Est.  stn bbox = 6.354e+04 (3.23e+04 3.12e+04)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 1441.8M
Iteration 10: Total net bbox = 4.690e+04 (2.44e+04 2.25e+04)
              Est.  stn bbox = 6.277e+04 (3.19e+04 3.09e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1426.8M
Move report: Timing Driven Placement moves 4011 insts, mean move: 4.41 um, max move: 18.50 um 
	Max move on inst (sub_273/U41): (108.68, 0.98) --> (98.63, 9.43)

Finished Incremental Placement (cpu=0:00:13.1, real=0:00:13.0, mem=1426.8M)
*** Starting refinePlace (0:00:46.5 mem=1426.8M) ***
Total net bbox length = 4.762e+04 (2.484e+04 2.278e+04) (ext = 1.030e+03)
Move report: Detail placement moves 4011 insts, mean move: 0.84 um, max move: 3.51 um 
	Max move on inst (U5841): (50.40, 80.66) --> (52.63, 79.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1447.8MB
Summary Report:
Instances move: 4011 (out of 4011 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 3.51 um (Instance: U5841) (50.3975, 80.6565) -> (52.63, 79.38)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 4.724e+04 (2.380e+04 2.345e+04) (ext = 1.055e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1447.8MB
*** Finished refinePlace (0:00:46.6 mem=1447.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4640 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4640 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.00% V. EstWL: 5.890080e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        11( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal3 ( 3)         6( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4 ( 4)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        19( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1441.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  16064 
[NR-eGR]  metal2   (2V)         14827  20257 
[NR-eGR]  metal3   (3H)         26616   7755 
[NR-eGR]  metal4   (4V)         12682    942 
[NR-eGR]  metal5   (5H)          4887    705 
[NR-eGR]  metal6   (6V)          3641      8 
[NR-eGR]  metal7   (7H)            15      4 
[NR-eGR]  metal8   (8V)            16      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        62684  45735 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 47241um
[NR-eGR] Total length: 62684um, number of vias: 45735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 890um, number of vias: 636
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 1439.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:13.6, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1437.8M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'b14' of instances=4011 and nets=4866 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1441.844M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1261.7M, totSessionCpu=0:00:48 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1530.81)
Total number of fetched objects 4754
End delay calculation. (MEM=1550.75 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1550.75 CPU=0:00:00.9 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:00:48.8/0:00:50.0 (1.0), mem = 1550.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:00:48.9/0:00:50.1 (1.0), mem = 1566.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   522|  5395|    -2.47|   284|   284|    -0.67|    45|    45|     0|     0|     4.26|     0.00|       0|       0|       0| 42.43%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.94|     0.00|     958|      12|       0| 47.22%| 0:00:08.0|  1762.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.94|     0.00|       0|       0|       0| 47.22%| 0:00:00.0|  1762.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:08.5 real=0:00:08.0 mem=1762.5M) ***

*** Starting refinePlace (0:00:57.8 mem=1636.5M) ***
Total net bbox length = 5.741e+04 (2.956e+04 2.785e+04) (ext = 1.055e+03)
Move report: Detail placement moves 1527 insts, mean move: 0.45 um, max move: 2.54 um 
	Max move on inst (FE_OFC945_FE_DBTN12_n2935): (80.18, 27.58) --> (81.32, 28.98)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1636.5MB
Summary Report:
Instances move: 1527 (out of 4981 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 2.54 um (Instance: FE_OFC945_FE_DBTN12_n2935) (80.18, 27.58) -> (81.32, 28.98)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 5.773e+04 (2.980e+04 2.793e+04) (ext = 1.054e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1636.5MB
*** Finished refinePlace (0:00:57.9 mem=1636.5M) ***
*** maximum move = 2.54 um ***
*** Finished re-routing un-routed nets (1636.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1636.5M) ***
*** DrvOpt #1 [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:00:58.0/0:00:59.3 (1.0), mem = 1556.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=1556.4M)
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.941  |  4.941  |  7.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.216%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1316.9M, totSessionCpu=0:00:58 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:00:58.2/0:00:59.4 (1.0), mem = 1613.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 47.22
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.22%|        -|   0.000|   0.000|   0:00:00.0| 1613.8M|
|   47.22%|        0|   0.000|   0.000|   0:00:00.0| 1613.8M|
|   47.01%|       19|   0.000|   0.000|   0:00:02.0| 1637.4M|
|   47.00%|        6|   0.000|   0.000|   0:00:00.0| 1637.4M|
|   47.00%|        0|   0.000|   0.000|   0:00:00.0| 1637.4M|
|   47.00%|        0|   0.000|   0.000|   0:00:00.0| 1637.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 6, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:01 mem=1637.4M) ***
Total net bbox length = 5.759e+04 (2.973e+04 2.786e+04) (ext = 1.054e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1637.4MB
Summary Report:
Instances move: 0 (out of 4950 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.759e+04 (2.973e+04 2.786e+04) (ext = 1.054e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1637.4MB
*** Finished refinePlace (0:01:01 mem=1637.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1637.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1637.4M) ***
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:00.9/0:01:02.2 (1.0), mem = 1637.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1557.30M, totSessionCpu=0:01:01).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:01:01.0/0:01:02.2 (1.0), mem = 1557.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.94|     0.00|       0|       0|       0| 47.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.94|     0.00|       0|       0|       0| 47.00%| 0:00:00.0|  1614.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1614.5M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:01.2/0:01:02.4 (1.0), mem = 1557.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:01 mem=1558.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1558.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1558.5MB
Summary Report:
Instances move: 0 (out of 4950 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1558.5MB
*** Finished refinePlace (0:01:01 mem=1558.5M) ***
Register exp ratio and priority group on 0 nets on 5579 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'b14' of instances=4950 and nets=5805 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1540.109M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1534.12)
Total number of fetched objects 5693
End delay calculation. (MEM=1561.33 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1561.33 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:03 mem=1561.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5579 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5579
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5579 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 5.986680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.14%)         1( 0.01%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         3( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4 ( 4)         3( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        18( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1569.33 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1317.9M, totSessionCpu=0:01:03 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.941  |  4.941  |  7.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1320.3M, totSessionCpu=0:01:03 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:32, real = 0:00:33, mem = 1456.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 2 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:32.0/0:00:32.8 (1.0), totSession cpu/real = 0:01:03.3/0:01:05.3 (1.0), mem = 1456.8M
<CMD> timeDesign -preCTS -outDir ./pnr_reports/place.timing.rpt
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:03.3/0:01:05.3 (1.0), mem = 1456.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1456.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.941  |  4.941  |  7.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.003%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./pnr_reports/place.timing.rpt
Total CPU time: 0.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 1456.925781 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.4 (0.5), totSession cpu/real = 0:01:03.9/0:01:06.8 (1.0), mem = 1456.9M
<CMD> checkPlace > ./pnr_reports/place.check.rpt
Begin checking placement ... (start mem=1456.9M, init mem=1456.9M)
*info: Placed = 4950          
*info: Unplaced = 0           
Placement Density:47.00%(7584/16136)
Placement Density (including fixed std cells):47.00%(7584/16136)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1456.9M)
<CMD> defOut ./pnr_out/place.def
Writing DEF file './pnr_out/place.def', current time is Thu Oct 27 19:10:07 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './pnr_out/place.def' is written, current time is Thu Oct 27 19:10:07 2022 ...
<CMD> saveDesign ./pnr_save/placement.enc
#% Begin save design ... (date=10/27 19:10:07, mem=1221.5M)
% Begin Save ccopt configuration ... (date=10/27 19:10:07, mem=1221.5M)
% End Save ccopt configuration ... (date=10/27 19:10:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.6M, current mem=1221.6M)
% Begin Save netlist data ... (date=10/27 19:10:07, mem=1221.6M)
Writing Binary DB to ./pnr_save/placement.enc.dat/b14.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/27 19:10:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.6M, current mem=1221.6M)
Saving symbol-table file ...
Saving congestion map file ./pnr_save/placement.enc.dat/b14.route.congmap.gz ...
% Begin Save AAE data ... (date=10/27 19:10:08, mem=1221.8M)
Saving AAE Data ...
% End Save AAE data ... (date=10/27 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.9M, current mem=1221.9M)
Saving preference file ./pnr_save/placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/27 19:10:08, mem=1221.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/27 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.9M, current mem=1221.9M)
Saving PG file ./pnr_save/placement.enc.dat/b14.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Thu Oct 27 19:10:08 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/27 19:10:08, mem=1221.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/27 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.9M, current mem=1221.9M)
% Begin Save routing data ... (date=10/27 19:10:08, mem=1221.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
% End Save routing data ... (date=10/27 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.1M, current mem=1222.1M)
Saving property file ./pnr_save/placement.enc.dat/b14.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1459.5M) ***
Saving rc congestion map ./pnr_save/placement.enc.dat/b14.congmap.gz ...
% Begin Save power constraints data ... (date=10/27 19:10:08, mem=1222.1M)
% End Save power constraints data ... (date=10/27 19:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.1M, current mem=1222.1M)
default
Generated self-contained design placement.enc.dat
#% End save design ... (date=10/27 19:10:08, total cpu=0:00:00.4, real=0:00:01.0, peak res=1222.5M, current mem=1222.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> summaryReport -outfile ./pnr_reports/placement_summary.rpt
Start to collect the design information.
Build netlist information for Cell b14.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./pnr_reports/placement_summary.rpt
<CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=10/27 19:10:08, mem=1222.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:04.5/0:01:08.2 (0.9), mem = 1464.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -routeDesignFixClockNets         true
setNanoRouteMode -routeWithTimingDriven           false
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setPlaceMode -place_global_activity_power_driven  false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_timing_effort          medium

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clock...
  clock_tree clock contains 215 sinks and 0 clock gates.
Extracting original clock gating for clock done.
The skew group clock/default was created. It contains 215 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1464.1M, init mem=1464.1M)
*info: Placed = 4950          
*info: Unplaced = 0           
Placement Density:47.00%(7584/16136)
Placement Density (including fixed std cells):47.00%(7584/16136)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1464.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 215 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 215 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1453.10 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5579 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5579
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5579 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 5.986680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.14%)         1( 0.01%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         3( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4 ( 4)         3( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        18( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17890 
[NR-eGR]  metal2   (2V)         15360  22143 
[NR-eGR]  metal3   (3H)         26716   7978 
[NR-eGR]  metal4   (4V)         12318   1012 
[NR-eGR]  metal5   (5H)          5466    774 
[NR-eGR]  metal6   (6V)          4275      8 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64137  49805 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 57590um
[NR-eGR] Total length: 64137um, number of vias: 49805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 892um, number of vias: 657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1455.92 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 16135.560um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default:both, late and power domain auto-default:
  Slew time target (leaf):    0.043ns
  Slew time target (trunk):   0.043ns
  Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.035ns
  Buffer max distance: 120.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=120.000um, saturatedSlew=0.016ns, speed=2547.771um per ns, cellArea=11.083um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.010ns, speed=2222.222um per ns, cellArea=96.425um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.009ns, speed=2373.887um per ns, cellArea=86.450um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clock/default:
  Sources:                     pin clock
  Total number of sinks:       215
  Delay constrained sinks:     215
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:both.late:
  Skew target:                 0.035ns
Primary reporting skew groups are:
skew_group clock/default with 215 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.7 real=0:00:00.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clock...
          Clock tree timing engine global stage delay update for default:both.late...
          Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      hp wire lengths  : top=0.000um, trunk=222.730um, leaf=598.980um, total=821.710um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:06 mem=1460.6M) ***
Total net bbox length = 5.831e+04 (3.004e+04 2.827e+04) (ext = 1.065e+03)
Move report: Detail placement moves 42 insts, mean move: 1.04 um, max move: 3.11 um 
	Max move on inst (FE_DBTC93_n641): (67.07, 75.18) --> (68.78, 73.78)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1479.7MB
Summary Report:
Instances move: 42 (out of 4970 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 3.11 um (Instance: FE_DBTC93_n641) (67.07, 75.18) -> (68.78, 73.78)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 5.835e+04 (3.006e+04 2.829e+04) (ext = 1.062e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1479.7MB
*** Finished refinePlace (0:01:06 mem=1479.7M) ***
    ClockRefiner summary
    All clock instances: Moved 15, flipped 4 and cell swapped 0 (out of a total of 235).
    The largest move was 1.4 um for addr_reg_1_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.14,1.14)             1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    -----------------------------------------------------------------------------------------------------------------------------------------------------
        1.14         (110.200,91.980)    (109.060,91.980)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUF_X2) at (109.060,91.980), in power domain auto-default
        0            (9.545,83.730)      (9.545,83.730)      CTS_ccl_a_buf_00002 (a lib_cell CLKBUF_X2) at (9.120,83.580), in power domain auto-default
        0            (64.455,50.130)     (64.455,50.130)     CTS_ccl_a_buf_00014 (a lib_cell CLKBUF_X2) at (64.030,49.980), in power domain auto-default
        0            (53.240,55.950)     (53.240,55.950)     CTS_ccl_a_buf_00016 (a lib_cell CLKBUF_X3) at (52.630,55.580), in power domain auto-default
        0            (61.600,75.550)     (61.600,75.550)     CTS_ccl_a_buf_00011 (a lib_cell CLKBUF_X3) at (60.990,75.180), in power domain auto-default
        0            (64.640,64.350)     (64.640,64.350)     CTS_ccl_a_buf_00010 (a lib_cell CLKBUF_X3) at (64.030,63.980), in power domain auto-default
        0            (37.090,100.750)    (37.090,100.750)    CTS_ccl_a_buf_00020 (a lib_cell CLKBUF_X3) at (36.480,100.380), in power domain auto-default
        0            (56.475,61.330)     (56.475,61.330)     CTS_ccl_a_buf_00015 (a lib_cell CLKBUF_X2) at (56.050,61.180), in power domain auto-default
        0            (63.310,41.950)     (63.310,41.950)     CTS_ccl_a_buf_00001 (a lib_cell CLKBUF_X3) at (62.700,41.580), in power domain auto-default
        0            (64.640,75.550)     (64.640,75.550)     CTS_ccl_a_buf_00019 (a lib_cell CLKBUF_X3) at (64.030,75.180), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.241fF, leaf=87.951fF, total=125.192fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Clustering':
      skew_group clock/default: insertion delay [min=0.084, max=0.090, avg=0.087, sd=0.002], skew [0.006 vs 0.035], 100% {0.084, 0.090} (wid=0.005 ws=0.003) (gid=0.088 gs=0.006)
    Skew group summary after 'Clustering':
      skew_group clock/default: insertion delay [min=0.084, max=0.090, avg=0.087, sd=0.002], skew [0.006 vs 0.035], 100% {0.084, 0.090} (wid=0.005 ws=0.003) (gid=0.088 gs=0.006)
    Legalizer API calls during this step: 307 succeeded with high effort: 307 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
(ccopt eGR): Start to route 21 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5599 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 21 clock nets ( 21 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.199800e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.408400e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.589000e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.768200e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.111200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15180  22119 
[NR-eGR]  metal3   (3H)         26855   8051 
[NR-eGR]  metal4   (4V)         12708   1013 
[NR-eGR]  metal5   (5H)          5484    767 
[NR-eGR]  metal6   (6V)          4260      6 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64487  49886 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58350um
[NR-eGR] Total length: 64487um, number of vias: 49886
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1242um, number of vias: 738
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   255 
[NR-eGR]  metal2   (2V)           133   292 
[NR-eGR]  metal3   (3H)           547   182 
[NR-eGR]  metal4   (4V)           539     9 
[NR-eGR]  metal5   (5H)            23     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1242   738 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 956um
[NR-eGR] Total length: 1242um, number of vias: 738
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1242um, number of vias: 738
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1473.82 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:01:06.1/0:01:09.8 (0.9), mem = 1473.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 1117
[NR-eGR] Read 5599 nets ( ignored 21 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5578
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5578 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.02% V. EstWL: 5.908420e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        15( 0.18%)         1( 0.01%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4 ( 4)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        24( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1473.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15123  22132 
[NR-eGR]  metal3   (3H)         26120   8082 
[NR-eGR]  metal4   (4V)         12180   1258 
[NR-eGR]  metal5   (5H)          6238    977 
[NR-eGR]  metal6   (6V)          4913      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64575  50387 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58350um
[NR-eGR] Total length: 64575um, number of vias: 50387
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1471.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:06.3/0:01:10.0 (0.9), mem = 1471.8M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4970 and nets=5825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1471.816M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
    cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
    wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
    hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clock/default: insertion delay [min=0.083, max=0.091, avg=0.087, sd=0.002], skew [0.008 vs 0.035], 100% {0.083, 0.091} (wid=0.005 ws=0.003) (gid=0.088 gs=0.007)
  Skew group summary after clustering cong repair call:
    skew_group clock/default: insertion delay [min=0.083, max=0.091, avg=0.087, sd=0.002], skew [0.008 vs 0.035], 100% {0.083, 0.091} (wid=0.005 ws=0.003) (gid=0.088 gs=0.007)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clock/default: insertion delay [min=0.083, max=0.091, avg=0.087, sd=0.002], skew [0.008 vs 0.035], 100% {0.083, 0.091} (wid=0.005 ws=0.003) (gid=0.088 gs=0.007)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clock/default: insertion delay [min=0.083, max=0.091, avg=0.087, sd=0.002], skew [0.008 vs 0.035], 100% {0.083, 0.091} (wid=0.005 ws=0.003) (gid=0.088 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=37.135fF, leaf=87.828fF, total=124.963fF
      wire lengths     : top=0.000um, trunk=372.555um, leaf=840.239um, total=1212.794um
      hp wire lengths  : top=0.000um, trunk=226.100um, leaf=603.370um, total=829.470um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Skew group summary after 'Removing longest path buffering':
      skew_group clock/default: insertion delay [min=0.083, max=0.091], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.677fF, leaf=88.073fF, total=124.750fF
      wire lengths     : top=0.000um, trunk=368.520um, leaf=842.439um, total=1210.959um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.017ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clock/default: insertion delay [min=0.083, max=0.089, avg=0.086, sd=0.001], skew [0.006 vs 0.035], 100% {0.083, 0.089} (wid=0.005 ws=0.003) (gid=0.086 gs=0.005)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clock/default: insertion delay [min=0.083, max=0.089, avg=0.086, sd=0.001], skew [0.006 vs 0.035], 100% {0.083, 0.089} (wid=0.005 ws=0.003) (gid=0.086 gs=0.005)
    Legalizer API calls during this step: 93 succeeded with high effort: 93 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.206um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.206um^2
      cell capacitance : b=28.286fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.286fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.677fF, leaf=88.073fF, total=124.750fF
      wire lengths     : top=0.000um, trunk=368.520um, leaf=842.439um, total=1210.959um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.017ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.021ns sd=0.002ns min=0.018ns max=0.025ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 11 CLKBUF_X2: 9 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clock/default: insertion delay [min=0.083, max=0.089], skew [0.006 vs 0.035]
    Skew group summary after 'Improving clock tree routing':
      skew_group clock/default: insertion delay [min=0.083, max=0.089], skew [0.006 vs 0.035]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 95 succeeded with high effort: 95 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clock/default: insertion delay [min=0.084, max=0.093, avg=0.089, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.008)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clock/default: insertion delay [min=0.084, max=0.093, avg=0.089, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 22 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
          cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
          wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
          hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
          cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
          wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
          hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
          cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
          wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
          hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
    cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
    wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
    hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
  Skew group summary after Approximately balancing fragments:
    skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
          cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
          wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
          hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Skew group summary after 'Approximately balancing step':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clock/default: insertion delay [min=0.084, max=0.093], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clock/default: insertion delay [min=0.084, max=0.093, avg=0.089, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.008)
    Skew group summary after 'Approximately balancing paths':
      skew_group clock/default: insertion delay [min=0.084, max=0.093, avg=0.089, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
    cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
    wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
    hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
  Primary reporting skew groups before polishing:
    skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
  Skew group summary before polishing:
    skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
  Merging balancing drivers for power...
    Tried: 22 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=36.699fF, leaf=88.075fF, total=124.774fF
      wire lengths     : top=0.000um, trunk=368.770um, leaf=842.469um, total=1211.239um
      hp wire lengths  : top=0.000um, trunk=224.700um, leaf=604.350um, total=829.050um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.022ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.090 gs=0.007)
    Skew group summary after 'Improving clock skew':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.090 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.344um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.344um^2
      cell capacitance : b=28.179fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.179fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=32.876fF, leaf=87.517fF, total=120.393fF
      wire lengths     : top=0.000um, trunk=330.840um, leaf=836.325um, total=1167.165um
      hp wire lengths  : top=0.000um, trunk=218.270um, leaf=605.665um, total=823.935um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.023ns sd=0.003ns min=0.019ns max=0.028ns {14 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 16 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=238.149fF fall=214.156fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=238.119fF fall=214.135fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=32.892fF, leaf=87.501fF, total=120.393fF
      wire lengths     : top=0.000um, trunk=331.030um, leaf=836.135um, total=1167.165um
      hp wire lengths  : top=0.000um, trunk=218.270um, leaf=605.665um, total=823.935um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.090, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.090, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=32.892fF, leaf=87.501fF, total=120.393fF
      wire lengths     : top=0.000um, trunk=331.030um, leaf=836.135um, total=1167.165um
      hp wire lengths  : top=0.000um, trunk=218.270um, leaf=605.665um, total=823.935um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.090, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Skew group summary after 'Improving insertion delay':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.090, sd=0.003], skew [0.011 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=2, computed=18, moveTooSmall=37, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=53, accepted=3
        Max accepted move=7.190um, total accepted move=11.130um, average move=3.710um
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=2, computed=18, moveTooSmall=39, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=51, accepted=2
        Max accepted move=3.750um, total accepted move=5.910um, average move=2.955um
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=3, computed=17, moveTooSmall=43, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=51, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=20, computed=0, moveTooSmall=34, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=2
        Max accepted move=0.190um, total accepted move=0.380um, average move=0.190um
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=18, computed=2, moveTooSmall=0, resolved=0, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
        cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=32.485fF, leaf=87.217fF, total=119.702fF
        wire lengths     : top=0.000um, trunk=327.005um, leaf=833.155um, total=1160.159um
        hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.003], skew [0.010 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.089 gs=0.007)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.003], skew [0.010 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.089 gs=0.007)
      Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 22 , Succeeded = 4 , Constraints Broken = 16 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=32.314fF, leaf=87.194fF, total=119.508fF
      wire lengths     : top=0.000um, trunk=324.995um, leaf=832.885um, total=1157.880um
      hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.002], skew [0.009 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.089 gs=0.007)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clock/default: insertion delay [min=0.083, max=0.093, avg=0.089, sd=0.002], skew [0.009 vs 0.035], 100% {0.083, 0.093} (wid=0.005 ws=0.004) (gid=0.089 gs=0.007)
    Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=357.627fF fall=333.642fF), of which (rise=119.508fF fall=119.508fF) is wire, and (rise=238.119fF fall=214.135fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 20 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:08 mem=1472.0M) ***
Total net bbox length = 5.832e+04 (3.004e+04 2.828e+04) (ext = 1.062e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1472.0MB
Summary Report:
Instances move: 0 (out of 4970 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.832e+04 (3.004e+04 2.828e+04) (ext = 1.062e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1472.0MB
*** Finished refinePlace (0:01:08 mem=1472.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 235).
  Restoring pStatusCts on 20 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
(ccopt eGR): Start to route 21 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5599 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 21 clock nets ( 21 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.167600e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.320200e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.447600e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.576400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.825600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15123  22119 
[NR-eGR]  metal3   (3H)         26089   8083 
[NR-eGR]  metal4   (4V)         12124   1268 
[NR-eGR]  metal5   (5H)          6275    981 
[NR-eGR]  metal6   (6V)          4926      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64538  50389 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58320um
[NR-eGR] Total length: 64538um, number of vias: 50389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1206um, number of vias: 740
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   255 
[NR-eGR]  metal2   (2V)           134   279 
[NR-eGR]  metal3   (3H)           516   183 
[NR-eGR]  metal4   (4V)           483    19 
[NR-eGR]  metal5   (5H)            61     4 
[NR-eGR]  metal6   (6V)            12     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1206   740 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 926um
[NR-eGR] Total length: 1206um, number of vias: 740
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1206um, number of vias: 740
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1472.03 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4970 and nets=5825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1472.027M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default:both.late...
        Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=33.021fF, leaf=90.818fF, total=123.839fF
          wire lengths     : top=0.000um, trunk=334.410um, leaf=871.400um, total=1205.810um
          hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.532fF]} avg=0.532fF sd=0.000fF sum=0.532fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.018ns max=0.029ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
        Primary reporting skew groups eGRPC initial state:
          skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.003], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.004 ws=0.003) (gid=0.090 gs=0.007)
        Skew group summary eGRPC initial state:
          skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.003], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.004 ws=0.003) (gid=0.090 gs=0.007)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
            cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=33.021fF, leaf=90.818fF, total=123.839fF
            wire lengths     : top=0.000um, trunk=334.410um, leaf=871.400um, total=1205.810um
            hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=1, worst=[0.532fF]} avg=0.532fF sd=0.000fF sum=0.532fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.003ns min=0.018ns max=0.029ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 5
          CCOpt-eGRPC Downsizing: considered: 15, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.546um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.546um^2
            cell capacitance : b=28.134fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.134fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=33.021fF, leaf=90.818fF, total=123.839fF
            wire lengths     : top=0.000um, trunk=334.410um, leaf=871.400um, total=1205.810um
            hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=1, worst=[0.532fF]} avg=0.532fF sd=0.000fF sum=0.532fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.025ns sd=0.002ns min=0.020ns max=0.029ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 1 CLKBUF_X2: 19 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 21, tested: 21, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.546um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.546um^2
            cell capacitance : b=28.134fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.134fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=33.021fF, leaf=90.818fF, total=123.839fF
            wire lengths     : top=0.000um, trunk=334.410um, leaf=871.400um, total=1205.810um
            hp wire lengths  : top=0.000um, trunk=217.770um, leaf=604.715um, total=822.485um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[0.532fF]} avg=0.532fF sd=0.000fF sum=0.532fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.025ns sd=0.002ns min=0.020ns max=0.029ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 1 CLKBUF_X2: 19 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 11 ,succeeded = 11 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
          cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=33.137fF, leaf=93.150fF, total=126.287fF
          wire lengths     : top=0.000um, trunk=331.690um, leaf=892.889um, total=1224.579um
          hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
        Primary reporting skew groups before routing clock trees:
          skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.091, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.003) (gid=0.091 gs=0.011)
        Skew group summary before routing clock trees:
          skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.091, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.003) (gid=0.091 gs=0.011)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 21 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:08 mem=1510.2M) ***
Total net bbox length = 5.836e+04 (3.005e+04 2.831e+04) (ext = 1.062e+03)
Move report: Detail placement moves 28 insts, mean move: 1.30 um, max move: 3.49 um 
	Max move on inst (U5873): (61.18, 42.98) --> (63.27, 41.58)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.2MB
Summary Report:
Instances move: 28 (out of 4971 movable)
Instances flipped: 0
Mean displacement: 1.30 um
Max displacement: 3.49 um (Instance: U5873) (61.18, 42.98) -> (63.27, 41.58)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 5.840e+04 (3.007e+04 2.834e+04) (ext = 1.062e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1510.2MB
*** Finished refinePlace (0:01:08 mem=1510.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 236).
  Restoring pStatusCts on 21 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
(ccopt eGR): Start to route 22 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5600 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.194200e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.352400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.484000e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.614200e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.866200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17932 
[NR-eGR]  metal2   (2V)         15124  22121 
[NR-eGR]  metal3   (3H)         26098   8082 
[NR-eGR]  metal4   (4V)         12148   1267 
[NR-eGR]  metal5   (5H)          6265    981 
[NR-eGR]  metal6   (6V)          4926      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64563  50391 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58405um
[NR-eGR] Total length: 64563um, number of vias: 50391
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1230um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   257 
[NR-eGR]  metal2   (2V)           135   281 
[NR-eGR]  metal3   (3H)           525   182 
[NR-eGR]  metal4   (4V)           507    18 
[NR-eGR]  metal5   (5H)            51     4 
[NR-eGR]  metal6   (6V)            12     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1230   742 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 963um
[NR-eGR] Total length: 1230um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1230um, number of vias: 742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1472.18 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 22 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-routeDesignFixClockNets false
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=10/27 19:10:13, mem=1216.6M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:10:13 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
#num needed restored net=0
#need_extraction net=0 (total=5826)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1230 um.
#Total half perimeter of net bounding box = 974 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 135 um.
#Total wire length on LAYER metal3 = 525 um.
#Total wire length on LAYER metal4 = 507 um.
#Total wire length on LAYER metal5 = 51 um.
#Total wire length on LAYER metal6 = 12 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 742
#Up-Via Summary (total 742):
#           
#-----------------------
# metal1            257
# metal2            281
# metal3            182
# metal4             18
# metal5              4
#-----------------------
#                   742 
#
#Start routing data preparation on Thu Oct 27 19:10:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5637 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.52 (MB), peak = 1476.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.25 (MB), peak = 1476.88 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     3560 ( 2         pin),    675 ( 3         pin),    214 ( 4         pin),
#      243 ( 5         pin),    239 ( 6         pin),    257 ( 7         pin),
#      222 ( 8         pin),    167 ( 9         pin),     23 (10-19      pin),
#        0 (>=2000     pin).
#Total: 5826 nets, 5600 non-trivial nets, 22 fully global routed, 22 clocks,
#       22 nets have extra space, 5600 nets (5578 automatically) have layer range,
#       22 nets have weight, 22 nets have avoid detour, 22 nets have priority.
#
#Nets in 2 layer ranges:
#   (-------, metal8)*:     5578 (99.6%)
#   (metal3, metal4) :       22 ( 0.4%)
#
#22 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#metal1        0       0       0(  0%)     257( 20%)
#metal2        0     116     116(  9%)     791( 63%)
#metal3      544       0     544( 44%)     182( 15%)
#metal4        0     507     507( 41%)      18(  1%)
#metal5       50       0      50(  4%)       6(  0%)
#metal6        0      12      12(  1%)       0(  0%)
#metal7        0       0       0(  0%)       0(  0%)
#metal8        0       0       0(  0%)       0(  0%)
#metal9        0       0       0(  0%)       0(  0%)
#metal10       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#            594     635    1230          1254      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#metal1        0       0       0(  0%)     257( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal2        0     130     130( 11%)     296( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal3      524       0     524( 43%)     147( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal4        0     497     497( 41%)      14(  2%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal5       45       0      45(  4%)       5(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal6        0      10      10(  1%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#            570     638    1208           719             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.78 (MB)
#Total memory = 1235.54 (MB)
#Peak memory = 1476.88 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 487
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    = 220 ( 45.2%)
#  Total number of shifted segments     =  12 (  2.5%)
#  Average movement of shifted segments =   2.58 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1177 um.
#Total half perimeter of net bounding box = 974 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 99 um.
#Total wire length on LAYER metal3 = 525 um.
#Total wire length on LAYER metal4 = 498 um.
#Total wire length on LAYER metal5 = 46 um.
#Total wire length on LAYER metal6 = 10 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 719
#Up-Via Summary (total 719):
#           
#-----------------------
# metal1            257
# metal2            296
# metal3            147
# metal4             14
# metal5              5
#-----------------------
#                   719 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.21 (MB)
#Total memory = 1232.89 (MB)
#Peak memory = 1476.88 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1237.28 (MB), peak = 1476.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1228 um.
#Total half perimeter of net bounding box = 974 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 79 um.
#Total wire length on LAYER metal3 = 547 um.
#Total wire length on LAYER metal4 = 552 um.
#Total wire length on LAYER metal5 = 45 um.
#Total wire length on LAYER metal6 = 4 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 716
#Up-Via Summary (total 716):
#           
#-----------------------
# metal1            257
# metal2            252
# metal3            192
# metal4             13
# metal5              2
#-----------------------
#                   716 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.41 (MB)
#Total memory = 1237.30 (MB)
#Peak memory = 1476.88 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.41 (MB)
#Total memory = 1237.30 (MB)
#Peak memory = 1476.88 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 27.32 (MB)
#Total memory = 1244.02 (MB)
#Peak memory = 1476.88 (MB)
#Number of warnings = 0
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:10:14 2022
#
% End globalDetailRoute (date=10/27 19:10:14, total cpu=0:00:01.4, real=0:00:01.0, peak res=1244.0M, current mem=1244.0M)
        NanoRoute done. (took cpu=0:00:01.4 real=0:00:01.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 22 net(s)
Set FIXED placed status on 21 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1488.86 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 944
[NR-eGR] Read 5600 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5578
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5578 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.02% V. EstWL: 5.911500e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.14%)         1( 0.01%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4 ( 4)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        23( 0.03%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17932 
[NR-eGR]  metal2   (2V)         15224  22087 
[NR-eGR]  metal3   (3H)         26415   8067 
[NR-eGR]  metal4   (4V)         12266   1227 
[NR-eGR]  metal5   (5H)          5994    952 
[NR-eGR]  metal6   (6V)          4678      6 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64579  50271 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58405um
[NR-eGR] Total length: 64579um, number of vias: 50271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1488.86 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4971 and nets=5826 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1488.863M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
    wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
    hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
  Primary reporting skew groups after routing clock trees:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
  Skew group summary after routing clock trees:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.0 real=0:00:02.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
        wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
        hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
        wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
        hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
      cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
      wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
      hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
        cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
        wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
        hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
    cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
    wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
    hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
  Primary reporting skew groups after post-conditioning:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
  Skew group summary after post-conditioning:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    21      22.610      29.539
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        21      22.610      29.539
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              215
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                215
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      335.650
  Leaf       892.190
  Total     1227.840
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       217.770
  Leaf        640.700
  Total       858.470
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------
  Type     Gate       Wire       Total
  --------------------------------------
  Top        0.000      0.000      0.000
  Trunk     29.539     33.474     63.014
  Leaf     209.970     93.103    303.073
  Total    239.510    126.577    366.087
  --------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  209.970     0.977       0.000      0.977    0.977
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    fF         1       0.382       0.000      0.382    [0.382]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.043       4       0.016       0.009      0.002    0.021    {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}          -
  Leaf        0.043      18       0.023       0.003      0.016    0.028    {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer      1         1.330
  CLKBUF_X2    buffer     20        21.280
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clock/default    0.082     0.094     0.012       0.035         0.002           0.001           0.090        0.003     100% {0.082, 0.094}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clock/default    0.082     0.094     0.012       0.035         0.002           0.001           0.090        0.003     100% {0.082, 0.094}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1545.14)
Total number of fetched objects 5714
End delay calculation. (MEM=1563.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1563.08 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: clock, View: default, Ideal Latency: 0, Propagated Latency: 0.0905772
	 Executing: set_clock_latency -source -early -max -rise -0.0905772 [get_pins clock]
	Clock: clock, View: default, Ideal Latency: 0, Propagated Latency: 0.0905772
	 Executing: set_clock_latency -source -late -max -rise -0.0905772 [get_pins clock]
	Clock: clock, View: default, Ideal Latency: 0, Propagated Latency: 0.0933824
	 Executing: set_clock_latency -source -early -max -fall -0.0933824 [get_pins clock]
	Clock: clock, View: default, Ideal Latency: 0, Propagated Latency: 0.0933824
	 Executing: set_clock_latency -source -late -max -fall -0.0933824 [get_pins clock]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
  sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
  misc counts      : r=1, pp=0
  cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
  cell capacitance : b=29.539fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.539fF
  sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
  wire capacitance : top=0.000fF, trunk=33.474fF, leaf=93.103fF, total=126.577fF
  wire lengths     : top=0.000um, trunk=335.650um, leaf=892.190um, total=1227.840um
  hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.382fF]} avg=0.382fF sd=0.000fF sum=0.382fF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.043ns count=4 avg=0.016ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.016ns max=0.028ns {15 <= 0.026ns, 3 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
Primary reporting skew groups after update timingGraph:
  skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
Skew group summary after update timingGraph:
  skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.004 ws=0.002) (gid=0.092 gs=0.012)
Logging CTS constraint violations...
  Clock tree clock has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 20.000fF below cell CTS_ccl_a_buf_00016 (a lib_cell CLKBUF_X2) at (52.630,55.580), in power domain auto-default. Achieved capacitance of 20.382fF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
Runtime done. (took cpu=0:00:06.5 real=0:00:06.5)
Runtime Summary
===============
Clock Runtime:  (42%) Core CTS           2.63 (Init 0.51, Construction 0.61, Implementation 0.98, eGRPC 0.16, PostConditioning 0.13, Other 0.24)
Clock Runtime:  (39%) CTS services       2.46 (RefinePlace 0.32, EarlyGlobalClock 0.34, NanoRoute 1.43, ExtractRC 0.37, TimingAnalysis 0.00)
Clock Runtime:  (18%) Other CTS          1.16 (Init 0.24, CongRepair/EGR-DP 0.40, TimingUpdate 0.53, Other 0.00)
Clock Runtime: (100%) Total              6.26

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 5 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:01:11.0/0:01:14.7 (1.0), mem = 1461.0M
#% End ccopt_design (date=10/27 19:10:15, total cpu=0:00:06.6, real=0:00:07.0, peak res=1255.9M, current mem=1255.9M)
<CMD> ccopt_design
#% Begin ccopt_design (date=10/27 19:10:15, mem=1255.9M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:01:11.1/0:01:14.7 (1.0), mem = 1461.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible     false
setNanoRouteMode -routeDesignFixClockNets         true
setNanoRouteMode -routeWithTimingDriven           false
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { default }
setOptMode -autoTDGRSetupViews                    { default}
setOptMode -drcMargin                             0
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 true
setOptMode -setupTargetSlack                      0
setPlaceMode -place_global_activity_power_driven  false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_timing_effort          medium

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clock' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_21' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_18' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_19' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_20' in clock tree 'clock' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 22 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1461.0M, init mem=1461.0M)
*info: Placed = 4971           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:47.14%(7607/16136)
Placement Density (including fixed std cells):47.14%(7607/16136)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1461.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 1 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 215 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 215 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1461.03 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 944
[NR-eGR] Read 5600 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5578
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5578 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.02% V. EstWL: 5.911500e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        12( 0.14%)         1( 0.01%)   ( 0.16%) 
[NR-eGR]  metal3 ( 3)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4 ( 4)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        23( 0.03%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17932 
[NR-eGR]  metal2   (2V)         15224  22087 
[NR-eGR]  metal3   (3H)         26415   8067 
[NR-eGR]  metal4   (4V)         12266   1227 
[NR-eGR]  metal5   (5H)          5994    952 
[NR-eGR]  metal6   (6V)          4678      6 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64579  50271 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58405um
[NR-eGR] Total length: 64579um, number of vias: 50271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1470.53 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    original_names is set for at least one object
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 16135.560um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default:both, late and power domain auto-default:
  Slew time target (leaf):    0.043ns
  Slew time target (trunk):   0.043ns
  Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.035ns
  Buffer max distance: 120.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=120.000um, saturatedSlew=0.016ns, speed=2547.771um per ns, cellArea=11.083um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.010ns, speed=2222.222um per ns, cellArea=96.425um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.009ns, speed=2373.887um per ns, cellArea=86.450um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clock/default:
  Sources:                     pin clock
  Total number of sinks:       215
  Delay constrained sinks:     215
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:both.late:
  Skew target:                 0.035ns
Primary reporting skew groups are:
skew_group clock/default with 215 clock sinks

Clock DAG stats initial state:
  cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
  sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
  misc counts      : r=1, pp=0
  cell areas       : b=22.610um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.610um^2
  hp wire lengths  : top=0.000um, trunk=217.770um, leaf=640.700um, total=858.470um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUF_X3: 1 CLKBUF_X2: 20 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.7 real=0:00:00.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clock...
          Clock tree timing engine global stage delay update for default:both.late...
          Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      hp wire lengths  : top=0.000um, trunk=226.900um, leaf=587.745um, total=814.645um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:12 mem=1464.8M) ***
Total net bbox length = 5.838e+04 (3.006e+04 2.832e+04) (ext = 1.062e+03)
Move report: Detail placement moves 36 insts, mean move: 0.91 um, max move: 2.80 um 
	Max move on inst (U5754): (65.74, 66.78) --> (65.74, 63.98)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1483.8MB
Summary Report:
Instances move: 36 (out of 4970 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 2.80 um (Instance: U5754) (65.74, 66.78) -> (65.74, 63.98)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 5.841e+04 (3.008e+04 2.833e+04) (ext = 1.062e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1483.8MB
*** Finished refinePlace (0:01:12 mem=1483.8M) ***
    ClockRefiner summary
    All clock instances: Moved 13, flipped 2 and cell swapped 0 (out of a total of 235).
    The largest move was 1.4 um for reg0_reg_19_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.14,1.235)            1
    [1.235,1.33)            2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    -----------------------------------------------------------------------------------------------------------------------------------------------------
        1.33         (64.030,80.780)     (62.700,80.780)     CTS_ccl_a_buf_00045 (a lib_cell CLKBUF_X3) at (62.700,80.780), in power domain auto-default
        1.33         (64.030,80.780)     (65.360,80.780)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUF_X3) at (65.360,80.780), in power domain auto-default
        1.14         (110.200,89.180)    (109.060,89.180)    CTS_ccl_a_buf_00032 (a lib_cell CLKBUF_X2) at (109.060,89.180), in power domain auto-default
        0            (60.080,78.350)     (60.080,78.350)     CTS_ccl_a_buf_00039 (a lib_cell CLKBUF_X3) at (59.470,77.980), in power domain auto-default
        0            (31.960,100.750)    (31.960,100.750)    CTS_ccl_a_buf_00037 (a lib_cell CLKBUF_X3) at (31.350,100.380), in power domain auto-default
        0            (38.235,24.930)     (38.235,24.930)     CTS_ccl_a_buf_00029 (a lib_cell CLKBUF_X2) at (37.810,24.780), in power domain auto-default
        0            (65.970,81.150)     (65.970,81.150)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUF_X3) at (65.360,80.780), in power domain auto-default
        0            (17.900,41.950)     (17.900,41.950)     CTS_ccl_a_buf_00036 (a lib_cell CLKBUF_X3) at (17.290,41.580), in power domain auto-default
        0            (9.355,83.730)      (9.355,83.730)      CTS_ccl_a_buf_00030 (a lib_cell CLKBUF_X2) at (8.930,83.580), in power domain auto-default
        0            (38.420,100.750)    (38.420,100.750)    CTS_ccl_a_buf_00047 (a lib_cell CLKBUF_X3) at (37.810,100.380), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=40.040fF, leaf=86.057fF, total=126.098fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Clustering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.002], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.006)
    Skew group summary after 'Clustering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.002], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.006)
    Legalizer API calls during this step: 318 succeeded with high effort: 318 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
(ccopt eGR): Start to route 21 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5599 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 21 clock nets ( 21 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.212400e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.422400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.547000e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.675800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.941800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15277  22118 
[NR-eGR]  metal3   (3H)         26430   8049 
[NR-eGR]  metal4   (4V)         12237   1224 
[NR-eGR]  metal5   (5H)          5985    950 
[NR-eGR]  metal6   (6V)          4674      6 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64604  50277 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58407um
[NR-eGR] Total length: 64604um, number of vias: 50277
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1253um, number of vias: 722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   255 
[NR-eGR]  metal2   (2V)           131   283 
[NR-eGR]  metal3   (3H)           563   174 
[NR-eGR]  metal4   (4V)           523    10 
[NR-eGR]  metal5   (5H)            36     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1253   722 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 939um
[NR-eGR] Total length: 1253um, number of vias: 722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1253um, number of vias: 722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1478.98 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:01:12.5/0:01:16.1 (1.0), mem = 1479.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 1092
[NR-eGR] Read 5599 nets ( ignored 21 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5578
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5578 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.02% V. EstWL: 5.914720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        11( 0.13%)         1( 0.01%)   ( 0.14%) 
[NR-eGR]  metal3 ( 3)         8( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4 ( 4)         8( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5 ( 5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        29( 0.04%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1479.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15222  22100 
[NR-eGR]  metal3   (3H)         26086   8088 
[NR-eGR]  metal4   (4V)         12045   1305 
[NR-eGR]  metal5   (5H)          6334   1025 
[NR-eGR]  metal6   (6V)          4939      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64628  50456 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58407um
[NR-eGR] Total length: 64628um, number of vias: 50456
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1479.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:12.7/0:01:16.3 (1.0), mem = 1479.0M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4970 and nets=5825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1478.980M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
    cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
    wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
    hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.007)
  Skew group summary after clustering cong repair call:
    skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.007)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.007)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clock/default: insertion delay [min=0.084, max=0.092, avg=0.088, sd=0.003], skew [0.009 vs 0.035], 100% {0.084, 0.092} (wid=0.006 ws=0.005) (gid=0.088 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=39.997fF, leaf=85.934fF, total=125.931fF
      wire lengths     : top=0.000um, trunk=402.825um, leaf=822.204um, total=1225.029um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=590.930um, total=818.970um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.019ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Skew group summary after 'Removing longest path buffering':
      skew_group clock/default: insertion delay [min=0.084, max=0.092], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.844fF, leaf=86.318fF, total=125.162fF
      wire lengths     : top=0.000um, trunk=384.910um, leaf=826.379um, total=1211.289um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clock/default: insertion delay [min=0.084, max=0.090, avg=0.087, sd=0.002], skew [0.006 vs 0.035], 100% {0.084, 0.090} (wid=0.005 ws=0.003) (gid=0.088 gs=0.006)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clock/default: insertion delay [min=0.084, max=0.090, avg=0.087, sd=0.002], skew [0.006 vs 0.035], 100% {0.084, 0.090} (wid=0.005 ws=0.003) (gid=0.088 gs=0.006)
    Legalizer API calls during this step: 139 succeeded with high effort: 139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=24.472um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=24.472um^2
      cell capacitance : b=28.301fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.301fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.844fF, leaf=86.318fF, total=125.162fF
      wire lengths     : top=0.000um, trunk=384.910um, leaf=826.379um, total=1211.289um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.043ns count=4 avg=0.013ns sd=0.007ns min=0.002ns max=0.018ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.020ns sd=0.002ns min=0.018ns max=0.024ns {17 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 12 CLKBUF_X2: 8 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clock/default: insertion delay [min=0.084, max=0.090], skew [0.006 vs 0.035]
    Skew group summary after 'Improving clock tree routing':
      skew_group clock/default: insertion delay [min=0.084, max=0.090], skew [0.006 vs 0.035]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 94 succeeded with high effort: 94 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.010)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 22 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
          wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
          hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
          wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
          hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
          wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
          hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
    cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
    wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
    hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
  Skew group summary after Approximately balancing fragments:
    skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
          wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
          hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after 'Approximately balancing step':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.009 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.010)
    Skew group summary after 'Approximately balancing paths':
      skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.009 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
    cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
    wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
    hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
  Primary reporting skew groups before polishing:
    skew_group clock/default: insertion delay [min=0.086, max=0.094], skew [0.008 vs 0.035]
  Skew group summary before polishing:
    skew_group clock/default: insertion delay [min=0.086, max=0.094], skew [0.008 vs 0.035]
  Merging balancing drivers for power...
    Tried: 22 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clock/default: insertion delay [min=0.086, max=0.094], skew [0.008 vs 0.035]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clock/default: insertion delay [min=0.086, max=0.094], skew [0.008 vs 0.035]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=38.830fF, leaf=86.366fF, total=125.195fF
      wire lengths     : top=0.000um, trunk=384.749um, leaf=826.605um, total=1211.354um
      hp wire lengths  : top=0.000um, trunk=228.040um, leaf=597.595um, total=825.635um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.028ns {12 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clock/default: insertion delay [min=0.086, max=0.094, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.086, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.008)
    Skew group summary after 'Improving clock skew':
      skew_group clock/default: insertion delay [min=0.086, max=0.094, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.086, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 144 succeeded with high effort: 144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.253fF, leaf=86.495fF, total=120.748fF
      wire lengths     : top=0.000um, trunk=341.640um, leaf=826.626um, total=1168.265um
      hp wire lengths  : top=0.000um, trunk=215.980um, leaf=607.395um, total=823.375um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.027ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Legalizer API calls during this step: 825 succeeded with high effort: 825 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=238.119fF fall=214.135fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.253fF, leaf=86.495fF, total=120.748fF
      wire lengths     : top=0.000um, trunk=341.640um, leaf=826.626um, total=1168.265um
      hp wire lengths  : top=0.000um, trunk=215.980um, leaf=607.395um, total=823.375um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.027ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.253fF, leaf=86.495fF, total=120.748fF
      wire lengths     : top=0.000um, trunk=341.640um, leaf=826.626um, total=1168.265um
      hp wire lengths  : top=0.000um, trunk=215.980um, leaf=607.395um, total=823.375um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.027ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Skew group summary after 'Improving insertion delay':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=2, computed=18, moveTooSmall=32, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=58, accepted=2
        Max accepted move=9.210um, total accepted move=14.290um, average move=7.145um
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=2, computed=18, moveTooSmall=33, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=63, accepted=1
        Max accepted move=9.920um, total accepted move=9.920um, average move=9.920um
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=2, computed=18, moveTooSmall=32, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=66, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 220 succeeded with high effort: 220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=19, computed=1, moveTooSmall=31, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 94 succeeded with high effort: 94 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=21, filtered=21, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
        cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=34.108fF, leaf=86.551fF, total=120.658fF
        wire lengths     : top=0.000um, trunk=340.070um, leaf=827.875um, total=1167.946um
        hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.027ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.004) (gid=0.090 gs=0.009)
      Legalizer API calls during this step: 372 succeeded with high effort: 372 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 22 , Succeeded = 5 , Constraints Broken = 15 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
      cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=33.967fF, leaf=86.536fF, total=120.502fF
      wire lengths     : top=0.000um, trunk=338.275um, leaf=827.695um, total=1165.971um
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.043ns count=4 avg=0.014ns sd=0.008ns min=0.002ns max=0.020ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.020ns max=0.027ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.089, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.009)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clock/default: insertion delay [min=0.085, max=0.093, avg=0.089, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.093} (wid=0.005 ws=0.003) (gid=0.090 gs=0.009)
    Legalizer API calls during this step: 372 succeeded with high effort: 372 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=358.621fF fall=334.637fF), of which (rise=120.502fF fall=120.502fF) is wire, and (rise=238.119fF fall=214.135fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 20 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:14 mem=1479.2M) ***
Total net bbox length = 5.840e+04 (3.007e+04 2.833e+04) (ext = 1.061e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1479.2MB
Summary Report:
Instances move: 0 (out of 4970 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.840e+04 (3.007e+04 2.833e+04) (ext = 1.061e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1479.2MB
*** Finished refinePlace (0:01:14 mem=1479.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 235).
  Restoring pStatusCts on 20 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
(ccopt eGR): Start to route 21 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5599 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 21 clock nets ( 21 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 21
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.184400e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.379000e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.467200e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.558200e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.758400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17930 
[NR-eGR]  metal2   (2V)         15229  22100 
[NR-eGR]  metal3   (3H)         26081   8097 
[NR-eGR]  metal4   (4V)         12018   1307 
[NR-eGR]  metal5   (5H)          6316   1025 
[NR-eGR]  metal6   (6V)          4939      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64586  50467 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58398um
[NR-eGR] Total length: 64586um, number of vias: 50467
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1211um, number of vias: 733
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   255 
[NR-eGR]  metal2   (2V)           138   283 
[NR-eGR]  metal3   (3H)           557   183 
[NR-eGR]  metal4   (4V)           497    12 
[NR-eGR]  metal5   (5H)            19     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1211   733 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 931um
[NR-eGR] Total length: 1211um, number of vias: 733
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1211um, number of vias: 733
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1479.19 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4970 and nets=5825 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1479.191M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default:both.late...
        Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
          cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=35.169fF, leaf=89.884fF, total=125.053fF
          wire lengths     : top=0.000um, trunk=348.320um, leaf=862.410um, total=1210.730um
          hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
        Clock DAG net violations eGRPC initial state:
          Capacitance : {count=1, worst=[0.219fF]} avg=0.219fF sd=0.000fF sum=0.219fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.021ns max=0.028ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
        Primary reporting skew groups eGRPC initial state:
          skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.009)
        Skew group summary eGRPC initial state:
          skew_group clock/default: insertion delay [min=0.085, max=0.094, avg=0.090, sd=0.002], skew [0.008 vs 0.035], 100% {0.085, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.009)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
            cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=35.169fF, leaf=89.884fF, total=125.053fF
            wire lengths     : top=0.000um, trunk=348.320um, leaf=862.410um, total=1210.730um
            hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Capacitance : {count=1, worst=[0.219fF]} avg=0.219fF sd=0.000fF sum=0.219fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.021ns max=0.028ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 6
          CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
            cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=35.169fF, leaf=89.884fF, total=125.053fF
            wire lengths     : top=0.000um, trunk=348.320um, leaf=862.410um, total=1210.730um
            hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Capacitance : {count=1, worst=[0.219fF]} avg=0.219fF sd=0.000fF sum=0.219fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.021ns max=0.028ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 21, tested: 21, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
            sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
            misc counts      : r=1, pp=0
            cell areas       : b=21.812um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=21.812um^2
            cell capacitance : b=28.149fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=28.149fF
            sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=35.169fF, leaf=89.884fF, total=125.053fF
            wire lengths     : top=0.000um, trunk=348.320um, leaf=862.410um, total=1210.730um
            hp wire lengths  : top=0.000um, trunk=216.500um, leaf=606.685um, total=823.185um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=1, worst=[0.219fF]} avg=0.219fF sd=0.000fF sum=0.219fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=17 avg=0.024ns sd=0.002ns min=0.021ns max=0.028ns {11 <= 0.026ns, 6 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 2 CLKBUF_X2: 18 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clock/default: insertion delay [min=0.085, max=0.094], skew [0.008 vs 0.035]
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 15 ,succeeded = 15 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
          sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
          misc counts      : r=1, pp=0
          cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
          cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
          sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=34.769fF, leaf=89.771fF, total=124.539fF
          wire lengths     : top=0.000um, trunk=345.335um, leaf=860.480um, total=1205.815um
          hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
        Primary reporting skew groups before routing clock trees:
          skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.012)
        Skew group summary before routing clock trees:
          skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.091 gs=0.012)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 21 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:15 mem=1517.3M) ***
Total net bbox length = 5.841e+04 (3.008e+04 2.833e+04) (ext = 1.061e+03)
Move report: Detail placement moves 25 insts, mean move: 0.95 um, max move: 2.16 um 
	Max move on inst (U6642): (25.65, 34.58) --> (26.41, 35.98)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.3MB
Summary Report:
Instances move: 25 (out of 4971 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 2.16 um (Instance: U6642) (25.65, 34.58) -> (26.41, 35.98)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Total net bbox length = 5.842e+04 (3.008e+04 2.834e+04) (ext = 1.061e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.3MB
*** Finished refinePlace (0:01:15 mem=1517.3M) ***
  ClockRefiner summary
  All clock instances: Moved 1, flipped 1 and cell swapped 0 (out of a total of 236).
  The largest move was 1.4 um for reg1_reg_19_.
  Restoring pStatusCts on 21 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
(ccopt eGR): Start to route 22 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 14515 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 14515
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5600 nets ( ignored 5578 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 22 clock nets ( 22 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 22
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.190000e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.360800e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.449000e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.540000e+03um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.740200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17932 
[NR-eGR]  metal2   (2V)         15227  22099 
[NR-eGR]  metal3   (3H)         26084   8100 
[NR-eGR]  metal4   (4V)         12022   1305 
[NR-eGR]  metal5   (5H)          6316   1025 
[NR-eGR]  metal6   (6V)          4939      8 
[NR-eGR]  metal7   (7H)             2      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64589  50469 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58419um
[NR-eGR] Total length: 64589um, number of vias: 50469
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1214um, number of vias: 735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   257 
[NR-eGR]  metal2   (2V)           135   282 
[NR-eGR]  metal3   (3H)           560   186 
[NR-eGR]  metal4   (4V)           500    10 
[NR-eGR]  metal5   (5H)            18     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1214   735 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 938um
[NR-eGR] Total length: 1214um, number of vias: 735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1214um, number of vias: 735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1479.35 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 22 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-routeDesignFixClockNets false
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=10/27 19:10:19, mem=1247.9M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:10:19 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
#num needed restored net=0
#need_extraction net=0 (total=5826)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1214 um.
#Total half perimeter of net bounding box = 948 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 135 um.
#Total wire length on LAYER metal3 = 560 um.
#Total wire length on LAYER metal4 = 500 um.
#Total wire length on LAYER metal5 = 18 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 735
#Up-Via Summary (total 735):
#           
#-----------------------
# metal1            257
# metal2            282
# metal3            186
# metal4             10
#-----------------------
#                   735 
#
#Start routing data preparation on Thu Oct 27 19:10:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5637 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.50 (MB), peak = 1476.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.68 (MB), peak = 1476.88 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     3560 ( 2         pin),    675 ( 3         pin),    214 ( 4         pin),
#      243 ( 5         pin),    238 ( 6         pin),    256 ( 7         pin),
#      223 ( 8         pin),    168 ( 9         pin),     23 (10-19      pin),
#        0 (>=2000     pin).
#Total: 5826 nets, 5600 non-trivial nets, 22 fully global routed, 22 clocks,
#       22 nets have extra space, 5600 nets (5578 automatically) have layer range,
#       22 nets have weight, 22 nets have avoid detour, 22 nets have priority.
#
#Nets in 2 layer ranges:
#   (-------, metal8)*:     5578 (99.6%)
#   (metal3, metal4) :       22 ( 0.4%)
#
#22 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#metal1        0       0       0(  0%)     257( 21%)
#metal2        0     116     116( 10%)     792( 64%)
#metal3      579       0     579( 48%)     186( 15%)
#metal4        0     499     499( 41%)      10(  1%)
#metal5       18       0      18(  1%)       2(  0%)
#metal6        0       0       0(  0%)       0(  0%)
#metal7        0       0       0(  0%)       0(  0%)
#metal8        0       0       0(  0%)       0(  0%)
#metal9        0       0       0(  0%)       0(  0%)
#metal10       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#            597     616    1213          1247      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#metal1        0       0       0(  0%)     257( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal2        0     129     129( 11%)     297( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal3      559       0     559( 47%)     148( 21%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal4        0     491     491( 41%)       6(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal5       15       0      15(  1%)       2(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#            574     621    1196           710             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.93 (MB)
#Total memory = 1262.54 (MB)
#Peak memory = 1476.88 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 482
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    = 209 ( 43.4%)
#  Total number of shifted segments     =  11 (  2.3%)
#  Average movement of shifted segments =   2.27 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1162 um.
#Total half perimeter of net bounding box = 948 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 95 um.
#Total wire length on LAYER metal3 = 560 um.
#Total wire length on LAYER metal4 = 492 um.
#Total wire length on LAYER metal5 = 15 um.
#Total wire length on LAYER metal6 = 1 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 710
#Up-Via Summary (total 710):
#           
#-----------------------
# metal1            257
# metal2            297
# metal3            148
# metal4              6
# metal5              2
#-----------------------
#                   710 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.43 (MB)
#Total memory = 1259.92 (MB)
#Peak memory = 1476.88 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1261.00 (MB), peak = 1476.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 1224 um.
#Total half perimeter of net bounding box = 948 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 50 um.
#Total wire length on LAYER metal3 = 595 um.
#Total wire length on LAYER metal4 = 565 um.
#Total wire length on LAYER metal5 = 14 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 716
#Up-Via Summary (total 716):
#           
#-----------------------
# metal1            257
# metal2            249
# metal3            205
# metal4              5
#-----------------------
#                   716 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.08 (MB)
#Total memory = 1261.00 (MB)
#Peak memory = 1476.88 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.08 (MB)
#Total memory = 1261.00 (MB)
#Peak memory = 1476.88 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.09 (MB)
#Total memory = 1255.99 (MB)
#Peak memory = 1476.88 (MB)
#Number of warnings = 0
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:10:20 2022
#
% End globalDetailRoute (date=10/27 19:10:20, total cpu=0:00:01.2, real=0:00:01.0, peak res=1255.5M, current mem=1255.5M)
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 22 net(s)
Set FIXED placed status on 21 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1485.24 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 942
[NR-eGR] Read 5600 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5578
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5578 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.02% V. EstWL: 5.916680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        13( 0.16%)         1( 0.01%)   ( 0.17%) 
[NR-eGR]  metal3 ( 3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4 ( 4)        10( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal5 ( 5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        30( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17932 
[NR-eGR]  metal2   (2V)         15208  22088 
[NR-eGR]  metal3   (3H)         25913   8115 
[NR-eGR]  metal4   (4V)         12127   1304 
[NR-eGR]  metal5   (5H)          6531   1018 
[NR-eGR]  metal6   (6V)          4835      6 
[NR-eGR]  metal7   (7H)             1      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        64613  50463 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 58419um
[NR-eGR] Total length: 64613um, number of vias: 50463
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1485.24 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.7 real=0:00:01.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'b14' of instances=4971 and nets=5826 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1485.238M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups after routing clock trees:
    skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
  Skew group summary after routing clock trees:
    skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.8 real=0:00:01.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
        cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
        wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
        hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.095], skew [0.012 vs 0.035]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.095], skew [0.012 vs 0.035]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
        cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
        wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
        hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.095], skew [0.012 vs 0.035]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clock/default: insertion delay [min=0.082, max=0.095], skew [0.012 vs 0.035]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
      cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
      wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
        sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
        misc counts      : r=1, pp=0
        cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
        cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
        sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
        wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
        hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5804 (unrouted=226, trialRouted=5578, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups after post-conditioning:
    skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
  Skew group summary after post-conditioning:
    skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    21      22.876      29.555
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        21      22.876      29.555
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              215
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                215
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      344.800
  Leaf       879.660
  Total     1224.460
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       216.500
  Leaf        613.565
  Total       830.065
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------
  Type     Gate       Wire       Total
  --------------------------------------
  Top        0.000      0.000      0.000
  Trunk     29.555     34.893     64.448
  Leaf     209.970     91.957    301.927
  Total    239.525    126.850    366.375
  --------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  209.970     0.977       0.000      0.977    0.977
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.043       4       0.015       0.009      0.002    0.021    {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}          -
  Leaf        0.043      18       0.023       0.004      0.015    0.027    {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer      2         2.660
  CLKBUF_X2    buffer     19        20.216
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clock/default    0.082     0.095     0.012       0.035         0.003           0.002           0.090        0.003     100% {0.082, 0.095}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clock/default    0.082     0.095     0.012       0.035         0.003           0.002           0.090        0.003     100% {0.082, 0.095}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clock of SDC clock clock in view default

Setting all clocks to propagated mode.
default
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
  sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
  misc counts      : r=1, pp=0
  cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
  cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
  sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
  wire capacitance : top=0.000fF, trunk=34.893fF, leaf=91.957fF, total=126.850fF
  wire lengths     : top=0.000um, trunk=344.800um, leaf=879.660um, total=1224.460um
  hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.565um, total=830.065um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.004ns min=0.015ns max=0.027ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
Primary reporting skew groups after update timingGraph:
  skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
Skew group summary after update timingGraph:
  skew_group clock/default: insertion delay [min=0.082, max=0.095, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.095} (wid=0.005 ws=0.003) (gid=0.093 gs=0.013)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:05.7 real=0:00:05.8)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS           2.66 (Init 0.51, Construction 0.71, Implementation 0.99, eGRPC 0.14, PostConditioning 0.07, Other 0.24)
Clock Runtime:  (39%) CTS services       2.29 (RefinePlace 0.33, EarlyGlobalClock 0.34, NanoRoute 1.26, ExtractRC 0.37, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          0.79 (Init 0.25, CongRepair/EGR-DP 0.40, TimingUpdate 0.15, Other 0.00)
Clock Runtime: (100%) Total              5.74

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1267.3M, totSessionCpu=0:01:17 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:01:16.8/0:01:20.5 (1.0), mem = 1494.4M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1271.9M, totSessionCpu=0:01:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1496.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1682.23)
Total number of fetched objects 5714
End delay calculation. (MEM=1669.74 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1669.74 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:19 mem=1669.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.949  |  4.949  |  7.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.145%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1383.4M, totSessionCpu=0:01:19 **
*** InitOpt #2 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:18.9/0:01:22.5 (1.0), mem = 1596.0M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:01:19.0/0:01:22.7 (1.0), mem = 1596.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:01:19.1/0:01:22.7 (1.0), mem = 1596.0M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1596.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1596.0M) ***
*** Starting optimizing excluded clock nets MEM= 1596.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1596.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:01:19.1/0:01:22.8 (1.0), mem = 1596.0M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:19.3/0:01:23.0 (1.0), mem = 1594.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:19.4/0:01:23.0 (1.0), mem = 1610.2M
*info: 22 clock nets excluded
*info: 37 no-driver nets excluded.
*info: 22 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
+--------+--------+---------+------------+--------+----------+---------+------------------+
|   0.000|   0.000|   47.14%|   0:00:00.0| 1667.4M|   default|       NA| NA               |
+--------+--------+---------+------------+--------+----------+---------+------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1667.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1667.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:19.8/0:01:23.5 (1.0), mem = 1608.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:01:20.0/0:01:23.7 (1.0), mem = 1663.7M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 47.14
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.14%|        -|   0.020|   0.000|   0:00:00.0| 1667.7M|
|   47.11%|       24|   0.020|   0.000|   0:00:02.0| 1694.8M|
|   47.08%|       18|   0.020|   0.000|   0:00:00.0| 1694.8M|
|   47.06%|       10|   0.020|   0.000|   0:00:01.0| 1694.8M|
|   47.05%|        7|   0.020|   0.000|   0:00:00.0| 1694.8M|
|   47.04%|        5|   0.020|   0.000|   0:00:00.0| 1694.8M|
|   47.04%|        0|   0.020|   0.000|   0:00:00.0| 1694.8M|
|   46.92%|       23|   0.020|   0.000|   0:00:02.0| 1694.8M|
|   46.92%|        0|   0.020|   0.000|   0:00:01.0| 1694.8M|
|   46.92%|        0|   0.020|   0.000|   0:00:00.0| 1694.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 46.92
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
*** Starting refinePlace (0:01:26 mem=1694.8M) ***
Total net bbox length = 5.837e+04 (3.006e+04 2.832e+04) (ext = 1.061e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1694.8MB
Summary Report:
Instances move: 0 (out of 4926 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.837e+04 (3.006e+04 2.832e+04) (ext = 1.061e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1694.8MB
*** Finished refinePlace (0:01:26 mem=1694.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1694.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1694.8M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:01:25.7/0:01:29.4 (1.0), mem = 1694.8M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1613.75M, totSessionCpu=0:01:26).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:26 mem=1613.8M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 70.7891120566764585
Move report: Detail placement moves 2375 insts, mean move: 2.72 um, max move: 27.36 um 
	Max move on inst (FE_OFC0_n561): (22.99, 23.38) --> (22.23, 49.98)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1625.5MB
Summary Report:
Instances move: 2375 (out of 4926 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 27.36 um (Instance: FE_OFC0_n561) (22.99, 23.38) -> (22.23, 49.98)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1625.5MB
*** Finished refinePlace (0:01:32 mem=1625.5M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 942
[NR-eGR] Read 5576 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5554
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5554 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 5.754980e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        20( 0.24%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         6( 0.07%)   ( 0.07%) 
[NR-eGR]  metal4 ( 4)        11( 0.13%)   ( 0.13%) 
[NR-eGR]  metal5 ( 5)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        38( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17820 
[NR-eGR]  metal2   (2V)         15297  21521 
[NR-eGR]  metal3   (3H)         25514   7531 
[NR-eGR]  metal4   (4V)         11634   1183 
[NR-eGR]  metal5   (5H)          5875    915 
[NR-eGR]  metal6   (6V)          4447     10 
[NR-eGR]  metal7   (7H)             8      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        62774  48980 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 56257um
[NR-eGR] Total length: 62774um, number of vias: 48980
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1605.02 MB )
Extraction called for design 'b14' of instances=4947 and nets=5802 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1603.016M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:01:32.4/0:01:36.1 (1.0), mem = 1622.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:32.5/0:01:36.1 (1.0), mem = 1622.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1620.09)
Total number of fetched objects 5690
End delay calculation. (MEM=1638.5 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1638.5 CPU=0:00:01.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:01:33.8/0:01:37.4 (1.0), mem = 1638.5M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    66|    66|    -0.03|     0|     0|     0|     0|     4.96|     0.00|       0|       0|       0| 46.92%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.96|     0.00|      73|       0|       0| 47.29%| 0:00:01.0|  1715.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.96|     0.00|       0|       0|       0| 47.29%| 0:00:00.0|  1715.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1715.9M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:35.0/0:01:38.7 (1.0), mem = 1629.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:35 mem=1629.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 14.489%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1629.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 217 insts, mean move: 0.30 um, max move: 1.78 um 
	Max move on inst (FE_OFC979_FE_OFN810_n2940): (38.57, 30.38) --> (38.95, 28.98)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1629.8MB
Summary Report:
Instances move: 217 (out of 4999 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 1.78 um (Instance: FE_OFC979_FE_OFN810_n2940) (38.57, 30.38) -> (38.95, 28.98)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1629.8MB
*** Finished refinePlace (0:01:35 mem=1629.8M) ***
Register exp ratio and priority group on 0 nets on 5649 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'b14' of instances=5020 and nets=5875 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1615.484M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1609.5)
Total number of fetched objects 5763
End delay calculation. (MEM=1637.44 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1637.44 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:01:37 mem=1637.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 942
[NR-eGR] Read 5649 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5627
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5627 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.00% V. EstWL: 5.763100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        16( 0.19%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]  metal3 ( 3)         6( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4 ( 4)        13( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  metal5 ( 5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        36( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1645.45 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1393.1M, totSessionCpu=0:01:37 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.958  |  4.958  |  7.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.293%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1393.8M, totSessionCpu=0:01:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-5046       22  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 29 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:26.3/0:00:27.1 (1.0), totSession cpu/real = 0:01:37.3/0:01:41.8 (1.0), mem = 1613.9M
#% End ccopt_design (date=10/27 19:10:42, total cpu=0:00:26.3, real=0:00:27.0, peak res=1403.7M, current mem=1295.0M)
<CMD> refinePlace
*** Starting refinePlace (0:01:37 mem=1522.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1538.9MB
Summary Report:
Instances move: 0 (out of 4999 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1538.9MB
*** Finished refinePlace (0:01:37 mem=1538.9M) ***
<CMD> report_ccopt_clock_trees -file ./pnr_reports/clock_trees.rpt
Clock tree timing engine global stage delay update for default:both.early...
Clock tree timing engine global stage delay update for default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default:both.late...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_skew_groups -file ./pnr_reports/skew_groups.rpt
Clock tree timing engine global stage delay update for default:both.early...
Clock tree timing engine global stage delay update for default:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default:both.late...
Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> timeDesign -postCTS -outDir ./pnr_reports/cts.timing.rpt
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:37.6/0:01:42.0 (1.0), mem = 1577.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1539.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.958  |  4.958  |  7.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.293%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./pnr_reports/cts.timing.rpt
Total CPU time: 0.66 sec
Total Real time: 2.0 sec
Total Memory Usage: 1539.207031 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.6/0:00:01.4 (0.5), totSession cpu/real = 0:01:38.2/0:01:43.5 (0.9), mem = 1539.2M
<CMD> optDesign -postCTS -outDir ./pnr_reports/cts.timing.rpt
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1296.1M, totSessionCpu=0:01:38 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                            45
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { default }
setOptMode -activeSetupViews                      { default }
setOptMode -autoSetupViews                        { default}
setOptMode -autoTDGRSetupViews                    { default}
setOptMode -drcMargin                             0
setOptMode -fixDrc                                true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setPlaceMode -place_global_activity_power_driven  false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_timing_effort          medium
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -skew                             true
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:01:38.3/0:01:43.5 (0.9), mem = 1541.2M
*** InitOpt #3 [begin] : totSession cpu/real = 0:01:38.3/0:01:43.5 (0.9), mem = 1541.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1301.2M, totSessionCpu=0:01:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1541.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.958  |  4.958  |  7.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.293%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1297.1M, totSessionCpu=0:01:39 **
*** InitOpt #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:38.8/0:01:44.1 (0.9), mem = 1539.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:01:39.0/0:01:44.3 (0.9), mem = 1541.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:39.3/0:01:44.6 (0.9), mem = 1720.4M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1720.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1720.4M) ***
*** Starting optimizing excluded clock nets MEM= 1720.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1720.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:01:39.3/0:01:44.6 (0.9), mem = 1720.4M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:39.5/0:01:44.8 (0.9), mem = 1635.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:01:39.6/0:01:44.8 (0.9), mem = 1635.4M
*info: 22 clock nets excluded
*info: 37 no-driver nets excluded.
*info: 22 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
+--------+--------+---------+------------+--------+----------+---------+------------------+
|   0.000|   0.000|   47.29%|   0:00:00.0| 1692.6M|   default|       NA| NA               |
+--------+--------+---------+------------+--------+----------+---------+------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1692.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1692.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:40.0/0:01:45.3 (1.0), mem = 1633.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:01:40.2/0:01:45.5 (1.0), mem = 1688.8M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 47.29
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.29%|        -|   0.020|   0.000|   0:00:00.0| 1692.8M|
|   47.25%|       24|   0.020|   0.000|   0:00:01.0| 1719.9M|
|   47.23%|       13|   0.020|   0.000|   0:00:00.0| 1719.9M|
|   47.22%|        6|   0.020|   0.000|   0:00:01.0| 1719.9M|
|   47.22%|        2|   0.020|   0.000|   0:00:00.0| 1719.9M|
|   47.22%|        0|   0.020|   0.000|   0:00:00.0| 1719.9M|
|   46.99%|       45|   0.020|   0.000|   0:00:02.0| 1719.9M|
|   46.98%|        7|   0.020|   0.000|   0:00:00.0| 1719.9M|
|   46.98%|        0|   0.020|   0.000|   0:00:00.0| 1719.9M|
|   46.98%|        0|   0.020|   0.000|   0:00:00.0| 1719.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 46.98
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 14 skipped = 0, called in commitmove = 7, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:04.0) **
*** Starting refinePlace (0:01:45 mem=1719.9M) ***
Total net bbox length = 5.648e+04 (2.909e+04 2.739e+04) (ext = 1.061e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1719.9MB
Summary Report:
Instances move: 0 (out of 4953 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.648e+04 (2.909e+04 2.739e+04) (ext = 1.061e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1719.9MB
*** Finished refinePlace (0:01:45 mem=1719.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1719.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1719.9M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:01:44.8/0:01:50.0 (1.0), mem = 1719.9M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1639.83M, totSessionCpu=0:01:45).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:45 mem=1639.8M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 70.7151446033403772
Move report: Detail placement moves 1169 insts, mean move: 2.44 um, max move: 26.95 um 
	Max move on inst (FE_OFC234_n422): (90.06, 77.98) --> (110.01, 70.98)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 1645.1MB
Summary Report:
Instances move: 1169 (out of 4953 movable)
Instances flipped: 0
Mean displacement: 2.44 um
Max displacement: 26.95 um (Instance: FE_OFC234_n422) (90.06, 77.98) -> (110.01, 70.98)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 1645.1MB
*** Finished refinePlace (0:01:50 mem=1645.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 942
[NR-eGR] Read 5603 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5581
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5581 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.02% V. EstWL: 5.704440e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        17( 0.21%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3 ( 3)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4 ( 4)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  17826 
[NR-eGR]  metal2   (2V)         15137  21574 
[NR-eGR]  metal3   (3H)         25254   7324 
[NR-eGR]  metal4   (4V)         11526   1179 
[NR-eGR]  metal5   (5H)          5966    905 
[NR-eGR]  metal6   (6V)          4304      6 
[NR-eGR]  metal7   (7H)             7      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        62194  48814 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 55972um
[NR-eGR] Total length: 62194um, number of vias: 48814
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1631.61 MB )
Extraction called for design 'b14' of instances=4974 and nets=5829 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1631.605M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:01:50.8/0:01:56.1 (1.0), mem = 1650.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:50.8/0:01:56.1 (1.0), mem = 1650.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1648.68)
Total number of fetched objects 5717
End delay calculation. (MEM=1657.08 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1657.08 CPU=0:00:01.0 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:01:52.1/0:01:57.4 (1.0), mem = 1657.1M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    30|    30|    -0.00|     0|     0|     0|     0|     4.95|     0.00|       0|       0|       0| 46.98%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.91|     0.00|      30|       0|       0| 47.13%| 0:00:00.0|  1726.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.91|     0.00|       0|       0|       0| 47.13%| 0:00:00.0|  1726.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1726.5M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:52.9/0:01:58.1 (1.0), mem = 1638.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:53 mem=1638.4M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 14.516%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1638.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 42 insts, mean move: 0.83 um, max move: 3.18 um 
	Max move on inst (FE_OFC977_FE_DBTN45_n441): (85.12, 69.58) --> (84.74, 72.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1641.5MB
Summary Report:
Instances move: 42 (out of 4983 movable)
Instances flipped: 0
Mean displacement: 0.83 um
Max displacement: 3.18 um (Instance: FE_OFC977_FE_DBTN45_n441) (85.12, 69.58) -> (84.74, 72.38)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1641.5MB
*** Finished refinePlace (0:01:53 mem=1641.5M) ***
Register exp ratio and priority group on 0 nets on 5633 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1625.125M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1627.14)
Total number of fetched objects 5747
End delay calculation. (MEM=1655.08 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1655.08 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:01:55 mem=1655.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 6591 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6591
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 942
[NR-eGR] Read 5633 nets ( ignored 22 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5611
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5611 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 5.707100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        17( 0.21%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3 ( 3)         3( 0.04%)         1( 0.01%)   ( 0.05%) 
[NR-eGR]  metal4 ( 4)         7( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        27( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1663.09 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./pnr_reports/cts.timing.rpt
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1400.3M, totSessionCpu=0:01:55 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.910  |  4.910  |  7.117  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   215   |   373   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1401.0M, totSessionCpu=0:01:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:16.9/0:00:17.7 (1.0), totSession cpu/real = 0:01:55.2/0:02:01.2 (1.0), mem = 1630.5M
<CMD> group_path   -name Reg2Reg      -from $regs -to $regs
<CMD> report_timing -max_paths 100 -path_group Reg2Reg > ${_REPORTS_PATH}/postCTS_timing.txt
<CMD> report_ccopt_clock_tree_structure -file ./pnr_reports/ccopt.txt
<CMD> defOut ./pnr_out/clock.def
Writing DEF file './pnr_out/clock.def', current time is Thu Oct 27 19:11:02 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './pnr_out/clock.def' is written, current time is Thu Oct 27 19:11:02 2022 ...
<CMD> saveDesign ./pnr_save/cts.enc
#% Begin save design ... (date=10/27 19:11:02, mem=1302.9M)
% Begin Save ccopt configuration ... (date=10/27 19:11:02, mem=1302.9M)
% End Save ccopt configuration ... (date=10/27 19:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
% Begin Save netlist data ... (date=10/27 19:11:02, mem=1303.4M)
Writing Binary DB to ./pnr_save/cts.enc.dat/b14.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/27 19:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.4M, current mem=1303.4M)
Saving symbol-table file ...
Saving congestion map file ./pnr_save/cts.enc.dat/b14.route.congmap.gz ...
% Begin Save AAE data ... (date=10/27 19:11:02, mem=1303.5M)
Saving AAE Data ...
% End Save AAE data ... (date=10/27 19:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.5M, current mem=1303.5M)
Saving preference file ./pnr_save/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/27 19:11:02, mem=1303.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/27 19:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.6M, current mem=1303.6M)
Saving PG file ./pnr_save/cts.enc.dat/b14.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Thu Oct 27 19:11:02 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1538.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/27 19:11:03, mem=1303.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/27 19:11:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.6M, current mem=1303.6M)
% Begin Save routing data ... (date=10/27 19:11:03, mem=1303.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1538.0M) ***
% End Save routing data ... (date=10/27 19:11:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.7M, current mem=1303.7M)
Saving property file ./pnr_save/cts.enc.dat/b14.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1541.0M) ***
#Saving pin access data to file ./pnr_save/cts.enc.dat/b14.apa ...
#
Saving rc congestion map ./pnr_save/cts.enc.dat/b14.congmap.gz ...
% Begin Save power constraints data ... (date=10/27 19:11:03, mem=1303.8M)
% End Save power constraints data ... (date=10/27 19:11:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1303.8M, current mem=1303.8M)
default
Generated self-contained design cts.enc.dat
#% End save design ... (date=10/27 19:11:03, total cpu=0:00:00.4, real=0:00:01.0, peak res=1304.1M, current mem=1304.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
<CMD> globalRoute
#% Begin globalRoute (date=10/27 19:11:03, mem=1304.1M)

globalRoute

#Start globalRoute on Thu Oct 27 19:11:03 2022
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#5618 routable nets do not have any wires.
#15 routable nets have routed wires.
#5618 nets will be global routed.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Oct 27 19:11:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.43 (MB), peak = 1476.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.62 (MB), peak = 1476.88 (MB)
#
#Finished routing data preparation on Thu Oct 27 19:11:03 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.38 (MB)
#Total memory = 1310.67 (MB)
#Peak memory = 1476.88 (MB)
#
#
#Start global routing on Thu Oct 27 19:11:03 2022
#
#
#Start global routing initialization on Thu Oct 27 19:11:03 2022
#
#Number of eco nets is 7
#
#Start global routing data preparation on Thu Oct 27 19:11:03 2022
#
#Start routing resource analysis on Thu Oct 27 19:11:03 2022
#
#Routing resource analysis is done on Thu Oct 27 19:11:04 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         146         764        3721    54.18%
#  metal2         V         559         115        3721     4.57%
#  metal3         H         855          55        3721     1.50%
#  metal4         V         368          88        3721     8.04%
#  metal5         H         416          38        3721     0.64%
#  metal6         V         372          84        3721     7.98%
#  metal7         H          73          78        3721    38.32%
#  metal8         V          91          61        3721    37.70%
#  metal9         H          59           2        3721     3.01%
#  metal10        V          61           0        3721     0.00%
#  --------------------------------------------------------------
#  Total                   3002      24.76%       37210    15.60%
#
#  22 nets (0.38%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Oct 27 19:11:04 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.39 (MB), peak = 1476.88 (MB)
#
#
#Global routing initialization is done on Thu Oct 27 19:11:04 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.47 (MB), peak = 1476.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1312.31 (MB), peak = 1476.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.99 (MB), peak = 1476.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#
#5633 routable nets have routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7            5611  
#------------------------------------------------
#        Total                  7            5611  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 22            5611  
#------------------------------------------------
#        Total                 22            5611  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        4(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)
#  metal2      158(4.25%)     38(1.02%)      2(0.05%)      1(0.03%)   (5.35%)
#  metal3       34(0.91%)      2(0.05%)      0(0.00%)      0(0.00%)   (0.97%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    196(0.57%)     40(0.12%)      2(0.01%)      1(0.00%)   (0.70%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.12% H + 0.58% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 57966 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 174 um.
#Total wire length on LAYER metal2 = 15588 um.
#Total wire length on LAYER metal3 = 26055 um.
#Total wire length on LAYER metal4 = 10370 um.
#Total wire length on LAYER metal5 = 4585 um.
#Total wire length on LAYER metal6 = 1195 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 32585
#Up-Via Summary (total 32585):
#           
#-----------------------
# metal1          17352
# metal2          11653
# metal3           2849
# metal4            526
# metal5            205
#-----------------------
#                 32585 
#
#Max overcon = 7 tracks.
#Total overcon = 0.70%.
#Worst layer Gcell overcon rate = 0.97%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.47 (MB)
#Total memory = 1312.14 (MB)
#Peak memory = 1476.88 (MB)
#
#Finished global routing on Thu Oct 27 19:11:05 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.66 (MB), peak = 1476.88 (MB)
#Start Track Assignment.
#Done with 7815 horizontal wires in 2 hboxes and 7435 vertical wires in 2 hboxes.
#Done with 1974 horizontal wires in 2 hboxes and 1694 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       153.77 	  1.45%  	  0.00% 	  1.45%
# metal2     15295.04 	  0.10%  	  0.00% 	  0.00%
# metal3     25188.65 	  0.08%  	  0.00% 	  0.00%
# metal4      9816.97 	  0.11%  	  0.00% 	  0.00%
# metal5      4591.32 	  0.00%  	  0.00% 	  0.00%
# metal6      1198.68 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       56244.42  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 56841 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 150 um.
#Total wire length on LAYER metal2 = 15112 um.
#Total wire length on LAYER metal3 = 25601 um.
#Total wire length on LAYER metal4 = 10224 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1190 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 32585
#Up-Via Summary (total 32585):
#           
#-----------------------
# metal1          17352
# metal2          11653
# metal3           2849
# metal4            526
# metal5            205
#-----------------------
#                 32585 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1311.96 (MB), peak = 1476.88 (MB)
#
#	no debugging net set
#
#globalRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -24.37 (MB)
#Total memory = 1279.71 (MB)
#Peak memory = 1476.88 (MB)
#Number of warnings = 1
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Thu Oct 27 19:11:06 2022
#
#% End globalRoute (date=10/27 19:11:06, total cpu=0:00:03.1, real=0:00:03.0, peak res=1304.1M, current mem=1279.9M)
<CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
<CMD> dumpCongestArea -all ./pnr_reports/congestion.rpt
**WARN: (IMPTR-151):	Command dumpCongestArea is obsolete.  Although it still works in this release, it will be removed in a future release.  Please remove this command from your scripts to avoid failures in a future release.
<CMD> detailRoute
#% Begin detailRoute (date=10/27 19:11:06, mem=1279.9M)

detailRoute

#Start detailRoute on Thu Oct 27 19:11:06 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Thu Oct 27 19:11:06 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.52 (MB), peak = 1476.88 (MB)
#Using user defined Ggrids in DB.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.71 (MB), peak = 1476.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        2        0        2
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        1        1
#	metal6        0        6        6
#	Totals        7       15       22
#2955 out of 5004 instances (59.1%) need to be verified(marked ipoed), dirty area = 23.4%.
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        9       14
#	metal2        2        0        2
#	Totals        7        9       16
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1287.66 (MB), peak = 1476.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.11 (MB), peak = 1476.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.82 (MB), peak = 1476.88 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.50 (MB), peak = 1476.88 (MB)
#start 4th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.50 (MB), peak = 1476.88 (MB)
#start 5th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.36 (MB), peak = 1476.88 (MB)
#start 6th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.73 (MB), peak = 1476.88 (MB)
#start 7th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.34 (MB), peak = 1476.88 (MB)
#start 8th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.44 (MB), peak = 1476.88 (MB)
#start 9th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.02 (MB), peak = 1476.88 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.46 (MB), peak = 1476.88 (MB)
#start 11th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.91 (MB), peak = 1476.88 (MB)
#start 12th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.36 (MB), peak = 1476.88 (MB)
#start 13th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.21 (MB), peak = 1476.88 (MB)
#start 14th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.39 (MB), peak = 1476.88 (MB)
#start 15th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.33 (MB), peak = 1476.88 (MB)
#start 16th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.80 (MB), peak = 1476.88 (MB)
#start 17th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.93 (MB), peak = 1476.88 (MB)
#start 18th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.25 (MB), peak = 1476.88 (MB)
#start 19th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.11 (MB), peak = 1476.88 (MB)
#start 20th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.61 (MB), peak = 1476.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60080 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3033 um.
#Total wire length on LAYER metal2 = 18675 um.
#Total wire length on LAYER metal3 = 24157 um.
#Total wire length on LAYER metal4 = 8509 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37044
#Up-Via Summary (total 37044):
#           
#-----------------------
# metal1          18269
# metal2          15381
# metal3           2739
# metal4            472
# metal5            183
#-----------------------
#                 37044 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 13
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 5.04 (MB)
#Total memory = 1285.61 (MB)
#Peak memory = 1476.88 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 1.01 (MB)
#Total memory = 1280.94 (MB)
#Peak memory = 1476.88 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Oct 27 19:11:18 2022
#
#% End detailRoute (date=10/27 19:11:18, total cpu=0:00:11.7, real=0:00:12.0, peak res=1280.6M, current mem=1280.6M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute -outDir ./pnr_reports/route.timing.rpt
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #3 [begin] : totSession cpu/real = 0:02:10.7/0:02:17.7 (0.9), mem = 1542.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1542.7M)
Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1613.4M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1613.4M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1613.4M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1613.4M)
Extracted 50.0056% (CPU Time= 0:00:00.2  MEM= 1613.4M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1613.4M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1613.4M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1613.4M)
Extracted 90.0045% (CPU Time= 0:00:00.4  MEM= 1613.4M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1613.4M)
Number of Extracted Resistors     : 72791
Number of Extracted Ground Cap.   : 78290
Number of Extracted Coupling Cap. : 217502
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=5fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1590.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1590.090M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1588.09 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1588.09)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1642.46 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1605.84 CPU=0:00:01.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1605.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1605.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1552.96)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1595.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1595.64 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:14 mem=1595.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.955  |  7.197  |  4.955  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./pnr_reports/route.timing.rpt
Total CPU time: 3.61 sec
Total Real time: 5.0 sec
Total Memory Usage: 1567.222656 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:03.6/0:00:04.5 (0.8), totSession cpu/real = 0:02:14.3/0:02:22.2 (0.9), mem = 1567.2M
<CMD> verify_drc -limit 1000 -report ./pnr_reports/route.drc0.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./pnr_reports/route.drc0.rpt    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1567.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 28 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   Totals
	metal1       12        5       17
	metal2        0        1        1
	metal5        1        0        1
	metal6        9        0        9
	Totals       22        6       28

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 268.1M) ***

<CMD> setExtractRCMode -effortLevel low -coupled true -total_c_th 0.0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1585.3M)
Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1674.0M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1674.0M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1674.0M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1674.0M)
Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1674.0M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1674.0M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1674.0M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1674.0M)
Extracted 90.0045% (CPU Time= 0:00:00.4  MEM= 1674.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1674.0M)
Number of Extracted Resistors     : 72791
Number of Extracted Ground Cap.   : 78290
Number of Extracted Coupling Cap. : 217502
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1658.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1657.980M)
<CMD> rcOut -spef ./pnr_out/RC.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1640.3M)
<CMD> setDelayCalMode -SIAware True
<CMD> timeDesign -postRoute -outDir ./pnr_reports/route_SI.timing.rpt
*** timeDesign #4 [begin] : totSession cpu/real = 0:02:16.2/0:02:24.0 (0.9), mem = 1640.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1583.3M)
Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1646.9M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1646.9M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1646.9M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1646.9M)
Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1646.9M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1646.9M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1646.9M)
Extracted 80.0034% (CPU Time= 0:00:00.4  MEM= 1646.9M)
Extracted 90.0045% (CPU Time= 0:00:00.4  MEM= 1646.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1646.9M)
Number of Extracted Resistors     : 72791
Number of Extracted Ground Cap.   : 78290
Number of Extracted Coupling Cap. : 217502
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1630.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1630.926M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1628.93)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1632.12 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1632.12 CPU=0:00:01.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1632.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1632.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1586.24)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1629.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1629.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:02:19 mem=1629.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./pnr_reports/route_SI.timing.rpt
Total CPU time: 3.75 sec
Total Real time: 5.0 sec
Total Memory Usage: 1603.511719 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:00:03.7/0:00:04.7 (0.8), totSession cpu/real = 0:02:20.0/0:02:28.7 (0.9), mem = 1603.5M
<CMD> optDesign -postRoute -outDir ./pnr_reports/route_SI.timing.rpt
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1364.7M, totSessionCpu=0:02:20 **
GigaOpt running with 1 threads.
**INFO: User settings:
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -routeDesignFixClockNets           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeWithTimingDriven             false
setDesignMode -process                              45
setExtractRCMode -coupled                           true
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -effortLevel                       low
setExtractRCMode -engine                            postRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            true
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default }
setOptMode -autoSetupViews                          { default}
setOptMode -autoTDGRSetupViews                      { default}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setSIMode -separate_delta_delay_on_data             true
setPlaceMode -place_global_activity_power_driven    false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_timing_effort            medium
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:02:20.0/0:02:28.7 (0.9), mem = 1605.5M
*** InitOpt #4 [begin] : totSession cpu/real = 0:02:20.0/0:02:28.7 (0.9), mem = 1605.5M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1371.4M, totSessionCpu=0:02:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1610.3M, init mem=1610.3M)
*info: Placed = 5004           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:47.13%(7605/16136)
Placement Density (including fixed std cells):47.13%(7605/16136)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1610.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:20.3/0:02:29.1 (0.9), mem = 1610.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1602.3M)
Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1682.0M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1682.0M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1682.0M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1682.0M)
Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1682.0M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1682.0M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1682.0M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1682.0M)
Extracted 90.0045% (CPU Time= 0:00:00.4  MEM= 1682.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1682.0M)
Number of Extracted Resistors     : 72791
Number of Extracted Ground Cap.   : 78290
Number of Extracted Coupling Cap. : 217502
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1650.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1650.684M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:02:21.4/0:02:30.2 (0.9), mem = 1642.5M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1640.5)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
End delay calculation. (MEM=1675.9 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1675.9 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:23 mem=1675.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:23 mem=1675.9M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1671.44)
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1667.79 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1667.79 CPU=0:00:01.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1667.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1667.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1608.9)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1651.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1651.58 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:25 mem=1651.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:02:25.0/0:02:33.9 (0.9), mem = 1666.8M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1391.8M, totSessionCpu=0:02:25 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 0:02:25.2/0:02:34.0 (0.9), mem = 1624.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5837 (unrouted=226, trialRouted=0, noStatus=0, routed=5611, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 21 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        primary_delay_corner: default (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree clock:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 16135.560um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner default:both, late and power domain auto-default:
      Slew time target (leaf):    0.043ns
      Slew time target (trunk):   0.043ns
      Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.035ns
      Buffer max distance: 120.000um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=120.000um, saturatedSlew=0.016ns, speed=2547.771um per ns, cellArea=11.083um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.010ns, speed=2240.896um per ns, cellArea=96.425um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.009ns, speed=2388.059um per ns, cellArea=86.450um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clock/default:
      Sources:                     pin clock
      Total number of sinks:       215
      Delay constrained sinks:     215
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default:both.late:
      Skew target:                 0.035ns
    Primary reporting skew groups are:
    skew_group clock/default with 215 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.330fF, total=126.775fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
  Clock DAG net violations PRO initial state:
    Capacitance : {count=1, worst=[0.199fF]} avg=0.199fF sd=0.000fF sum=0.199fF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups PRO initial state:
    skew_group default.clock/default: unconstrained
  Skew group summary PRO initial state:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.012)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
      cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.330fF, total=126.775fF
      wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Capacitance : {count=1, worst=[0.199fF]} avg=0.199fF sd=0.000fF sum=0.199fF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clock/default: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.330fF, total=126.775fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
  Clock DAG net violations PRO final:
    Capacitance : {count=1, worst=[0.199fF]} avg=0.199fF sd=0.000fF sum=0.199fF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups PRO final:
    skew_group default.clock/default: unconstrained
  Skew group summary PRO final:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.012)
PRO done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5837 (unrouted=226, trialRouted=0, noStatus=0, routed=5611, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.4 real=0:00:00.4)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:25.6/0:02:34.4 (0.9), mem = 1628.9M
**INFO: Start fixing DRV (Mem = 1628.89M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #7 [begin] : totSession cpu/real = 0:02:25.6/0:02:34.5 (0.9), mem = 1628.9M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.93|     0.00|       0|       0|       0| 47.13%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.93|     0.00|       0|       0|       0| 47.13%| 0:00:00.0|  1843.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1843.7M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:26.2/0:02:35.0 (0.9), mem = 1745.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1496.2M, totSessionCpu=0:02:26 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1745.66M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=1745.7M)
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1496.2M, totSessionCpu=0:02:26 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1496.2M, totSessionCpu=0:02:26 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1746.13M, totSessionCpu=0:02:26).
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1496.2M, totSessionCpu=0:02:26 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 5859.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(5851) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 4.931 ns

Start Layer Assignment ...
WNS(4.931ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 5859.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1402.6M, totSessionCpu=0:02:27 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 0:02:26.7/0:02:35.5 (0.9), mem = 1658.5M

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:11:36 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#5633 routable nets have routed wires.
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Oct 27 19:11:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.44 (MB), peak = 1499.71 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.62 (MB), peak = 1499.71 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Oct 27 19:11:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.14 (MB)
#Total memory = 1384.62 (MB)
#Peak memory = 1499.71 (MB)
#
#
#Start global routing on Thu Oct 27 19:11:36 2022
#
#
#Start global routing initialization on Thu Oct 27 19:11:36 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.15 (MB)
#Total memory = 1384.63 (MB)
#Peak memory = 1499.71 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1       10       20       30
#	metal2        2        0        2
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        1        1
#	metal6        0        9        9
#	Totals       12       30       42
#0.0% of the total area was checked
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1       10       20       30
#	metal2        2        0        2
#	Totals       12       20       32
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.63 (MB), peak = 1499.71 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        2        0        2
#	Totals        7        8       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.30 (MB), peak = 1499.71 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 4th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 5th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 6th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 7th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 8th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 9th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 11th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 12th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 13th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 14th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 15th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 16th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 17th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 18th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 19th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#start 20th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1384.14 (MB), peak = 1499.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60081 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18675 um.
#Total wire length on LAYER metal3 = 24159 um.
#Total wire length on LAYER metal4 = 8509 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37043
#Up-Via Summary (total 37043):
#           
#-----------------------
# metal1          18265
# metal2          15384
# metal3           2739
# metal4            472
# metal5            183
#-----------------------
#                 37043 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 13
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.48 (MB)
#Total memory = 1384.14 (MB)
#Peak memory = 1499.71 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.48 (MB)
#Total memory = 1384.15 (MB)
#Peak memory = 1499.71 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -66.10 (MB)
#Total memory = 1336.50 (MB)
#Peak memory = 1499.71 (MB)
#Number of warnings = 1
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:11:37 2022
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:27.6/0:02:36.4 (0.9), mem = 1605.6M
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1336.6M, totSessionCpu=0:02:28 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1605.6M)
Extracted 10.0053% (CPU Time= 0:00:00.2  MEM= 1685.3M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1685.3M)
Extracted 30.0048% (CPU Time= 0:00:00.2  MEM= 1685.3M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1685.3M)
Extracted 50.0042% (CPU Time= 0:00:00.3  MEM= 1685.3M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1685.2M)
Extracted 70.0036% (CPU Time= 0:00:00.3  MEM= 1685.2M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1685.2M)
Extracted 90.0031% (CPU Time= 0:00:00.4  MEM= 1685.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1685.2M)
Number of Extracted Resistors     : 72795
Number of Extracted Ground Cap.   : 78294
Number of Extracted Coupling Cap. : 217522
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1654.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1653.973M)
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1337.9M, totSessionCpu=0:02:29 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1609.5)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1636.79 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1636.79 CPU=0:00:01.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1636.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1636.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1599.9)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1642.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1642.58 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:31 mem=1642.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1381.3M, totSessionCpu=0:02:31 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1381.3M, totSessionCpu=0:02:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1615.16M, totSessionCpu=0:02:31).
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1381.3M, totSessionCpu=0:02:31 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./pnr_reports/route_SI.timing.rpt
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1381.4M, totSessionCpu=0:02:31 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1381.5M, totSessionCpu=0:02:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:11.7/0:00:12.7 (0.9), totSession cpu/real = 0:02:31.7/0:02:41.5 (0.9), mem = 1615.5M
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1375.0M, totSessionCpu=0:02:32 **
GigaOpt running with 1 threads.
**INFO: User settings:
setNanoRouteMode -drouteStartIteration              0
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -routeDesignFixClockNets           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeWithSiPostRouteFix           false
setNanoRouteMode -routeWithTimingDriven             false
setDesignMode -process                              45
setExtractRCMode -coupled                           true
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -effortLevel                       low
setExtractRCMode -engine                            postRoute
setExtractRCMode -noCleanRCDB                       true
setExtractRCMode -nrNetInMemory                     100000
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            true
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default }
setOptMode -autoSetupViews                          { default}
setOptMode -autoTDGRSetupViews                      { default}
setOptMode -deleteInst                              true
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setSIMode -separate_delta_delay_on_data             true
setPlaceMode -place_global_activity_power_driven    false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_timing_effort            medium
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:02:31.7/0:02:41.5 (0.9), mem = 1611.5M
*** InitOpt #5 [begin] : totSession cpu/real = 0:02:31.7/0:02:41.5 (0.9), mem = 1611.5M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1381.3M, totSessionCpu=0:02:32 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1631.5M, init mem=1631.5M)
*info: Placed = 5004           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:47.13%(7605/16136)
Placement Density (including fixed std cells):47.13%(7605/16136)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1631.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #5 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:32.0/0:02:41.8 (0.9), mem = 1631.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1623.5M)
Extracted 10.0053% (CPU Time= 0:00:00.2  MEM= 1703.2M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1703.2M)
Extracted 30.0048% (CPU Time= 0:00:00.2  MEM= 1703.2M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1703.2M)
Extracted 50.0042% (CPU Time= 0:00:00.3  MEM= 1703.2M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1703.2M)
Extracted 70.0036% (CPU Time= 0:00:00.3  MEM= 1703.2M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1703.2M)
Extracted 90.0031% (CPU Time= 0:00:00.4  MEM= 1703.2M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1703.2M)
Number of Extracted Resistors     : 72795
Number of Extracted Ground Cap.   : 78294
Number of Extracted Coupling Cap. : 217522
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1671.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1671.918M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1661.73)
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1689.02 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1689.02 CPU=0:00:01.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1689.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1689.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1626.14)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1670.82 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1670.82 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:02:35 mem=1670.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1397.9M, totSessionCpu=0:02:35 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #9 OptimizationPass1
*** ClockDrv #2 [begin] : totSession cpu/real = 0:02:35.5/0:02:45.4 (0.9), mem = 1644.1M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5837 (unrouted=226, trialRouted=0, noStatus=0, routed=5611, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 21 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        primary_delay_corner: default (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree clock:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 16135.560um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner default:both, late and power domain auto-default:
      Slew time target (leaf):    0.043ns
      Slew time target (trunk):   0.043ns
      Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.035ns
      Buffer max distance: 120.000um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=120.000um, saturatedSlew=0.016ns, speed=2547.771um per ns, cellArea=11.083um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.010ns, speed=2240.896um per ns, cellArea=96.425um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=80.000um, saturatedSlew=0.009ns, speed=2388.059um per ns, cellArea=86.450um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clock/default:
      Sources:                     pin clock
      Total number of sinks:       215
      Delay constrained sinks:     215
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default:both.late:
      Skew target:                 0.035ns
    Primary reporting skew groups are:
    skew_group clock/default with 215 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.349fF, total=126.794fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
  Clock DAG net violations PRO initial state:
    Capacitance : {count=1, worst=[0.201fF]} avg=0.201fF sd=0.000fF sum=0.201fF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups PRO initial state:
    skew_group default.clock/default: unconstrained
  Skew group summary PRO initial state:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.012)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
      sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
      misc counts      : r=1, pp=0
      cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
      cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
      sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.349fF, total=126.794fF
      wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
      hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Capacitance : {count=1, worst=[0.201fF]} avg=0.201fF sd=0.000fF sum=0.201fF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clock/default: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clock/default: insertion delay [min=0.082, max=0.094], skew [0.012 vs 0.035]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
    sink counts      : regular=215, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=215
    misc counts      : r=1, pp=0
    cell areas       : b=22.876um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=22.876um^2
    cell capacitance : b=29.555fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=29.555fF
    sink capacitance : total=209.970fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=34.445fF, leaf=92.349fF, total=126.794fF
    wire lengths     : top=0.000um, trunk=344.800um, leaf=883.540um, total=1228.340um
    hp wire lengths  : top=0.000um, trunk=216.500um, leaf=613.975um, total=830.475um
  Clock DAG net violations PRO final:
    Capacitance : {count=1, worst=[0.201fF]} avg=0.201fF sd=0.000fF sum=0.201fF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.043ns count=4 avg=0.015ns sd=0.009ns min=0.002ns max=0.021ns {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=18 avg=0.023ns sd=0.003ns min=0.015ns max=0.028ns {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 2 CLKBUF_X2: 19 
  Primary reporting skew groups PRO final:
    skew_group default.clock/default: unconstrained
  Skew group summary PRO final:
    skew_group clock/default: insertion delay [min=0.082, max=0.094, avg=0.090, sd=0.003], skew [0.012 vs 0.035], 100% {0.082, 0.094} (wid=0.005 ws=0.003) (gid=0.092 gs=0.012)
PRO done.
Net route status summary:
  Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5837 (unrouted=226, trialRouted=0, noStatus=0, routed=5611, fixed=0, [crossesIlmBoundary=0, tooFewTerms=226, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.4 real=0:00:00.4)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #2 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:02:36.0/0:02:45.8 (0.9), mem = 1647.2M
**INFO: Start fixing DRV (Mem = 1647.18M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #8 [begin] : totSession cpu/real = 0:02:36.0/0:02:45.8 (0.9), mem = 1647.2M
Info: 22 nets with fixed/cover wires excluded.
Info: 22 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.93|     0.00|       0|       0|       0| 47.13%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.93|     0.00|       0|       0|       0| 47.13%| 0:00:00.0|  1862.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         22 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1862.0M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:36.5/0:02:46.4 (0.9), mem = 1763.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1507.8M, totSessionCpu=0:02:37 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1763.88M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1763.9M)
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1508.0M, totSessionCpu=0:02:37 **
**INFO: flowCheckPoint #10 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1508.0M, totSessionCpu=0:02:37 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1764.35M, totSessionCpu=0:02:37).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1508.0M, totSessionCpu=0:02:37 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1508.1M, totSessionCpu=0:02:37 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #2 [begin] : totSession cpu/real = 0:02:36.9/0:02:46.7 (0.9), mem = 1755.0M

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:11:47 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#5633 routable nets have routed wires.
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Oct 27 19:11:47 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.11 (MB), peak = 1511.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.29 (MB), peak = 1511.66 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Oct 27 19:11:47 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.13 (MB)
#Total memory = 1490.29 (MB)
#Peak memory = 1511.66 (MB)
#
#
#Start global routing on Thu Oct 27 19:11:47 2022
#
#
#Start global routing initialization on Thu Oct 27 19:11:47 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.13 (MB)
#Total memory = 1490.29 (MB)
#Peak memory = 1511.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#0.0% of the total area was checked
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.29 (MB), peak = 1511.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        2        0        2
#	Totals        7        8       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.57 (MB), peak = 1511.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 4th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 5th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 6th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 7th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 8th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 9th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 11th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 12th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 13th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 14th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 15th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 16th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 17th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 18th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 19th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#start 20th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.38 (MB), peak = 1511.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60080 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3033 um.
#Total wire length on LAYER metal2 = 18675 um.
#Total wire length on LAYER metal3 = 24157 um.
#Total wire length on LAYER metal4 = 8509 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37043
#Up-Via Summary (total 37043):
#           
#-----------------------
# metal1          18269
# metal2          15380
# metal3           2739
# metal4            472
# metal5            183
#-----------------------
#                 37043 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 13
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.91 (MB)
#Total memory = 1489.38 (MB)
#Peak memory = 1511.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.91 (MB)
#Total memory = 1489.39 (MB)
#Peak memory = 1511.66 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -66.38 (MB)
#Total memory = 1441.67 (MB)
#Peak memory = 1511.66 (MB)
#Number of warnings = 1
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:11:48 2022
#
*** EcoRoute #2 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:37.8/0:02:47.6 (0.9), mem = 1716.9M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1441.7M, totSessionCpu=0:02:38 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1716.9M)
Extracted 10.0039% (CPU Time= 0:00:00.2  MEM= 1796.6M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1796.6M)
Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1796.6M)
Extracted 40.0045% (CPU Time= 0:00:00.2  MEM= 1796.6M)
Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 1796.6M)
Extracted 60.0039% (CPU Time= 0:00:00.3  MEM= 1796.6M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1796.6M)
Extracted 80.0034% (CPU Time= 0:00:00.3  MEM= 1796.6M)
Extracted 90.0045% (CPU Time= 0:00:00.4  MEM= 1796.6M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1796.6M)
Number of Extracted Resistors     : 72790
Number of Extracted Ground Cap.   : 78289
Number of Extracted Coupling Cap. : 217510
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1765.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1765.348M)
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1443.1M, totSessionCpu=0:02:39 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1721.87)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1749.16 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1749.16 CPU=0:00:01.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1749.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1749.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1712.28)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1754.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1754.96 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:02:41 mem=1755.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1485.5M, totSessionCpu=0:02:41 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #13 OptimizationRecovery
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1485.6M, totSessionCpu=0:02:41 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default | Reg2Reg |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.931  |  7.191  |  4.931  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   430   |   373   |   215   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.135%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1485.4M, totSessionCpu=0:02:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:10.1/0:00:11.2 (0.9), totSession cpu/real = 0:02:41.8/0:02:52.6 (0.9), mem = 1727.7M
<CMD> saveNetlist ./pnr_out/Pre_final_netlist.v
Writing Netlist "./pnr_out/Pre_final_netlist.v" ...
<CMD> saveDesign ./pnr_save/route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/27 19:11:53, mem=1385.3M)
% Begin Save ccopt configuration ... (date=10/27 19:11:53, mem=1385.3M)
% End Save ccopt configuration ... (date=10/27 19:11:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.6M, current mem=1385.6M)
% Begin Save netlist data ... (date=10/27 19:11:53, mem=1385.6M)
Writing Binary DB to ./pnr_save/route.enc.dat/b14.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/27 19:11:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.6M, current mem=1385.6M)
Saving symbol-table file ...
Saving congestion map file ./pnr_save/route.enc.dat/b14.route.congmap.gz ...
% Begin Save AAE data ... (date=10/27 19:11:53, mem=1385.8M)
Saving AAE Data ...
% End Save AAE data ... (date=10/27 19:11:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.8M, current mem=1385.8M)
Saving preference file ./pnr_save/route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/27 19:11:54, mem=1385.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/27 19:11:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.8M, current mem=1385.8M)
Saving PG file ./pnr_save/route.enc.dat/b14.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Thu Oct 27 19:11:54 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1636.2M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 14 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=10/27 19:11:54, mem=1385.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/27 19:11:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.8M, current mem=1385.8M)
% Begin Save routing data ... (date=10/27 19:11:54, mem=1385.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1636.2M) ***
% End Save routing data ... (date=10/27 19:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1385.9M, current mem=1385.9M)
Saving property file ./pnr_save/route.enc.dat/b14.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1639.2M) ***
#Saving pin access data to file ./pnr_save/route.enc.dat/b14.apa ...
#
% Begin Save power constraints data ... (date=10/27 19:11:54, mem=1385.9M)
% End Save power constraints data ... (date=10/27 19:11:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.9M, current mem=1385.9M)
default
Generated self-contained design route.enc.dat
#% End save design ... (date=10/27 19:11:54, total cpu=0:00:00.4, real=0:00:01.0, peak res=1386.1M, current mem=1386.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc -limit 1000 -report ./pnr_reports/route.drc1.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./pnr_reports/route.drc1.rpt    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1638.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 28 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc   Totals
	metal1       12        5       17
	metal2        0        1        1
	metal5        1        0        1
	metal6        9        0        9
	Totals       22        6       28

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 259.1M) ***

<CMD> verifyConnectivity -report ./pnr_reports/route.connect.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 27 19:11:55 2022

Design Name: b14
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (128.0600, 127.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net CTS_21: dangling Wire.
Net CTS_17: dangling Wire.
Net CTS_16: dangling Wire.
Net CTS_15: dangling Wire.
Net CTS_14: dangling Wire.
Net CTS_12: dangling Wire.
Net CTS_5: dangling Wire.
**** 19:11:55 **** Processed 5000 nets.
Net VDD: dangling Wire.
Net VSS: has special routes with opens, dangling Wire.

Begin Summary 
    8 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    192 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    200 total info(s) created.
End Summary

End Time: Thu Oct 27 19:11:55 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 200 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyConnectivity -useNewOpenVio -removeOldOpenVio -allPGPinPort -report ./pnr_reports/route.connect_pg.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 27 19:11:55 2022

Design Name: b14
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (128.0600, 127.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net CTS_21: dangling Wire.
Net CTS_17: dangling Wire.
Net CTS_16: dangling Wire.
Net CTS_15: dangling Wire.
Net CTS_14: dangling Wire.
Net CTS_12: dangling Wire.
Net CTS_5: dangling Wire.
**** 19:11:55 **** Processed 5000 nets.
Net VDD: dangling Wire.
Net VSS: has regular routing with opens, dangling Wire.

Begin Summary 
    7 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    192 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    199 total info(s) created.
End Summary

End Time: Thu Oct 27 19:11:55 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 199 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> verifyConnectivity -useNewOpenVio -removeOldOpenVio -allPGPinPort -report ./pnr_reports/route.connect_pg1.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 27 19:11:55 2022

Design Name: b14
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (128.0600, 127.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net CTS_21: dangling Wire.
Net CTS_17: dangling Wire.
Net CTS_16: dangling Wire.
Net CTS_15: dangling Wire.
Net CTS_14: dangling Wire.
Net CTS_12: dangling Wire.
Net CTS_5: dangling Wire.
**** 19:11:56 **** Processed 5000 nets.
Net VDD: dangling Wire.
Net VSS: has regular routing with opens, dangling Wire.

Begin Summary 
    7 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    192 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    199 total info(s) created.
End Summary

End Time: Thu Oct 27 19:11:56 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 199 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> verifyConnectivity -type all -nets {FE_OFN5867_n2786 FE_OFN1039_FE_DBTN46_n440 FE_OFN5866_FE_DBTN72_n414 FE_OFN5865_FE_OFN725_FE_DBTN16_n2930 FE_OFN5864_FE_OFN254_n607 FE_OFN1038_FE_DBTN59_n427 FE_OFN5863_FE_OFN528_n648 FE_OFN5862_FE_OFN475_n1429 FE_OFN5861_n429 FE_OFN1037_FE_DBTN47_n439 FE_OFN5860_FE_OFN113_n717 FE_OFN1036_FE_DBTN45_n441 FE_OFN5859_FE_OFN943_FE_DBTN12_n2935 FE_OFN5858_FE_OFN714_FE_DBTN15_n2931 FE_OFN5857_FE_OFN979_FE_OFN316_FE_DBTN62_n424 FE_OFN5856_n4217 FE_OFN5855_FE_OFN45_n561 FE_OFN1035_FE_DBTN63_n423 FE_OFN5854_FE_OFN974_FE_DBTN66_n420 FE_OFN5853_FE_OFN1021_n FE_OFN5852_FE_OFN582_n3523 FE_OFN1034_FE_DBTN53_n433 FE_OFN5851_FE_OFN296_n2703 FE_OFN5850_FE_OFN68_n5839 FE_OFN5849_FE_OFN488_N5358 FE_OFN5848_FE_OFN144_n4505 FE_OFN5847_FE_OFN104_n556 FE_OFN5846_FE_DBTN61_n425 FE_OFN5845_FE_OFN751_FE_DBTN2_n3523 FE_OFN5844_n422 FE_OFN978_FE_DBTN68_n418 FE_OFN5843_n FE_OFN5842_n FE_OFN5841_n FE_OFN3766_n FE_OFN3765_n FE_OFN2928_n FE_OFN2927_n FE_OFN1023_n423 FE_OFN1022_n FE_OFN1021_n FE_OFN1020_n FE_OFN977_FE_DBTN45_n441 FE_OFN975_FE_DBTN59_n427 FE_OFN1012_FE_OFN955_FE_DBTN7_n2940 FE_OFN974_FE_DBTN66_n420 FE_OFN1010_FE_OFN228_n441 FE_OFN1009_FE_OFN921_FE_DBTN21_n2924 FE_OFN1008_FE_OFN902_n510 FE_OFN1007_FE_OFN802_n2938 FE_OFN1006_FE_OFN843_FE_DBTN41_n645 FE_OFN1005_FE_OFN243_n575 FE_OFN973_FE_DBTN58_n428 FE_OFN1004_FE_OFN664_n3764 FE_OFN1003_FE_OFN304_n3607 FE_OFN1002_FE_OFN324_FE_DBTN70_n416 FE_OFN1001_FE_OFN875_FE_DBTN32_n654 FE_OFN1000_FE_OFN791_n2925 FE_OFN972_FE_DBTN63_n423 FE_OFN999_FE_DBTN93_n641 FE_OFN997_FE_OFN274_n3776 FE_OFN996_FE_OFN510_n229 FE_OFN995_n4217 FE_OFN993_FE_OFN682_n3761 FE_OFN970_FE_DBTN50_n436 FE_OFN992_FE_OFN197_n675 FE_OFN991_FE_OFN206_n419 FE_OFN990_FE_OFN429_FE_DBTN65_n421 FE_OFN989_FE_OFN135_FE_DBTN17_n2929 FE_OFN988_FE_OFN780_n2926 FE_OFN987_FE_OFN360_FE_DBTN53_n433 FE_OFN986_FE_OFN807_n2942 FE_OFN985_FE_OFN670_n3763 FE_OFN984_FE_OFN110_n3522 FE_OFN983_FE_OFN546_n660 FE_OFN982_n418 FE_OFN981_FE_OFN709_FE_DBTN15_n2931 FE_OFN980_n420 FE_OFN979_FE_OFN316_FE_DBTN62_n424 FE_OFN978_FE_OFN945_FE_DBTN6_n2941 FE_OFN977_FE_OFN810_n2940 FE_OFN976_FE_OFN91_n5839 FE_OFN975_FE_OFN91_n5839 FE_OFN974_FE_OFN729_n3779 FE_OFN973_FE_OFN729_n3779 FE_OFN972_FE_OFN66_n5839 FE_OFN971_FE_OFN66_n5839 FE_OFN970_FE_OFN0_n561 FE_OFN969_FE_OFN0_n561 FE_OFN968_FE_OFN0_n561 CTS_21 CTS_18 CTS_17 CTS_16 CTS_15 CTS_14 CTS_13 CTS_12 CTS_20 CTS_19 CTS_9 CTS_8 CTS_7 CTS_11 CTS_10 CTS_4 CTS_3 CTS_2 CTS_1 CTS_6 CTS_5 FE_OFN966_FE_DBTN96_N667 FE_OFN965_FE_DBTN96_N667 FE_OFN964_FE_DBTN9_n2938 FE_OFN963_FE_DBTN9_n2938 FE_OFN962_FE_DBTN9_n2938 FE_OFN961_FE_DBTN11_n2936 FE_OFN960_FE_DBTN11_n2936 FE_OFN959_FE_DBTN11_n2936 FE_OFN958_FE_DBTN5_n2942 FE_OFN957_FE_DBTN5_n2942 FE_OFN956_FE_DBTN5_n2942 FE_OFN955_FE_DBTN7_n2940 FE_OFN954_FE_DBTN7_n2940 FE_OFN953_FE_DBTN7_n2940 FE_OFN952_FE_DBTN10_n2937 FE_OFN951_FE_DBTN10_n2937 FE_OFN950_FE_DBTN10_n2937 FE_OFN949_FE_DBTN8_n2939 FE_OFN948_FE_DBTN8_n2939 FE_OFN947_FE_DBTN8_n2939 FE_OFN946_FE_DBTN6_n2941 FE_OFN945_FE_DBTN6_n2941 FE_OFN943_FE_DBTN12_n2935 FE_OFN942_FE_DBTN12_n2935 FE_OFN941_FE_DBTN12_n2935 FE_OFN940_n5141 FE_OFN939_n5141 FE_OFN938_n5141 FE_OFN937_FE_DBTN4_n2943 FE_OFN936_FE_DBTN4_n2943 FE_OFN935_FE_DBTN4_n2943 FE_OFN934_FE_DBTN4_n2943 FE_OFN932_n3612 FE_OFN931_n3612 FE_OFN930_n3612 FE_OFN929_n3612 FE_OFN928_n3397 FE_OFN927_n3397 FE_OFN926_n3397 FE_OFN925_n3397 FE_OFN924_n3397 FE_OFN923_FE_DBTN21_n2924 FE_OFN922_FE_DBTN21_n2924 FE_OFN920_FE_DBTN21_n2924 FE_OFN919_FE_DBTN20_n2925 FE_OFN918_FE_DBTN20_n2925 FE_OFN917_FE_DBTN20_n2925 FE_OFN916_FE_DBTN20_n2925 FE_OFN915_FE_DBTN20_n2925 FE_OFN914_FE_DBTN19_n2926 FE_OFN913_FE_DBTN19_n2926 FE_OFN912_FE_DBTN19_n2926 FE_OFN911_FE_DBTN19_n2926 FE_OFN910_FE_DBTN19_n2926 FE_OFN909_n3180 FE_OFN908_n3180 FE_OFN907_n3180 FE_OFN906_n3180 FE_OFN905_n3180 FE_OFN903_n4211 FE_OFN902_n510 FE_OFN900_n3756 FE_OFN899_n2692 FE_OFN898_n4210 FE_OFN897_n4212 FE_OFN896_N669 FE_OFN895_n3758 FE_OFN894_N667 FE_OFN893_N667 FE_OFN892_n513 FE_OFN891_n513 FE_OFN890_FE_DBTN34_n652 FE_OFN889_FE_DBTN34_n652 FE_OFN888_FE_DBTN34_n652 FE_OFN887_FE_DBTN38_n648 FE_OFN886_FE_DBTN38_n648 FE_OFN885_FE_DBTN38_n648 FE_OFN884_FE_DBTN36_n650 FE_OFN883_FE_DBTN36_n650 FE_OFN882_FE_DBTN36_n650 FE_OFN881_FE_DBTN30_n656 FE_OFN880_FE_DBTN30_n656 FE_OFN879_FE_DBTN30_n656 FE_OFN878_n2943 FE_OFN877_n2943 FE_OFN876_n2943 FE_OFN875_FE_DBTN32_n654 FE_OFN874_FE_DBTN32_n654 FE_OFN873_FE_DBTN32_n654 FE_OFN872_FE_DBTN40_n646 FE_OFN871_FE_DBTN40_n646 FE_OFN870_FE_DBTN40_n646 FE_OFN869_FE_DBTN28_n658 FE_OFN868_FE_DBTN28_n658 FE_OFN867_FE_DBTN28_n658 FE_OFN866_FE_DBTN42_n644 FE_OFN865_FE_DBTN42_n644 FE_OFN864_FE_DBTN42_n644 FE_OFN863_FE_DBTN26_n660 FE_OFN862_FE_DBTN26_n660 FE_OFN861_FE_DBTN26_n660 FE_OFN859_FE_DBTN35_n651 FE_OFN858_FE_DBTN35_n651 FE_OFN857_FE_DBTN35_n651 FE_OFN856_FE_DBTN37_n649 FE_OFN855_FE_DBTN37_n649 FE_OFN854_FE_DBTN37_n649 FE_OFN853_FE_DBTN27_n659 FE_OFN852_FE_DBTN27_n659 FE_OFN851_FE_DBTN27_n659 FE_OFN850_FE_DBTN39_n647 FE_OFN849_FE_DBTN39_n647 FE_OFN848_FE_DBTN39_n647 FE_OFN846_n2941 FE_OFN845_n2941 FE_OFN844_n2941 FE_OFN843_FE_DBTN41_n645 FE_OFN842_FE_DBTN41_n645 FE_OFN841_FE_DBTN41_n645 FE_OFN840_FE_DBTN29_n657 FE_OFN839_FE_DBTN29_n657 FE_OFN838_FE_DBTN29_n657 FE_OFN837_FE_DBTN29_n657 FE_OFN836_FE_DBTN31_n655 FE_OFN835_FE_DBTN31_n655 FE_OFN834_FE_DBTN31_n655 FE_OFN833_FE_DBTN33_n653 FE_OFN832_FE_DBTN33_n653 FE_OFN831_FE_DBTN33_n653 FE_OFN830_n2939 FE_OFN829_n2939 FE_OFN828_n2939 FE_OFN827_FE_DBTN25_n661 FE_OFN826_FE_DBTN25_n661 FE_OFN825_FE_DBTN25_n661 FE_OFN824_n2937 FE_OFN823_n2937 FE_OFN822_n2937 FE_OFN821_n2937 FE_OFN820_lt_232_B_1 FE_OFN819_lt_232_B_1 FE_OFN818_lt_232_B_1 FE_OFN816_n2935 FE_OFN815_n2935 FE_OFN814_n2935 FE_OFN813_n2935 FE_OFN812_n2940 FE_OFN810_n2940 FE_OFN808_n2942 FE_OFN806_n2942 FE_OFN805_n2942 FE_OFN804_n2938 FE_OFN803_n2938 FE_OFN802_n2938 FE_OFN800_n2936 FE_OFN799_n2936 FE_OFN798_n2936 FE_OFN797_n2936 FE_OFN796_n2924 FE_OFN795_n2924 FE_OFN794_n2924 FE_OFN793_n2924 FE_OFN792_n2925 FE_OFN791_n2925 FE_OFN790_n2925 FE_OFN789_n2925 FE_OFN788_FE_DBTN14_n2933 FE_OFN787_FE_DBTN14_n2933 FE_OFN786_FE_DBTN14_n2933 FE_OFN785_FE_DBTN14_n2933 FE_OFN784_FE_DBTN14_n2933 FE_OFN783_n2926 FE_OFN782_n2926 FE_OFN781_n2926 FE_OFN779_n2926 FE_OFN778_N638 FE_OFN777_N638 FE_OFN776_N638 FE_OFN775_n2702 FE_OFN774_n2702 FE_OFN773_n2702 FE_OFN772_n2702 FE_OFN771_n2702 FE_OFN770_n3611 FE_OFN769_n3611 FE_OFN768_n3611 FE_OFN767_n3611 FE_OFN766_n3611 FE_OFN765_n3611 FE_OFN764_n3770 FE_OFN763_n3770 FE_OFN762_n3770 FE_OFN761_n3770 FE_OFN760_n3770 FE_OFN759_n3770 FE_OFN758_n3771 FE_OFN757_n3771 FE_OFN756_n3771 FE_OFN755_n3771 FE_OFN754_n3771 FE_OFN753_n3771 FE_OFN752_FE_DBTN2_n3523 FE_OFN751_FE_DBTN2_n3523 FE_OFN750_FE_DBTN2_n3523 FE_OFN749_FE_DBTN2_n3523 FE_OFN748_FE_DBTN2_n3523 FE_OFN747_FE_DBTN2_n3523 FE_OFN746_FE_DBTN2_n3523 FE_OFN745_FE_DBTN2_n3523 FE_OFN744_FE_DBTN2_n3523 FE_OFN743_n3772 FE_OFN742_n3772 FE_OFN741_n3772 FE_OFN740_n3772 FE_OFN739_n3772 FE_OFN738_n3772 FE_OFN737_n3779 FE_OFN736_n3779 FE_OFN735_n3779 FE_OFN734_n3779 FE_OFN733_n3779 FE_OFN732_n3779 FE_OFN731_n3779 FE_OFN728_FE_DBTN16_n2930 FE_OFN727_FE_DBTN16_n2930 FE_OFN726_FE_DBTN16_n2930 FE_OFN725_FE_DBTN16_n2930 FE_OFN724_FE_DBTN16_n2930 FE_OFN723_FE_DBTN16_n2930 FE_OFN722_FE_DBTN16_n2930 FE_OFN721_FE_DBTN16_n2930 FE_OFN720_FE_DBTN16_n2930 FE_OFN719_FE_DBTN16_n2930 FE_OFN718_FE_DBTN15_n2931 FE_OFN717_FE_DBTN15_n2931 FE_OFN716_FE_DBTN15_n2931 FE_OFN715_FE_DBTN15_n2931 FE_OFN714_FE_DBTN15_n2931 FE_OFN713_FE_DBTN15_n2931 FE_OFN712_FE_DBTN15_n2931 FE_OFN711_FE_DBTN15_n2931 FE_OFN710_FE_DBTN15_n2931 FE_OFN708_n2699 FE_OFN707_n2699 FE_OFN706_n2699 FE_OFN705_n2699 FE_OFN704_n2699 FE_OFN703_n2699 FE_OFN702_n2699 FE_OFN701_n2699 FE_OFN700_n2699 FE_OFN699_n3762 FE_OFN698_n3762 FE_OFN697_n3762 FE_OFN696_n3762 FE_OFN695_n3762 FE_OFN694_n3762 FE_OFN693_n3762 FE_OFN692_n3762 FE_OFN691_n3762 FE_OFN690_n3762 FE_OFN689_n3761 FE_OFN688_n3761 FE_OFN687_n3761 FE_OFN686_n3761 FE_OFN685_n3761 FE_OFN684_n3761 FE_OFN683_n3761 FE_OFN681_n3761 FE_OFN680_n3761 FE_OFN679_n3763 FE_OFN678_n3763 FE_OFN677_n3763 FE_OFN676_n3763 FE_OFN675_n3763 FE_OFN674_n3763 FE_OFN673_n3763 FE_OFN672_n3763 FE_OFN671_n3763 FE_OFN669_n3764 FE_OFN668_n3764 FE_OFN667_n3764 FE_OFN665_n3764 FE_OFN663_n3764 FE_OFN662_n3764 FE_OFN661_n3764 FE_OFN660_n3764 FE_OFN659_n5749 FE_OFN658_n3757 FE_OFN657_n2931 FE_OFN656_n3622 FE_OFN655_n5694 FE_OFN654_n2930 FE_OFN653_n4214 FE_OFN652_FE_DBTN75_n623 FE_OFN651_FE_DBTN74_n620 FE_OFN650_FE_DBTN80_n628 FE_OFN649_FE_DBTN85_n633 FE_OFN648_FE_DBTN90_n638 FE_OFN647_FE_DBTN91_n639 FE_OFN646_FE_DBTN79_n627 FE_OFN645_FE_DBTN84_n632 FE_OFN644_FE_DBTN81_n629 FE_OFN643_FE_DBTN88_n636 FE_OFN642_FE_DBTN83_n631 FE_OFN641_FE_DBTN87_n635 FE_OFN640_FE_DBTN86_n634 FE_OFN639_FE_DBTN89_n637 FE_OFN638_FE_DBTN77_n625 FE_OFN637_FE_DBTN82_n630 FE_OFN636_FE_DBTN92_n640 FE_OFN635_FE_DBTN76_n624 FE_OFN633_FE_DBTN78_n626 FE_OFN632_FE_DBTN78_n626 FE_OFN631_FE_DBTN93_n641 FE_OFN629_n512 FE_OFN628_n512 FE_OFN627_n512 FE_OFN626_FE_DBTN44_n442 FE_OFN625_FE_DBTN44_n442 FE_OFN624_FE_DBTN44_n442 FE_OFN623_FE_DBTN73_N5360 FE_OFN622_FE_DBTN73_N5360 FE_OFN621_FE_DBTN73_N5360 FE_OFN620_n543 FE_OFN619_n662 FE_OFN618_n662 FE_OFN617_n662 FE_OFN616_n2933 FE_OFN615_n2933 FE_OFN614_n2933 FE_OFN613_n2933 FE_OFN612_n309 FE_OFN611_n309 FE_OFN610_n309 FE_OFN609_n309 FE_OFN608_n661 FE_OFN607_n661 FE_OFN606_n661 FE_OFN603_n659 FE_OFN602_n659 FE_OFN601_n659 r491/FE_OFN600_n659 FE_OFN598_n659 FE_OFN597_n657 FE_OFN595_n657 sub_408/FE_OFN594_n657 FE_OFN593_n657 FE_OFN592_n657 FE_OFN591_n657 FE_OFN590_n655 FE_OFN589_n655 FE_OFN588_n655 FE_OFN587_n655 FE_OFN586_n3523 FE_OFN585_n3523 FE_OFN584_n3523 FE_OFN583_n3523 FE_OFN582_n3523 FE_OFN581_n226 FE_OFN580_n226 FE_OFN579_n226 FE_OFN578_n226 FE_OFN577_n226 FE_OFN576_n226 FE_OFN575_n651 FE_OFN574_n651 r487/FE_OFN573_n651 FE_OFN572_n651 FE_OFN571_n651 FE_OFN570_n647 FE_OFN567_n647 FE_OFN566_n647 FE_OFN565_n647 FE_OFN564_n649 FE_OFN563_n649 FE_OFN562_n649 FE_OFN561_n649 FE_OFN560_n649 FE_OFN559_n653 FE_OFN558_n653 FE_OFN557_n653 FE_OFN556_n653 sub_408/FE_OFN555_n645 FE_OFN554_n645 sub_388/FE_OFN553_n645 FE_OFN552_n645 FE_OFN551_n645 FE_OFN550_n645 FE_OFN549_n660 FE_OFN548_n660 FE_OFN547_n660 FE_OFN545_n658 FE_OFN544_n658 FE_OFN543_n658 FE_OFN542_n658 FE_OFN541_n652 FE_OFN540_n652 FE_OFN539_n652 FE_OFN538_n652 FE_OFN537_n656 FE_OFN536_n656 FE_OFN535_n656 FE_OFN534_n656 FE_OFN533_n654 FE_OFN532_n654 FE_OFN531_n654 FE_OFN530_n654 FE_OFN529_n648 FE_OFN528_n648 FE_OFN527_n648 FE_OFN526_n648 FE_OFN525_n650 FE_OFN524_n650 FE_OFN523_n650 FE_OFN522_n650 FE_OFN520_n644 FE_OFN519_n644 FE_OFN518_n644 FE_OFN517_n644 FE_OFN516_n646 FE_OFN515_n646 FE_OFN514_n646 FE_OFN513_n646 FE_OFN512_n229 FE_OFN511_n229 FE_OFN509_n229 FE_OFN508_n229 FE_OFN507_n229 FE_OFN506_n3773 FE_OFN505_n3773 FE_OFN504_n3773 FE_OFN503_n3773 FE_OFN502_n3773 FE_OFN501_n3773 FE_OFN500_FE_DBTN22_n2922 FE_OFN499_FE_DBTN22_n2922 FE_OFN498_FE_DBTN22_n2922 FE_OFN497_FE_DBTN22_n2922 FE_OFN496_FE_DBTN22_n2922 FE_OFN495_FE_DBTN22_n2922 FE_OFN494_FE_DBTN22_n2922 FE_OFN493_FE_DBTN22_n2922 FE_OFN492_N5358 FE_OFN491_N5358 FE_OFN490_N5358 FE_OFN489_N5358 FE_OFN488_N5358 FE_OFN487_N5358 FE_OFN486_N5358 FE_OFN485_N5358 FE_OFN484_N5358 FE_OFN483_r497_B_31 FE_OFN482_n1439 FE_OFN481_n1437 FE_OFN480_n1407 FE_OFN479_n1405 FE_OFN478_n1435 FE_OFN477_n1411 FE_OFN476_n1427 FE_OFN475_n1429 FE_OFN474_n1415 FE_OFN473_n1431 FE_OFN472_n1403 FE_OFN471_n1413 FE_OFN470_n1409 FE_OFN469_n1425 FE_OFN468_n1433 FE_OFN467_n1417 FE_OFN466_n1419 FE_OFN465_n1421 FE_OFN464_n1423 FE_OFN463_n4218 FE_OFN462_n4217 FE_OFN461_n1401 FE_OFN460_n442 FE_OFN459_n541 FE_OFN458_N670 FE_OFN457_N670 FE_OFN455_FE_DBTN45_n441 FE_OFN454_FE_DBTN45_n441 FE_OFN453_FE_DBTN45_n441 FE_OFN452_FE_DBTN47_n439 FE_OFN451_FE_DBTN47_n439 FE_OFN450_FE_DBTN47_n439 FE_OFN449_FE_DBTN47_n439 FE_OFN448_FE_DBTN47_n439 FE_OFN447_FE_DBTN50_n436 FE_OFN446_FE_DBTN50_n436 FE_OFN445_FE_DBTN50_n436 FE_OFN444_FE_DBTN50_n436 FE_OFN443_FE_DBTN50_n436 FE_OFN442_FE_DBTN58_n428 FE_OFN441_FE_DBTN58_n428 FE_OFN440_FE_DBTN58_n428 FE_OFN439_FE_DBTN58_n428 FE_OFN438_FE_DBTN58_n428 FE_OFN437_FE_DBTN59_n427 FE_OFN436_FE_DBTN59_n427 FE_OFN434_FE_DBTN59_n427 FE_OFN433_FE_DBTN59_n427 FE_OFN432_FE_DBTN65_n421 FE_OFN431_FE_DBTN65_n421 FE_OFN430_FE_DBTN65_n421 FE_OFN429_FE_DBTN65_n421 FE_OFN428_FE_DBTN65_n421 FE_OFN427_FE_DBTN69_n417 FE_OFN426_FE_DBTN69_n417 FE_OFN425_FE_DBTN69_n417 FE_OFN424_FE_DBTN69_n417 FE_OFN423_FE_DBTN69_n417 FE_OFN422_FE_DBTN67_n419 FE_OFN421_FE_DBTN67_n419 FE_OFN420_FE_DBTN67_n419 FE_OFN419_FE_DBTN67_n419 FE_OFN418_FE_DBTN67_n419 FE_OFN417_FE_DBTN52_n434 FE_OFN416_FE_DBTN52_n434 FE_OFN415_FE_DBTN52_n434 FE_OFN414_FE_DBTN52_n434 FE_OFN413_FE_DBTN52_n434 FE_OFN412_FE_DBTN56_n430 FE_OFN411_FE_DBTN56_n430 FE_OFN410_FE_DBTN56_n430 FE_OFN409_FE_DBTN56_n430 FE_OFN408_FE_DBTN56_n430 FE_OFN407_FE_DBTN71_n415 FE_OFN406_FE_DBTN71_n415 FE_OFN405_FE_DBTN71_n415 FE_OFN404_FE_DBTN71_n415 FE_OFN403_FE_DBTN71_n415 FE_OFN402_FE_DBTN61_n425 FE_OFN401_FE_DBTN61_n425 FE_OFN400_FE_DBTN61_n425 FE_OFN399_FE_DBTN61_n425 FE_OFN398_FE_DBTN61_n425 FE_OFN397_FE_DBTN54_n432 FE_OFN396_FE_DBTN54_n432 FE_OFN395_FE_DBTN54_n432 FE_OFN394_FE_DBTN54_n432 FE_OFN393_FE_DBTN54_n432 FE_OFN391_FE_DBTN63_n423 FE_OFN390_FE_DBTN63_n423 FE_OFN389_FE_DBTN63_n423 FE_OFN388_FE_DBTN63_n423 FE_OFN387_FE_DBTN48_n438 FE_OFN386_FE_DBTN48_n438 FE_OFN385_FE_DBTN48_n438 FE_OFN384_FE_DBTN48_n438 FE_OFN383_FE_DBTN48_n438 FE_OFN382_FE_DBTN49_n437 FE_OFN381_FE_DBTN49_n437 FE_OFN380_FE_DBTN49_n437 FE_OFN379_FE_DBTN49_n437 FE_OFN378_FE_DBTN49_n437 FE_OFN376_FE_DBTN68_n418 FE_OFN374_FE_DBTN68_n418 FE_OFN372_FE_DBTN46_n440 FE_OFN371_FE_DBTN46_n440 FE_OFN370_FE_DBTN46_n440 FE_OFN369_FE_DBTN46_n440 FE_OFN368_FE_DBTN46_n440 FE_OFN367_FE_DBTN66_n420 FE_OFN366_FE_DBTN66_n420 FE_OFN365_FE_DBTN66_n420 FE_OFN363_FE_DBTN66_n420 FE_OFN362_FE_DBTN53_n433 FE_OFN361_FE_DBTN53_n433 FE_OFN359_FE_DBTN53_n433 FE_OFN358_FE_DBTN53_n433 FE_OFN357_FE_DBTN51_n435 FE_OFN356_FE_DBTN51_n435 FE_OFN355_FE_DBTN51_n435 FE_OFN354_FE_DBTN51_n435 FE_OFN353_FE_DBTN51_n435 FE_OFN352_FE_DBTN57_n429 FE_OFN351_FE_DBTN57_n429 FE_OFN350_FE_DBTN57_n429 FE_OFN349_FE_DBTN57_n429 FE_OFN348_FE_DBTN57_n429 FE_OFN347_FE_DBTN72_n414 FE_OFN346_FE_DBTN72_n414 FE_OFN345_FE_DBTN72_n414 FE_OFN344_FE_DBTN72_n414 FE_OFN343_FE_DBTN72_n414 FE_OFN342_FE_DBTN60_n426 FE_OFN341_FE_DBTN60_n426 FE_OFN340_FE_DBTN60_n426 FE_OFN339_FE_DBTN60_n426 FE_OFN338_FE_DBTN60_n426 FE_OFN337_FE_DBTN60_n426 FE_OFN336_FE_DBTN55_n431 FE_OFN335_FE_DBTN55_n431 FE_OFN334_FE_DBTN55_n431 FE_OFN333_FE_DBTN55_n431 FE_OFN332_FE_DBTN55_n431 FE_OFN331_FE_DBTN55_n431 FE_OFN330_FE_DBTN64_n422 FE_OFN329_FE_DBTN64_n422 FE_OFN328_FE_DBTN64_n422 FE_OFN327_FE_DBTN64_n422 FE_OFN326_FE_DBTN64_n422 FE_OFN325_FE_DBTN64_n422 FE_OFN324_FE_DBTN70_n416 FE_OFN323_FE_DBTN70_n416 FE_OFN322_FE_DBTN70_n416 FE_OFN321_FE_DBTN70_n416 FE_OFN320_FE_DBTN70_n416 FE_OFN319_FE_DBTN62_n424 FE_OFN318_FE_DBTN62_n424 FE_OFN316_FE_DBTN62_n424 FE_OFN315_FE_DBTN62_n424 FE_OFN313_n308 FE_OFN312_n308 FE_OFN311_n308 FE_OFN310_n308 FE_OFN309_n308 FE_OFN308_n3607 FE_OFN307_n3607 FE_OFN306_n3607 FE_OFN305_n3607 FE_OFN303_N5360 FE_OFN302_N5360 FE_OFN301_N5360 FE_OFN300_N5360 FE_OFN298_n2703 FE_OFN297_n2703 FE_OFN296_n2703 FE_OFN295_n2703 FE_OFN294_n2703 FE_OFN293_n3526 FE_OFN292_n3526 FE_OFN291_n3526 FE_OFN290_n3526 FE_OFN289_n3526 FE_OFN288_n3526 FE_OFN287_n3526 FE_OFN286_n3526 FE_OFN284_n3776 FE_OFN283_n3776 FE_OFN282_n3776 FE_OFN281_n3776 FE_OFN280_n3776 FE_OFN279_n3776 FE_OFN278_n3776 FE_OFN277_n3776 FE_OFN276_n3776 FE_OFN275_n3776 FE_OFN274_n3776 FE_OFN273_n3776 FE_OFN272_n3776 FE_OFN271_n3776 FE_OFN270_n3776 FE_OFN269_n437 FE_OFN268_n577 FE_OFN267_n438 FE_OFN266_n440 FE_OFN265_n435 FE_OFN264_n619 FE_OFN263_n597 FE_OFN262_n609 FE_OFN261_n581 FE_OFN260_n587 FE_OFN259_n603 FE_OFN258_n571 FE_OFN257_n589 FE_OFN256_n569 FE_OFN255_n591 FE_OFN254_n607 FE_OFN253_n599 FE_OFN252_n433 FE_OFN251_n617 FE_OFN250_n573 FE_OFN249_n579 FE_OFN248_n601 FE_OFN247_n593 FE_OFN246_n605 FE_OFN245_n567 FE_OFN244_n595 FE_OFN242_N297 FE_OFN241_n563 FE_OFN240_n583 FE_OFN239_n431 FE_OFN238_n611 FE_OFN237_n615 FE_OFN236_n565 FE_OFN235_n585 FE_OFN234_n613 FE_OFN233_n429 FE_OFN232_n422 FE_OFN231_n436 FE_OFN230_n424 FE_OFN229_n426 FE_OFN226_n439 FE_OFN225_n427 FE_OFN224_n432 FE_OFN223_n420 FE_OFN222_FE_DBTN0_n5163 FE_OFN221_FE_DBTN0_n5163 FE_OFN220_FE_DBTN0_n5163 FE_OFN219_n430 FE_OFN218_n430 FE_OFN217_n418 FE_OFN216_n428 FE_OFN215_n416 FE_OFN214_n416 FE_OFN213_n423 FE_OFN211_n425 FE_OFN210_n425 FE_OFN209_n421 FE_OFN208_n421 FE_OFN207_n419 FE_OFN205_n415 FE_OFN204_n415 FE_OFN203_n417 FE_OFN202_n417 FE_OFN201_n414 FE_OFN200_n414 FE_OFN199_n675 FE_OFN198_n675 FE_OFN196_n675 FE_OFN195_n2693 FE_OFN194_n2693 FE_OFN193_n2693 FE_OFN192_n2693 FE_OFN191_n2693 FE_OFN190_FE_DBTN3_n3522 FE_OFN189_FE_DBTN3_n3522 FE_OFN188_FE_DBTN3_n3522 FE_OFN187_FE_DBTN3_n3522 FE_OFN186_FE_DBTN3_n3522 FE_OFN185_FE_DBTN3_n3522 FE_OFN184_FE_DBTN3_n3522 FE_OFN183_FE_DBTN3_n3522 FE_OFN182_FE_DBTN3_n3522 FE_OFN180_FE_DBTN18_n2927 FE_OFN179_FE_DBTN18_n2927 FE_OFN178_FE_DBTN18_n2927 FE_OFN177_FE_DBTN18_n2927 FE_OFN176_FE_DBTN18_n2927 FE_OFN175_FE_DBTN18_n2927 FE_OFN174_FE_DBTN18_n2927 FE_OFN173_FE_DBTN18_n2927 FE_OFN172_FE_DBTN18_n2927 FE_OFN171_FE_DBTN1_n4505 FE_OFN170_FE_DBTN1_n4505 FE_OFN169_FE_DBTN1_n4505 FE_OFN168_FE_DBTN1_n4505 FE_OFN167_FE_DBTN1_n4505 FE_OFN166_FE_DBTN1_n4505 FE_OFN165_FE_DBTN1_n4505 FE_OFN164_FE_DBTN1_n4505 FE_OFN163_FE_DBTN1_n4505 FE_OFN162_FE_DBTN1_n4505 FE_OFN161_FE_DBTN1_n4505 FE_OFN160_FE_DBTN1_n4505 FE_OFN159_n2698 FE_OFN158_n2698 FE_OFN157_n2698 FE_OFN156_n2698 FE_OFN155_n2698 FE_OFN154_n2698 FE_OFN153_n2698 FE_OFN152_n2698 FE_OFN151_n2698 FE_OFN150_n2696 FE_OFN149_n2927 FE_OFN148_N949 FE_OFN146_FE_DBTN23_r497_B_30 FE_OFN144_n4505 FE_OFN143_n4505 FE_OFN142_n2708 FE_OFN141_n2708 FE_OFN140_FE_DBTN24_n828 FE_OFN139_FE_DBTN24_n828 FE_OFN138_FE_DBTN43_n642 FE_OFN137_FE_DBTN43_n642 FE_OFN136_FE_DBTN17_n2929 FE_OFN135_FE_DBTN17_n2929 FE_OFN134_FE_DBTN17_n2929 FE_OFN133_FE_DBTN17_n2929 FE_OFN132_FE_DBTN13_n2934 FE_OFN131_FE_DBTN13_n2934 FE_OFN130_FE_DBTN13_n2934 FE_OFN129_FE_DBTN13_n2934 FE_OFN128_n5163 FE_OFN127_n5163 FE_OFN126_n5163 FE_OFN125_n5163 FE_OFN124_n3777 FE_OFN123_n3777 FE_OFN122_n3777 FE_OFN121_n3777 FE_OFN119_n5778 FE_OFN118_n5778 FE_OFN117_n5778 FE_OFN116_n5778 FE_OFN115_n717 FE_OFN114_n717 FE_OFN113_n717 FE_OFN112_n717 FE_OFN111_n717 FE_OFN110_n3522 FE_OFN109_n3522 FE_OFN108_n3522 FE_OFN107_n3522 FE_OFN106_n3522 FE_OFN105_n556 FE_OFN104_n556 FE_OFN103_n556 FE_OFN102_n621 FE_OFN101_n621 FE_OFN100_n621 FE_OFN99_n3778 FE_OFN98_n3778 FE_OFN97_n3778 FE_OFN96_n3778 FE_OFN95_n3778 FE_OFN93_n5839 FE_OFN92_n5839 FE_OFN91_n5839 FE_OFN89_n5839 FE_OFN88_n5839 FE_OFN87_n5839 FE_OFN86_n5839 FE_OFN85_n5839 FE_OFN84_n5839 FE_OFN83_n5839 FE_OFN82_n5839 FE_OFN81_n5839 FE_OFN80_n5839 FE_OFN79_n5839 FE_OFN78_n5839 FE_OFN77_n5839 FE_OFN76_n5839 FE_OFN75_n5839 FE_OFN74_n5839 FE_OFN73_n5839 FE_OFN72_n5839 FE_OFN71_n5839 FE_OFN70_n5839 FE_OFN69_n5839 FE_OFN68_n5839 FE_OFN66_n5839 FE_OFN65_n5839 FE_OFN64_n5839 FE_OFN63_n5839 FE_OFN62_n5839 FE_OFN61_n5839 FE_OFN60_n5839 FE_OFN59_n5839 FE_OFN58_n561 FE_OFN57_n561 FE_OFN56_n561 FE_OFN55_n561 FE_OFN54_n561 FE_OFN53_n561 FE_OFN52_n561 FE_OFN51_n561 FE_OFN50_n561 FE_OFN49_n561 FE_OFN48_n561 FE_OFN47_n561 FE_OFN46_n561 FE_OFN45_n561 FE_OFN44_n561 FE_OFN43_n561 FE_OFN42_n561 FE_OFN41_n561 FE_OFN40_n561 FE_OFN39_n561 FE_OFN38_n561 FE_OFN37_n561 FE_OFN36_n561 FE_OFN35_n561 FE_OFN34_n561 FE_OFN33_n561 FE_OFN32_n561 FE_OFN31_n561 FE_OFN30_n561 FE_OFN29_n561 FE_OFN27_n561 FE_OFN25_n561 FE_OFN24_n561 FE_OFN23_n561 FE_OFN22_n561 FE_OFN21_n561 FE_OFN20_n561 FE_OFN19_n561 FE_OFN18_n561 FE_OFN17_n561 FE_OFN16_n561 FE_OFN15_n561 FE_OFN14_n561 FE_OFN13_n561 FE_OFN12_n561 FE_OFN11_n561 FE_OFN10_n561 FE_OFN9_n561 FE_OFN8_n561 FE_OFN7_n561 FE_OFN5_n561 FE_OFN4_n561 FE_OFN3_n561 FE_DBTN96_N667 FE_DBTN95_N668 FE_DBTN94_N669 FE_DBTN93_n641 FE_DBTN92_n640 FE_DBTN91_n639 FE_DBTN90_n638 FE_DBTN89_n637 FE_DBTN88_n636 FE_DBTN87_n635 FE_DBTN86_n634 FE_DBTN85_n633 FE_DBTN84_n632 FE_DBTN83_n631 FE_DBTN82_n630 FE_DBTN81_n629 FE_DBTN80_n628 FE_DBTN79_n627 FE_DBTN78_n626 FE_DBTN77_n625 FE_DBTN76_n624 FE_DBTN75_n623 FE_DBTN74_n620 FE_DBTN73_N5360 FE_DBTN72_n414 FE_DBTN71_n415 FE_DBTN70_n416 FE_DBTN69_n417 FE_DBTN68_n418 FE_DBTN67_n419 FE_DBTN66_n420 FE_DBTN65_n421 FE_DBTN64_n422 FE_DBTN63_n423 FE_DBTN62_n424 FE_DBTN61_n425 FE_DBTN60_n426 FE_DBTN59_n427 FE_DBTN58_n428 FE_DBTN57_n429 FE_DBTN56_n430 FE_DBTN55_n431 FE_DBTN54_n432 FE_DBTN53_n433 FE_DBTN52_n434 FE_DBTN51_n435 FE_DBTN50_n436 FE_DBTN49_n437 FE_DBTN48_n438 FE_DBTN47_n439 FE_DBTN46_n440 FE_DBTN45_n441 FE_DBTN44_n442 FE_DBTN43_n642 FE_DBTN42_n644 FE_DBTN41_n645 FE_DBTN40_n646 FE_DBTN39_n647 FE_DBTN38_n648 FE_DBTN37_n649 FE_DBTN36_n650 FE_DBTN35_n651 FE_DBTN34_n652 FE_DBTN33_n653 FE_DBTN32_n654 FE_DBTN31_n655 FE_DBTN30_n656 FE_DBTN29_n657 FE_DBTN28_n658 FE_DBTN27_n659 FE_DBTN26_n660 FE_DBTN25_n661 FE_DBTN24_n828 FE_DBTN23_r497_B_30 FE_DBTN22_n2922 FE_DBTN21_n2924 FE_DBTN20_n2925 FE_DBTN19_n2926 FE_DBTN18_n2927 FE_DBTN17_n2929 FE_DBTN16_n2930 FE_DBTN15_n2931 FE_DBTN14_n2933 FE_DBTN13_n2934 FE_DBTN12_n2935 FE_DBTN11_n2936 FE_DBTN10_n2937 FE_DBTN9_n2938 FE_DBTN8_n2939 FE_DBTN7_n2940 FE_DBTN6_n2941 FE_DBTN5_n2942 FE_DBTN4_n2943 FE_DBTN3_n3522 FE_DBTN2_n3523 FE_DBTN0_n5163 {add_368/B[0]} {r489/B[0]} {r485/B[0]} {r479/B[0]} {r496/B[30]} clock reset {addr[19]} {addr[18]} {addr[17]} {addr[16]} {addr[15]} {addr[14]} {addr[13]} {addr[12]} {addr[11]} {addr[10]} {addr[9]} {addr[8]} {addr[7]} {addr[6]} {addr[5]} {addr[4]} {addr[3]} {addr[2]} {addr[1]} {addr[0]} {datai[31]} {datai[30]} {datai[29]} {datai[28]} {datai[27]} {datai[26]} {datai[25]} {datai[24]} {datai[23]} {datai[22]} {datai[21]} {datai[20]} {datai[19]} {datai[18]} {datai[17]} {datai[16]} {datai[15]} {datai[14]} {datai[13]} {datai[12]} {datai[11]} {datai[10]} {datai[9]} {datai[8]} {datai[7]} {datai[6]} {datai[5]} {datai[4]} {datai[3]} {datai[2]} {datai[1]} {datai[0]} {datao[31]} {datao[30]} {datao[29]} {datao[28]} {datao[27]} {datao[26]} {datao[25]} {datao[24]} {datao[23]} {datao[22]} {datao[21]} {datao[20]} {datao[19]} {datao[18]} {datao[17]} {datao[16]} {datao[15]} {datao[14]} {datao[13]} {datao[12]} {datao[11]} {datao[10]} {datao[9]} {datao[8]} {datao[7]} {datao[6]} {datao[5]} {datao[4]} {datao[3]} {datao[2]} {datao[1]} {datao[0]} rd wr N107 N108 N109 N110 N111 N112 N113 N114 N115 N116 N117 N118 N119 N120 N121 N122 N123 N124 N125 N126 N127 N128 N129 N130 N131 N132 N133 N134 N135 N136 N137 N295 N296 N297 N298 N368 N369 N370 N371 N372 N373 N374 N375 N376 N377 N378 N379 N380 N381 N382 N383 N384 N385 N386 N387 N388 N389 N390 N391 N392 N393 N394 N395 N396 N397 N638 N667 N668 N669 N792 N793 N794 N795 N796 N797 N798 N799 N800 N801 N802 N803 N804 N805 N806 N807 N808 N809 N810 N811 N812 N813 N814 N815 N816 N817 N818 N819 N820 N821 N822 N823 N889 N890 N891 N892 N893 N894 N895 N896 N897 N898 N899 N900 N901 N902 N903 N904 N905 N906 N907 N908 N909 N910 N911 N912 N913 N914 N915 N916 N949 N950 N951 N952 N953 N954 N955 N956 N957 N958 N959 N960 N961 N962 N963 N964 N965 N966 N967 N968 N969 N970 N971 N972 N973 N974 N975 N976 N977 N978 N979 N980 N1557 N1558 N1559 N1560 N1561 N1562 N1563 N1564 N1565 N1566 N1567 N1568 N1569 N1570 N1571 N1572 N1573 N1574 N1575 N1576 N1577 N1578 N1579 N1580 N1581 N1582 N1583 N1584 N1585 N1781 N1782 N1783 N1784 N1785 N1786 N1787 N1788 N1789 N1790 N1791 N1792 N1793 N1794 N1795 N1796 N1797 N1798 N1799 N1800 N1801 N1802 N1803 N1804 N1805 N1806 N1807 N1808 N1809 N1810 N1871 N1872 N1873 N1874 N1875 N1876 N1877 N1878 N1879 N1880 N1881 N1882 N1883 N1884 N1885 N1886 N1887 N1888 N1889 N1890 N1891 N1892 N1893 N1894 N1895 N1896 N1897 N1898 N1899 N1933 N1934 N1935 N1936 N1937 N1938 N1939 N1940 N1941 N1942 N1943 N1944 N1945 N1946 N1947 N1948 N1949 N1950 N1951 N1952 N1953 N1954 N1955 N1956 N1957 N1958 N1959 N1960 N1961 N2157 N2158 N2159 N2160 N2161 N2162 N2163 N2164 N2165 N2166 N2167 N2168 N2169 N2170 N2171 N2172 N2173 N2174 N2175 N2176 N2177 N2178 N2179 N2180 N2181 N2182 N2183 N2184 N2185 N2186 N2247 N2248 N2249 N2250 N2251 N2252 N2253 N2254 N2255 N2256 N2257 N2258 N2259 N2260 N2261 N2262 N2263 N2264 N2265 N2266 N2267 N2268 N2269 N2270 N2271 N2272 N2273 N2274 N2275 N2309 N2310 N2311 N2312 N2313 N2314 N2315 N2316 N2317 N2318 N2319 N2320 N2321 N2322 N2323 N2324 N2325 N2326 N2327 N2328 N2329 N2330 N2331 N2332 N2333 N2334 N2335 N2336 N2337 N2533 N2534 N2535 N2536 N2537 N2538 N2539 N2540 N2541 N2542 N2543 N2544 N2545 N2546 N2547 N2548 N2549 N2550 N2551 N2552 N2553 N2554 N2555 N2556 N2557 N2558 N2559 N2560 N2561 N2562 N2623 N2624 N2625 N2626 N2627 N2628 N2629 N2630 N2631 N2632 N2633 N2634 N2635 N2636 N2637 N2638 N2639 N2640 N2641 N2642 N2643 N2644 N2645 N2646 N2647 N2648 N2649 N2650 N2651 N2685 N2686 N2687 N2688 N2689 N2690 N2691 N2692 N2693 N2694 N2695 N2696 N2697 N2698 N2699 N2700 N2701 N2702 N2703 N2704 N2705 N2706 N2707 N2708 N2709 N2710 N2711 N2712 N2713 N2909 N2910 N2911 N2912 N2913 N2914 N2915 N2916 N2917 N2918 N2919 N2920 N2921 N2922 N2923 N2924 N2925 N2926 N2927 N2928 N2929 N2930 N2931 N2932 N2933 N2934 N2935 N2936 N2937 N2938 N2999 N3000 N3001 N3002 N3003 N3004 N3005 N3006 N3007 N3008 N3009 N3010 N3011 N3012 N3013 N3014 N3015 N3016 N3017 N3018 N3019 N3020 N3021 N3022 N3023 N3024 N3025 N3026 N3027 N3061 N3062 N3063 N3064 N3065 N3066 N3067 N3068 N3069 N3070 N3071 N3072 N3073 N3074 N3075 N3076 N3077 N3078 N3079 N3080 N3081 N3082 N3083 N3084 N3085 N3086 N3087 N3088 N3089 N3285 N3286 N3287 N3288 N3289 N3290 N3291 N3292 N3293 N3294 N3295 N3296 N3297 N3298 N3299 N3300 N3301 N3302 N3303 N3304 N3305 N3306 N3307 N3308 N3309 N3310 N3311 N3312 N3313 N3314 N3375 N3376 N3377 N3378 N3379 N3380 N3381 N3382 N3383 N3384 N3385 N3386 N3387 N3388 N3389 N3390 N3391 N3392 N3393 N3394 N3395 N3396 N3397 N3398 N3399 N3400 N3401 N3402 N3403 N3437 N3438 N3439 N3440 N3441 N3442 N3443 N3444 N3445 N3446 N3447 N3448 N3449 N3450 N3451 N3452 N3453 N3454 N3455 N3456 N3457 N3458 N3459 N3460 N3461 N3462 N3463 N3464 N3465 N3661 N3662 N3663 N3664 N3665 N3666 N3667 N3668 N3669 N3670 N3671 N3672 N3673 N3674 N3675 N3676 N3677 N3678 N3679 N3680 N3681 N3682 N3683 N3684 N3685 N3686 N3687 N3688 N3689 N3690 N3751 N3752 N3753 N3754 N3755 N3756 N3757 N3758 N3759 N3760 N3761 N3762 N3763 N3764 N3765 N3766 N3767 N3768 N3769 N3770 N3771 N3772 N3773 N3774 N3775 N3776 N3777 N3778 N3779 N3813 N3814 N3815 N3816 N3817 N3818 N3819 N3820 N3821 N3822 N3823 N3824 N3825 N3826 N3827 N3828 N3829 N3830 N3831 N3832 N3833 N3834 N3835 N3836 N3837 N3838 N3839 N3840 N3841 N4037 N4038 N4039 N4040 N4041 N4042 N4043 N4044 N4045 N4046 N4047 N4048 N4049 N4050 N4051 N4052 N4053 N4054 N4055 N4056 N4057 N4058 N4059 N4060 N4061 N4062 N4063 N4064 N4065 N4066 N4127 N4128 N4129 N4130 N4131 N4132 N4133 N4134 N4135 N4136 N4137 N4138 N4139 N4140 N4141 N4142 N4143 N4144 N4145 N4146 N4147 N4148 N4149 N4150 N4151 N4152 N4153 N4154 N4155 N4189 N4190 N4191 N4192 N4193 N4194 N4195 N4196 N4197 N4198 N4199 N4200 N4201 N4202 N4203 N4204 N4205 N4206 N4207 N4208 N4209 N4210 N4211 N4212 N4213 N4214 N4215 N4216 N4217 N4413 N4414 N4415 N4416 N4417 N4418 N4419 N4420 N4421 N4422 N4423 N4424 N4425 N4426 N4427 N4428 N4429 N4430 N4431 N4432 N4433 N4434 N4435 N4436 N4437 N4438 N4439 N4440 N4441 N4442 N4503 N4504 N4505 N4506 N4507 N4508 N4509 N4510 N4511 N4512 N4513 N4514 N4515 N4516 N4517 N4518 N4519 N4520 N4521 N4522 N4523 N4524 N4525 N4526 N4527 N4528 N4529 N4530 N4531 N4565 N4566 N4567 N4568 N4569 N4570 N4571 N4572 N4573 N4574 N4575 N4576 N4577 N4578 N4579 N4580 N4581 N4582 N4583 N4584 N4585 N4586 N4587 N4588 N4589 N4590 N4591 N4592 N4593 N4601 N4602 N4603 N4604 N4605 N4606 N4607 N4608 N4609 N4610 N4611 N4612 N4613 N4614 N4615 N4616 N4617 N4618 N4619 N4620 N4621 N4622 N4623 N4624 N4625 N4626 N4627 N4628 N4629 N4630 N4631 N4632 N4633 N4870 N4871 N4872 N4873 N4874 N4875 N4876 N4877 N4878 N4879 N4880 N4881 N4882 N4883 N4884 N4885 N4886 N4887 N4888 N4889 N4890 N4891 N4892 N4893 N4894 N4895 N4896 N4897 N4898 N4899 N4962 N4963 N4964 N4965 N4966 N4967 N4968 N4969 N4970 N4971 N4972 N4973 N4974 N4975 N4976 N4977 N4978 N4979 N4980 N4981 N4982 N4983 N4984 N4985 N4986 N4987 N4988 N4989 N4990 N4993 N4994 N4995 N4996 N4997 N4998 N4999 N5000 N5001 N5002 N5003 N5004 N5005 N5006 N5007 N5008 N5009 N5010 N5011 N5012 N5013 N5048 N5050 N5051 N5052 N5053 N5054 N5055 N5056 N5057 N5058 N5059 N5060 N5061 N5062 N5063 N5064 N5065 N5066 N5067 N5068 N5069 N5070 N5071 N5072 N5073 N5074 N5075 N5076 N5077 N5080 N5081 N5082 N5111 N5112 N5114 N5115 N5116 N5117 N5118 N5119 N5120 N5121 N5122 N5123 N5124 N5125 N5126 N5127 N5128 N5129 N5130 N5131 N5132 N5133 N5134 N5135 N5136 N5137 N5138 N5139 N5140 N5141 N5142 N5143 N5144 N5145 N5146 N5147 N5148 N5149 N5150 N5151 N5152 N5153 N5154 N5155 N5156 N5157 N5158 N5159 N5160 N5161 N5162 N5163 N5164 N5165 N5166 N5167 N5168 N5169 N5170 N5171 N5172 N5173 N5174 N5175 N5187 N5348 N5351 N5354 N5355 N5358 N5360 N5391 N5424 N5492 N5493 N5495 N5497 N5499 N5501 N5503 N5505 N5573 N5574 N5610 N5611 N5612 N5613 N5614 N5615 N5616 N5617 N5618 N5619 N5620 N5621 N5622 N5623 N5624 N5625 N5626 N5627 N5628 N5629 N5630 N5631 N5632 N5633 N5634 N5635 N5636 N5637 N5638 N5639 N5640 N5641 N5642 N5643 N5644 n57 n58 n59 n60 n61 n62 n63 n64 n65 n66 n67 n68 n69 n70 n71 n72 n73 n74 n75 n76 n80 n81 n82 n83 n84 n85 n86 n87 n88 n89 n90 n91 n92 n93 n94 n95 n96 n97 n98 n99 n226 n228 n229 n231 n233 n235 n237 n239 n241 n243 n245 n248 n251 n254 n257 n260 n263 n266 n269 n272 n275 n278 n281 n284 n287 n290 n293 n296 n299 n302 n305 n307 n308 n309 n312 n315 n318 n321 n322 n323 n324 n325 n326 n327 n328 n329 n330 n331 n332 n333 n334 n335 n336 n337 n338 n339 n340 n341 n342 n343 n344 n345 n346 n347 n348 n349 n350 n351 n352 n353 n354 n355 n356 n357 n358 n359 n360 n361 n362 n363 n364 n365 n366 n367 n368 n369 n370 n371 n372 n373 n374 n375 n376 n377 n378 n379 n380 n381 n382 n383 n384 n385 n386 n387 n388 n389 n390 n391 n392 n393 n394 n395 n396 n397 n398 n399 n400 n401 n402 n403 n404 n405 n406 n407 n408 n409 n410 n411 n412 n413 n414 n415 n416 n417 n418 n419 n420 n421 n422 n423 n424 n425 n426 n427 n428 n429 n430 n431 n432 n433 n434 n435 n436 n437 n438 n439 n440 n441 n442 n510 n511 n512 n513 n515 n516 n517 n518 n519 n520 n521 n522 n523 n524 n525 n526 n527 n528 n529 n530 n531 n532 n533 n534 n535 n536 n537 n538 n539 n540 n541 n543 n546 n547 n549 n552 n553 n554 n555 n556 n557 n558 n560 n561 n563 n565 n567 n569 n571 n573 n575 n577 n579 n581 n583 n585 n587 n589 n591 n593 n595 n597 n599 n601 n603 n605 n607 n609 n611 n613 n615 n617 n619 n620 n621 n623 n624 n625 n626 n627 n628 n629 n630 n631 n632 n633 n634 n635 n636 n637 n638 n639 n640 n641 n642 n644 n645 n646 n647 n648 n649 n650 n651 n652 n653 n654 n655 n656 n657 n658 n659 n660 n661 n662 n663 n666 n667 n668 n669 n670 n672 n674 n675 n677 n680 n682 n683 n684 n685 n686 n687 n688 n689 n690 n691 n692 n693 n694 n695 n696 n697 n698 n699 n700 n701 n702 n703 n704 n705 n706 n707 n708 n709 n710 n712 n714 n717 n746 n748 n749 n751 n752 n754 n755 n757 n758 n760 n761 n763 n764 n766 n767 n769 n770 n772 n773 n775 n776 n778 n779 n781 n782 n784 n785 n787 n788 n790 n791 n793 n794 n796 n797 n799 n800 n802 n803 n805 n806 n808 n809 n811 n812 n814 n815 n817 n818 n820 n821 n823 n824 n826 n827 n828 n830 n831 n832 n834 n837 n839 n840 n841 n843 n844 n845 n846 n847 n848 n849 n850 n851 n852 n998 n999 n1000 n1002 n1003 n1004 n1005 n1006 n1007 n1106 n1107 n1108 n1110 n1111 n1112 n1113 n1114 n1115 n1116 n1117 n1119 n1120 n1122 n1124 n1125 n1126 n1127 n1128 n1129 n1130 n1131 n1132 n1133 n1136 n1137 n1138 n1139 n1140 n1141 n1142 n1143 n1144 n1145 n1146 n1147 n1148 n1149 n1150 n1151 n1152 n1153 n1154 n1155 n1156 n1157 n1158 n1159 n1160 n1161 n1162 n1163 n1164 n1165 n1168 n1169 n1170 n1171 n1172 n1173 n1174 n1175 n1176 n1177 n1178 n1179 n1180 n1181 n1182 n1183 n1184 n1185 n1186 n1187 n1188 n1189 n1190 n1191 n1192 n1193 n1194 n1195 n1196 n1197 n1198 n1199 n1200 n1201 n1202 n1203 n1204 n1205 n1206 n1207 n1208 n1209 n1210 n1211 n1212 n1213 n1214 n1215 n1216 n1217 n1218 n1219 n1221 n1222 n1223 n1224 n1225 n1226 n1227 n1228 n1229 n1230 n1231 n1232 n1233 n1234 n1235 n1236 n1237 n1238 n1239 n1240 n1241 n1242 n1243 n1244 n1245 n1246 n1247 n1248 n1249 n1250 n1251 n1252 n1253 n1254 n1255 n1256 n1257 n1258 n1260 n1389 n1390 n1391 n1392 n1393 n1394 n1395 n1396 n1397 n1398 n1399 n1400 n1401 n1402 n1403 n1404 n1405 n1406 n1407 n1408 n1409 n1410 n1411 n1412 n1413 n1414 n1415 n1416 n1417 n1418 n1419 n1420 n1421 n1422 n1423 n1424 n1425 n1426 n1427 n1428 n1429 n1430 n1431 n1432 n1433 n1434 n1435 n1436 n1437 n1438 n1439 n1440 n1442 n1443 n1444 n1445 n1446 n1447 n1448 n1449 n1450 n1451 n1452 n1453 n1454 n1455 n1456 n1457 n1458 n1459 n1460 n1461 n1462 n1463 n1464 n1465 n1466 n1467 n1468 n1469 n1470 n1471 n1472 n1473 n1474 n1475 n1476 n1477 n1478 n1479 n1480 n1481 n1482 n1483 n1484 n1485 n1486 n1487 n1488 n1489 n1490 n1491 n1492 n1493 n1494 n1495 n1496 lt_232_B_1_ r497_B_30_ r497_B_31_ n2691 n2692 n2693 n2694 n2695 n2696 n2697 n2698 n2699 n2700 n2701 n2702 n2703 n2704 n2705 n2706 n2707 n2708 n2709 n2710 n2711 n2712 n2713 n2714 n2715 n2716 n2717 n2718 n2719 n2720 n2721 n2722 n2723 n2724 n2725 n2726 n2727 n2731 n2786 n2922 n2923 n2924 n2925 n2926 n2927 n2928 n2929 n2930 n2931 n2932 n2933 n2934 n2935 n2936 n2937 n2938 n2939 n2940 n2941 n2942 n2943 n2944 n2945 n2946 n2947 n2948 n2949 n2950 n2951 n2952 n2953 n2954 n2955 n2956 n2957 n2958 n2959 n2960 n2961 n2962 n2963 n2964 n2965 n2966 n2967 n2968 n2969 n2970 n2971 n2972 n2973 n2974 n2975 n2976 n2977 n2978 n2979 n2980 n2981 n2982 n2983 n2984 n2985 n2986 n2987 n2988 n2989 n2990 n2991 n2992 n2993 n2994 n2995 n2996 n2997 n2998 n2999 n3000 n3001 n3002 n3003 n3004 n3005 n3006 n3007 n3008 n3009 n3010 n3011 n3012 n3013 n3014 n3015 n3016 n3017 n3018 n3019 n3020 n3021 n3022 n3023 n3024 n3025 n3026 n3027 n3028 n3029 n3030 n3031 n3032 n3033 n3034 n3035 n3036 n3037 n3038 n3039 n3040 n3041 n3042 n3043 n3044 n3045 n3046 n3047 n3048 n3049 n3050 n3051 n3052 n3053 n3054 n3055 n3056 n3057 n3058 n3059 n3060 n3061 n3062 n3063 n3064 n3065 n3066 n3067 n3068 n3069 n3070 n3071 n3072 n3073 n3074 n3075 n3076 n3077 n3078 n3079 n3080 n3081 n3082 n3083 n3084 n3085 n3086 n3087 n3088 n3089 n3090 n3091 n3092 n3093 n3094 n3095 n3096 n3097 n3098 n3099 n3100 n3101 n3102 n3103 n3104 n3105 n3106 n3107 n3108 n3109 n3110 n3111 n3112 n3113 n3114 n3115 n3116 n3117 n3118 n3119 n3120 n3121 n3122 n3123 n3124 n3125 n3126 n3127 n3128 n3129 n3130 n3131 n3132 n3133 n3134 n3135 n3136 n3137 n3138 n3139 n3140 n3141 n3142 n3143 n3144 n3145 n3146 n3147 n3148 n3149 n3150 n3151 n3152 n3153 n3154 n3155 n3156 n3157 n3158 n3159 n3160 n3161 n3162 n3163 n3164 n3165 n3166 n3167 n3168 n3169 n3170 n3171 n3172 n3173 n3174 n3175 n3176 n3177 n3178 n3179 n3180 n3181 n3182 n3183 n3184 n3185 n3186 n3187 n3188 n3189 n3190 n3191 n3192 n3193 n3194 n3195 n3196 n3197 n3198 n3199 n3200 n3201 n3202 n3203 n3204 n3205 n3206 n3207 n3208 n3209 n3210 n3211 n3212 n3213 n3214 n3215 n3216 n3217 n3218 n3219 n3220 n3221 n3222 n3223 n3224 n3225 n3226 n3227 n3228 n3229 n3230 n3231 n3232 n3233 n3234 n3235 n3236 n3237 n3238 n3239 n3240 n3241 n3242 n3243 n3244 n3245 n3246 n3247 n3248 n3249 n3250 n3251 n3252 n3253 n3254 n3255 n3256 n3257 n3258 n3259 n3260 n3261 n3262 n3263 n3264 n3265 n3266 n3267 n3268 n3269 n3270 n3271 n3272 n3273 n3274 n3275 n3276 n3277 n3278 n3279 n3280 n3281 n3282 n3283 n3284 n3285 n3286 n3287 n3288 n3289 n3290 n3291 n3292 n3293 n3294 n3295 n3296 n3297 n3298 n3299 n3300 n3301 n3302 n3303 n3304 n3305 n3306 n3307 n3308 n3309 n3310 n3311 n3312 n3313 n3314 n3315 n3316 n3317 n3318 n3319 n3320 n3321 n3322 n3323 n3324 n3325 n3326 n3327 n3328 n3329 n3330 n3331 n3332 n3333 n3334 n3335 n3336 n3337 n3338 n3339 n3340 n3341 n3342 n3343 n3344 n3345 n3346 n3347 n3348 n3349 n3350 n3351 n3352 n3353 n3354 n3355 n3356 n3357 n3358 n3359 n3360 n3361 n3362 n3363 n3364 n3365 n3366 n3367 n3368 n3369 n3370 n3371 n3372 n3373 n3374 n3375 n3376 n3377 n3378 n3379 n3380 n3381 n3382 n3383 n3384 n3385 n3386 n3387 n3388 n3389 n3390 n3391 n3392 n3393 n3394 n3395 n3396 n3397 n3398 n3399 n3400 n3401 n3402 n3403 n3404 n3405 n3406 n3407 n3408 n3409 n3410 n3411 n3412 n3413 n3414 n3415 n3416 n3417 n3418 n3419 n3420 n3421 n3422 n3423 n3424 n3425 n3426 n3427 n3428 n3429 n3430 n3431 n3432 n3433 n3434 n3435 n3436 n3437 n3438 n3439 n3440 n3441 n3442 n3443 n3444 n3445 n3446 n3447 n3448 n3449 n3450 n3451 n3452 n3453 n3454 n3455 n3456 n3457 n3458 n3459 n3460 n3461 n3462 n3463 n3464 n3465 n3466 n3467 n3468 n3469 n3470 n3471 n3472 n3473 n3474 n3475 n3476 n3477 n3478 n3479 n3480 n3481 n3482 n3483 n3484 n3485 n3486 n3487 n3488 n3489 n3490 n3491 n3492 n3493 n3494 n3495 n3496 n3497 n3498 n3499 n3500 n3501 n3502 n3503 n3504 n3505 n3506 n3507 n3508 n3509 n3510 n3511 n3512 n3513 n3514 n3515 n3516 n3517 n3518 n3519 n3520 n3521 n3522 n3523 n3524 n3525 n3526 n3527 n3528 n3529 n3530 n3531 n3532 n3533 n3534 n3535 n3536 n3537 n3538 n3539 n3540 n3541 n3542 n3543 n3544 n3545 n3546 n3547 n3548 n3549 n3550 n3551 n3552 n3553 n3554 n3555 n3556 n3557 n3558 n3559 n3560 n3561 n3562 n3563 n3564 n3565 n3566 n3567 n3568 n3569 n3570 n3571 n3572 n3573 n3574 n3575 n3576 n3577 n3578 n3579 n3580 n3581 n3582 n3583 n3584 n3585 n3586 n3587 n3588 n3589 n3590 n3591 n3592 n3593 n3594 n3595 n3596 n3597 n3598 n3599 n3600 n3601 n3602 n3603 n3604 n3605 n3606 n3607 n3608 n3609 n3610 n3611 n3612 n3613 n3614 n3615 n3616 n3617 n3618 n3619 n3620 n3621 n3622 n3623 n3624 n3625 n3626 n3627 n3628 n3629 n3630 n3631 n3632 n3633 n3634 n3635 n3636 n3637 n3638 n3639 n3640 n3641 n3642 n3643 n3644 n3645 n3646 n3647 n3648 n3649 n3650 n3651 n3652 n3653 n3654 n3655 n3656 n3657 n3658 n3659 n3660 n3661 n3662 n3663 n3664 n3665 n3666 n3667 n3668 n3669 n3670 n3671 n3672 n3673 n3674 n3675 n3676 n3677 n3678 n3679 n3680 n3681 n3682 n3683 n3684 n3685 n3686 n3687 n3688 n3689 n3690 n3691 n3692 n3693 n3694 n3695 n3696 n3697 n3698 n3699 n3700 n3701 n3702 n3703 n3704 n3705 n3706 n3707 n3708 n3709 n3710 n3711 n3712 n3713 n3714 n3715 n3716 n3717 n3718 n3719 n3720 n3721 n3722 n3723 n3724 n3725 n3726 n3727 n3728 n3729 n3730 n3731 n3732 n3733 n3734 n3735 n3736 n3737 n3738 n3739 n3740 n3741 n3742 n3743 n3744 n3745 n3746 n3747 n3748 n3749 n3750 n3751 n3752 n3753 n3754 n3755 n3756 n3757 n3759 n3760 n3761 n3762 n3763 n3764 n3765 n3766 n3767 n3768 n3769 n3770 n3771 n3772 n3773 n3774 n3775 n3776 n3777 n3778 n3779 n3780 n3781 n3782 n3783 n3784 n3785 n3786 n3787 n3788 n3789 n3790 n3791 n3792 n3793 n3794 n3795 n3796 n3797 n3798 n3799 n3800 n3801 n3802 n3803 n3804 n3805 n3806 n3807 n3808 n3809 n3810 n3811 n3812 n3813 n3814 n4210 n4211 n4212 n4214 n4217 n4505 n5141 n5163 n5166 n5169 n5170 n5171 n5172 n5173 n5174 n5175 n5176 n5177 n5178 n5179 n5180 n5181 n5182 n5183 n5184 n5185 n5186 n5187 n5188 n5189 n5190 n5191 n5192 n5193 n5194 n5195 n5197 n5198 n5199 n5200 n5201 n5203 n5206 n5207 n5208 n5209 n5210 n5211 n5212 n5213 n5214 n5215 n5216 n5217 n5218 n5219 n5220 n5221 n5222 n5223 n5224 n5225 n5226 n5227 n5228 n5229 n5230 n5231 n5233 n5234 n5239 n5240 n5241 n5242 n5243 n5244 n5245 n5246 n5247 n5248 n5249 n5250 n5251 n5252 n5253 n5254 n5255 n5256 n5257 n5258 n5259 n5260 n5261 n5262 n5263 n5264 n5265 n5267 n5268 n5269 n5270 n5271 n5272 n5273 n5274 n5275 n5276 n5277 n5278 n5279 n5280 n5281 n5282 n5287 n5289 n5290 n5291 n5292 n5293 n5294 n5295 n5296 n5297 n5298 n5299 n5300 n5301 n5302 n5303 n5304 n5305 n5306 n5307 n5308 n5309 n5310 n5311 n5312 n5313 n5314 n5315 n5316 n5317 n5318 n5319 n5320 n5321 n5322 n5323 n5324 n5325 n5326 n5327 n5328 n5330 n5331 n5332 n5333 n5334 n5335 n5336 n5337 n5338 n5339 n5340 n5341 n5342 n5343 n5344 n5345 n5346 n5347 n5348 n5349 n5350 n5351 n5352 n5353 n5354 n5355 n5356 n5357 n5358 n5359 n5360 n5361 n5362 n5363 n5364 n5365 n5366 n5367 n5368 n5369 n5370 n5371 n5372 n5373 n5374 n5375 n5376 n5377 n5378 n5379 n5380 n5381 n5382 n5383 n5384 n5385 n5386 n5387 n5388 n5389 n5390 n5391 n5392 n5393 n5394 n5395 n5396 n5397 n5398 n5399 n5400 n5401 n5402 n5403 n5404 n5405 n5406 n5407 n5408 n5409 n5410 n5411 n5412 n5413 n5414 n5415 n5416 n5417 n5418 n5419 n5420 n5421 n5422 n5423 n5424 n5425 n5426 n5427 n5428 n5429 n5430 n5431 n5432 n5433 n5434 n5435 n5436 n5437 n5438 n5439 n5440 n5441 n5442 n5443 n5444 n5445 n5446 n5447 n5448 n5449 n5450 n5451 n5452 n5453 n5454 n5455 n5456 n5457 n5458 n5459 n5460 n5461 n5462 n5463 n5464 n5465 n5466 n5467 n5468 n5469 n5470 n5471 n5472 n5473 n5474 n5475 n5476 n5477 n5478 n5479 n5480 n5481 n5482 n5483 n5484 n5485 n5486 n5487 n5488 n5489 n5490 n5491 n5492 n5493 n5494 n5495 n5496 n5497 n5498 n5499 n5500 n5501 n5502 n5503 n5504 n5505 n5506 n5507 n5508 n5509 n5510 n5511 n5512 n5513 n5514 n5515 n5516 n5517 n5518 n5519 n5520 n5521 n5522 n5523 n5524 n5525 n5526 n5527 n5528 n5529 n5530 n5531 n5532 n5533 n5534 n5535 n5536 n5537 n5538 n5539 n5540 n5541 n5542 n5543 n5544 n5545 n5546 n5547 n5548 n5549 n5550 n5551 n5552 n5553 n5554 n5555 n5556 n5557 n5558 n5559 n5560 n5561 n5562 n5563 n5564 n5565 n5566 n5567 n5568 n5569 n5570 n5571 n5572 n5573 n5574 n5575 n5576 n5577 n5578 n5579 n5580 n5581 n5582 n5583 n5584 n5585 n5586 n5587 n5588 n5589 n5590 n5591 n5592 n5593 n5594 n5595 n5596 n5597 n5598 n5599 n5600 n5601 n5602 n5603 n5604 n5605 n5606 n5607 n5608 n5609 n5610 n5611 n5612 n5613 n5614 n5615 n5616 n5617 n5618 n5619 n5620 n5621 n5622 n5623 n5624 n5625 n5626 n5627 n5628 n5629 n5630 n5631 n5632 n5633 n5634 n5635 n5636 n5637 n5638 n5639 n5640 n5641 n5642 n5643 n5644 n5645 n5646 n5647 n5648 n5649 n5650 n5651 n5652 n5653 n5654 n5655 n5656 n5657 n5658 n5659 n5660 n5661 n5662 n5663 n5664 n5665 n5666 n5667 n5668 n5669 n5670 n5671 n5672 n5673 n5674 n5675 n5676 n5677 n5678 n5679 n5680 n5681 n5682 n5683 n5684 n5685 n5686 n5687 n5688 n5689 n5690 n5691 n5692 n5693 n5694 n5695 n5696 n5697 n5698 n5699 n5700 n5701 n5702 n5703 n5704 n5705 n5706 n5707 n5708 n5709 n5710 n5711 n5712 n5713 n5714 n5715 n5716 n5717 n5718 n5719 n5720 n5721 n5722 n5745 n5746 n5748 n5749 n5750 n5751 n5752 n5753 n5754 n5755 n5756 n5757 n5758 n5759 n5760 n5761 n5762 n5763 n5764 n5765 n5766 n5767 n5768 n5769 n5770 n5771 n5772 n5773 n5774 n5775 n5776 n5777 n5778 n5779 n5780 n5781 n5782 n5783 n5784 n5785 n5786 n5787 n5788 n5789 n5790 n5791 n5792 n5793 n5794 n5795 n5796 n5797 n5798 n5799 n5800 n5801 n5802 n5803 n5804 n5805 n5806 n5807 n5808 n5809 n5810 n5811 n5812 n5813 n5814 n5815 n5816 n5817 n5818 n5819 n5820 n5821 n5822 n5823 n5824 n5825 n5826 n5827 n5828 n5829 n5830 n5831 n5832 n5833 n5834 n5835 n5836 n5837 n5838 n5839 n5840 n5841 n5842 n5843 n5844 n5845 n5846 n5847 n5848 n5849 n5850 n5851 n5852 n5853 n5854 n5855 n5856 n5857 n5858 n5859 n5860 n5861 n5862 n5863 n5864 n5865 n5866 n5867 n5868 n5869 n5870 n5871 n5872 n5873 SYNOPSYS_UNCONNECTED_1 SYNOPSYS_UNCONNECTED_2 SYNOPSYS_UNCONNECTED_3 {IR[30]} {IR[29]} {IR[28]} {IR[27]} {IR[26]} {IR[25]} {IR[24]} {IR[23]} {IR[22]} {IR[21]} {IR[20]} {IR[19]} {IR[18]} {IR[17]} {IR[16]} {IR[15]} {IR[14]} {IR[13]} {IR[12]} {IR[11]} {IR[10]} {IR[9]} {IR[8]} {IR[7]} {IR[6]} {IR[5]} {IR[4]} {IR[3]} {IR[2]} {IR[1]} {IR[0]} {reg0[31]} {reg0[30]} {reg0[29]} {reg0[28]} {reg0[27]} {reg0[26]} {reg0[25]} {reg0[24]} {reg0[23]} {reg0[22]} {reg0[21]} {reg0[20]} {reg0[19]} {reg0[18]} {reg0[17]} {reg0[16]} {reg0[15]} {reg0[14]} {reg0[13]} {reg0[12]} {reg0[11]} {reg0[10]} {reg0[9]} {reg0[8]} {reg0[7]} {reg0[6]} {reg0[5]} {reg0[4]} {reg0[3]} {reg0[2]} {reg0[1]} {reg0[0]} {reg1[31]} {reg1[30]} {reg1[29]} {reg1[28]} {reg1[27]} {reg1[26]} {reg1[25]} {reg1[24]} {reg1[23]} {reg1[22]} {reg1[21]} {reg1[20]} {reg1[19]} {reg1[18]} {reg1[17]} {reg1[16]} {reg1[15]} {reg1[14]} {reg1[13]} {reg1[12]} {reg1[11]} {reg1[10]} {reg1[9]} {reg1[8]} {reg1[7]} {reg1[6]} {reg1[5]} {reg1[4]} {reg1[3]} {reg1[2]} {reg1[1]} {reg1[0]} {reg2[31]} {reg2[30]} {reg2[29]} {reg2[28]} {reg2[27]} {reg2[26]} {reg2[25]} {reg2[24]} {reg2[23]} {reg2[22]} {reg2[21]} {reg2[20]} {reg2[19]} {reg2[18]} {reg2[17]} {reg2[16]} {reg2[15]} {reg2[14]} {reg2[13]} {reg2[12]} {reg2[11]} {reg2[10]} {reg2[9]} {reg2[8]} {reg2[7]} {reg2[6]} {reg2[5]} {reg2[4]} {reg2[3]} {reg2[2]} {reg2[1]} {reg2[0]} {reg3[28]} {reg3[27]} {reg3[26]} {reg3[25]} {reg3[24]} {reg3[23]} {reg3[22]} {reg3[21]} {reg3[20]} {reg3[19]} {reg3[18]} {reg3[17]} {reg3[16]} {reg3[15]} {reg3[14]} {reg3[13]} {reg3[12]} {reg3[11]} {reg3[10]} {reg3[9]} {reg3[8]} {reg3[7]} {reg3[6]} {reg3[5]} {reg3[4]} {reg3[3]} {reg3[2]} {reg3[1]} sub_488/CI sub_488/CO {sub_488/carry[28]} {sub_488/carry[27]} {sub_488/carry[26]} {sub_488/carry[25]} {sub_488/carry[24]} {sub_488/carry[23]} {sub_488/carry[22]} {sub_488/carry[21]} {sub_488/carry[20]} {sub_488/carry[19]} {sub_488/carry[18]} {sub_488/carry[17]} {sub_488/carry[16]} {sub_488/carry[15]} {sub_488/carry[14]} {sub_488/carry[13]} {sub_488/carry[12]} {sub_488/carry[11]} {sub_488/carry[10]} {sub_488/carry[9]} {sub_488/carry[8]} {sub_488/carry[7]} {sub_488/carry[6]} {sub_488/carry[5]} {sub_488/carry[4]} {sub_488/carry[3]} {sub_488/carry[2]} {sub_488/carry[1]} add_468/CI add_468/CO add_468/n1 {add_468/carry[28]} {add_468/carry[27]} {add_468/carry[26]} {add_468/carry[25]} {add_468/carry[24]} {add_468/carry[23]} {add_468/carry[22]} {add_468/carry[21]} {add_468/carry[20]} {add_468/carry[19]} {add_468/carry[18]} {add_468/carry[17]} {add_468/carry[16]} {add_468/carry[15]} {add_468/carry[14]} {add_468/carry[13]} {add_468/carry[12]} {add_468/carry[11]} {add_468/carry[10]} {add_468/carry[9]} {add_468/carry[8]} {add_468/carry[7]} {add_468/carry[6]} {add_468/carry[5]} {add_468/carry[4]} {add_468/carry[3]} {add_468/carry[2]} sub_448/CI sub_448/CO {sub_448/carry[28]} {sub_448/carry[27]} {sub_448/carry[26]} {sub_448/carry[25]} {sub_448/carry[24]} {sub_448/carry[23]} {sub_448/carry[22]} {sub_448/carry[21]} {sub_448/carry[20]} {sub_448/carry[19]} {sub_448/carry[18]} {sub_448/carry[17]} {sub_448/carry[16]} {sub_448/carry[15]} {sub_448/carry[14]} {sub_448/carry[13]} {sub_448/carry[12]} {sub_448/carry[11]} {sub_448/carry[10]} {sub_448/carry[9]} {sub_448/carry[8]} {sub_448/carry[7]} {sub_448/carry[6]} {sub_448/carry[5]} {sub_448/carry[4]} {sub_448/carry[3]} {sub_448/carry[2]} {sub_448/carry[1]} add_428/CI add_428/CO add_428/n1 {add_428/carry[28]} {add_428/carry[27]} {add_428/carry[26]} {add_428/carry[25]} {add_428/carry[24]} {add_428/carry[23]} {add_428/carry[22]} {add_428/carry[21]} {add_428/carry[20]} {add_428/carry[19]} {add_428/carry[18]} {add_428/carry[17]} {add_428/carry[16]} {add_428/carry[15]} {add_428/carry[14]} {add_428/carry[13]} {add_428/carry[12]} {add_428/carry[11]} {add_428/carry[10]} {add_428/carry[9]} {add_428/carry[8]} {add_428/carry[7]} {add_428/carry[6]} {add_428/carry[5]} {add_428/carry[4]} {add_428/carry[3]} {add_428/carry[2]} sub_408/CI sub_408/CO {sub_408/carry[28]} {sub_408/carry[27]} {sub_408/carry[26]} {sub_408/carry[25]} {sub_408/carry[24]} {sub_408/carry[23]} {sub_408/carry[22]} {sub_408/carry[21]} {sub_408/carry[20]} {sub_408/carry[19]} {sub_408/carry[18]} {sub_408/carry[17]} {sub_408/carry[16]} {sub_408/carry[15]} {sub_408/carry[14]} {sub_408/carry[13]} {sub_408/carry[12]} {sub_408/carry[11]} {sub_408/carry[10]} {sub_408/carry[9]} {sub_408/carry[8]} {sub_408/carry[7]} {sub_408/carry[6]} {sub_408/carry[5]} {sub_408/carry[4]} {sub_408/carry[3]} {sub_408/carry[2]} {sub_408/carry[1]} sub_388/CI sub_388/CO {sub_388/carry[28]} {sub_388/carry[27]} {sub_388/carry[26]} {sub_388/carry[25]} {sub_388/carry[24]} {sub_388/carry[23]} {sub_388/carry[22]} {sub_388/carry[21]} {sub_388/carry[20]} {sub_388/carry[19]} {sub_388/carry[18]} {sub_388/carry[17]} {sub_388/carry[16]} {sub_388/carry[15]} {sub_388/carry[14]} {sub_388/carry[13]} {sub_388/carry[12]} {sub_388/carry[11]} {sub_388/carry[10]} {sub_388/carry[9]} {sub_388/carry[8]} {sub_388/carry[7]} {sub_388/carry[6]} {sub_388/carry[5]} {sub_388/carry[4]} {sub_388/carry[3]} {sub_388/carry[2]} {sub_388/carry[1]} add_368/CI add_368/CO add_368/n1 {add_368/carry[28]} {add_368/carry[27]} {add_368/carry[26]} {add_368/carry[25]} {add_368/carry[24]} {add_368/carry[23]} {add_368/carry[22]} {add_368/carry[21]} {add_368/carry[20]} {add_368/carry[19]} {add_368/carry[18]} {add_368/carry[17]} {add_368/carry[16]} {add_368/carry[15]} {add_368/carry[14]} {add_368/carry[13]} {add_368/carry[12]} {add_368/carry[11]} {add_368/carry[10]} {add_368/carry[9]} {add_368/carry[8]} {add_368/carry[7]} {add_368/carry[6]} {add_368/carry[5]} {add_368/carry[4]} {add_368/carry[3]} {add_368/carry[2]} add_348/CI add_348/CO add_348/n1 {add_348/carry[28]} {add_348/carry[27]} {add_348/carry[26]} {add_348/carry[25]} {add_348/carry[24]} {add_348/carry[23]} {add_348/carry[22]} {add_348/carry[21]} {add_348/carry[20]} {add_348/carry[19]} {add_348/carry[18]} {add_348/carry[17]} {add_348/carry[16]} {add_348/carry[15]} {add_348/carry[14]} {add_348/carry[13]} {add_348/carry[12]} {add_348/carry[11]} {add_348/carry[10]} {add_348/carry[9]} {add_348/carry[8]} {add_348/carry[7]} {add_348/carry[6]} {add_348/carry[5]} {add_348/carry[4]} {add_348/carry[3]} {add_348/carry[2]} {sub_273/A[28]} {sub_273/A[27]} {sub_273/A[26]} {sub_273/A[25]} {sub_273/A[24]} {sub_273/A[23]} {sub_273/A[22]} {sub_273/A[21]} {sub_273/A[20]} {sub_273/A[19]} {sub_273/A[18]} {sub_273/A[17]} {sub_273/A[16]} {sub_273/A[15]} {sub_273/A[14]} {sub_273/A[13]} {sub_273/A[12]} {sub_273/A[11]} {sub_273/A[10]} {sub_273/A[9]} {sub_273/A[8]} {sub_273/A[7]} {sub_273/A[6]} {sub_273/A[5]} {sub_273/A[4]} {sub_273/A[3]} {sub_273/A[2]} {sub_273/A[1]} {sub_273/A[0]} sub_273/CI sub_273/CO sub_273/n29 sub_273/n30 sub_273/n31 sub_273/n32 sub_273/n33 sub_273/n34 sub_273/n35 sub_273/n36 sub_273/n37 sub_273/n38 sub_273/n39 sub_273/n40 sub_273/n41 sub_273/n42 sub_273/n43 sub_273/n44 sub_273/n45 sub_273/n46 sub_273/n47 sub_273/n48 sub_273/n49 sub_273/n50 sub_273/n51 sub_273/n52 sub_273/n53 sub_273/n54 sub_273/n55 r496/TC r496/LE r496/GE r496/NE r496/n17 r496/n18 r496/n19 r496/n21 r496/n22 r496/n23 r496/n24 r496/n25 r496/n26 r496/n27 r496/n28 r496/n29 r496/n30 r496/n31 r496/n32 r496/n33 r496/n34 r496/n51 r496/n52 r496/n53 r496/n54 r496/n55 r496/n56 r496/n57 r496/n58 r496/n59 r496/n60 r496/n61 r496/n62 r496/n63 r496/n64 r496/n65 r496/n66 r496/n67 r496/n68 r496/n69 r496/n70 r496/n71 r496/n72 r496/n73 r496/n74 r496/n75 r496/n76 r496/n77 r496/n78 r496/n79 r496/n80 r496/n81 r496/n82 r496/n83 r496/n84 r496/n85 r496/n86 r496/n87 r496/n88 r496/n89 r496/n90 r496/n91 r496/n92 r496/n93 r496/n94 r496/n95 r496/n96 r496/n97 r496/n98 r496/n99 r496/n100 r496/n101 r496/n102 r496/n103 r496/n104 r496/n105 r496/n106 r496/n107 r496/n108 r496/n109 r496/n110 r496/n111 r496/n112 r496/n113 r496/n114 r496/n115 r496/n116 r496/n117 r496/n118 r496/n119 r496/n120 r496/n121 r496/n122 r496/n123 r496/n124 r496/n125 r496/n126 r496/n127 r496/n128 r496/n129 r496/n130 r496/n131 r496/n132 r496/n133 r496/n134 r496/n135 r496/n136 r496/n137 r496/n138 r496/n139 r496/n140 r496/n141 r496/n142 r496/n143 r496/n144 r496/n145 r496/n146 r496/n147 r496/n148 r496/n149 r496/n150 r496/n151 r496/n152 r496/n153 r496/n154 r496/n155 r496/n156 r496/n157 r496/n158 r496/n159 r496/n160 r496/n161 r496/n162 r496/n163 r496/n164 r496/n165 r496/n166 r496/n167 r496/n168 r496/n169 r496/n170 r496/n171 r496/n172 r496/n173 r496/n174 r496/n175 r496/n176 r496/n177 r496/n178 r496/n179 r496/n180 r496/n181 r496/n182 r496/n183 r496/n184 r496/n185 r496/n186 r496/n187 r496/n188 {r493/A[31]} {r493/A[30]} {r493/A[29]} {r493/A[28]} {r493/A[27]} {r493/A[26]} {r493/A[25]} {r493/A[24]} {r493/A[23]} {r493/A[22]} {r493/A[21]} {r493/A[20]} {r493/A[19]} {r493/A[18]} {r493/A[17]} {r493/A[16]} {r493/A[15]} {r493/A[14]} {r493/A[13]} {r493/A[12]} {r493/A[11]} {r493/A[10]} {r493/A[9]} {r493/A[8]} {r493/A[7]} {r493/A[6]} {r493/A[5]} {r493/A[4]} {r493/A[3]} {r493/A[2]} {r493/A[1]} r493/CI r493/CO r493/n30 r493/n31 r493/n32 r493/n33 r493/n34 r493/n35 r493/n36 r493/n37 r493/n38 r493/n39 r493/n40 r493/n41 r493/n42 r493/n43 r493/n44 r493/n45 r493/n46 r493/n47 r493/n48 r493/n49 r493/n50 r493/n51 r493/n52 r493/n53 r493/n54 r493/n55 r493/n56 r493/n57 r493/n58 r493/n60 r493/n61 {add_122/A[30]} {add_122/A[29]} {add_122/B[30]} {add_122/B[29]} {add_122/B[28]} {add_122/B[27]} {add_122/B[26]} {add_122/B[25]} {add_122/B[24]} {add_122/B[23]} {add_122/B[22]} {add_122/B[21]} {add_122/B[20]} {add_122/B[19]} {add_122/B[18]} {add_122/B[17]} {add_122/B[16]} {add_122/B[15]} {add_122/B[14]} {add_122/B[13]} {add_122/B[12]} {add_122/B[11]} {add_122/B[10]} {add_122/B[9]} {add_122/B[8]} {add_122/B[7]} {add_122/B[6]} {add_122/B[5]} {add_122/B[4]} {add_122/B[3]} {add_122/B[2]} {add_122/B[1]} {add_122/B[0]} add_122/CI add_122/CO add_122/n3 add_122/n5 add_122/n7 add_122/n9 add_122/n11 add_122/n13 add_122/n14 add_122/n15 add_122/n16 add_122/n17 add_122/n18 add_122/n19 add_122/n20 add_122/n21 add_122/n22 add_122/n23 add_122/n24 add_122/n25 add_122/n26 add_122/n27 add_122/n28 add_122/n29 add_122/n30 add_122/n31 r491/CI r491/CO {r491/carry[29]} {r491/carry[28]} {r491/carry[27]} {r491/carry[26]} {r491/carry[25]} {r491/carry[24]} {r491/carry[23]} {r491/carry[22]} {r491/carry[21]} {r491/carry[20]} {r491/carry[19]} {r491/carry[18]} {r491/carry[17]} {r491/carry[16]} {r491/carry[15]} {r491/carry[14]} {r491/carry[13]} {r491/carry[12]} {r491/carry[11]} {r491/carry[10]} {r491/carry[9]} {r491/carry[8]} {r491/carry[7]} {r491/carry[6]} {r491/carry[5]} {r491/carry[4]} {r491/carry[3]} {r491/carry[2]} {r491/carry[1]} r489/CI r489/CO r489/n2 {r489/carry[29]} {r489/carry[28]} {r489/carry[27]} {r489/carry[26]} {r489/carry[25]} {r489/carry[24]} {r489/carry[23]} {r489/carry[22]} {r489/carry[21]} {r489/carry[20]} {r489/carry[19]} {r489/carry[18]} {r489/carry[17]} {r489/carry[16]} {r489/carry[15]} {r489/carry[14]} {r489/carry[13]} {r489/carry[12]} {r489/carry[11]} {r489/carry[10]} {r489/carry[9]} {r489/carry[8]} {r489/carry[7]} {r489/carry[6]} {r489/carry[5]} {r489/carry[4]} {r489/carry[3]} {r489/carry[2]} r487/CI r487/CO {r487/carry[29]} {r487/carry[28]} {r487/carry[27]} {r487/carry[26]} {r487/carry[25]} {r487/carry[24]} {r487/carry[23]} {r487/carry[22]} {r487/carry[21]} {r487/carry[20]} {r487/carry[19]} {r487/carry[18]} {r487/carry[17]} {r487/carry[16]} {r487/carry[15]} {r487/carry[14]} {r487/carry[13]} {r487/carry[12]} {r487/carry[11]} {r487/carry[10]} {r487/carry[9]} {r487/carry[8]} {r487/carry[7]} {r487/carry[6]} {r487/carry[5]} {r487/carry[4]} {r487/carry[3]} {r487/carry[2]} {r487/carry[1]} r485/CI r485/CO r485/n1 {r485/carry[29]} {r485/carry[28]} {r485/carry[27]} {r485/carry[26]} {r485/carry[25]} {r485/carry[24]} {r485/carry[23]} {r485/carry[22]} {r485/carry[21]} {r485/carry[20]} {r485/carry[19]} {r485/carry[18]} {r485/carry[17]} {r485/carry[16]} {r485/carry[15]} {r485/carry[14]} {r485/carry[13]} {r485/carry[12]} {r485/carry[11]} {r485/carry[10]} {r485/carry[9]} {r485/carry[8]} {r485/carry[7]} {r485/carry[6]} {r485/carry[5]} {r485/carry[4]} {r485/carry[3]} {r485/carry[2]} r483/CI r483/CO {r483/carry[29]} {r483/carry[28]} {r483/carry[27]} {r483/carry[26]} {r483/carry[25]} {r483/carry[24]} {r483/carry[23]} {r483/carry[22]} {r483/carry[21]} {r483/carry[20]} {r483/carry[19]} {r483/carry[18]} {r483/carry[17]} {r483/carry[16]} {r483/carry[15]} {r483/carry[14]} {r483/carry[13]} {r483/carry[12]} {r483/carry[11]} {r483/carry[10]} {r483/carry[9]} {r483/carry[8]} {r483/carry[7]} {r483/carry[6]} {r483/carry[5]} {r483/carry[4]} {r483/carry[3]} {r483/carry[2]} {r483/carry[1]} r481/CI r481/CO {r481/carry[29]} {r481/carry[28]} {r481/carry[27]} {r481/carry[26]} {r481/carry[25]} {r481/carry[24]} {r481/carry[23]} {r481/carry[22]} {r481/carry[21]} {r481/carry[20]} {r481/carry[19]} {r481/carry[18]} {r481/carry[17]} {r481/carry[16]} {r481/carry[15]} {r481/carry[14]} {r481/carry[13]} {r481/carry[12]} {r481/carry[11]} {r481/carry[10]} {r481/carry[9]} {r481/carry[8]} {r481/carry[7]} {r481/carry[6]} {r481/carry[5]} {r481/carry[4]} {r481/carry[3]} {r481/carry[2]} {r481/carry[1]} r479/CI r479/CO r479/n1 {r479/carry[29]} {r479/carry[28]} {r479/carry[27]} {r479/carry[26]} {r479/carry[25]} {r479/carry[24]} {r479/carry[23]} {r479/carry[22]} {r479/carry[21]} {r479/carry[20]} {r479/carry[19]} {r479/carry[18]} {r479/carry[17]} {r479/carry[16]} {r479/carry[15]} {r479/carry[14]} {r479/carry[13]} {r479/carry[12]} {r479/carry[11]} {r479/carry[10]} {r479/carry[9]} {r479/carry[8]} {r479/carry[7]} {r479/carry[6]} {r479/carry[5]} {r479/carry[4]} {r479/carry[3]} {r479/carry[2]} r477/CI r477/CO r477/n1 {r477/carry[29]} {r477/carry[28]} {r477/carry[27]} {r477/carry[26]} {r477/carry[25]} {r477/carry[24]} {r477/carry[23]} {r477/carry[22]} {r477/carry[21]} {r477/carry[20]} {r477/carry[19]} {r477/carry[18]} {r477/carry[17]} {r477/carry[16]} {r477/carry[15]} {r477/carry[14]} {r477/carry[13]} {r477/carry[12]} {r477/carry[11]} {r477/carry[10]} {r477/carry[9]} {r477/carry[8]} {r477/carry[7]} {r477/carry[6]} {r477/carry[5]} {r477/carry[4]} {r477/carry[3]} {r477/carry[2]} {r475/A[31]} {r475/A[30]} {r475/A[29]} {r475/A[28]} {r475/A[27]} {r475/A[26]} {r475/A[25]} {r475/A[24]} {r475/A[23]} {r475/A[22]} {r475/A[21]} {r475/A[20]} {r475/A[19]} {r475/A[18]} {r475/A[17]} {r475/A[16]} {r475/A[15]} {r475/A[14]} {r475/A[13]} {r475/A[12]} {r475/A[11]} {r475/A[10]} {r475/A[9]} {r475/A[8]} {r475/A[7]} {r475/A[6]} {r475/A[5]} {r475/A[4]} {r475/A[3]} {r475/A[2]} {r475/A[1]} {r475/A[0]} r475/CI r475/CO r475/n1 r475/n2 r475/n3 r475/n4 r475/n5 r475/n6 r475/n7 r475/n8 r475/n9 r475/n10 r475/n11 r475/n12 r475/n13 r475/n14 r475/n15 r475/n16 r475/n17 r475/n18 r475/n19 r475/n20 r475/n21 r475/n22 r475/n23 r475/n24 r475/n25 r475/n26 r475/n27 r475/n28 r475/n57 r475/n61 r474/CI r474/CO r474/n2 {r474/carry[19]} {r474/carry[18]} {r474/carry[17]} {r474/carry[16]} {r474/carry[15]} {r474/carry[14]} {r474/carry[13]} {r474/carry[12]} {r474/carry[11]} {r474/carry[10]} {r474/carry[9]} {r474/carry[8]} {r474/carry[7]} {r474/carry[6]} {r474/carry[5]} {r474/carry[4]} {r474/carry[3]} {r474/carry[2]} r473/CI r473/CO r473/n2 {r473/carry[19]} {r473/carry[18]} {r473/carry[17]} {r473/carry[16]} {r473/carry[15]} {r473/carry[14]} {r473/carry[13]} {r473/carry[12]} {r473/carry[11]} {r473/carry[10]} {r473/carry[9]} {r473/carry[8]} {r473/carry[7]} {r473/carry[6]} {r473/carry[5]} {r473/carry[4]} {r473/carry[3]} {r473/carry[2]} {sub_111/A[31]} {sub_111/A[30]} {sub_111/A[29]} {sub_111/A[28]} {sub_111/A[27]} {sub_111/A[26]} {sub_111/A[25]} {sub_111/A[24]} {sub_111/A[23]} {sub_111/A[22]} {sub_111/A[21]} {sub_111/A[20]} {sub_111/A[19]} {sub_111/A[18]} {sub_111/A[17]} {sub_111/A[16]} {sub_111/A[15]} {sub_111/A[14]} {sub_111/A[13]} {sub_111/A[12]} {sub_111/A[11]} {sub_111/A[10]} {sub_111/A[9]} {sub_111/A[8]} {sub_111/A[7]} {sub_111/A[6]} {sub_111/A[5]} {sub_111/A[4]} {sub_111/A[3]} {sub_111/A[2]} {sub_111/A[1]} {sub_111/A[0]} sub_111/CI sub_111/CO sub_111/n2 sub_111/n3 sub_111/n4 sub_111/n5 sub_111/n6 sub_111/n7 sub_111/n8 sub_111/n9 sub_111/n10 sub_111/n11 sub_111/n12 sub_111/n13 sub_111/n14 sub_111/n15 sub_111/n16 sub_111/n17 sub_111/n18 sub_111/n19 sub_111/n20 sub_111/n21 sub_111/n22 sub_111/n23 sub_111/n24 sub_111/n25 sub_111/n26 sub_111/n27 sub_111/n28 sub_111/n29 sub_111/n30 sub_111/n31 sub_111/n62 sub_111/n63 sub_111/n64 sub_111/n65 sub_111/n66 sub_111/n67 sub_111/n68 sub_111/n69 sub_111/n70 sub_111/n71 sub_111/n72 sub_111/n73 sub_111/n74 sub_111/n75 sub_111/n76 sub_111/n77 sub_111/n78 sub_111/n79 sub_111/n80 sub_111/n81 sub_111/n82 sub_111/n83 sub_111/n84 sub_111/n85 sub_111/n86 sub_111/n87 sub_111/n88 sub_111/n89 sub_111/n90 sub_111/n91 sub_111/n92} -report ./pnr_reports/b14.signal.conn.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Oct 27 19:11:56 2022

Design Name: b14
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (128.0600, 127.4000)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net FE_OFN5867_n2786
*** Checking Net FE_OFN1039_FE_DBTN46_n440
*** Checking Net FE_OFN5866_FE_DBTN72_n414
*** Checking Net FE_OFN5865_FE_OFN725_FE_DBTN16_n2930
*** Checking Net FE_OFN5864_FE_OFN254_n607
*** Checking Net FE_OFN1038_FE_DBTN59_n427
*** Checking Net FE_OFN5863_FE_OFN528_n648
*** Checking Net FE_OFN5862_FE_OFN475_n1429
*** Checking Net FE_OFN5861_n429
*** Checking Net FE_OFN1037_FE_DBTN47_n439
*** Checking Net FE_OFN5860_FE_OFN113_n717
*** Checking Net FE_OFN1036_FE_DBTN45_n441
*** Checking Net FE_OFN5859_FE_OFN943_FE_DBTN12_n2935
*** Checking Net FE_OFN5858_FE_OFN714_FE_DBTN15_n2931
*** Checking Net FE_OFN5857_FE_OFN979_FE_OFN316_FE_DBTN62_n424
*** Checking Net FE_OFN5856_n4217
*** Checking Net FE_OFN5855_FE_OFN45_n561
*** Checking Net FE_OFN1035_FE_DBTN63_n423
*** Checking Net FE_OFN5854_FE_OFN974_FE_DBTN66_n420
*** Checking Net FE_OFN5853_FE_OFN1021_n
*** Checking Net FE_OFN5852_FE_OFN582_n3523
*** Checking Net FE_OFN1034_FE_DBTN53_n433
*** Checking Net FE_OFN5851_FE_OFN296_n2703
*** Checking Net FE_OFN5850_FE_OFN68_n5839
*** Checking Net FE_OFN5849_FE_OFN488_N5358
*** Checking Net FE_OFN5848_FE_OFN144_n4505
*** Checking Net FE_OFN5847_FE_OFN104_n556
*** Checking Net FE_OFN5846_FE_DBTN61_n425
*** Checking Net FE_OFN5845_FE_OFN751_FE_DBTN2_n3523
*** Checking Net FE_OFN5844_n422
*** Checking Net FE_OFN978_FE_DBTN68_n418
*** Checking Net FE_OFN5843_n
*** Checking Net FE_OFN5842_n
*** Checking Net FE_OFN5841_n
*** Checking Net FE_OFN3766_n
*** Checking Net FE_OFN3765_n
*** Checking Net FE_OFN2928_n
*** Checking Net FE_OFN2927_n
*** Checking Net FE_OFN1023_n423
*** Checking Net FE_OFN1022_n
*** Checking Net FE_OFN1021_n
*** Checking Net FE_OFN1020_n
*** Checking Net FE_OFN977_FE_DBTN45_n441
*** Checking Net FE_OFN975_FE_DBTN59_n427
*** Checking Net FE_OFN1012_FE_OFN955_FE_DBTN7_n2940
*** Checking Net FE_OFN974_FE_DBTN66_n420
*** Checking Net FE_OFN1010_FE_OFN228_n441
*** Checking Net FE_OFN1009_FE_OFN921_FE_DBTN21_n2924
*** Checking Net FE_OFN1008_FE_OFN902_n510
*** Checking Net FE_OFN1007_FE_OFN802_n2938
*** Checking Net FE_OFN1006_FE_OFN843_FE_DBTN41_n645
*** Checking Net FE_OFN1005_FE_OFN243_n575
*** Checking Net FE_OFN973_FE_DBTN58_n428
*** Checking Net FE_OFN1004_FE_OFN664_n3764
*** Checking Net FE_OFN1003_FE_OFN304_n3607
*** Checking Net FE_OFN1002_FE_OFN324_FE_DBTN70_n416
*** Checking Net FE_OFN1001_FE_OFN875_FE_DBTN32_n654
*** Checking Net FE_OFN1000_FE_OFN791_n2925
*** Checking Net FE_OFN972_FE_DBTN63_n423
*** Checking Net FE_OFN999_FE_DBTN93_n641
*** Checking Net FE_OFN997_FE_OFN274_n3776
*** Checking Net FE_OFN996_FE_OFN510_n229
*** Checking Net FE_OFN995_n4217
*** Checking Net FE_OFN993_FE_OFN682_n3761
*** Checking Net FE_OFN970_FE_DBTN50_n436
*** Checking Net FE_OFN992_FE_OFN197_n675
*** Checking Net FE_OFN991_FE_OFN206_n419
*** Checking Net FE_OFN990_FE_OFN429_FE_DBTN65_n421
*** Checking Net FE_OFN989_FE_OFN135_FE_DBTN17_n2929
*** Checking Net FE_OFN988_FE_OFN780_n2926
*** Checking Net FE_OFN987_FE_OFN360_FE_DBTN53_n433
*** Checking Net FE_OFN986_FE_OFN807_n2942
*** Checking Net FE_OFN985_FE_OFN670_n3763
*** Checking Net FE_OFN984_FE_OFN110_n3522
*** Checking Net FE_OFN983_FE_OFN546_n660
*** Checking Net FE_OFN982_n418
*** Checking Net FE_OFN981_FE_OFN709_FE_DBTN15_n2931
*** Checking Net FE_OFN980_n420
*** Checking Net FE_OFN979_FE_OFN316_FE_DBTN62_n424
*** Checking Net FE_OFN978_FE_OFN945_FE_DBTN6_n2941
*** Checking Net FE_OFN977_FE_OFN810_n2940
*** Checking Net FE_OFN976_FE_OFN91_n5839
*** Checking Net FE_OFN975_FE_OFN91_n5839
*** Checking Net FE_OFN974_FE_OFN729_n3779
*** Checking Net FE_OFN973_FE_OFN729_n3779
*** Checking Net FE_OFN972_FE_OFN66_n5839
*** Checking Net FE_OFN971_FE_OFN66_n5839
*** Checking Net FE_OFN970_FE_OFN0_n561
*** Checking Net FE_OFN969_FE_OFN0_n561
*** Checking Net FE_OFN968_FE_OFN0_n561
*** Checking Net CTS_21
Net CTS_21: dangling Wire.
*** Checking Net CTS_18
*** Checking Net CTS_17
Net CTS_17: dangling Wire.
*** Checking Net CTS_16
Net CTS_16: dangling Wire.
*** Checking Net CTS_15
Net CTS_15: dangling Wire.
*** Checking Net CTS_14
Net CTS_14: dangling Wire.
*** Checking Net CTS_13
*** Checking Net CTS_12
Net CTS_12: dangling Wire.
*** Checking Net CTS_20
*** Checking Net CTS_19
*** Checking Net CTS_9
*** Checking Net CTS_8
*** Checking Net CTS_7
*** Checking Net CTS_11
*** Checking Net CTS_10
*** Checking Net CTS_4
*** Checking Net CTS_3
*** Checking Net CTS_2
*** Checking Net CTS_1
*** Checking Net CTS_6
*** Checking Net CTS_5
Net CTS_5: dangling Wire.
*** Checking Net FE_OFN966_FE_DBTN96_N667
*** Checking Net FE_OFN965_FE_DBTN96_N667
*** Checking Net FE_OFN964_FE_DBTN9_n2938
*** Checking Net FE_OFN963_FE_DBTN9_n2938
*** Checking Net FE_OFN962_FE_DBTN9_n2938
*** Checking Net FE_OFN961_FE_DBTN11_n2936
*** Checking Net FE_OFN960_FE_DBTN11_n2936
*** Checking Net FE_OFN959_FE_DBTN11_n2936
*** Checking Net FE_OFN958_FE_DBTN5_n2942
*** Checking Net FE_OFN957_FE_DBTN5_n2942
*** Checking Net FE_OFN956_FE_DBTN5_n2942
*** Checking Net FE_OFN955_FE_DBTN7_n2940
*** Checking Net FE_OFN954_FE_DBTN7_n2940
*** Checking Net FE_OFN953_FE_DBTN7_n2940
*** Checking Net FE_OFN952_FE_DBTN10_n2937
*** Checking Net FE_OFN951_FE_DBTN10_n2937
*** Checking Net FE_OFN950_FE_DBTN10_n2937
*** Checking Net FE_OFN949_FE_DBTN8_n2939
*** Checking Net FE_OFN948_FE_DBTN8_n2939
*** Checking Net FE_OFN947_FE_DBTN8_n2939
*** Checking Net FE_OFN946_FE_DBTN6_n2941
*** Checking Net FE_OFN945_FE_DBTN6_n2941
*** Checking Net FE_OFN943_FE_DBTN12_n2935
*** Checking Net FE_OFN942_FE_DBTN12_n2935
*** Checking Net FE_OFN941_FE_DBTN12_n2935
*** Checking Net FE_OFN940_n5141
*** Checking Net FE_OFN939_n5141
*** Checking Net FE_OFN938_n5141
*** Checking Net FE_OFN937_FE_DBTN4_n2943
*** Checking Net FE_OFN936_FE_DBTN4_n2943
*** Checking Net FE_OFN935_FE_DBTN4_n2943
*** Checking Net FE_OFN934_FE_DBTN4_n2943
*** Checking Net FE_OFN932_n3612
*** Checking Net FE_OFN931_n3612
*** Checking Net FE_OFN930_n3612
*** Checking Net FE_OFN929_n3612
*** Checking Net FE_OFN928_n3397
*** Checking Net FE_OFN927_n3397
*** Checking Net FE_OFN926_n3397
*** Checking Net FE_OFN925_n3397
*** Checking Net FE_OFN924_n3397
*** Checking Net FE_OFN923_FE_DBTN21_n2924
*** Checking Net FE_OFN922_FE_DBTN21_n2924
*** Checking Net FE_OFN920_FE_DBTN21_n2924
*** Checking Net FE_OFN919_FE_DBTN20_n2925
*** Checking Net FE_OFN918_FE_DBTN20_n2925
*** Checking Net FE_OFN917_FE_DBTN20_n2925
*** Checking Net FE_OFN916_FE_DBTN20_n2925
*** Checking Net FE_OFN915_FE_DBTN20_n2925
*** Checking Net FE_OFN914_FE_DBTN19_n2926
*** Checking Net FE_OFN913_FE_DBTN19_n2926
*** Checking Net FE_OFN912_FE_DBTN19_n2926
*** Checking Net FE_OFN911_FE_DBTN19_n2926
*** Checking Net FE_OFN910_FE_DBTN19_n2926
*** Checking Net FE_OFN909_n3180
*** Checking Net FE_OFN908_n3180
*** Checking Net FE_OFN907_n3180
*** Checking Net FE_OFN906_n3180
*** Checking Net FE_OFN905_n3180
*** Checking Net FE_OFN903_n4211
*** Checking Net FE_OFN902_n510
*** Checking Net FE_OFN900_n3756
*** Checking Net FE_OFN899_n2692
*** Checking Net FE_OFN898_n4210
*** Checking Net FE_OFN897_n4212
*** Checking Net FE_OFN896_N669
*** Checking Net FE_OFN895_n3758
*** Checking Net FE_OFN894_N667
*** Checking Net FE_OFN893_N667
*** Checking Net FE_OFN892_n513
*** Checking Net FE_OFN891_n513
*** Checking Net FE_OFN890_FE_DBTN34_n652
*** Checking Net FE_OFN889_FE_DBTN34_n652
*** Checking Net FE_OFN888_FE_DBTN34_n652
*** Checking Net FE_OFN887_FE_DBTN38_n648
*** Checking Net FE_OFN886_FE_DBTN38_n648
*** Checking Net FE_OFN885_FE_DBTN38_n648
*** Checking Net FE_OFN884_FE_DBTN36_n650
*** Checking Net FE_OFN883_FE_DBTN36_n650
*** Checking Net FE_OFN882_FE_DBTN36_n650
*** Checking Net FE_OFN881_FE_DBTN30_n656
*** Checking Net FE_OFN880_FE_DBTN30_n656
*** Checking Net FE_OFN879_FE_DBTN30_n656
*** Checking Net FE_OFN878_n2943
*** Checking Net FE_OFN877_n2943
*** Checking Net FE_OFN876_n2943
*** Checking Net FE_OFN875_FE_DBTN32_n654
*** Checking Net FE_OFN874_FE_DBTN32_n654
*** Checking Net FE_OFN873_FE_DBTN32_n654
*** Checking Net FE_OFN872_FE_DBTN40_n646
*** Checking Net FE_OFN871_FE_DBTN40_n646
*** Checking Net FE_OFN870_FE_DBTN40_n646
*** Checking Net FE_OFN869_FE_DBTN28_n658
*** Checking Net FE_OFN868_FE_DBTN28_n658
*** Checking Net FE_OFN867_FE_DBTN28_n658
*** Checking Net FE_OFN866_FE_DBTN42_n644
*** Checking Net FE_OFN865_FE_DBTN42_n644
*** Checking Net FE_OFN864_FE_DBTN42_n644
*** Checking Net FE_OFN863_FE_DBTN26_n660
*** Checking Net FE_OFN862_FE_DBTN26_n660
*** Checking Net FE_OFN861_FE_DBTN26_n660
*** Checking Net FE_OFN859_FE_DBTN35_n651
*** Checking Net FE_OFN858_FE_DBTN35_n651
*** Checking Net FE_OFN857_FE_DBTN35_n651
*** Checking Net FE_OFN856_FE_DBTN37_n649
*** Checking Net FE_OFN855_FE_DBTN37_n649
*** Checking Net FE_OFN854_FE_DBTN37_n649
*** Checking Net FE_OFN853_FE_DBTN27_n659
*** Checking Net FE_OFN852_FE_DBTN27_n659
*** Checking Net FE_OFN851_FE_DBTN27_n659
*** Checking Net FE_OFN850_FE_DBTN39_n647
*** Checking Net FE_OFN849_FE_DBTN39_n647
*** Checking Net FE_OFN848_FE_DBTN39_n647
*** Checking Net FE_OFN846_n2941
*** Checking Net FE_OFN845_n2941
*** Checking Net FE_OFN844_n2941
*** Checking Net FE_OFN843_FE_DBTN41_n645
*** Checking Net FE_OFN842_FE_DBTN41_n645
*** Checking Net FE_OFN841_FE_DBTN41_n645
*** Checking Net FE_OFN840_FE_DBTN29_n657
*** Checking Net FE_OFN839_FE_DBTN29_n657
*** Checking Net FE_OFN838_FE_DBTN29_n657
*** Checking Net FE_OFN837_FE_DBTN29_n657
*** Checking Net FE_OFN836_FE_DBTN31_n655
*** Checking Net FE_OFN835_FE_DBTN31_n655
*** Checking Net FE_OFN834_FE_DBTN31_n655
*** Checking Net FE_OFN833_FE_DBTN33_n653
*** Checking Net FE_OFN832_FE_DBTN33_n653
*** Checking Net FE_OFN831_FE_DBTN33_n653
*** Checking Net FE_OFN830_n2939
*** Checking Net FE_OFN829_n2939
*** Checking Net FE_OFN828_n2939
*** Checking Net FE_OFN827_FE_DBTN25_n661
*** Checking Net FE_OFN826_FE_DBTN25_n661
*** Checking Net FE_OFN825_FE_DBTN25_n661
*** Checking Net FE_OFN824_n2937
*** Checking Net FE_OFN823_n2937
*** Checking Net FE_OFN822_n2937
*** Checking Net FE_OFN821_n2937
*** Checking Net FE_OFN820_lt_232_B_1
*** Checking Net FE_OFN819_lt_232_B_1
*** Checking Net FE_OFN818_lt_232_B_1
*** Checking Net FE_OFN816_n2935
*** Checking Net FE_OFN815_n2935
*** Checking Net FE_OFN814_n2935
*** Checking Net FE_OFN813_n2935
*** Checking Net FE_OFN812_n2940
*** Checking Net FE_OFN810_n2940
*** Checking Net FE_OFN808_n2942
*** Checking Net FE_OFN806_n2942
*** Checking Net FE_OFN805_n2942
*** Checking Net FE_OFN804_n2938
*** Checking Net FE_OFN803_n2938
*** Checking Net FE_OFN802_n2938
*** Checking Net FE_OFN800_n2936
*** Checking Net FE_OFN799_n2936
*** Checking Net FE_OFN798_n2936
*** Checking Net FE_OFN797_n2936
*** Checking Net FE_OFN796_n2924
*** Checking Net FE_OFN795_n2924
*** Checking Net FE_OFN794_n2924
*** Checking Net FE_OFN793_n2924
*** Checking Net FE_OFN792_n2925
*** Checking Net FE_OFN791_n2925
*** Checking Net FE_OFN790_n2925
*** Checking Net FE_OFN789_n2925
*** Checking Net FE_OFN788_FE_DBTN14_n2933
*** Checking Net FE_OFN787_FE_DBTN14_n2933
*** Checking Net FE_OFN786_FE_DBTN14_n2933
*** Checking Net FE_OFN785_FE_DBTN14_n2933
*** Checking Net FE_OFN784_FE_DBTN14_n2933
*** Checking Net FE_OFN783_n2926
*** Checking Net FE_OFN782_n2926
*** Checking Net FE_OFN781_n2926
*** Checking Net FE_OFN779_n2926
*** Checking Net FE_OFN778_N638
*** Checking Net FE_OFN777_N638
*** Checking Net FE_OFN776_N638
*** Checking Net FE_OFN775_n2702
*** Checking Net FE_OFN774_n2702
*** Checking Net FE_OFN773_n2702
*** Checking Net FE_OFN772_n2702
*** Checking Net FE_OFN771_n2702
*** Checking Net FE_OFN770_n3611
*** Checking Net FE_OFN769_n3611
*** Checking Net FE_OFN768_n3611
*** Checking Net FE_OFN767_n3611
*** Checking Net FE_OFN766_n3611
*** Checking Net FE_OFN765_n3611
*** Checking Net FE_OFN764_n3770
*** Checking Net FE_OFN763_n3770
*** Checking Net FE_OFN762_n3770
*** Checking Net FE_OFN761_n3770
*** Checking Net FE_OFN760_n3770
*** Checking Net FE_OFN759_n3770
*** Checking Net FE_OFN758_n3771
*** Checking Net FE_OFN757_n3771
*** Checking Net FE_OFN756_n3771
*** Checking Net FE_OFN755_n3771
*** Checking Net FE_OFN754_n3771
*** Checking Net FE_OFN753_n3771
*** Checking Net FE_OFN752_FE_DBTN2_n3523
*** Checking Net FE_OFN751_FE_DBTN2_n3523
*** Checking Net FE_OFN750_FE_DBTN2_n3523
*** Checking Net FE_OFN749_FE_DBTN2_n3523
*** Checking Net FE_OFN748_FE_DBTN2_n3523
*** Checking Net FE_OFN747_FE_DBTN2_n3523
*** Checking Net FE_OFN746_FE_DBTN2_n3523
*** Checking Net FE_OFN745_FE_DBTN2_n3523
*** Checking Net FE_OFN744_FE_DBTN2_n3523
*** Checking Net FE_OFN743_n3772
*** Checking Net FE_OFN742_n3772
*** Checking Net FE_OFN741_n3772
*** Checking Net FE_OFN740_n3772
*** Checking Net FE_OFN739_n3772
*** Checking Net FE_OFN738_n3772
*** Checking Net FE_OFN737_n3779
*** Checking Net FE_OFN736_n3779
*** Checking Net FE_OFN735_n3779
*** Checking Net FE_OFN734_n3779
*** Checking Net FE_OFN733_n3779
*** Checking Net FE_OFN732_n3779
*** Checking Net FE_OFN731_n3779
*** Checking Net FE_OFN728_FE_DBTN16_n2930
*** Checking Net FE_OFN727_FE_DBTN16_n2930
*** Checking Net FE_OFN726_FE_DBTN16_n2930
*** Checking Net FE_OFN725_FE_DBTN16_n2930
*** Checking Net FE_OFN724_FE_DBTN16_n2930
*** Checking Net FE_OFN723_FE_DBTN16_n2930
*** Checking Net FE_OFN722_FE_DBTN16_n2930
*** Checking Net FE_OFN721_FE_DBTN16_n2930
*** Checking Net FE_OFN720_FE_DBTN16_n2930
*** Checking Net FE_OFN719_FE_DBTN16_n2930
*** Checking Net FE_OFN718_FE_DBTN15_n2931
*** Checking Net FE_OFN717_FE_DBTN15_n2931
*** Checking Net FE_OFN716_FE_DBTN15_n2931
*** Checking Net FE_OFN715_FE_DBTN15_n2931
*** Checking Net FE_OFN714_FE_DBTN15_n2931
*** Checking Net FE_OFN713_FE_DBTN15_n2931
*** Checking Net FE_OFN712_FE_DBTN15_n2931
*** Checking Net FE_OFN711_FE_DBTN15_n2931
*** Checking Net FE_OFN710_FE_DBTN15_n2931
*** Checking Net FE_OFN708_n2699
*** Checking Net FE_OFN707_n2699
*** Checking Net FE_OFN706_n2699
*** Checking Net FE_OFN705_n2699
*** Checking Net FE_OFN704_n2699
*** Checking Net FE_OFN703_n2699
*** Checking Net FE_OFN702_n2699
*** Checking Net FE_OFN701_n2699
*** Checking Net FE_OFN700_n2699
*** Checking Net FE_OFN699_n3762
*** Checking Net FE_OFN698_n3762
*** Checking Net FE_OFN697_n3762
*** Checking Net FE_OFN696_n3762
*** Checking Net FE_OFN695_n3762
*** Checking Net FE_OFN694_n3762
*** Checking Net FE_OFN693_n3762
*** Checking Net FE_OFN692_n3762
*** Checking Net FE_OFN691_n3762
*** Checking Net FE_OFN690_n3762
*** Checking Net FE_OFN689_n3761
*** Checking Net FE_OFN688_n3761
*** Checking Net FE_OFN687_n3761
*** Checking Net FE_OFN686_n3761
*** Checking Net FE_OFN685_n3761
*** Checking Net FE_OFN684_n3761
*** Checking Net FE_OFN683_n3761
*** Checking Net FE_OFN681_n3761
*** Checking Net FE_OFN680_n3761
*** Checking Net FE_OFN679_n3763
*** Checking Net FE_OFN678_n3763
*** Checking Net FE_OFN677_n3763
*** Checking Net FE_OFN676_n3763
*** Checking Net FE_OFN675_n3763
*** Checking Net FE_OFN674_n3763
*** Checking Net FE_OFN673_n3763
*** Checking Net FE_OFN672_n3763
*** Checking Net FE_OFN671_n3763
*** Checking Net FE_OFN669_n3764
*** Checking Net FE_OFN668_n3764
*** Checking Net FE_OFN667_n3764
*** Checking Net FE_OFN665_n3764
*** Checking Net FE_OFN663_n3764
*** Checking Net FE_OFN662_n3764
*** Checking Net FE_OFN661_n3764
*** Checking Net FE_OFN660_n3764
*** Checking Net FE_OFN659_n5749
*** Checking Net FE_OFN658_n3757
*** Checking Net FE_OFN657_n2931
*** Checking Net FE_OFN656_n3622
*** Checking Net FE_OFN655_n5694
*** Checking Net FE_OFN654_n2930
*** Checking Net FE_OFN653_n4214
*** Checking Net FE_OFN652_FE_DBTN75_n623
*** Checking Net FE_OFN651_FE_DBTN74_n620
*** Checking Net FE_OFN650_FE_DBTN80_n628
*** Checking Net FE_OFN649_FE_DBTN85_n633
*** Checking Net FE_OFN648_FE_DBTN90_n638
*** Checking Net FE_OFN647_FE_DBTN91_n639
*** Checking Net FE_OFN646_FE_DBTN79_n627
*** Checking Net FE_OFN645_FE_DBTN84_n632
*** Checking Net FE_OFN644_FE_DBTN81_n629
*** Checking Net FE_OFN643_FE_DBTN88_n636
*** Checking Net FE_OFN642_FE_DBTN83_n631
*** Checking Net FE_OFN641_FE_DBTN87_n635
*** Checking Net FE_OFN640_FE_DBTN86_n634
*** Checking Net FE_OFN639_FE_DBTN89_n637
*** Checking Net FE_OFN638_FE_DBTN77_n625
*** Checking Net FE_OFN637_FE_DBTN82_n630
*** Checking Net FE_OFN636_FE_DBTN92_n640
*** Checking Net FE_OFN635_FE_DBTN76_n624
*** Checking Net FE_OFN633_FE_DBTN78_n626
*** Checking Net FE_OFN632_FE_DBTN78_n626
*** Checking Net FE_OFN631_FE_DBTN93_n641
*** Checking Net FE_OFN629_n512
*** Checking Net FE_OFN628_n512
*** Checking Net FE_OFN627_n512
*** Checking Net FE_OFN626_FE_DBTN44_n442
*** Checking Net FE_OFN625_FE_DBTN44_n442
*** Checking Net FE_OFN624_FE_DBTN44_n442
*** Checking Net FE_OFN623_FE_DBTN73_N5360
*** Checking Net FE_OFN622_FE_DBTN73_N5360
*** Checking Net FE_OFN621_FE_DBTN73_N5360
*** Checking Net FE_OFN620_n543
*** Checking Net FE_OFN619_n662
*** Checking Net FE_OFN618_n662
*** Checking Net FE_OFN617_n662
*** Checking Net FE_OFN616_n2933
*** Checking Net FE_OFN615_n2933
*** Checking Net FE_OFN614_n2933
*** Checking Net FE_OFN613_n2933
*** Checking Net FE_OFN612_n309
*** Checking Net FE_OFN611_n309
*** Checking Net FE_OFN610_n309
*** Checking Net FE_OFN609_n309
*** Checking Net FE_OFN608_n661
*** Checking Net FE_OFN607_n661
*** Checking Net FE_OFN606_n661
*** Checking Net FE_OFN603_n659
*** Checking Net FE_OFN602_n659
*** Checking Net FE_OFN601_n659
*** Checking Net r491/FE_OFN600_n659
*** Checking Net FE_OFN598_n659
*** Checking Net FE_OFN597_n657
*** Checking Net FE_OFN595_n657
*** Checking Net sub_408/FE_OFN594_n657
*** Checking Net FE_OFN593_n657
*** Checking Net FE_OFN592_n657
*** Checking Net FE_OFN591_n657
*** Checking Net FE_OFN590_n655
*** Checking Net FE_OFN589_n655
*** Checking Net FE_OFN588_n655
*** Checking Net FE_OFN587_n655
*** Checking Net FE_OFN586_n3523
*** Checking Net FE_OFN585_n3523
*** Checking Net FE_OFN584_n3523
*** Checking Net FE_OFN583_n3523
*** Checking Net FE_OFN582_n3523
*** Checking Net FE_OFN581_n226
*** Checking Net FE_OFN580_n226
*** Checking Net FE_OFN579_n226
*** Checking Net FE_OFN578_n226
*** Checking Net FE_OFN577_n226
*** Checking Net FE_OFN576_n226
*** Checking Net FE_OFN575_n651
*** Checking Net FE_OFN574_n651
*** Checking Net r487/FE_OFN573_n651
*** Checking Net FE_OFN572_n651
*** Checking Net FE_OFN571_n651
*** Checking Net FE_OFN570_n647
*** Checking Net FE_OFN567_n647
*** Checking Net FE_OFN566_n647
*** Checking Net FE_OFN565_n647
*** Checking Net FE_OFN564_n649
*** Checking Net FE_OFN563_n649
*** Checking Net FE_OFN562_n649
*** Checking Net FE_OFN561_n649
*** Checking Net FE_OFN560_n649
*** Checking Net FE_OFN559_n653
*** Checking Net FE_OFN558_n653
*** Checking Net FE_OFN557_n653
*** Checking Net FE_OFN556_n653
*** Checking Net sub_408/FE_OFN555_n645
*** Checking Net FE_OFN554_n645
*** Checking Net sub_388/FE_OFN553_n645
*** Checking Net FE_OFN552_n645
*** Checking Net FE_OFN551_n645
*** Checking Net FE_OFN550_n645
*** Checking Net FE_OFN549_n660
*** Checking Net FE_OFN548_n660
*** Checking Net FE_OFN547_n660
*** Checking Net FE_OFN545_n658
*** Checking Net FE_OFN544_n658
*** Checking Net FE_OFN543_n658
*** Checking Net FE_OFN542_n658
*** Checking Net FE_OFN541_n652
*** Checking Net FE_OFN540_n652
*** Checking Net FE_OFN539_n652
*** Checking Net FE_OFN538_n652
*** Checking Net FE_OFN537_n656
*** Checking Net FE_OFN536_n656
*** Checking Net FE_OFN535_n656
*** Checking Net FE_OFN534_n656
*** Checking Net FE_OFN533_n654
*** Checking Net FE_OFN532_n654
*** Checking Net FE_OFN531_n654
*** Checking Net FE_OFN530_n654
*** Checking Net FE_OFN529_n648
*** Checking Net FE_OFN528_n648
*** Checking Net FE_OFN527_n648
*** Checking Net FE_OFN526_n648
*** Checking Net FE_OFN525_n650
*** Checking Net FE_OFN524_n650
*** Checking Net FE_OFN523_n650
*** Checking Net FE_OFN522_n650
*** Checking Net FE_OFN520_n644
*** Checking Net FE_OFN519_n644
*** Checking Net FE_OFN518_n644
*** Checking Net FE_OFN517_n644
*** Checking Net FE_OFN516_n646
*** Checking Net FE_OFN515_n646
*** Checking Net FE_OFN514_n646
*** Checking Net FE_OFN513_n646
*** Checking Net FE_OFN512_n229
*** Checking Net FE_OFN511_n229
*** Checking Net FE_OFN509_n229
*** Checking Net FE_OFN508_n229
*** Checking Net FE_OFN507_n229
*** Checking Net FE_OFN506_n3773
*** Checking Net FE_OFN505_n3773
*** Checking Net FE_OFN504_n3773
*** Checking Net FE_OFN503_n3773
*** Checking Net FE_OFN502_n3773
*** Checking Net FE_OFN501_n3773
*** Checking Net FE_OFN500_FE_DBTN22_n2922
*** Checking Net FE_OFN499_FE_DBTN22_n2922
*** Checking Net FE_OFN498_FE_DBTN22_n2922
*** Checking Net FE_OFN497_FE_DBTN22_n2922
*** Checking Net FE_OFN496_FE_DBTN22_n2922
*** Checking Net FE_OFN495_FE_DBTN22_n2922
*** Checking Net FE_OFN494_FE_DBTN22_n2922
*** Checking Net FE_OFN493_FE_DBTN22_n2922
*** Checking Net FE_OFN492_N5358
*** Checking Net FE_OFN491_N5358
*** Checking Net FE_OFN490_N5358
*** Checking Net FE_OFN489_N5358
*** Checking Net FE_OFN488_N5358
*** Checking Net FE_OFN487_N5358
*** Checking Net FE_OFN486_N5358
*** Checking Net FE_OFN485_N5358
*** Checking Net FE_OFN484_N5358
*** Checking Net FE_OFN483_r497_B_31
*** Checking Net FE_OFN482_n1439
*** Checking Net FE_OFN481_n1437
*** Checking Net FE_OFN480_n1407
*** Checking Net FE_OFN479_n1405
*** Checking Net FE_OFN478_n1435
*** Checking Net FE_OFN477_n1411
*** Checking Net FE_OFN476_n1427
*** Checking Net FE_OFN475_n1429
*** Checking Net FE_OFN474_n1415
*** Checking Net FE_OFN473_n1431
*** Checking Net FE_OFN472_n1403
*** Checking Net FE_OFN471_n1413
*** Checking Net FE_OFN470_n1409
*** Checking Net FE_OFN469_n1425
*** Checking Net FE_OFN468_n1433
*** Checking Net FE_OFN467_n1417
*** Checking Net FE_OFN466_n1419
*** Checking Net FE_OFN465_n1421
*** Checking Net FE_OFN464_n1423
*** Checking Net FE_OFN463_n4218
*** Checking Net FE_OFN462_n4217
*** Checking Net FE_OFN461_n1401
*** Checking Net FE_OFN460_n442
*** Checking Net FE_OFN459_n541
*** Checking Net FE_OFN458_N670
*** Checking Net FE_OFN457_N670
*** Checking Net FE_OFN455_FE_DBTN45_n441
*** Checking Net FE_OFN454_FE_DBTN45_n441
*** Checking Net FE_OFN453_FE_DBTN45_n441
*** Checking Net FE_OFN452_FE_DBTN47_n439
*** Checking Net FE_OFN451_FE_DBTN47_n439
*** Checking Net FE_OFN450_FE_DBTN47_n439
*** Checking Net FE_OFN449_FE_DBTN47_n439
*** Checking Net FE_OFN448_FE_DBTN47_n439
*** Checking Net FE_OFN447_FE_DBTN50_n436
*** Checking Net FE_OFN446_FE_DBTN50_n436
*** Checking Net FE_OFN445_FE_DBTN50_n436
*** Checking Net FE_OFN444_FE_DBTN50_n436
*** Checking Net FE_OFN443_FE_DBTN50_n436
*** Checking Net FE_OFN442_FE_DBTN58_n428
*** Checking Net FE_OFN441_FE_DBTN58_n428
*** Checking Net FE_OFN440_FE_DBTN58_n428
*** Checking Net FE_OFN439_FE_DBTN58_n428
*** Checking Net FE_OFN438_FE_DBTN58_n428
*** Checking Net FE_OFN437_FE_DBTN59_n427
*** Checking Net FE_OFN436_FE_DBTN59_n427
*** Checking Net FE_OFN434_FE_DBTN59_n427
*** Checking Net FE_OFN433_FE_DBTN59_n427
*** Checking Net FE_OFN432_FE_DBTN65_n421
*** Checking Net FE_OFN431_FE_DBTN65_n421
*** Checking Net FE_OFN430_FE_DBTN65_n421
*** Checking Net FE_OFN429_FE_DBTN65_n421
*** Checking Net FE_OFN428_FE_DBTN65_n421
*** Checking Net FE_OFN427_FE_DBTN69_n417
*** Checking Net FE_OFN426_FE_DBTN69_n417
*** Checking Net FE_OFN425_FE_DBTN69_n417
*** Checking Net FE_OFN424_FE_DBTN69_n417
*** Checking Net FE_OFN423_FE_DBTN69_n417
*** Checking Net FE_OFN422_FE_DBTN67_n419
*** Checking Net FE_OFN421_FE_DBTN67_n419
*** Checking Net FE_OFN420_FE_DBTN67_n419
*** Checking Net FE_OFN419_FE_DBTN67_n419
*** Checking Net FE_OFN418_FE_DBTN67_n419
*** Checking Net FE_OFN417_FE_DBTN52_n434
*** Checking Net FE_OFN416_FE_DBTN52_n434
*** Checking Net FE_OFN415_FE_DBTN52_n434
*** Checking Net FE_OFN414_FE_DBTN52_n434
*** Checking Net FE_OFN413_FE_DBTN52_n434
*** Checking Net FE_OFN412_FE_DBTN56_n430
*** Checking Net FE_OFN411_FE_DBTN56_n430
*** Checking Net FE_OFN410_FE_DBTN56_n430
*** Checking Net FE_OFN409_FE_DBTN56_n430
*** Checking Net FE_OFN408_FE_DBTN56_n430
*** Checking Net FE_OFN407_FE_DBTN71_n415
*** Checking Net FE_OFN406_FE_DBTN71_n415
*** Checking Net FE_OFN405_FE_DBTN71_n415
*** Checking Net FE_OFN404_FE_DBTN71_n415
*** Checking Net FE_OFN403_FE_DBTN71_n415
*** Checking Net FE_OFN402_FE_DBTN61_n425
*** Checking Net FE_OFN401_FE_DBTN61_n425
*** Checking Net FE_OFN400_FE_DBTN61_n425
*** Checking Net FE_OFN399_FE_DBTN61_n425
*** Checking Net FE_OFN398_FE_DBTN61_n425
*** Checking Net FE_OFN397_FE_DBTN54_n432
*** Checking Net FE_OFN396_FE_DBTN54_n432
*** Checking Net FE_OFN395_FE_DBTN54_n432
*** Checking Net FE_OFN394_FE_DBTN54_n432
*** Checking Net FE_OFN393_FE_DBTN54_n432
*** Checking Net FE_OFN391_FE_DBTN63_n423
*** Checking Net FE_OFN390_FE_DBTN63_n423
*** Checking Net FE_OFN389_FE_DBTN63_n423
*** Checking Net FE_OFN388_FE_DBTN63_n423
*** Checking Net FE_OFN387_FE_DBTN48_n438
*** Checking Net FE_OFN386_FE_DBTN48_n438
*** Checking Net FE_OFN385_FE_DBTN48_n438
*** Checking Net FE_OFN384_FE_DBTN48_n438
*** Checking Net FE_OFN383_FE_DBTN48_n438
*** Checking Net FE_OFN382_FE_DBTN49_n437
*** Checking Net FE_OFN381_FE_DBTN49_n437
*** Checking Net FE_OFN380_FE_DBTN49_n437
*** Checking Net FE_OFN379_FE_DBTN49_n437
*** Checking Net FE_OFN378_FE_DBTN49_n437
*** Checking Net FE_OFN376_FE_DBTN68_n418
*** Checking Net FE_OFN374_FE_DBTN68_n418
*** Checking Net FE_OFN372_FE_DBTN46_n440
*** Checking Net FE_OFN371_FE_DBTN46_n440
*** Checking Net FE_OFN370_FE_DBTN46_n440
*** Checking Net FE_OFN369_FE_DBTN46_n440
*** Checking Net FE_OFN368_FE_DBTN46_n440
*** Checking Net FE_OFN367_FE_DBTN66_n420
*** Checking Net FE_OFN366_FE_DBTN66_n420
*** Checking Net FE_OFN365_FE_DBTN66_n420
*** Checking Net FE_OFN363_FE_DBTN66_n420
*** Checking Net FE_OFN362_FE_DBTN53_n433
*** Checking Net FE_OFN361_FE_DBTN53_n433
*** Checking Net FE_OFN359_FE_DBTN53_n433
*** Checking Net FE_OFN358_FE_DBTN53_n433
*** Checking Net FE_OFN357_FE_DBTN51_n435
*** Checking Net FE_OFN356_FE_DBTN51_n435
*** Checking Net FE_OFN355_FE_DBTN51_n435
*** Checking Net FE_OFN354_FE_DBTN51_n435
*** Checking Net FE_OFN353_FE_DBTN51_n435
*** Checking Net FE_OFN352_FE_DBTN57_n429
*** Checking Net FE_OFN351_FE_DBTN57_n429
*** Checking Net FE_OFN350_FE_DBTN57_n429
*** Checking Net FE_OFN349_FE_DBTN57_n429
*** Checking Net FE_OFN348_FE_DBTN57_n429
*** Checking Net FE_OFN347_FE_DBTN72_n414
*** Checking Net FE_OFN346_FE_DBTN72_n414
*** Checking Net FE_OFN345_FE_DBTN72_n414
*** Checking Net FE_OFN344_FE_DBTN72_n414
*** Checking Net FE_OFN343_FE_DBTN72_n414
*** Checking Net FE_OFN342_FE_DBTN60_n426
*** Checking Net FE_OFN341_FE_DBTN60_n426
*** Checking Net FE_OFN340_FE_DBTN60_n426
*** Checking Net FE_OFN339_FE_DBTN60_n426
*** Checking Net FE_OFN338_FE_DBTN60_n426
*** Checking Net FE_OFN337_FE_DBTN60_n426
*** Checking Net FE_OFN336_FE_DBTN55_n431
*** Checking Net FE_OFN335_FE_DBTN55_n431
*** Checking Net FE_OFN334_FE_DBTN55_n431
*** Checking Net FE_OFN333_FE_DBTN55_n431
*** Checking Net FE_OFN332_FE_DBTN55_n431
*** Checking Net FE_OFN331_FE_DBTN55_n431
*** Checking Net FE_OFN330_FE_DBTN64_n422
*** Checking Net FE_OFN329_FE_DBTN64_n422
*** Checking Net FE_OFN328_FE_DBTN64_n422
*** Checking Net FE_OFN327_FE_DBTN64_n422
*** Checking Net FE_OFN326_FE_DBTN64_n422
*** Checking Net FE_OFN325_FE_DBTN64_n422
*** Checking Net FE_OFN324_FE_DBTN70_n416
*** Checking Net FE_OFN323_FE_DBTN70_n416
*** Checking Net FE_OFN322_FE_DBTN70_n416
*** Checking Net FE_OFN321_FE_DBTN70_n416
*** Checking Net FE_OFN320_FE_DBTN70_n416
*** Checking Net FE_OFN319_FE_DBTN62_n424
*** Checking Net FE_OFN318_FE_DBTN62_n424
*** Checking Net FE_OFN316_FE_DBTN62_n424
*** Checking Net FE_OFN315_FE_DBTN62_n424
*** Checking Net FE_OFN313_n308
*** Checking Net FE_OFN312_n308
*** Checking Net FE_OFN311_n308
*** Checking Net FE_OFN310_n308
*** Checking Net FE_OFN309_n308
*** Checking Net FE_OFN308_n3607
*** Checking Net FE_OFN307_n3607
*** Checking Net FE_OFN306_n3607
*** Checking Net FE_OFN305_n3607
*** Checking Net FE_OFN303_N5360
*** Checking Net FE_OFN302_N5360
*** Checking Net FE_OFN301_N5360
*** Checking Net FE_OFN300_N5360
*** Checking Net FE_OFN298_n2703
*** Checking Net FE_OFN297_n2703
*** Checking Net FE_OFN296_n2703
*** Checking Net FE_OFN295_n2703
*** Checking Net FE_OFN294_n2703
*** Checking Net FE_OFN293_n3526
*** Checking Net FE_OFN292_n3526
*** Checking Net FE_OFN291_n3526
*** Checking Net FE_OFN290_n3526
*** Checking Net FE_OFN289_n3526
*** Checking Net FE_OFN288_n3526
*** Checking Net FE_OFN287_n3526
*** Checking Net FE_OFN286_n3526
*** Checking Net FE_OFN284_n3776
*** Checking Net FE_OFN283_n3776
*** Checking Net FE_OFN282_n3776
*** Checking Net FE_OFN281_n3776
*** Checking Net FE_OFN280_n3776
*** Checking Net FE_OFN279_n3776
*** Checking Net FE_OFN278_n3776
*** Checking Net FE_OFN277_n3776
*** Checking Net FE_OFN276_n3776
*** Checking Net FE_OFN275_n3776
*** Checking Net FE_OFN274_n3776
*** Checking Net FE_OFN273_n3776
*** Checking Net FE_OFN272_n3776
*** Checking Net FE_OFN271_n3776
*** Checking Net FE_OFN270_n3776
*** Checking Net FE_OFN269_n437
*** Checking Net FE_OFN268_n577
*** Checking Net FE_OFN267_n438
*** Checking Net FE_OFN266_n440
*** Checking Net FE_OFN265_n435
*** Checking Net FE_OFN264_n619
*** Checking Net FE_OFN263_n597
*** Checking Net FE_OFN262_n609
*** Checking Net FE_OFN261_n581
*** Checking Net FE_OFN260_n587
*** Checking Net FE_OFN259_n603
*** Checking Net FE_OFN258_n571
*** Checking Net FE_OFN257_n589
*** Checking Net FE_OFN256_n569
*** Checking Net FE_OFN255_n591
*** Checking Net FE_OFN254_n607
*** Checking Net FE_OFN253_n599
*** Checking Net FE_OFN252_n433
*** Checking Net FE_OFN251_n617
*** Checking Net FE_OFN250_n573
*** Checking Net FE_OFN249_n579
*** Checking Net FE_OFN248_n601
*** Checking Net FE_OFN247_n593
*** Checking Net FE_OFN246_n605
*** Checking Net FE_OFN245_n567
*** Checking Net FE_OFN244_n595
*** Checking Net FE_OFN242_N297
*** Checking Net FE_OFN241_n563
*** Checking Net FE_OFN240_n583
*** Checking Net FE_OFN239_n431
*** Checking Net FE_OFN238_n611
*** Checking Net FE_OFN237_n615
*** Checking Net FE_OFN236_n565
*** Checking Net FE_OFN235_n585
*** Checking Net FE_OFN234_n613
*** Checking Net FE_OFN233_n429
*** Checking Net FE_OFN232_n422
*** Checking Net FE_OFN231_n436
*** Checking Net FE_OFN230_n424
*** Checking Net FE_OFN229_n426
*** Checking Net FE_OFN226_n439
*** Checking Net FE_OFN225_n427
*** Checking Net FE_OFN224_n432
*** Checking Net FE_OFN223_n420
*** Checking Net FE_OFN222_FE_DBTN0_n5163
*** Checking Net FE_OFN221_FE_DBTN0_n5163
*** Checking Net FE_OFN220_FE_DBTN0_n5163
*** Checking Net FE_OFN219_n430
*** Checking Net FE_OFN218_n430
*** Checking Net FE_OFN217_n418
*** Checking Net FE_OFN216_n428
*** Checking Net FE_OFN215_n416
*** Checking Net FE_OFN214_n416
*** Checking Net FE_OFN213_n423
*** Checking Net FE_OFN211_n425
*** Checking Net FE_OFN210_n425
*** Checking Net FE_OFN209_n421
*** Checking Net FE_OFN208_n421
*** Checking Net FE_OFN207_n419
*** Checking Net FE_OFN205_n415
*** Checking Net FE_OFN204_n415
*** Checking Net FE_OFN203_n417
*** Checking Net FE_OFN202_n417
*** Checking Net FE_OFN201_n414
*** Checking Net FE_OFN200_n414
*** Checking Net FE_OFN199_n675
*** Checking Net FE_OFN198_n675
*** Checking Net FE_OFN196_n675
*** Checking Net FE_OFN195_n2693
*** Checking Net FE_OFN194_n2693
*** Checking Net FE_OFN193_n2693
*** Checking Net FE_OFN192_n2693
*** Checking Net FE_OFN191_n2693
*** Checking Net FE_OFN190_FE_DBTN3_n3522
*** Checking Net FE_OFN189_FE_DBTN3_n3522
*** Checking Net FE_OFN188_FE_DBTN3_n3522
*** Checking Net FE_OFN187_FE_DBTN3_n3522
*** Checking Net FE_OFN186_FE_DBTN3_n3522
*** Checking Net FE_OFN185_FE_DBTN3_n3522
*** Checking Net FE_OFN184_FE_DBTN3_n3522
*** Checking Net FE_OFN183_FE_DBTN3_n3522
*** Checking Net FE_OFN182_FE_DBTN3_n3522
*** Checking Net FE_OFN180_FE_DBTN18_n2927
*** Checking Net FE_OFN179_FE_DBTN18_n2927
*** Checking Net FE_OFN178_FE_DBTN18_n2927
*** Checking Net FE_OFN177_FE_DBTN18_n2927
*** Checking Net FE_OFN176_FE_DBTN18_n2927
*** Checking Net FE_OFN175_FE_DBTN18_n2927
*** Checking Net FE_OFN174_FE_DBTN18_n2927
*** Checking Net FE_OFN173_FE_DBTN18_n2927
*** Checking Net FE_OFN172_FE_DBTN18_n2927
*** Checking Net FE_OFN171_FE_DBTN1_n4505
*** Checking Net FE_OFN170_FE_DBTN1_n4505
*** Checking Net FE_OFN169_FE_DBTN1_n4505
*** Checking Net FE_OFN168_FE_DBTN1_n4505
*** Checking Net FE_OFN167_FE_DBTN1_n4505
*** Checking Net FE_OFN166_FE_DBTN1_n4505
*** Checking Net FE_OFN165_FE_DBTN1_n4505
*** Checking Net FE_OFN164_FE_DBTN1_n4505
*** Checking Net FE_OFN163_FE_DBTN1_n4505
*** Checking Net FE_OFN162_FE_DBTN1_n4505
*** Checking Net FE_OFN161_FE_DBTN1_n4505
*** Checking Net FE_OFN160_FE_DBTN1_n4505
*** Checking Net FE_OFN159_n2698
*** Checking Net FE_OFN158_n2698
*** Checking Net FE_OFN157_n2698
*** Checking Net FE_OFN156_n2698
*** Checking Net FE_OFN155_n2698
*** Checking Net FE_OFN154_n2698
*** Checking Net FE_OFN153_n2698
*** Checking Net FE_OFN152_n2698
*** Checking Net FE_OFN151_n2698
*** Checking Net FE_OFN150_n2696
*** Checking Net FE_OFN149_n2927
*** Checking Net FE_OFN148_N949
*** Checking Net FE_OFN146_FE_DBTN23_r497_B_30
*** Checking Net FE_OFN144_n4505
*** Checking Net FE_OFN143_n4505
*** Checking Net FE_OFN142_n2708
*** Checking Net FE_OFN141_n2708
*** Checking Net FE_OFN140_FE_DBTN24_n828
*** Checking Net FE_OFN139_FE_DBTN24_n828
*** Checking Net FE_OFN138_FE_DBTN43_n642
*** Checking Net FE_OFN137_FE_DBTN43_n642
*** Checking Net FE_OFN136_FE_DBTN17_n2929
*** Checking Net FE_OFN135_FE_DBTN17_n2929
*** Checking Net FE_OFN134_FE_DBTN17_n2929
*** Checking Net FE_OFN133_FE_DBTN17_n2929
*** Checking Net FE_OFN132_FE_DBTN13_n2934
*** Checking Net FE_OFN131_FE_DBTN13_n2934
*** Checking Net FE_OFN130_FE_DBTN13_n2934
*** Checking Net FE_OFN129_FE_DBTN13_n2934
*** Checking Net FE_OFN128_n5163
*** Checking Net FE_OFN127_n5163
*** Checking Net FE_OFN126_n5163
*** Checking Net FE_OFN125_n5163
*** Checking Net FE_OFN124_n3777
*** Checking Net FE_OFN123_n3777
*** Checking Net FE_OFN122_n3777
*** Checking Net FE_OFN121_n3777
*** Checking Net FE_OFN119_n5778
*** Checking Net FE_OFN118_n5778
*** Checking Net FE_OFN117_n5778
*** Checking Net FE_OFN116_n5778
*** Checking Net FE_OFN115_n717
*** Checking Net FE_OFN114_n717
*** Checking Net FE_OFN113_n717
*** Checking Net FE_OFN112_n717
*** Checking Net FE_OFN111_n717
*** Checking Net FE_OFN110_n3522
*** Checking Net FE_OFN109_n3522
*** Checking Net FE_OFN108_n3522
*** Checking Net FE_OFN107_n3522
*** Checking Net FE_OFN106_n3522
*** Checking Net FE_OFN105_n556
*** Checking Net FE_OFN104_n556
*** Checking Net FE_OFN103_n556
*** Checking Net FE_OFN102_n621
*** Checking Net FE_OFN101_n621
*** Checking Net FE_OFN100_n621
*** Checking Net FE_OFN99_n3778
*** Checking Net FE_OFN98_n3778
*** Checking Net FE_OFN97_n3778
*** Checking Net FE_OFN96_n3778
*** Checking Net FE_OFN95_n3778
*** Checking Net FE_OFN93_n5839
*** Checking Net FE_OFN92_n5839
*** Checking Net FE_OFN91_n5839
*** Checking Net FE_OFN89_n5839
*** Checking Net FE_OFN88_n5839
*** Checking Net FE_OFN87_n5839
*** Checking Net FE_OFN86_n5839
*** Checking Net FE_OFN85_n5839
*** Checking Net FE_OFN84_n5839
*** Checking Net FE_OFN83_n5839
*** Checking Net FE_OFN82_n5839
*** Checking Net FE_OFN81_n5839
*** Checking Net FE_OFN80_n5839
*** Checking Net FE_OFN79_n5839
*** Checking Net FE_OFN78_n5839
*** Checking Net FE_OFN77_n5839
*** Checking Net FE_OFN76_n5839
*** Checking Net FE_OFN75_n5839
*** Checking Net FE_OFN74_n5839
*** Checking Net FE_OFN73_n5839
*** Checking Net FE_OFN72_n5839
*** Checking Net FE_OFN71_n5839
*** Checking Net FE_OFN70_n5839
*** Checking Net FE_OFN69_n5839
*** Checking Net FE_OFN68_n5839
*** Checking Net FE_OFN66_n5839
*** Checking Net FE_OFN65_n5839
*** Checking Net FE_OFN64_n5839
*** Checking Net FE_OFN63_n5839
*** Checking Net FE_OFN62_n5839
*** Checking Net FE_OFN61_n5839
*** Checking Net FE_OFN60_n5839
*** Checking Net FE_OFN59_n5839
*** Checking Net FE_OFN58_n561
*** Checking Net FE_OFN57_n561
*** Checking Net FE_OFN56_n561
*** Checking Net FE_OFN55_n561
*** Checking Net FE_OFN54_n561
*** Checking Net FE_OFN53_n561
*** Checking Net FE_OFN52_n561
*** Checking Net FE_OFN51_n561
*** Checking Net FE_OFN50_n561
*** Checking Net FE_OFN49_n561
*** Checking Net FE_OFN48_n561
*** Checking Net FE_OFN47_n561
*** Checking Net FE_OFN46_n561
*** Checking Net FE_OFN45_n561
*** Checking Net FE_OFN44_n561
*** Checking Net FE_OFN43_n561
*** Checking Net FE_OFN42_n561
*** Checking Net FE_OFN41_n561
*** Checking Net FE_OFN40_n561
*** Checking Net FE_OFN39_n561
*** Checking Net FE_OFN38_n561
*** Checking Net FE_OFN37_n561
*** Checking Net FE_OFN36_n561
*** Checking Net FE_OFN35_n561
*** Checking Net FE_OFN34_n561
*** Checking Net FE_OFN33_n561
*** Checking Net FE_OFN32_n561
*** Checking Net FE_OFN31_n561
*** Checking Net FE_OFN30_n561
*** Checking Net FE_OFN29_n561
*** Checking Net FE_OFN27_n561
*** Checking Net FE_OFN25_n561
*** Checking Net FE_OFN24_n561
*** Checking Net FE_OFN23_n561
*** Checking Net FE_OFN22_n561
*** Checking Net FE_OFN21_n561
*** Checking Net FE_OFN20_n561
*** Checking Net FE_OFN19_n561
*** Checking Net FE_OFN18_n561
*** Checking Net FE_OFN17_n561
*** Checking Net FE_OFN16_n561
*** Checking Net FE_OFN15_n561
*** Checking Net FE_OFN14_n561
*** Checking Net FE_OFN13_n561
*** Checking Net FE_OFN12_n561
*** Checking Net FE_OFN11_n561
*** Checking Net FE_OFN10_n561
*** Checking Net FE_OFN9_n561
*** Checking Net FE_OFN8_n561
*** Checking Net FE_OFN7_n561
*** Checking Net FE_OFN5_n561
*** Checking Net FE_OFN4_n561
*** Checking Net FE_OFN3_n561
*** Checking Net FE_DBTN96_N667
*** Checking Net FE_DBTN95_N668
*** Checking Net FE_DBTN94_N669
*** Checking Net FE_DBTN93_n641
*** Checking Net FE_DBTN92_n640
*** Checking Net FE_DBTN91_n639
*** Checking Net FE_DBTN90_n638
*** Checking Net FE_DBTN89_n637
*** Checking Net FE_DBTN88_n636
*** Checking Net FE_DBTN87_n635
*** Checking Net FE_DBTN86_n634
*** Checking Net FE_DBTN85_n633
*** Checking Net FE_DBTN84_n632
*** Checking Net FE_DBTN83_n631
*** Checking Net FE_DBTN82_n630
*** Checking Net FE_DBTN81_n629
*** Checking Net FE_DBTN80_n628
*** Checking Net FE_DBTN79_n627
*** Checking Net FE_DBTN78_n626
*** Checking Net FE_DBTN77_n625
*** Checking Net FE_DBTN76_n624
*** Checking Net FE_DBTN75_n623
*** Checking Net FE_DBTN74_n620
*** Checking Net FE_DBTN73_N5360
*** Checking Net FE_DBTN72_n414
*** Checking Net FE_DBTN71_n415
*** Checking Net FE_DBTN70_n416
*** Checking Net FE_DBTN69_n417
*** Checking Net FE_DBTN68_n418
*** Checking Net FE_DBTN67_n419
*** Checking Net FE_DBTN66_n420
*** Checking Net FE_DBTN65_n421
*** Checking Net FE_DBTN64_n422
*** Checking Net FE_DBTN63_n423
*** Checking Net FE_DBTN62_n424
*** Checking Net FE_DBTN61_n425
*** Checking Net FE_DBTN60_n426
*** Checking Net FE_DBTN59_n427
*** Checking Net FE_DBTN58_n428
*** Checking Net FE_DBTN57_n429
*** Checking Net FE_DBTN56_n430
*** Checking Net FE_DBTN55_n431
*** Checking Net FE_DBTN54_n432
*** Checking Net FE_DBTN53_n433
*** Checking Net FE_DBTN52_n434
*** Checking Net FE_DBTN51_n435
*** Checking Net FE_DBTN50_n436
*** Checking Net FE_DBTN49_n437
*** Checking Net FE_DBTN48_n438
*** Checking Net FE_DBTN47_n439
*** Checking Net FE_DBTN46_n440
*** Checking Net FE_DBTN45_n441
*** Checking Net FE_DBTN44_n442
*** Checking Net FE_DBTN43_n642
*** Checking Net FE_DBTN42_n644
*** Checking Net FE_DBTN41_n645
*** Checking Net FE_DBTN40_n646
*** Checking Net FE_DBTN39_n647
*** Checking Net FE_DBTN38_n648
*** Checking Net FE_DBTN37_n649
*** Checking Net FE_DBTN36_n650
*** Checking Net FE_DBTN35_n651
*** Checking Net FE_DBTN34_n652
*** Checking Net FE_DBTN33_n653
*** Checking Net FE_DBTN32_n654
*** Checking Net FE_DBTN31_n655
*** Checking Net FE_DBTN30_n656
*** Checking Net FE_DBTN29_n657
*** Checking Net FE_DBTN28_n658
*** Checking Net FE_DBTN27_n659
*** Checking Net FE_DBTN26_n660
*** Checking Net FE_DBTN25_n661
*** Checking Net FE_DBTN24_n828
*** Checking Net FE_DBTN23_r497_B_30
*** Checking Net FE_DBTN22_n2922
*** Checking Net FE_DBTN21_n2924
*** Checking Net FE_DBTN20_n2925
*** Checking Net FE_DBTN19_n2926
*** Checking Net FE_DBTN18_n2927
*** Checking Net FE_DBTN17_n2929
*** Checking Net FE_DBTN16_n2930
*** Checking Net FE_DBTN15_n2931
*** Checking Net FE_DBTN14_n2933
*** Checking Net FE_DBTN13_n2934
*** Checking Net FE_DBTN12_n2935
*** Checking Net FE_DBTN11_n2936
*** Checking Net FE_DBTN10_n2937
*** Checking Net FE_DBTN9_n2938
*** Checking Net FE_DBTN8_n2939
*** Checking Net FE_DBTN7_n2940
*** Checking Net FE_DBTN6_n2941
*** Checking Net FE_DBTN5_n2942
*** Checking Net FE_DBTN4_n2943
*** Checking Net FE_DBTN3_n3522
*** Checking Net FE_DBTN2_n3523
*** Checking Net FE_DBTN0_n5163
*** Checking Net add_368/B[0]
*** Checking Net r489/B[0]
*** Checking Net r485/B[0]
*** Checking Net r479/B[0]
*** Checking Net r496/B[30]
*** Checking Net clock
*** Checking Net reset
*** Checking Net addr[19]
*** Checking Net addr[18]
*** Checking Net addr[17]
*** Checking Net addr[16]
*** Checking Net addr[15]
*** Checking Net addr[14]
*** Checking Net addr[13]
*** Checking Net addr[12]
*** Checking Net addr[11]
*** Checking Net addr[10]
*** Checking Net addr[9]
*** Checking Net addr[8]
*** Checking Net addr[7]
*** Checking Net addr[6]
*** Checking Net addr[5]
*** Checking Net addr[4]
*** Checking Net addr[3]
*** Checking Net addr[2]
*** Checking Net addr[1]
*** Checking Net addr[0]
*** Checking Net datai[31]
*** Checking Net datai[30]
*** Checking Net datai[29]
*** Checking Net datai[28]
*** Checking Net datai[27]
*** Checking Net datai[26]
*** Checking Net datai[25]
*** Checking Net datai[24]
*** Checking Net datai[23]
*** Checking Net datai[22]
*** Checking Net datai[21]
*** Checking Net datai[20]
*** Checking Net datai[19]
*** Checking Net datai[18]
*** Checking Net datai[17]
*** Checking Net datai[16]
*** Checking Net datai[15]
*** Checking Net datai[14]
*** Checking Net datai[13]
*** Checking Net datai[12]
*** Checking Net datai[11]
*** Checking Net datai[10]
*** Checking Net datai[9]
*** Checking Net datai[8]
*** Checking Net datai[7]
*** Checking Net datai[6]
*** Checking Net datai[5]
*** Checking Net datai[4]
*** Checking Net datai[3]
*** Checking Net datai[2]
*** Checking Net datai[1]
*** Checking Net datai[0]
*** Checking Net datao[31]
*** Checking Net datao[30]
*** Checking Net datao[29]
*** Checking Net datao[28]
*** Checking Net datao[27]
*** Checking Net datao[26]
*** Checking Net datao[25]
*** Checking Net datao[24]
*** Checking Net datao[23]
*** Checking Net datao[22]
*** Checking Net datao[21]
*** Checking Net datao[20]
*** Checking Net datao[19]
*** Checking Net datao[18]
*** Checking Net datao[17]
*** Checking Net datao[16]
*** Checking Net datao[15]
*** Checking Net datao[14]
*** Checking Net datao[13]
*** Checking Net datao[12]
*** Checking Net datao[11]
*** Checking Net datao[10]
*** Checking Net datao[9]
*** Checking Net datao[8]
*** Checking Net datao[7]
*** Checking Net datao[6]
*** Checking Net datao[5]
*** Checking Net datao[4]
*** Checking Net datao[3]
*** Checking Net datao[2]
*** Checking Net datao[1]
*** Checking Net datao[0]
*** Checking Net rd
*** Checking Net wr
*** Checking Net N107
*** Checking Net N108
*** Checking Net N109
*** Checking Net N110
*** Checking Net N111
*** Checking Net N112
*** Checking Net N113
*** Checking Net N114
*** Checking Net N115
*** Checking Net N116
*** Checking Net N117
*** Checking Net N118
*** Checking Net N119
*** Checking Net N120
*** Checking Net N121
*** Checking Net N122
*** Checking Net N123
*** Checking Net N124
*** Checking Net N125
*** Checking Net N126
*** Checking Net N127
*** Checking Net N128
*** Checking Net N129
*** Checking Net N130
*** Checking Net N131
*** Checking Net N132
*** Checking Net N133
*** Checking Net N134
*** Checking Net N135
*** Checking Net N136
*** Checking Net N137
*** Checking Net N295
*** Checking Net N296
*** Checking Net N297
*** Checking Net N298
*** Checking Net N368
*** Checking Net N369
*** Checking Net N370
*** Checking Net N371
*** Checking Net N372
*** Checking Net N373
*** Checking Net N374
*** Checking Net N375
*** Checking Net N376
*** Checking Net N377
*** Checking Net N378
*** Checking Net N379
*** Checking Net N380
*** Checking Net N381
*** Checking Net N382
*** Checking Net N383
*** Checking Net N384
*** Checking Net N385
*** Checking Net N386
*** Checking Net N387
*** Checking Net N388
*** Checking Net N389
*** Checking Net N390
*** Checking Net N391
*** Checking Net N392
*** Checking Net N393
*** Checking Net N394
*** Checking Net N395
*** Checking Net N396
*** Checking Net N397
*** Checking Net N638
*** Checking Net N667
*** Checking Net N668
*** Checking Net N669
*** Checking Net N792
*** Checking Net N793
*** Checking Net N794
*** Checking Net N795
*** Checking Net N796
*** Checking Net N797
*** Checking Net N798
*** Checking Net N799
*** Checking Net N800
*** Checking Net N801
*** Checking Net N802
*** Checking Net N803
*** Checking Net N804
*** Checking Net N805
*** Checking Net N806
*** Checking Net N807
*** Checking Net N808
*** Checking Net N809
*** Checking Net N810
*** Checking Net N811
*** Checking Net N812
*** Checking Net N813
*** Checking Net N814
*** Checking Net N815
*** Checking Net N816
*** Checking Net N817
*** Checking Net N818
*** Checking Net N819
*** Checking Net N820
*** Checking Net N821
*** Checking Net N822
*** Checking Net N823
*** Checking Net N889
*** Checking Net N890
*** Checking Net N891
*** Checking Net N892
*** Checking Net N893
*** Checking Net N894
*** Checking Net N895
*** Checking Net N896
*** Checking Net N897
*** Checking Net N898
*** Checking Net N899
*** Checking Net N900
*** Checking Net N901
*** Checking Net N902
*** Checking Net N903
*** Checking Net N904
*** Checking Net N905
*** Checking Net N906
*** Checking Net N907
*** Checking Net N908
*** Checking Net N909
*** Checking Net N910
*** Checking Net N911
*** Checking Net N912
*** Checking Net N913
*** Checking Net N914
*** Checking Net N915
*** Checking Net N916
*** Checking Net N949
*** Checking Net N950
*** Checking Net N951
*** Checking Net N952
*** Checking Net N953
*** Checking Net N954
*** Checking Net N955
*** Checking Net N956
*** Checking Net N957
*** Checking Net N958
*** Checking Net N959
*** Checking Net N960
*** Checking Net N961
*** Checking Net N962
*** Checking Net N963
*** Checking Net N964
*** Checking Net N965
*** Checking Net N966
*** Checking Net N967
*** Checking Net N968
*** Checking Net N969
*** Checking Net N970
*** Checking Net N971
*** Checking Net N972
*** Checking Net N973
*** Checking Net N974
*** Checking Net N975
*** Checking Net N976
*** Checking Net N977
*** Checking Net N978
*** Checking Net N979
*** Checking Net N980
*** Checking Net N1557
*** Checking Net N1558
*** Checking Net N1559
*** Checking Net N1560
*** Checking Net N1561
*** Checking Net N1562
*** Checking Net N1563
*** Checking Net N1564
*** Checking Net N1565
*** Checking Net N1566
*** Checking Net N1567
*** Checking Net N1568
*** Checking Net N1569
*** Checking Net N1570
*** Checking Net N1571
*** Checking Net N1572
*** Checking Net N1573
*** Checking Net N1574
*** Checking Net N1575
*** Checking Net N1576
*** Checking Net N1577
*** Checking Net N1578
*** Checking Net N1579
*** Checking Net N1580
*** Checking Net N1581
*** Checking Net N1582
*** Checking Net N1583
*** Checking Net N1584
*** Checking Net N1585
*** Checking Net N1781
*** Checking Net N1782
*** Checking Net N1783
*** Checking Net N1784
*** Checking Net N1785
*** Checking Net N1786
*** Checking Net N1787
*** Checking Net N1788
*** Checking Net N1789
*** Checking Net N1790
*** Checking Net N1791
*** Checking Net N1792
*** Checking Net N1793
*** Checking Net N1794
*** Checking Net N1795
*** Checking Net N1796
*** Checking Net N1797
*** Checking Net N1798
*** Checking Net N1799
*** Checking Net N1800
*** Checking Net N1801
*** Checking Net N1802
*** Checking Net N1803
*** Checking Net N1804
*** Checking Net N1805
*** Checking Net N1806
*** Checking Net N1807
*** Checking Net N1808
*** Checking Net N1809
*** Checking Net N1810
*** Checking Net N1871
*** Checking Net N1872
*** Checking Net N1873
*** Checking Net N1874
*** Checking Net N1875
*** Checking Net N1876
*** Checking Net N1877
*** Checking Net N1878
*** Checking Net N1879
*** Checking Net N1880
*** Checking Net N1881
*** Checking Net N1882
*** Checking Net N1883
*** Checking Net N1884
*** Checking Net N1885
*** Checking Net N1886
*** Checking Net N1887
*** Checking Net N1888
*** Checking Net N1889
*** Checking Net N1890
*** Checking Net N1891
*** Checking Net N1892
*** Checking Net N1893
*** Checking Net N1894
*** Checking Net N1895
*** Checking Net N1896
*** Checking Net N1897
*** Checking Net N1898
*** Checking Net N1899
*** Checking Net N1933
*** Checking Net N1934
*** Checking Net N1935
*** Checking Net N1936
*** Checking Net N1937
*** Checking Net N1938
*** Checking Net N1939
*** Checking Net N1940
*** Checking Net N1941
*** Checking Net N1942
*** Checking Net N1943
*** Checking Net N1944
*** Checking Net N1945
*** Checking Net N1946
*** Checking Net N1947
*** Checking Net N1948
*** Checking Net N1949
*** Checking Net N1950
*** Checking Net N1951
*** Checking Net N1952
*** Checking Net N1953
*** Checking Net N1954
*** Checking Net N1955
*** Checking Net N1956
*** Checking Net N1957
*** Checking Net N1958
*** Checking Net N1959
*** Checking Net N1960
*** Checking Net N1961
*** Checking Net N2157
*** Checking Net N2158
*** Checking Net N2159
*** Checking Net N2160
*** Checking Net N2161
*** Checking Net N2162
*** Checking Net N2163
*** Checking Net N2164
*** Checking Net N2165
*** Checking Net N2166
*** Checking Net N2167
*** Checking Net N2168
*** Checking Net N2169
*** Checking Net N2170
*** Checking Net N2171
*** Checking Net N2172
*** Checking Net N2173
*** Checking Net N2174
*** Checking Net N2175
*** Checking Net N2176
*** Checking Net N2177
*** Checking Net N2178
*** Checking Net N2179
*** Checking Net N2180
*** Checking Net N2181
*** Checking Net N2182
*** Checking Net N2183
*** Checking Net N2184
*** Checking Net N2185
*** Checking Net N2186
*** Checking Net N2247
*** Checking Net N2248
*** Checking Net N2249
*** Checking Net N2250
*** Checking Net N2251
*** Checking Net N2252
*** Checking Net N2253
*** Checking Net N2254
*** Checking Net N2255
*** Checking Net N2256
*** Checking Net N2257
*** Checking Net N2258
*** Checking Net N2259
*** Checking Net N2260
*** Checking Net N2261
*** Checking Net N2262
*** Checking Net N2263
*** Checking Net N2264
*** Checking Net N2265
*** Checking Net N2266
*** Checking Net N2267
*** Checking Net N2268
*** Checking Net N2269
*** Checking Net N2270
*** Checking Net N2271
*** Checking Net N2272
*** Checking Net N2273
*** Checking Net N2274
*** Checking Net N2275
*** Checking Net N2309
*** Checking Net N2310
*** Checking Net N2311
*** Checking Net N2312
*** Checking Net N2313
*** Checking Net N2314
*** Checking Net N2315
*** Checking Net N2316
*** Checking Net N2317
*** Checking Net N2318
*** Checking Net N2319
*** Checking Net N2320
*** Checking Net N2321
*** Checking Net N2322
*** Checking Net N2323
*** Checking Net N2324
*** Checking Net N2325
*** Checking Net N2326
*** Checking Net N2327
*** Checking Net N2328
*** Checking Net N2329
*** Checking Net N2330
*** Checking Net N2331
*** Checking Net N2332
*** Checking Net N2333
*** Checking Net N2334
*** Checking Net N2335
*** Checking Net N2336
*** Checking Net N2337
*** Checking Net N2533
*** Checking Net N2534
*** Checking Net N2535
*** Checking Net N2536
*** Checking Net N2537
*** Checking Net N2538
*** Checking Net N2539
*** Checking Net N2540
*** Checking Net N2541
*** Checking Net N2542
*** Checking Net N2543
*** Checking Net N2544
*** Checking Net N2545
*** Checking Net N2546
*** Checking Net N2547
*** Checking Net N2548
*** Checking Net N2549
*** Checking Net N2550
*** Checking Net N2551
*** Checking Net N2552
*** Checking Net N2553
*** Checking Net N2554
*** Checking Net N2555
*** Checking Net N2556
*** Checking Net N2557
*** Checking Net N2558
*** Checking Net N2559
*** Checking Net N2560
*** Checking Net N2561
*** Checking Net N2562
*** Checking Net N2623
*** Checking Net N2624
*** Checking Net N2625
*** Checking Net N2626
*** Checking Net N2627
*** Checking Net N2628
*** Checking Net N2629
*** Checking Net N2630
*** Checking Net N2631
*** Checking Net N2632
*** Checking Net N2633
*** Checking Net N2634
*** Checking Net N2635
*** Checking Net N2636
*** Checking Net N2637
*** Checking Net N2638
*** Checking Net N2639
*** Checking Net N2640
*** Checking Net N2641
*** Checking Net N2642
*** Checking Net N2643
*** Checking Net N2644
*** Checking Net N2645
*** Checking Net N2646
*** Checking Net N2647
*** Checking Net N2648
*** Checking Net N2649
*** Checking Net N2650
*** Checking Net N2651
*** Checking Net N2685
*** Checking Net N2686
*** Checking Net N2687
*** Checking Net N2688
*** Checking Net N2689
*** Checking Net N2690
*** Checking Net N2691
*** Checking Net N2692
*** Checking Net N2693
*** Checking Net N2694
*** Checking Net N2695
*** Checking Net N2696
*** Checking Net N2697
*** Checking Net N2698
*** Checking Net N2699
*** Checking Net N2700
*** Checking Net N2701
*** Checking Net N2702
*** Checking Net N2703
*** Checking Net N2704
*** Checking Net N2705
*** Checking Net N2706
*** Checking Net N2707
*** Checking Net N2708
*** Checking Net N2709
*** Checking Net N2710
*** Checking Net N2711
*** Checking Net N2712
*** Checking Net N2713
*** Checking Net N2909
*** Checking Net N2910
*** Checking Net N2911
*** Checking Net N2912
*** Checking Net N2913
*** Checking Net N2914
*** Checking Net N2915
*** Checking Net N2916
*** Checking Net N2917
*** Checking Net N2918
*** Checking Net N2919
*** Checking Net N2920
*** Checking Net N2921
*** Checking Net N2922
*** Checking Net N2923
*** Checking Net N2924
*** Checking Net N2925
*** Checking Net N2926
*** Checking Net N2927
*** Checking Net N2928
*** Checking Net N2929
*** Checking Net N2930
*** Checking Net N2931
*** Checking Net N2932
*** Checking Net N2933
*** Checking Net N2934
*** Checking Net N2935
*** Checking Net N2936
*** Checking Net N2937
*** Checking Net N2938
*** Checking Net N2999
*** Checking Net N3000
*** Checking Net N3001
*** Checking Net N3002
*** Checking Net N3003
*** Checking Net N3004
*** Checking Net N3005
*** Checking Net N3006
*** Checking Net N3007
*** Checking Net N3008
*** Checking Net N3009
*** Checking Net N3010
*** Checking Net N3011
*** Checking Net N3012
*** Checking Net N3013
*** Checking Net N3014
*** Checking Net N3015
*** Checking Net N3016
*** Checking Net N3017
*** Checking Net N3018
*** Checking Net N3019
*** Checking Net N3020
*** Checking Net N3021
*** Checking Net N3022
*** Checking Net N3023
*** Checking Net N3024
*** Checking Net N3025
*** Checking Net N3026
*** Checking Net N3027
*** Checking Net N3061
*** Checking Net N3062
*** Checking Net N3063
*** Checking Net N3064
*** Checking Net N3065
*** Checking Net N3066
*** Checking Net N3067
*** Checking Net N3068
*** Checking Net N3069
*** Checking Net N3070
*** Checking Net N3071
*** Checking Net N3072
*** Checking Net N3073
*** Checking Net N3074
*** Checking Net N3075
*** Checking Net N3076
*** Checking Net N3077
*** Checking Net N3078
*** Checking Net N3079
*** Checking Net N3080
*** Checking Net N3081
*** Checking Net N3082
*** Checking Net N3083
*** Checking Net N3084
*** Checking Net N3085
*** Checking Net N3086
*** Checking Net N3087
*** Checking Net N3088
*** Checking Net N3089
*** Checking Net N3285
*** Checking Net N3286
*** Checking Net N3287
*** Checking Net N3288
*** Checking Net N3289
*** Checking Net N3290
*** Checking Net N3291
*** Checking Net N3292
*** Checking Net N3293
*** Checking Net N3294
*** Checking Net N3295
*** Checking Net N3296
*** Checking Net N3297
*** Checking Net N3298
*** Checking Net N3299
*** Checking Net N3300
*** Checking Net N3301
*** Checking Net N3302
*** Checking Net N3303
*** Checking Net N3304
*** Checking Net N3305
*** Checking Net N3306
*** Checking Net N3307
*** Checking Net N3308
*** Checking Net N3309
*** Checking Net N3310
*** Checking Net N3311
*** Checking Net N3312
*** Checking Net N3313
*** Checking Net N3314
*** Checking Net N3375
*** Checking Net N3376
*** Checking Net N3377
*** Checking Net N3378
*** Checking Net N3379
*** Checking Net N3380
*** Checking Net N3381
*** Checking Net N3382
*** Checking Net N3383
*** Checking Net N3384
*** Checking Net N3385
*** Checking Net N3386
*** Checking Net N3387
*** Checking Net N3388
*** Checking Net N3389
*** Checking Net N3390
*** Checking Net N3391
*** Checking Net N3392
*** Checking Net N3393
*** Checking Net N3394
*** Checking Net N3395
*** Checking Net N3396
*** Checking Net N3397
*** Checking Net N3398
*** Checking Net N3399
*** Checking Net N3400
*** Checking Net N3401
*** Checking Net N3402
*** Checking Net N3403
*** Checking Net N3437
*** Checking Net N3438
*** Checking Net N3439
*** Checking Net N3440
*** Checking Net N3441
*** Checking Net N3442
*** Checking Net N3443
*** Checking Net N3444
*** Checking Net N3445
*** Checking Net N3446
*** Checking Net N3447
*** Checking Net N3448
*** Checking Net N3449
*** Checking Net N3450
*** Checking Net N3451
*** Checking Net N3452
*** Checking Net N3453
*** Checking Net N3454
*** Checking Net N3455
*** Checking Net N3456
*** Checking Net N3457
*** Checking Net N3458
*** Checking Net N3459
*** Checking Net N3460
*** Checking Net N3461
*** Checking Net N3462
*** Checking Net N3463
*** Checking Net N3464
*** Checking Net N3465
*** Checking Net N3661
*** Checking Net N3662
*** Checking Net N3663
*** Checking Net N3664
*** Checking Net N3665
*** Checking Net N3666
*** Checking Net N3667
*** Checking Net N3668
*** Checking Net N3669
*** Checking Net N3670
*** Checking Net N3671
*** Checking Net N3672
*** Checking Net N3673
*** Checking Net N3674
*** Checking Net N3675
*** Checking Net N3676
*** Checking Net N3677
*** Checking Net N3678
*** Checking Net N3679
*** Checking Net N3680
*** Checking Net N3681
*** Checking Net N3682
*** Checking Net N3683
*** Checking Net N3684
*** Checking Net N3685
*** Checking Net N3686
*** Checking Net N3687
*** Checking Net N3688
*** Checking Net N3689
*** Checking Net N3690
*** Checking Net N3751
*** Checking Net N3752
*** Checking Net N3753
*** Checking Net N3754
*** Checking Net N3755
*** Checking Net N3756
*** Checking Net N3757
*** Checking Net N3758
*** Checking Net N3759
*** Checking Net N3760
*** Checking Net N3761
*** Checking Net N3762
*** Checking Net N3763
*** Checking Net N3764
*** Checking Net N3765
*** Checking Net N3766
*** Checking Net N3767
*** Checking Net N3768
*** Checking Net N3769
*** Checking Net N3770
*** Checking Net N3771
*** Checking Net N3772
*** Checking Net N3773
*** Checking Net N3774
*** Checking Net N3775
*** Checking Net N3776
*** Checking Net N3777
*** Checking Net N3778
*** Checking Net N3779
*** Checking Net N3813
*** Checking Net N3814
*** Checking Net N3815
*** Checking Net N3816
*** Checking Net N3817
*** Checking Net N3818
*** Checking Net N3819
*** Checking Net N3820
*** Checking Net N3821
*** Checking Net N3822
*** Checking Net N3823
*** Checking Net N3824
*** Checking Net N3825
*** Checking Net N3826
*** Checking Net N3827
*** Checking Net N3828
*** Checking Net N3829
*** Checking Net N3830
*** Checking Net N3831
*** Checking Net N3832
*** Checking Net N3833
*** Checking Net N3834
*** Checking Net N3835
*** Checking Net N3836
*** Checking Net N3837
*** Checking Net N3838
*** Checking Net N3839
*** Checking Net N3840
*** Checking Net N3841
*** Checking Net N4037
*** Checking Net N4038
*** Checking Net N4039
*** Checking Net N4040
*** Checking Net N4041
*** Checking Net N4042
*** Checking Net N4043
*** Checking Net N4044
*** Checking Net N4045
*** Checking Net N4046
*** Checking Net N4047
*** Checking Net N4048
*** Checking Net N4049
*** Checking Net N4050
*** Checking Net N4051
*** Checking Net N4052
*** Checking Net N4053
*** Checking Net N4054
*** Checking Net N4055
*** Checking Net N4056
*** Checking Net N4057
*** Checking Net N4058
*** Checking Net N4059
*** Checking Net N4060
*** Checking Net N4061
*** Checking Net N4062
*** Checking Net N4063
*** Checking Net N4064
*** Checking Net N4065
*** Checking Net N4066
*** Checking Net N4127
*** Checking Net N4128
*** Checking Net N4129
*** Checking Net N4130
*** Checking Net N4131
*** Checking Net N4132
*** Checking Net N4133
*** Checking Net N4134
*** Checking Net N4135
*** Checking Net N4136
*** Checking Net N4137
*** Checking Net N4138
*** Checking Net N4139
*** Checking Net N4140
*** Checking Net N4141
*** Checking Net N4142
*** Checking Net N4143
*** Checking Net N4144
*** Checking Net N4145
*** Checking Net N4146
*** Checking Net N4147
*** Checking Net N4148
*** Checking Net N4149
*** Checking Net N4150
*** Checking Net N4151
*** Checking Net N4152
*** Checking Net N4153
*** Checking Net N4154
*** Checking Net N4155
*** Checking Net N4189
*** Checking Net N4190
*** Checking Net N4191
*** Checking Net N4192
*** Checking Net N4193
*** Checking Net N4194
*** Checking Net N4195
*** Checking Net N4196
*** Checking Net N4197
*** Checking Net N4198
*** Checking Net N4199
*** Checking Net N4200
*** Checking Net N4201
*** Checking Net N4202
*** Checking Net N4203
*** Checking Net N4204
*** Checking Net N4205
*** Checking Net N4206
*** Checking Net N4207
*** Checking Net N4208
*** Checking Net N4209
*** Checking Net N4210
*** Checking Net N4211
*** Checking Net N4212
*** Checking Net N4213
*** Checking Net N4214
*** Checking Net N4215
*** Checking Net N4216
*** Checking Net N4217
*** Checking Net N4413
*** Checking Net N4414
*** Checking Net N4415
*** Checking Net N4416
*** Checking Net N4417
*** Checking Net N4418
*** Checking Net N4419
*** Checking Net N4420
*** Checking Net N4421
*** Checking Net N4422
*** Checking Net N4423
*** Checking Net N4424
*** Checking Net N4425
*** Checking Net N4426
*** Checking Net N4427
*** Checking Net N4428
*** Checking Net N4429
*** Checking Net N4430
*** Checking Net N4431
*** Checking Net N4432
*** Checking Net N4433
*** Checking Net N4434
*** Checking Net N4435
*** Checking Net N4436
*** Checking Net N4437
*** Checking Net N4438
*** Checking Net N4439
*** Checking Net N4440
*** Checking Net N4441
*** Checking Net N4442
*** Checking Net N4503
*** Checking Net N4504
*** Checking Net N4505
*** Checking Net N4506
*** Checking Net N4507
*** Checking Net N4508
*** Checking Net N4509
*** Checking Net N4510
*** Checking Net N4511
*** Checking Net N4512
*** Checking Net N4513
*** Checking Net N4514
*** Checking Net N4515
*** Checking Net N4516
*** Checking Net N4517
*** Checking Net N4518
*** Checking Net N4519
*** Checking Net N4520
*** Checking Net N4521
*** Checking Net N4522
*** Checking Net N4523
*** Checking Net N4524
*** Checking Net N4525
*** Checking Net N4526
*** Checking Net N4527
*** Checking Net N4528
*** Checking Net N4529
*** Checking Net N4530
*** Checking Net N4531
*** Checking Net N4565
*** Checking Net N4566
*** Checking Net N4567
*** Checking Net N4568
*** Checking Net N4569
*** Checking Net N4570
*** Checking Net N4571
*** Checking Net N4572
*** Checking Net N4573
*** Checking Net N4574
*** Checking Net N4575
*** Checking Net N4576
*** Checking Net N4577
*** Checking Net N4578
*** Checking Net N4579
*** Checking Net N4580
*** Checking Net N4581
*** Checking Net N4582
*** Checking Net N4583
*** Checking Net N4584
*** Checking Net N4585
*** Checking Net N4586
*** Checking Net N4587
*** Checking Net N4588
*** Checking Net N4589
*** Checking Net N4590
*** Checking Net N4591
*** Checking Net N4592
*** Checking Net N4593
*** Checking Net N4601
*** Checking Net N4602
*** Checking Net N4603
*** Checking Net N4604
*** Checking Net N4605
*** Checking Net N4606
*** Checking Net N4607
*** Checking Net N4608
*** Checking Net N4609
*** Checking Net N4610
*** Checking Net N4611
*** Checking Net N4612
*** Checking Net N4613
*** Checking Net N4614
*** Checking Net N4615
*** Checking Net N4616
*** Checking Net N4617
*** Checking Net N4618
*** Checking Net N4619
*** Checking Net N4620
*** Checking Net N4621
*** Checking Net N4622
*** Checking Net N4623
*** Checking Net N4624
*** Checking Net N4625
*** Checking Net N4626
*** Checking Net N4627
*** Checking Net N4628
*** Checking Net N4629
*** Checking Net N4630
*** Checking Net N4631
*** Checking Net N4632
*** Checking Net N4633
*** Checking Net N4870
*** Checking Net N4871
*** Checking Net N4872
*** Checking Net N4873
*** Checking Net N4874
*** Checking Net N4875
*** Checking Net N4876
*** Checking Net N4877
*** Checking Net N4878
*** Checking Net N4879
*** Checking Net N4880
*** Checking Net N4881
*** Checking Net N4882
*** Checking Net N4883
*** Checking Net N4884
*** Checking Net N4885
*** Checking Net N4886
*** Checking Net N4887
*** Checking Net N4888
*** Checking Net N4889
*** Checking Net N4890
*** Checking Net N4891
*** Checking Net N4892
*** Checking Net N4893
*** Checking Net N4894
*** Checking Net N4895
*** Checking Net N4896
*** Checking Net N4897
*** Checking Net N4898
*** Checking Net N4899
*** Checking Net N4962
*** Checking Net N4963
*** Checking Net N4964
*** Checking Net N4965
*** Checking Net N4966
*** Checking Net N4967
*** Checking Net N4968
*** Checking Net N4969
*** Checking Net N4970
*** Checking Net N4971
*** Checking Net N4972
*** Checking Net N4973
*** Checking Net N4974
*** Checking Net N4975
*** Checking Net N4976
*** Checking Net N4977
*** Checking Net N4978
*** Checking Net N4979
*** Checking Net N4980
*** Checking Net N4981
*** Checking Net N4982
*** Checking Net N4983
*** Checking Net N4984
*** Checking Net N4985
*** Checking Net N4986
*** Checking Net N4987
*** Checking Net N4988
*** Checking Net N4989
*** Checking Net N4990
*** Checking Net N4993
*** Checking Net N4994
*** Checking Net N4995
*** Checking Net N4996
*** Checking Net N4997
*** Checking Net N4998
*** Checking Net N4999
*** Checking Net N5000
*** Checking Net N5001
*** Checking Net N5002
*** Checking Net N5003
*** Checking Net N5004
*** Checking Net N5005
*** Checking Net N5006
*** Checking Net N5007
*** Checking Net N5008
*** Checking Net N5009
*** Checking Net N5010
*** Checking Net N5011
*** Checking Net N5012
*** Checking Net N5013
*** Checking Net N5048
*** Checking Net N5050
*** Checking Net N5051
*** Checking Net N5052
*** Checking Net N5053
*** Checking Net N5054
*** Checking Net N5055
*** Checking Net N5056
*** Checking Net N5057
*** Checking Net N5058
*** Checking Net N5059
*** Checking Net N5060
*** Checking Net N5061
*** Checking Net N5062
*** Checking Net N5063
*** Checking Net N5064
*** Checking Net N5065
*** Checking Net N5066
*** Checking Net N5067
*** Checking Net N5068
*** Checking Net N5069
*** Checking Net N5070
*** Checking Net N5071
*** Checking Net N5072
*** Checking Net N5073
*** Checking Net N5074
*** Checking Net N5075
*** Checking Net N5076
*** Checking Net N5077
*** Checking Net N5080
*** Checking Net N5081
*** Checking Net N5082
*** Checking Net N5111
*** Checking Net N5112
*** Checking Net N5114
*** Checking Net N5115
*** Checking Net N5116
*** Checking Net N5117
*** Checking Net N5118
*** Checking Net N5119
*** Checking Net N5120
*** Checking Net N5121
*** Checking Net N5122
*** Checking Net N5123
*** Checking Net N5124
*** Checking Net N5125
*** Checking Net N5126
*** Checking Net N5127
*** Checking Net N5128
*** Checking Net N5129
*** Checking Net N5130
*** Checking Net N5131
*** Checking Net N5132
*** Checking Net N5133
*** Checking Net N5134
*** Checking Net N5135
*** Checking Net N5136
*** Checking Net N5137
*** Checking Net N5138
*** Checking Net N5139
*** Checking Net N5140
*** Checking Net N5141
*** Checking Net N5142
*** Checking Net N5143
*** Checking Net N5144
*** Checking Net N5145
*** Checking Net N5146
*** Checking Net N5147
*** Checking Net N5148
*** Checking Net N5149
*** Checking Net N5150
*** Checking Net N5151
*** Checking Net N5152
*** Checking Net N5153
*** Checking Net N5154
*** Checking Net N5155
*** Checking Net N5156
*** Checking Net N5157
*** Checking Net N5158
*** Checking Net N5159
*** Checking Net N5160
*** Checking Net N5161
*** Checking Net N5162
*** Checking Net N5163
*** Checking Net N5164
*** Checking Net N5165
*** Checking Net N5166
*** Checking Net N5167
*** Checking Net N5168
*** Checking Net N5169
*** Checking Net N5170
*** Checking Net N5171
*** Checking Net N5172
*** Checking Net N5173
*** Checking Net N5174
*** Checking Net N5175
*** Checking Net N5187
*** Checking Net N5348
*** Checking Net N5351
*** Checking Net N5354
*** Checking Net N5355
*** Checking Net N5358
*** Checking Net N5360
*** Checking Net N5391
*** Checking Net N5424
*** Checking Net N5492
*** Checking Net N5493
*** Checking Net N5495
*** Checking Net N5497
*** Checking Net N5499
*** Checking Net N5501
*** Checking Net N5503
*** Checking Net N5505
*** Checking Net N5573
*** Checking Net N5574
*** Checking Net N5610
*** Checking Net N5611
*** Checking Net N5612
*** Checking Net N5613
*** Checking Net N5614
*** Checking Net N5615
*** Checking Net N5616
*** Checking Net N5617
*** Checking Net N5618
*** Checking Net N5619
*** Checking Net N5620
*** Checking Net N5621
*** Checking Net N5622
*** Checking Net N5623
*** Checking Net N5624
*** Checking Net N5625
*** Checking Net N5626
*** Checking Net N5627
*** Checking Net N5628
*** Checking Net N5629
*** Checking Net N5630
*** Checking Net N5631
*** Checking Net N5632
*** Checking Net N5633
*** Checking Net N5634
*** Checking Net N5635
*** Checking Net N5636
*** Checking Net N5637
*** Checking Net N5638
*** Checking Net N5639
*** Checking Net N5640
*** Checking Net N5641
*** Checking Net N5642
*** Checking Net N5643
*** Checking Net N5644
*** Checking Net n57
*** Checking Net n58
*** Checking Net n59
*** Checking Net n60
*** Checking Net n61
*** Checking Net n62
*** Checking Net n63
*** Checking Net n64
*** Checking Net n65
*** Checking Net n66
*** Checking Net n67
*** Checking Net n68
*** Checking Net n69
*** Checking Net n70
*** Checking Net n71
*** Checking Net n72
*** Checking Net n73
*** Checking Net n74
*** Checking Net n75
*** Checking Net n76
*** Checking Net n80
*** Checking Net n81
*** Checking Net n82
*** Checking Net n83
*** Checking Net n84
*** Checking Net n85
*** Checking Net n86
*** Checking Net n87
*** Checking Net n88
*** Checking Net n89
*** Checking Net n90
*** Checking Net n91
*** Checking Net n92
*** Checking Net n93
*** Checking Net n94
*** Checking Net n95
*** Checking Net n96
*** Checking Net n97
*** Checking Net n98
*** Checking Net n99
*** Checking Net n226
*** Checking Net n228
*** Checking Net n229
*** Checking Net n231
*** Checking Net n233
*** Checking Net n235
*** Checking Net n237
*** Checking Net n239
*** Checking Net n241
*** Checking Net n243
*** Checking Net n245
*** Checking Net n248
*** Checking Net n251
*** Checking Net n254
*** Checking Net n257
*** Checking Net n260
*** Checking Net n263
*** Checking Net n266
*** Checking Net n269
*** Checking Net n272
*** Checking Net n275
*** Checking Net n278
*** Checking Net n281
*** Checking Net n284
*** Checking Net n287
*** Checking Net n290
*** Checking Net n293
*** Checking Net n296
*** Checking Net n299
*** Checking Net n302
*** Checking Net n305
*** Checking Net n307
*** Checking Net n308
*** Checking Net n309
*** Checking Net n312
*** Checking Net n315
*** Checking Net n318
*** Checking Net n321
*** Checking Net n322
*** Checking Net n323
*** Checking Net n324
*** Checking Net n325
*** Checking Net n326
*** Checking Net n327
*** Checking Net n328
*** Checking Net n329
*** Checking Net n330
*** Checking Net n331
*** Checking Net n332
*** Checking Net n333
*** Checking Net n334
*** Checking Net n335
*** Checking Net n336
*** Checking Net n337
*** Checking Net n338
*** Checking Net n339
*** Checking Net n340
*** Checking Net n341
*** Checking Net n342
*** Checking Net n343
*** Checking Net n344
*** Checking Net n345
*** Checking Net n346
*** Checking Net n347
*** Checking Net n348
*** Checking Net n349
*** Checking Net n350
*** Checking Net n351
*** Checking Net n352
*** Checking Net n353
*** Checking Net n354
*** Checking Net n355
*** Checking Net n356
*** Checking Net n357
*** Checking Net n358
*** Checking Net n359
*** Checking Net n360
*** Checking Net n361
*** Checking Net n362
*** Checking Net n363
*** Checking Net n364
*** Checking Net n365
*** Checking Net n366
*** Checking Net n367
*** Checking Net n368
*** Checking Net n369
*** Checking Net n370
*** Checking Net n371
*** Checking Net n372
*** Checking Net n373
*** Checking Net n374
*** Checking Net n375
*** Checking Net n376
*** Checking Net n377
*** Checking Net n378
*** Checking Net n379
*** Checking Net n380
*** Checking Net n381
*** Checking Net n382
*** Checking Net n383
*** Checking Net n384
*** Checking Net n385
*** Checking Net n386
*** Checking Net n387
*** Checking Net n388
*** Checking Net n389
*** Checking Net n390
*** Checking Net n391
*** Checking Net n392
*** Checking Net n393
*** Checking Net n394
*** Checking Net n395
*** Checking Net n396
*** Checking Net n397
*** Checking Net n398
*** Checking Net n399
*** Checking Net n400
*** Checking Net n401
*** Checking Net n402
*** Checking Net n403
*** Checking Net n404
*** Checking Net n405
*** Checking Net n406
*** Checking Net n407
*** Checking Net n408
*** Checking Net n409
*** Checking Net n410
*** Checking Net n411
*** Checking Net n412
*** Checking Net n413
*** Checking Net n414
*** Checking Net n415
*** Checking Net n416
*** Checking Net n417
*** Checking Net n418
*** Checking Net n419
*** Checking Net n420
*** Checking Net n421
*** Checking Net n422
*** Checking Net n423
*** Checking Net n424
*** Checking Net n425
*** Checking Net n426
*** Checking Net n427
*** Checking Net n428
*** Checking Net n429
*** Checking Net n430
*** Checking Net n431
*** Checking Net n432
*** Checking Net n433
*** Checking Net n434
*** Checking Net n435
*** Checking Net n436
*** Checking Net n437
*** Checking Net n438
*** Checking Net n439
*** Checking Net n440
*** Checking Net n441
*** Checking Net n442
*** Checking Net n510
*** Checking Net n511
*** Checking Net n512
*** Checking Net n513
*** Checking Net n515
*** Checking Net n516
*** Checking Net n517
*** Checking Net n518
*** Checking Net n519
*** Checking Net n520
*** Checking Net n521
*** Checking Net n522
*** Checking Net n523
*** Checking Net n524
*** Checking Net n525
*** Checking Net n526
*** Checking Net n527
*** Checking Net n528
*** Checking Net n529
*** Checking Net n530
*** Checking Net n531
*** Checking Net n532
*** Checking Net n533
*** Checking Net n534
*** Checking Net n535
*** Checking Net n536
*** Checking Net n537
*** Checking Net n538
*** Checking Net n539
*** Checking Net n540
*** Checking Net n541
*** Checking Net n543
*** Checking Net n546
*** Checking Net n547
*** Checking Net n549
*** Checking Net n552
*** Checking Net n553
*** Checking Net n554
*** Checking Net n555
*** Checking Net n556
*** Checking Net n557
*** Checking Net n558
*** Checking Net n560
*** Checking Net n561
*** Checking Net n563
*** Checking Net n565
*** Checking Net n567
*** Checking Net n569
*** Checking Net n571
*** Checking Net n573
*** Checking Net n575
*** Checking Net n577
*** Checking Net n579
*** Checking Net n581
*** Checking Net n583
*** Checking Net n585
*** Checking Net n587
*** Checking Net n589
*** Checking Net n591
*** Checking Net n593
*** Checking Net n595
*** Checking Net n597
*** Checking Net n599
*** Checking Net n601
*** Checking Net n603
*** Checking Net n605
*** Checking Net n607
*** Checking Net n609
*** Checking Net n611
*** Checking Net n613
*** Checking Net n615
*** Checking Net n617
*** Checking Net n619
*** Checking Net n620
*** Checking Net n621
*** Checking Net n623
*** Checking Net n624
*** Checking Net n625
*** Checking Net n626
*** Checking Net n627
*** Checking Net n628
*** Checking Net n629
*** Checking Net n630
*** Checking Net n631
*** Checking Net n632
*** Checking Net n633
*** Checking Net n634
*** Checking Net n635
*** Checking Net n636
*** Checking Net n637
*** Checking Net n638
*** Checking Net n639
*** Checking Net n640
*** Checking Net n641
*** Checking Net n642
*** Checking Net n644
*** Checking Net n645
*** Checking Net n646
*** Checking Net n647
*** Checking Net n648
*** Checking Net n649
*** Checking Net n650
*** Checking Net n651
*** Checking Net n652
*** Checking Net n653
*** Checking Net n654
*** Checking Net n655
*** Checking Net n656
*** Checking Net n657
*** Checking Net n658
*** Checking Net n659
*** Checking Net n660
*** Checking Net n661
*** Checking Net n662
*** Checking Net n663
*** Checking Net n666
*** Checking Net n667
*** Checking Net n668
*** Checking Net n669
*** Checking Net n670
*** Checking Net n672
*** Checking Net n674
*** Checking Net n675
*** Checking Net n677
*** Checking Net n680
*** Checking Net n682
*** Checking Net n683
*** Checking Net n684
*** Checking Net n685
*** Checking Net n686
*** Checking Net n687
*** Checking Net n688
*** Checking Net n689
*** Checking Net n690
*** Checking Net n691
*** Checking Net n692
*** Checking Net n693
*** Checking Net n694
*** Checking Net n695
*** Checking Net n696
*** Checking Net n697
*** Checking Net n698
*** Checking Net n699
*** Checking Net n700
*** Checking Net n701
*** Checking Net n702
*** Checking Net n703
*** Checking Net n704
*** Checking Net n705
*** Checking Net n706
*** Checking Net n707
*** Checking Net n708
*** Checking Net n709
*** Checking Net n710
*** Checking Net n712
*** Checking Net n714
*** Checking Net n717
*** Checking Net n746
*** Checking Net n748
*** Checking Net n749
*** Checking Net n751
*** Checking Net n752
*** Checking Net n754
*** Checking Net n755
*** Checking Net n757
*** Checking Net n758
*** Checking Net n760
*** Checking Net n761
*** Checking Net n763
*** Checking Net n764
*** Checking Net n766
*** Checking Net n767
*** Checking Net n769
*** Checking Net n770
*** Checking Net n772
*** Checking Net n773
*** Checking Net n775
*** Checking Net n776
*** Checking Net n778
*** Checking Net n779
*** Checking Net n781
*** Checking Net n782
*** Checking Net n784
*** Checking Net n785
*** Checking Net n787
*** Checking Net n788
*** Checking Net n790
*** Checking Net n791
*** Checking Net n793
*** Checking Net n794
*** Checking Net n796
*** Checking Net n797
*** Checking Net n799
*** Checking Net n800
*** Checking Net n802
*** Checking Net n803
*** Checking Net n805
*** Checking Net n806
*** Checking Net n808
*** Checking Net n809
*** Checking Net n811
*** Checking Net n812
*** Checking Net n814
*** Checking Net n815
*** Checking Net n817
*** Checking Net n818
*** Checking Net n820
*** Checking Net n821
*** Checking Net n823
*** Checking Net n824
*** Checking Net n826
*** Checking Net n827
*** Checking Net n828
*** Checking Net n830
*** Checking Net n831
*** Checking Net n832
*** Checking Net n834
*** Checking Net n837
*** Checking Net n839
*** Checking Net n840
*** Checking Net n841
*** Checking Net n843
*** Checking Net n844
*** Checking Net n845
*** Checking Net n846
*** Checking Net n847
*** Checking Net n848
*** Checking Net n849
*** Checking Net n850
*** Checking Net n851
*** Checking Net n852
*** Checking Net n998
*** Checking Net n999
*** Checking Net n1000
*** Checking Net n1002
*** Checking Net n1003
*** Checking Net n1004
*** Checking Net n1005
*** Checking Net n1006
*** Checking Net n1007
*** Checking Net n1106
*** Checking Net n1107
*** Checking Net n1108
*** Checking Net n1110
*** Checking Net n1111
*** Checking Net n1112
*** Checking Net n1113
*** Checking Net n1114
*** Checking Net n1115
*** Checking Net n1116
*** Checking Net n1117
*** Checking Net n1119
*** Checking Net n1120
*** Checking Net n1122
*** Checking Net n1124
*** Checking Net n1125
*** Checking Net n1126
*** Checking Net n1127
*** Checking Net n1128
*** Checking Net n1129
*** Checking Net n1130
*** Checking Net n1131
*** Checking Net n1132
*** Checking Net n1133
*** Checking Net n1136
*** Checking Net n1137
*** Checking Net n1138
*** Checking Net n1139
*** Checking Net n1140
*** Checking Net n1141
*** Checking Net n1142
*** Checking Net n1143
*** Checking Net n1144
*** Checking Net n1145
*** Checking Net n1146
*** Checking Net n1147
*** Checking Net n1148
*** Checking Net n1149
*** Checking Net n1150
*** Checking Net n1151
*** Checking Net n1152
*** Checking Net n1153
*** Checking Net n1154
*** Checking Net n1155
*** Checking Net n1156
*** Checking Net n1157
*** Checking Net n1158
*** Checking Net n1159
*** Checking Net n1160
*** Checking Net n1161
*** Checking Net n1162
*** Checking Net n1163
*** Checking Net n1164
*** Checking Net n1165
*** Checking Net n1168
*** Checking Net n1169
*** Checking Net n1170
*** Checking Net n1171
*** Checking Net n1172
*** Checking Net n1173
*** Checking Net n1174
*** Checking Net n1175
*** Checking Net n1176
*** Checking Net n1177
*** Checking Net n1178
*** Checking Net n1179
*** Checking Net n1180
*** Checking Net n1181
*** Checking Net n1182
*** Checking Net n1183
*** Checking Net n1184
*** Checking Net n1185
*** Checking Net n1186
*** Checking Net n1187
*** Checking Net n1188
*** Checking Net n1189
*** Checking Net n1190
*** Checking Net n1191
*** Checking Net n1192
*** Checking Net n1193
*** Checking Net n1194
*** Checking Net n1195
*** Checking Net n1196
*** Checking Net n1197
*** Checking Net n1198
*** Checking Net n1199
*** Checking Net n1200
*** Checking Net n1201
*** Checking Net n1202
*** Checking Net n1203
*** Checking Net n1204
*** Checking Net n1205
*** Checking Net n1206
*** Checking Net n1207
*** Checking Net n1208
*** Checking Net n1209
*** Checking Net n1210
*** Checking Net n1211
*** Checking Net n1212
*** Checking Net n1213
*** Checking Net n1214
*** Checking Net n1215
*** Checking Net n1216
*** Checking Net n1217
*** Checking Net n1218
*** Checking Net n1219
*** Checking Net n1221
*** Checking Net n1222
*** Checking Net n1223
*** Checking Net n1224
*** Checking Net n1225
*** Checking Net n1226
*** Checking Net n1227
*** Checking Net n1228
*** Checking Net n1229
*** Checking Net n1230
*** Checking Net n1231
*** Checking Net n1232
*** Checking Net n1233
*** Checking Net n1234
*** Checking Net n1235
*** Checking Net n1236
*** Checking Net n1237
*** Checking Net n1238
*** Checking Net n1239
*** Checking Net n1240
*** Checking Net n1241
*** Checking Net n1242
*** Checking Net n1243
*** Checking Net n1244
*** Checking Net n1245
*** Checking Net n1246
*** Checking Net n1247
*** Checking Net n1248
*** Checking Net n1249
*** Checking Net n1250
*** Checking Net n1251
*** Checking Net n1252
*** Checking Net n1253
*** Checking Net n1254
*** Checking Net n1255
*** Checking Net n1256
*** Checking Net n1257
*** Checking Net n1258
*** Checking Net n1260
*** Checking Net n1389
*** Checking Net n1390
*** Checking Net n1391
*** Checking Net n1392
*** Checking Net n1393
*** Checking Net n1394
*** Checking Net n1395
*** Checking Net n1396
*** Checking Net n1397
*** Checking Net n1398
*** Checking Net n1399
*** Checking Net n1400
*** Checking Net n1401
*** Checking Net n1402
*** Checking Net n1403
*** Checking Net n1404
*** Checking Net n1405
*** Checking Net n1406
*** Checking Net n1407
*** Checking Net n1408
*** Checking Net n1409
*** Checking Net n1410
*** Checking Net n1411
*** Checking Net n1412
*** Checking Net n1413
*** Checking Net n1414
*** Checking Net n1415
*** Checking Net n1416
*** Checking Net n1417
*** Checking Net n1418
*** Checking Net n1419
*** Checking Net n1420
*** Checking Net n1421
*** Checking Net n1422
*** Checking Net n1423
*** Checking Net n1424
*** Checking Net n1425
*** Checking Net n1426
*** Checking Net n1427
*** Checking Net n1428
*** Checking Net n1429
*** Checking Net n1430
*** Checking Net n1431
*** Checking Net n1432
*** Checking Net n1433
*** Checking Net n1434
*** Checking Net n1435
*** Checking Net n1436
*** Checking Net n1437
*** Checking Net n1438
*** Checking Net n1439
*** Checking Net n1440
*** Checking Net n1442
*** Checking Net n1443
*** Checking Net n1444
*** Checking Net n1445
*** Checking Net n1446
*** Checking Net n1447
*** Checking Net n1448
*** Checking Net n1449
*** Checking Net n1450
*** Checking Net n1451
*** Checking Net n1452
*** Checking Net n1453
*** Checking Net n1454
*** Checking Net n1455
*** Checking Net n1456
*** Checking Net n1457
*** Checking Net n1458
*** Checking Net n1459
*** Checking Net n1460
*** Checking Net n1461
*** Checking Net n1462
*** Checking Net n1463
*** Checking Net n1464
*** Checking Net n1465
*** Checking Net n1466
*** Checking Net n1467
*** Checking Net n1468
*** Checking Net n1469
*** Checking Net n1470
*** Checking Net n1471
*** Checking Net n1472
*** Checking Net n1473
*** Checking Net n1474
*** Checking Net n1475
*** Checking Net n1476
*** Checking Net n1477
*** Checking Net n1478
*** Checking Net n1479
*** Checking Net n1480
*** Checking Net n1481
*** Checking Net n1482
*** Checking Net n1483
*** Checking Net n1484
*** Checking Net n1485
*** Checking Net n1486
*** Checking Net n1487
*** Checking Net n1488
*** Checking Net n1489
*** Checking Net n1490
*** Checking Net n1491
*** Checking Net n1492
*** Checking Net n1493
*** Checking Net n1494
*** Checking Net n1495
*** Checking Net n1496
*** Checking Net lt_232_B_1_
*** Checking Net r497_B_30_
*** Checking Net r497_B_31_
*** Checking Net n2691
*** Checking Net n2692
*** Checking Net n2693
*** Checking Net n2694
*** Checking Net n2695
*** Checking Net n2696
*** Checking Net n2697
*** Checking Net n2698
*** Checking Net n2699
*** Checking Net n2700
*** Checking Net n2701
*** Checking Net n2702
*** Checking Net n2703
*** Checking Net n2704
*** Checking Net n2705
*** Checking Net n2706
*** Checking Net n2707
*** Checking Net n2708
*** Checking Net n2709
*** Checking Net n2710
*** Checking Net n2711
*** Checking Net n2712
*** Checking Net n2713
*** Checking Net n2714
*** Checking Net n2715
*** Checking Net n2716
*** Checking Net n2717
*** Checking Net n2718
*** Checking Net n2719
*** Checking Net n2720
*** Checking Net n2721
*** Checking Net n2722
*** Checking Net n2723
*** Checking Net n2724
*** Checking Net n2725
*** Checking Net n2726
*** Checking Net n2727
*** Checking Net n2731
*** Checking Net n2786
*** Checking Net n2922
*** Checking Net n2923
*** Checking Net n2924
*** Checking Net n2925
*** Checking Net n2926
*** Checking Net n2927
*** Checking Net n2928
*** Checking Net n2929
*** Checking Net n2930
*** Checking Net n2931
*** Checking Net n2932
*** Checking Net n2933
*** Checking Net n2934
*** Checking Net n2935
*** Checking Net n2936
*** Checking Net n2937
*** Checking Net n2938
*** Checking Net n2939
*** Checking Net n2940
*** Checking Net n2941
*** Checking Net n2942
*** Checking Net n2943
*** Checking Net n2944
*** Checking Net n2945
*** Checking Net n2946
*** Checking Net n2947
*** Checking Net n2948
*** Checking Net n2949
*** Checking Net n2950
*** Checking Net n2951
*** Checking Net n2952
*** Checking Net n2953
*** Checking Net n2954
*** Checking Net n2955
*** Checking Net n2956
*** Checking Net n2957
*** Checking Net n2958
*** Checking Net n2959
*** Checking Net n2960
*** Checking Net n2961
*** Checking Net n2962
*** Checking Net n2963
*** Checking Net n2964
*** Checking Net n2965
*** Checking Net n2966
*** Checking Net n2967
*** Checking Net n2968
*** Checking Net n2969
*** Checking Net n2970
*** Checking Net n2971
*** Checking Net n2972
*** Checking Net n2973
*** Checking Net n2974
*** Checking Net n2975
*** Checking Net n2976
*** Checking Net n2977
*** Checking Net n2978
*** Checking Net n2979
*** Checking Net n2980
*** Checking Net n2981
*** Checking Net n2982
*** Checking Net n2983
*** Checking Net n2984
*** Checking Net n2985
*** Checking Net n2986
*** Checking Net n2987
*** Checking Net n2988
*** Checking Net n2989
*** Checking Net n2990
*** Checking Net n2991
*** Checking Net n2992
*** Checking Net n2993
*** Checking Net n2994
*** Checking Net n2995
*** Checking Net n2996
*** Checking Net n2997
*** Checking Net n2998
*** Checking Net n2999
*** Checking Net n3000
*** Checking Net n3001
*** Checking Net n3002
*** Checking Net n3003
*** Checking Net n3004
*** Checking Net n3005
*** Checking Net n3006
*** Checking Net n3007
*** Checking Net n3008
*** Checking Net n3009
*** Checking Net n3010
*** Checking Net n3011
*** Checking Net n3012
*** Checking Net n3013
*** Checking Net n3014
*** Checking Net n3015
*** Checking Net n3016
*** Checking Net n3017
*** Checking Net n3018
*** Checking Net n3019
*** Checking Net n3020
*** Checking Net n3021
*** Checking Net n3022
*** Checking Net n3023
*** Checking Net n3024
*** Checking Net n3025
*** Checking Net n3026
*** Checking Net n3027
*** Checking Net n3028
*** Checking Net n3029
*** Checking Net n3030
*** Checking Net n3031
*** Checking Net n3032
*** Checking Net n3033
*** Checking Net n3034
*** Checking Net n3035
*** Checking Net n3036
*** Checking Net n3037
*** Checking Net n3038
*** Checking Net n3039
*** Checking Net n3040
*** Checking Net n3041
*** Checking Net n3042
*** Checking Net n3043
*** Checking Net n3044
*** Checking Net n3045
*** Checking Net n3046
*** Checking Net n3047
*** Checking Net n3048
*** Checking Net n3049
*** Checking Net n3050
*** Checking Net n3051
*** Checking Net n3052
*** Checking Net n3053
*** Checking Net n3054
*** Checking Net n3055
*** Checking Net n3056
*** Checking Net n3057
*** Checking Net n3058
*** Checking Net n3059
*** Checking Net n3060
*** Checking Net n3061
*** Checking Net n3062
*** Checking Net n3063
*** Checking Net n3064
*** Checking Net n3065
*** Checking Net n3066
*** Checking Net n3067
*** Checking Net n3068
*** Checking Net n3069
*** Checking Net n3070
*** Checking Net n3071
*** Checking Net n3072
*** Checking Net n3073
*** Checking Net n3074
*** Checking Net n3075
*** Checking Net n3076
*** Checking Net n3077
*** Checking Net n3078
*** Checking Net n3079
*** Checking Net n3080
*** Checking Net n3081
*** Checking Net n3082
*** Checking Net n3083
*** Checking Net n3084
*** Checking Net n3085
*** Checking Net n3086
*** Checking Net n3087
*** Checking Net n3088
*** Checking Net n3089
*** Checking Net n3090
*** Checking Net n3091
*** Checking Net n3092
*** Checking Net n3093
*** Checking Net n3094
*** Checking Net n3095
*** Checking Net n3096
*** Checking Net n3097
*** Checking Net n3098
*** Checking Net n3099
*** Checking Net n3100
*** Checking Net n3101
*** Checking Net n3102
*** Checking Net n3103
*** Checking Net n3104
*** Checking Net n3105
*** Checking Net n3106
*** Checking Net n3107
*** Checking Net n3108
*** Checking Net n3109
*** Checking Net n3110
*** Checking Net n3111
*** Checking Net n3112
*** Checking Net n3113
*** Checking Net n3114
*** Checking Net n3115
*** Checking Net n3116
*** Checking Net n3117
*** Checking Net n3118
*** Checking Net n3119
*** Checking Net n3120
*** Checking Net n3121
*** Checking Net n3122
*** Checking Net n3123
*** Checking Net n3124
*** Checking Net n3125
*** Checking Net n3126
*** Checking Net n3127
*** Checking Net n3128
*** Checking Net n3129
*** Checking Net n3130
*** Checking Net n3131
*** Checking Net n3132
*** Checking Net n3133
*** Checking Net n3134
*** Checking Net n3135
*** Checking Net n3136
*** Checking Net n3137
*** Checking Net n3138
*** Checking Net n3139
*** Checking Net n3140
*** Checking Net n3141
*** Checking Net n3142
*** Checking Net n3143
*** Checking Net n3144
*** Checking Net n3145
*** Checking Net n3146
*** Checking Net n3147
*** Checking Net n3148
*** Checking Net n3149
*** Checking Net n3150
*** Checking Net n3151
*** Checking Net n3152
*** Checking Net n3153
*** Checking Net n3154
*** Checking Net n3155
*** Checking Net n3156
*** Checking Net n3157
*** Checking Net n3158
*** Checking Net n3159
*** Checking Net n3160
*** Checking Net n3161
*** Checking Net n3162
*** Checking Net n3163
*** Checking Net n3164
*** Checking Net n3165
*** Checking Net n3166
*** Checking Net n3167
*** Checking Net n3168
*** Checking Net n3169
*** Checking Net n3170
*** Checking Net n3171
*** Checking Net n3172
*** Checking Net n3173
*** Checking Net n3174
*** Checking Net n3175
*** Checking Net n3176
*** Checking Net n3177
*** Checking Net n3178
*** Checking Net n3179
*** Checking Net n3180
*** Checking Net n3181
*** Checking Net n3182
*** Checking Net n3183
*** Checking Net n3184
*** Checking Net n3185
*** Checking Net n3186
*** Checking Net n3187
*** Checking Net n3188
*** Checking Net n3189
*** Checking Net n3190
*** Checking Net n3191
*** Checking Net n3192
*** Checking Net n3193
*** Checking Net n3194
*** Checking Net n3195
*** Checking Net n3196
*** Checking Net n3197
*** Checking Net n3198
*** Checking Net n3199
*** Checking Net n3200
*** Checking Net n3201
*** Checking Net n3202
*** Checking Net n3203
*** Checking Net n3204
*** Checking Net n3205
*** Checking Net n3206
*** Checking Net n3207
*** Checking Net n3208
*** Checking Net n3209
*** Checking Net n3210
*** Checking Net n3211
*** Checking Net n3212
*** Checking Net n3213
*** Checking Net n3214
*** Checking Net n3215
*** Checking Net n3216
*** Checking Net n3217
*** Checking Net n3218
*** Checking Net n3219
*** Checking Net n3220
*** Checking Net n3221
*** Checking Net n3222
*** Checking Net n3223
*** Checking Net n3224
*** Checking Net n3225
*** Checking Net n3226
*** Checking Net n3227
*** Checking Net n3228
*** Checking Net n3229
*** Checking Net n3230
*** Checking Net n3231
*** Checking Net n3232
*** Checking Net n3233
*** Checking Net n3234
*** Checking Net n3235
*** Checking Net n3236
*** Checking Net n3237
*** Checking Net n3238
*** Checking Net n3239
*** Checking Net n3240
*** Checking Net n3241
*** Checking Net n3242
*** Checking Net n3243
*** Checking Net n3244
*** Checking Net n3245
*** Checking Net n3246
*** Checking Net n3247
*** Checking Net n3248
*** Checking Net n3249
*** Checking Net n3250
*** Checking Net n3251
*** Checking Net n3252
*** Checking Net n3253
*** Checking Net n3254
*** Checking Net n3255
*** Checking Net n3256
*** Checking Net n3257
*** Checking Net n3258
*** Checking Net n3259
*** Checking Net n3260
*** Checking Net n3261
*** Checking Net n3262
*** Checking Net n3263
*** Checking Net n3264
*** Checking Net n3265
*** Checking Net n3266
*** Checking Net n3267
*** Checking Net n3268
*** Checking Net n3269
*** Checking Net n3270
*** Checking Net n3271
*** Checking Net n3272
*** Checking Net n3273
*** Checking Net n3274
*** Checking Net n3275
*** Checking Net n3276
*** Checking Net n3277
*** Checking Net n3278
*** Checking Net n3279
*** Checking Net n3280
*** Checking Net n3281
*** Checking Net n3282
*** Checking Net n3283
*** Checking Net n3284
*** Checking Net n3285
*** Checking Net n3286
*** Checking Net n3287
*** Checking Net n3288
*** Checking Net n3289
*** Checking Net n3290
*** Checking Net n3291
*** Checking Net n3292
*** Checking Net n3293
*** Checking Net n3294
*** Checking Net n3295
*** Checking Net n3296
*** Checking Net n3297
*** Checking Net n3298
*** Checking Net n3299
*** Checking Net n3300
*** Checking Net n3301
*** Checking Net n3302
*** Checking Net n3303
*** Checking Net n3304
*** Checking Net n3305
*** Checking Net n3306
*** Checking Net n3307
*** Checking Net n3308
*** Checking Net n3309
*** Checking Net n3310
*** Checking Net n3311
*** Checking Net n3312
*** Checking Net n3313
*** Checking Net n3314
*** Checking Net n3315
*** Checking Net n3316
*** Checking Net n3317
*** Checking Net n3318
*** Checking Net n3319
*** Checking Net n3320
*** Checking Net n3321
*** Checking Net n3322
*** Checking Net n3323
*** Checking Net n3324
*** Checking Net n3325
*** Checking Net n3326
*** Checking Net n3327
*** Checking Net n3328
*** Checking Net n3329
*** Checking Net n3330
*** Checking Net n3331
*** Checking Net n3332
*** Checking Net n3333
*** Checking Net n3334
*** Checking Net n3335
*** Checking Net n3336
*** Checking Net n3337
*** Checking Net n3338
*** Checking Net n3339
*** Checking Net n3340
*** Checking Net n3341
*** Checking Net n3342
*** Checking Net n3343
*** Checking Net n3344
*** Checking Net n3345
*** Checking Net n3346
*** Checking Net n3347
*** Checking Net n3348
*** Checking Net n3349
*** Checking Net n3350
*** Checking Net n3351
*** Checking Net n3352
*** Checking Net n3353
*** Checking Net n3354
*** Checking Net n3355
*** Checking Net n3356
*** Checking Net n3357
*** Checking Net n3358
*** Checking Net n3359
*** Checking Net n3360
*** Checking Net n3361
*** Checking Net n3362
*** Checking Net n3363
*** Checking Net n3364
*** Checking Net n3365
*** Checking Net n3366
*** Checking Net n3367
*** Checking Net n3368
*** Checking Net n3369
*** Checking Net n3370
*** Checking Net n3371
*** Checking Net n3372
*** Checking Net n3373
*** Checking Net n3374
*** Checking Net n3375
*** Checking Net n3376
*** Checking Net n3377
*** Checking Net n3378
*** Checking Net n3379
*** Checking Net n3380
*** Checking Net n3381
*** Checking Net n3382
*** Checking Net n3383
*** Checking Net n3384
*** Checking Net n3385
*** Checking Net n3386
*** Checking Net n3387
*** Checking Net n3388
*** Checking Net n3389
*** Checking Net n3390
*** Checking Net n3391
*** Checking Net n3392
*** Checking Net n3393
*** Checking Net n3394
*** Checking Net n3395
*** Checking Net n3396
*** Checking Net n3397
*** Checking Net n3398
*** Checking Net n3399
*** Checking Net n3400
*** Checking Net n3401
*** Checking Net n3402
*** Checking Net n3403
*** Checking Net n3404
*** Checking Net n3405
*** Checking Net n3406
*** Checking Net n3407
*** Checking Net n3408
*** Checking Net n3409
*** Checking Net n3410
*** Checking Net n3411
*** Checking Net n3412
*** Checking Net n3413
*** Checking Net n3414
*** Checking Net n3415
*** Checking Net n3416
*** Checking Net n3417
*** Checking Net n3418
*** Checking Net n3419
*** Checking Net n3420
*** Checking Net n3421
*** Checking Net n3422
*** Checking Net n3423
*** Checking Net n3424
*** Checking Net n3425
*** Checking Net n3426
*** Checking Net n3427
*** Checking Net n3428
*** Checking Net n3429
*** Checking Net n3430
*** Checking Net n3431
*** Checking Net n3432
*** Checking Net n3433
*** Checking Net n3434
*** Checking Net n3435
*** Checking Net n3436
*** Checking Net n3437
*** Checking Net n3438
*** Checking Net n3439
*** Checking Net n3440
*** Checking Net n3441
*** Checking Net n3442
*** Checking Net n3443
*** Checking Net n3444
*** Checking Net n3445
*** Checking Net n3446
*** Checking Net n3447
*** Checking Net n3448
*** Checking Net n3449
*** Checking Net n3450
*** Checking Net n3451
*** Checking Net n3452
*** Checking Net n3453
*** Checking Net n3454
*** Checking Net n3455
*** Checking Net n3456
*** Checking Net n3457
*** Checking Net n3458
*** Checking Net n3459
*** Checking Net n3460
*** Checking Net n3461
*** Checking Net n3462
*** Checking Net n3463
*** Checking Net n3464
*** Checking Net n3465
*** Checking Net n3466
*** Checking Net n3467
*** Checking Net n3468
*** Checking Net n3469
*** Checking Net n3470
*** Checking Net n3471
*** Checking Net n3472
*** Checking Net n3473
*** Checking Net n3474
*** Checking Net n3475
*** Checking Net n3476
*** Checking Net n3477
*** Checking Net n3478
*** Checking Net n3479
*** Checking Net n3480
*** Checking Net n3481
*** Checking Net n3482
*** Checking Net n3483
*** Checking Net n3484
*** Checking Net n3485
*** Checking Net n3486
*** Checking Net n3487
*** Checking Net n3488
*** Checking Net n3489
*** Checking Net n3490
*** Checking Net n3491
*** Checking Net n3492
*** Checking Net n3493
*** Checking Net n3494
*** Checking Net n3495
*** Checking Net n3496
*** Checking Net n3497
*** Checking Net n3498
*** Checking Net n3499
*** Checking Net n3500
*** Checking Net n3501
*** Checking Net n3502
*** Checking Net n3503
*** Checking Net n3504
*** Checking Net n3505
*** Checking Net n3506
*** Checking Net n3507
*** Checking Net n3508
*** Checking Net n3509
*** Checking Net n3510
*** Checking Net n3511
*** Checking Net n3512
*** Checking Net n3513
*** Checking Net n3514
*** Checking Net n3515
*** Checking Net n3516
*** Checking Net n3517
*** Checking Net n3518
*** Checking Net n3519
*** Checking Net n3520
*** Checking Net n3521
*** Checking Net n3522
*** Checking Net n3523
*** Checking Net n3524
*** Checking Net n3525
*** Checking Net n3526
*** Checking Net n3527
*** Checking Net n3528
*** Checking Net n3529
*** Checking Net n3530
*** Checking Net n3531
*** Checking Net n3532
*** Checking Net n3533
*** Checking Net n3534
*** Checking Net n3535
*** Checking Net n3536
*** Checking Net n3537
*** Checking Net n3538
*** Checking Net n3539
*** Checking Net n3540
*** Checking Net n3541
*** Checking Net n3542
*** Checking Net n3543
*** Checking Net n3544
*** Checking Net n3545
*** Checking Net n3546
*** Checking Net n3547
*** Checking Net n3548
*** Checking Net n3549
*** Checking Net n3550
*** Checking Net n3551
*** Checking Net n3552
*** Checking Net n3553
*** Checking Net n3554
*** Checking Net n3555
*** Checking Net n3556
*** Checking Net n3557
*** Checking Net n3558
*** Checking Net n3559
*** Checking Net n3560
*** Checking Net n3561
*** Checking Net n3562
*** Checking Net n3563
*** Checking Net n3564
*** Checking Net n3565
*** Checking Net n3566
*** Checking Net n3567
*** Checking Net n3568
*** Checking Net n3569
*** Checking Net n3570
*** Checking Net n3571
*** Checking Net n3572
*** Checking Net n3573
*** Checking Net n3574
*** Checking Net n3575
*** Checking Net n3576
*** Checking Net n3577
*** Checking Net n3578
*** Checking Net n3579
*** Checking Net n3580
*** Checking Net n3581
*** Checking Net n3582
*** Checking Net n3583
*** Checking Net n3584
*** Checking Net n3585
*** Checking Net n3586
*** Checking Net n3587
*** Checking Net n3588
*** Checking Net n3589
*** Checking Net n3590
*** Checking Net n3591
*** Checking Net n3592
*** Checking Net n3593
*** Checking Net n3594
*** Checking Net n3595
*** Checking Net n3596
*** Checking Net n3597
*** Checking Net n3598
*** Checking Net n3599
*** Checking Net n3600
*** Checking Net n3601
*** Checking Net n3602
*** Checking Net n3603
*** Checking Net n3604
*** Checking Net n3605
*** Checking Net n3606
*** Checking Net n3607
*** Checking Net n3608
*** Checking Net n3609
*** Checking Net n3610
*** Checking Net n3611
*** Checking Net n3612
*** Checking Net n3613
*** Checking Net n3614
*** Checking Net n3615
*** Checking Net n3616
*** Checking Net n3617
*** Checking Net n3618
*** Checking Net n3619
*** Checking Net n3620
*** Checking Net n3621
*** Checking Net n3622
*** Checking Net n3623
*** Checking Net n3624
*** Checking Net n3625
*** Checking Net n3626
*** Checking Net n3627
*** Checking Net n3628
*** Checking Net n3629
*** Checking Net n3630
*** Checking Net n3631
*** Checking Net n3632
*** Checking Net n3633
*** Checking Net n3634
*** Checking Net n3635
*** Checking Net n3636
*** Checking Net n3637
*** Checking Net n3638
*** Checking Net n3639
*** Checking Net n3640
*** Checking Net n3641
*** Checking Net n3642
*** Checking Net n3643
*** Checking Net n3644
*** Checking Net n3645
*** Checking Net n3646
*** Checking Net n3647
*** Checking Net n3648
*** Checking Net n3649
*** Checking Net n3650
*** Checking Net n3651
*** Checking Net n3652
*** Checking Net n3653
*** Checking Net n3654
*** Checking Net n3655
*** Checking Net n3656
*** Checking Net n3657
*** Checking Net n3658
*** Checking Net n3659
*** Checking Net n3660
*** Checking Net n3661
*** Checking Net n3662
*** Checking Net n3663
*** Checking Net n3664
*** Checking Net n3665
*** Checking Net n3666
*** Checking Net n3667
*** Checking Net n3668
*** Checking Net n3669
*** Checking Net n3670
*** Checking Net n3671
*** Checking Net n3672
*** Checking Net n3673
*** Checking Net n3674
*** Checking Net n3675
*** Checking Net n3676
*** Checking Net n3677
*** Checking Net n3678
*** Checking Net n3679
*** Checking Net n3680
*** Checking Net n3681
*** Checking Net n3682
*** Checking Net n3683
*** Checking Net n3684
*** Checking Net n3685
*** Checking Net n3686
*** Checking Net n3687
*** Checking Net n3688
*** Checking Net n3689
*** Checking Net n3690
*** Checking Net n3691
*** Checking Net n3692
*** Checking Net n3693
*** Checking Net n3694
*** Checking Net n3695
*** Checking Net n3696
*** Checking Net n3697
*** Checking Net n3698
*** Checking Net n3699
*** Checking Net n3700
*** Checking Net n3701
*** Checking Net n3702
*** Checking Net n3703
*** Checking Net n3704
*** Checking Net n3705
*** Checking Net n3706
*** Checking Net n3707
*** Checking Net n3708
*** Checking Net n3709
*** Checking Net n3710
*** Checking Net n3711
*** Checking Net n3712
*** Checking Net n3713
*** Checking Net n3714
*** Checking Net n3715
*** Checking Net n3716
*** Checking Net n3717
*** Checking Net n3718
*** Checking Net n3719
*** Checking Net n3720
*** Checking Net n3721
*** Checking Net n3722
*** Checking Net n3723
*** Checking Net n3724
*** Checking Net n3725
*** Checking Net n3726
*** Checking Net n3727
*** Checking Net n3728
*** Checking Net n3729
*** Checking Net n3730
*** Checking Net n3731
*** Checking Net n3732
*** Checking Net n3733
*** Checking Net n3734
*** Checking Net n3735
*** Checking Net n3736
*** Checking Net n3737
*** Checking Net n3738
*** Checking Net n3739
*** Checking Net n3740
*** Checking Net n3741
*** Checking Net n3742
*** Checking Net n3743
*** Checking Net n3744
*** Checking Net n3745
*** Checking Net n3746
*** Checking Net n3747
*** Checking Net n3748
*** Checking Net n3749
*** Checking Net n3750
*** Checking Net n3751
*** Checking Net n3752
*** Checking Net n3753
*** Checking Net n3754
*** Checking Net n3755
*** Checking Net n3756
*** Checking Net n3757
*** Checking Net n3759
*** Checking Net n3760
*** Checking Net n3761
*** Checking Net n3762
*** Checking Net n3763
*** Checking Net n3764
*** Checking Net n3765
*** Checking Net n3766
*** Checking Net n3767
*** Checking Net n3768
*** Checking Net n3769
*** Checking Net n3770
*** Checking Net n3771
*** Checking Net n3772
*** Checking Net n3773
*** Checking Net n3774
*** Checking Net n3775
*** Checking Net n3776
*** Checking Net n3777
*** Checking Net n3778
*** Checking Net n3779
*** Checking Net n3780
*** Checking Net n3781
*** Checking Net n3782
*** Checking Net n3783
*** Checking Net n3784
*** Checking Net n3785
*** Checking Net n3786
*** Checking Net n3787
*** Checking Net n3788
*** Checking Net n3789
*** Checking Net n3790
*** Checking Net n3791
*** Checking Net n3792
*** Checking Net n3793
*** Checking Net n3794
*** Checking Net n3795
*** Checking Net n3796
*** Checking Net n3797
*** Checking Net n3798
*** Checking Net n3799
*** Checking Net n3800
*** Checking Net n3801
*** Checking Net n3802
*** Checking Net n3803
*** Checking Net n3804
*** Checking Net n3805
*** Checking Net n3806
*** Checking Net n3807
*** Checking Net n3808
*** Checking Net n3809
*** Checking Net n3810
*** Checking Net n3811
*** Checking Net n3812
*** Checking Net n3813
*** Checking Net n3814
*** Checking Net n4210
*** Checking Net n4211
*** Checking Net n4212
*** Checking Net n4214
*** Checking Net n4217
*** Checking Net n4505
*** Checking Net n5141
*** Checking Net n5163
*** Checking Net n5166
*** Checking Net n5169
*** Checking Net n5170
*** Checking Net n5171
*** Checking Net n5172
*** Checking Net n5173
*** Checking Net n5174
*** Checking Net n5175
*** Checking Net n5176
*** Checking Net n5177
*** Checking Net n5178
*** Checking Net n5179
*** Checking Net n5180
*** Checking Net n5181
*** Checking Net n5182
*** Checking Net n5183
*** Checking Net n5184
*** Checking Net n5185
*** Checking Net n5186
*** Checking Net n5187
*** Checking Net n5188
*** Checking Net n5189
*** Checking Net n5190
*** Checking Net n5191
*** Checking Net n5192
*** Checking Net n5193
*** Checking Net n5194
*** Checking Net n5195
*** Checking Net n5197
*** Checking Net n5198
*** Checking Net n5199
*** Checking Net n5200
*** Checking Net n5201
*** Checking Net n5203
*** Checking Net n5206
*** Checking Net n5207
*** Checking Net n5208
*** Checking Net n5209
*** Checking Net n5210
*** Checking Net n5211
*** Checking Net n5212
*** Checking Net n5213
*** Checking Net n5214
*** Checking Net n5215
*** Checking Net n5216
*** Checking Net n5217
*** Checking Net n5218
*** Checking Net n5219
*** Checking Net n5220
*** Checking Net n5221
*** Checking Net n5222
*** Checking Net n5223
*** Checking Net n5224
*** Checking Net n5225
*** Checking Net n5226
*** Checking Net n5227
*** Checking Net n5228
*** Checking Net n5229
*** Checking Net n5230
*** Checking Net n5231
*** Checking Net n5233
*** Checking Net n5234
*** Checking Net n5239
*** Checking Net n5240
*** Checking Net n5241
*** Checking Net n5242
*** Checking Net n5243
*** Checking Net n5244
*** Checking Net n5245
*** Checking Net n5246
*** Checking Net n5247
*** Checking Net n5248
*** Checking Net n5249
*** Checking Net n5250
*** Checking Net n5251
*** Checking Net n5252
*** Checking Net n5253
*** Checking Net n5254
*** Checking Net n5255
*** Checking Net n5256
*** Checking Net n5257
*** Checking Net n5258
*** Checking Net n5259
*** Checking Net n5260
*** Checking Net n5261
*** Checking Net n5262
*** Checking Net n5263
*** Checking Net n5264
*** Checking Net n5265
*** Checking Net n5267
*** Checking Net n5268
*** Checking Net n5269
*** Checking Net n5270
*** Checking Net n5271
*** Checking Net n5272
*** Checking Net n5273
*** Checking Net n5274
*** Checking Net n5275
*** Checking Net n5276
*** Checking Net n5277
*** Checking Net n5278
*** Checking Net n5279
*** Checking Net n5280
*** Checking Net n5281
*** Checking Net n5282
*** Checking Net n5287
*** Checking Net n5289
*** Checking Net n5290
*** Checking Net n5291
*** Checking Net n5292
*** Checking Net n5293
*** Checking Net n5294
*** Checking Net n5295
*** Checking Net n5296
*** Checking Net n5297
*** Checking Net n5298
*** Checking Net n5299
*** Checking Net n5300
*** Checking Net n5301
*** Checking Net n5302
*** Checking Net n5303
*** Checking Net n5304
*** Checking Net n5305
*** Checking Net n5306
*** Checking Net n5307
*** Checking Net n5308
*** Checking Net n5309
*** Checking Net n5310
*** Checking Net n5311
*** Checking Net n5312
*** Checking Net n5313
*** Checking Net n5314
*** Checking Net n5315
*** Checking Net n5316
*** Checking Net n5317
*** Checking Net n5318
*** Checking Net n5319
*** Checking Net n5320
*** Checking Net n5321
*** Checking Net n5322
*** Checking Net n5323
*** Checking Net n5324
*** Checking Net n5325
*** Checking Net n5326
*** Checking Net n5327
*** Checking Net n5328
*** Checking Net n5330
*** Checking Net n5331
*** Checking Net n5332
*** Checking Net n5333
*** Checking Net n5334
*** Checking Net n5335
*** Checking Net n5336
*** Checking Net n5337
*** Checking Net n5338
*** Checking Net n5339
*** Checking Net n5340
*** Checking Net n5341
*** Checking Net n5342
*** Checking Net n5343
*** Checking Net n5344
*** Checking Net n5345
*** Checking Net n5346
*** Checking Net n5347
*** Checking Net n5348
*** Checking Net n5349
*** Checking Net n5350
*** Checking Net n5351
*** Checking Net n5352
*** Checking Net n5353
*** Checking Net n5354
*** Checking Net n5355
*** Checking Net n5356
*** Checking Net n5357
*** Checking Net n5358
*** Checking Net n5359
*** Checking Net n5360
*** Checking Net n5361
*** Checking Net n5362
*** Checking Net n5363
*** Checking Net n5364
*** Checking Net n5365
*** Checking Net n5366
*** Checking Net n5367
*** Checking Net n5368
*** Checking Net n5369
*** Checking Net n5370
*** Checking Net n5371
*** Checking Net n5372
*** Checking Net n5373
*** Checking Net n5374
*** Checking Net n5375
*** Checking Net n5376
*** Checking Net n5377
*** Checking Net n5378
*** Checking Net n5379
*** Checking Net n5380
*** Checking Net n5381
*** Checking Net n5382
*** Checking Net n5383
*** Checking Net n5384
*** Checking Net n5385
*** Checking Net n5386
*** Checking Net n5387
*** Checking Net n5388
*** Checking Net n5389
*** Checking Net n5390
*** Checking Net n5391
*** Checking Net n5392
*** Checking Net n5393
*** Checking Net n5394
*** Checking Net n5395
*** Checking Net n5396
*** Checking Net n5397
*** Checking Net n5398
*** Checking Net n5399
*** Checking Net n5400
*** Checking Net n5401
*** Checking Net n5402
*** Checking Net n5403
*** Checking Net n5404
*** Checking Net n5405
*** Checking Net n5406
*** Checking Net n5407
*** Checking Net n5408
*** Checking Net n5409
*** Checking Net n5410
*** Checking Net n5411
*** Checking Net n5412
*** Checking Net n5413
*** Checking Net n5414
*** Checking Net n5415
*** Checking Net n5416
*** Checking Net n5417
*** Checking Net n5418
*** Checking Net n5419
*** Checking Net n5420
*** Checking Net n5421
*** Checking Net n5422
*** Checking Net n5423
*** Checking Net n5424
*** Checking Net n5425
*** Checking Net n5426
*** Checking Net n5427
*** Checking Net n5428
*** Checking Net n5429
*** Checking Net n5430
*** Checking Net n5431
*** Checking Net n5432
*** Checking Net n5433
*** Checking Net n5434
*** Checking Net n5435
*** Checking Net n5436
*** Checking Net n5437
*** Checking Net n5438
*** Checking Net n5439
*** Checking Net n5440
*** Checking Net n5441
*** Checking Net n5442
*** Checking Net n5443
*** Checking Net n5444
*** Checking Net n5445
*** Checking Net n5446
*** Checking Net n5447
*** Checking Net n5448
*** Checking Net n5449
*** Checking Net n5450
*** Checking Net n5451
*** Checking Net n5452
*** Checking Net n5453
*** Checking Net n5454
*** Checking Net n5455
*** Checking Net n5456
*** Checking Net n5457
*** Checking Net n5458
*** Checking Net n5459
*** Checking Net n5460
*** Checking Net n5461
*** Checking Net n5462
*** Checking Net n5463
*** Checking Net n5464
*** Checking Net n5465
*** Checking Net n5466
*** Checking Net n5467
*** Checking Net n5468
*** Checking Net n5469
*** Checking Net n5470
*** Checking Net n5471
*** Checking Net n5472
*** Checking Net n5473
*** Checking Net n5474
*** Checking Net n5475
*** Checking Net n5476
*** Checking Net n5477
*** Checking Net n5478
*** Checking Net n5479
*** Checking Net n5480
*** Checking Net n5481
*** Checking Net n5482
*** Checking Net n5483
*** Checking Net n5484
*** Checking Net n5485
*** Checking Net n5486
*** Checking Net n5487
*** Checking Net n5488
*** Checking Net n5489
*** Checking Net n5490
*** Checking Net n5491
*** Checking Net n5492
*** Checking Net n5493
*** Checking Net n5494
*** Checking Net n5495
*** Checking Net n5496
*** Checking Net n5497
*** Checking Net n5498
*** Checking Net n5499
*** Checking Net n5500
*** Checking Net n5501
*** Checking Net n5502
*** Checking Net n5503
*** Checking Net n5504
*** Checking Net n5505
*** Checking Net n5506
*** Checking Net n5507
*** Checking Net n5508
*** Checking Net n5509
*** Checking Net n5510
*** Checking Net n5511
*** Checking Net n5512
*** Checking Net n5513
*** Checking Net n5514
*** Checking Net n5515
*** Checking Net n5516
*** Checking Net n5517
*** Checking Net n5518
*** Checking Net n5519
*** Checking Net n5520
*** Checking Net n5521
*** Checking Net n5522
*** Checking Net n5523
*** Checking Net n5524
*** Checking Net n5525
*** Checking Net n5526
*** Checking Net n5527
*** Checking Net n5528
*** Checking Net n5529
*** Checking Net n5530
*** Checking Net n5531
*** Checking Net n5532
*** Checking Net n5533
*** Checking Net n5534
*** Checking Net n5535
*** Checking Net n5536
*** Checking Net n5537
*** Checking Net n5538
*** Checking Net n5539
*** Checking Net n5540
*** Checking Net n5541
*** Checking Net n5542
*** Checking Net n5543
*** Checking Net n5544
*** Checking Net n5545
*** Checking Net n5546
*** Checking Net n5547
*** Checking Net n5548
*** Checking Net n5549
*** Checking Net n5550
*** Checking Net n5551
*** Checking Net n5552
*** Checking Net n5553
*** Checking Net n5554
*** Checking Net n5555
*** Checking Net n5556
*** Checking Net n5557
*** Checking Net n5558
*** Checking Net n5559
*** Checking Net n5560
*** Checking Net n5561
*** Checking Net n5562
*** Checking Net n5563
*** Checking Net n5564
*** Checking Net n5565
*** Checking Net n5566
*** Checking Net n5567
*** Checking Net n5568
*** Checking Net n5569
*** Checking Net n5570
*** Checking Net n5571
*** Checking Net n5572
*** Checking Net n5573
*** Checking Net n5574
*** Checking Net n5575
*** Checking Net n5576
*** Checking Net n5577
*** Checking Net n5578
*** Checking Net n5579
*** Checking Net n5580
*** Checking Net n5581
*** Checking Net n5582
*** Checking Net n5583
*** Checking Net n5584
*** Checking Net n5585
*** Checking Net n5586
*** Checking Net n5587
*** Checking Net n5588
*** Checking Net n5589
*** Checking Net n5590
*** Checking Net n5591
*** Checking Net n5592
*** Checking Net n5593
*** Checking Net n5594
*** Checking Net n5595
*** Checking Net n5596
*** Checking Net n5597
*** Checking Net n5598
*** Checking Net n5599
*** Checking Net n5600
*** Checking Net n5601
*** Checking Net n5602
*** Checking Net n5603
*** Checking Net n5604
*** Checking Net n5605
*** Checking Net n5606
*** Checking Net n5607
*** Checking Net n5608
*** Checking Net n5609
*** Checking Net n5610
*** Checking Net n5611
*** Checking Net n5612
*** Checking Net n5613
*** Checking Net n5614
*** Checking Net n5615
*** Checking Net n5616
*** Checking Net n5617
*** Checking Net n5618
*** Checking Net n5619
*** Checking Net n5620
*** Checking Net n5621
*** Checking Net n5622
*** Checking Net n5623
*** Checking Net n5624
*** Checking Net n5625
*** Checking Net n5626
*** Checking Net n5627
*** Checking Net n5628
*** Checking Net n5629
*** Checking Net n5630
*** Checking Net n5631
*** Checking Net n5632
*** Checking Net n5633
*** Checking Net n5634
*** Checking Net n5635
*** Checking Net n5636
*** Checking Net n5637
*** Checking Net n5638
*** Checking Net n5639
*** Checking Net n5640
*** Checking Net n5641
*** Checking Net n5642
*** Checking Net n5643
*** Checking Net n5644
*** Checking Net n5645
*** Checking Net n5646
*** Checking Net n5647
*** Checking Net n5648
*** Checking Net n5649
*** Checking Net n5650
*** Checking Net n5651
*** Checking Net n5652
*** Checking Net n5653
*** Checking Net n5654
*** Checking Net n5655
*** Checking Net n5656
*** Checking Net n5657
*** Checking Net n5658
*** Checking Net n5659
*** Checking Net n5660
*** Checking Net n5661
*** Checking Net n5662
*** Checking Net n5663
*** Checking Net n5664
*** Checking Net n5665
*** Checking Net n5666
*** Checking Net n5667
*** Checking Net n5668
*** Checking Net n5669
*** Checking Net n5670
*** Checking Net n5671
*** Checking Net n5672
*** Checking Net n5673
*** Checking Net n5674
*** Checking Net n5675
*** Checking Net n5676
*** Checking Net n5677
*** Checking Net n5678
*** Checking Net n5679
*** Checking Net n5680
*** Checking Net n5681
*** Checking Net n5682
*** Checking Net n5683
*** Checking Net n5684
*** Checking Net n5685
*** Checking Net n5686
*** Checking Net n5687
*** Checking Net n5688
*** Checking Net n5689
*** Checking Net n5690
*** Checking Net n5691
*** Checking Net n5692
*** Checking Net n5693
*** Checking Net n5694
*** Checking Net n5695
*** Checking Net n5696
*** Checking Net n5697
*** Checking Net n5698
*** Checking Net n5699
*** Checking Net n5700
*** Checking Net n5701
*** Checking Net n5702
*** Checking Net n5703
*** Checking Net n5704
*** Checking Net n5705
*** Checking Net n5706
*** Checking Net n5707
*** Checking Net n5708
*** Checking Net n5709
*** Checking Net n5710
*** Checking Net n5711
*** Checking Net n5712
*** Checking Net n5713
*** Checking Net n5714
*** Checking Net n5715
*** Checking Net n5716
*** Checking Net n5717
*** Checking Net n5718
*** Checking Net n5719
*** Checking Net n5720
*** Checking Net n5721
*** Checking Net n5722
*** Checking Net n5745
*** Checking Net n5746
*** Checking Net n5748
*** Checking Net n5749
*** Checking Net n5750
*** Checking Net n5751
*** Checking Net n5752
*** Checking Net n5753
*** Checking Net n5754
*** Checking Net n5755
*** Checking Net n5756
*** Checking Net n5757
*** Checking Net n5758
*** Checking Net n5759
*** Checking Net n5760
*** Checking Net n5761
*** Checking Net n5762
*** Checking Net n5763
*** Checking Net n5764
*** Checking Net n5765
*** Checking Net n5766
*** Checking Net n5767
*** Checking Net n5768
*** Checking Net n5769
*** Checking Net n5770
*** Checking Net n5771
*** Checking Net n5772
*** Checking Net n5773
*** Checking Net n5774
*** Checking Net n5775
*** Checking Net n5776
*** Checking Net n5777
*** Checking Net n5778
*** Checking Net n5779
*** Checking Net n5780
*** Checking Net n5781
*** Checking Net n5782
*** Checking Net n5783
*** Checking Net n5784
*** Checking Net n5785
*** Checking Net n5786
*** Checking Net n5787
*** Checking Net n5788
*** Checking Net n5789
*** Checking Net n5790
*** Checking Net n5791
*** Checking Net n5792
*** Checking Net n5793
*** Checking Net n5794
*** Checking Net n5795
*** Checking Net n5796
*** Checking Net n5797
*** Checking Net n5798
*** Checking Net n5799
*** Checking Net n5800
*** Checking Net n5801
*** Checking Net n5802
*** Checking Net n5803
*** Checking Net n5804
*** Checking Net n5805
*** Checking Net n5806
*** Checking Net n5807
*** Checking Net n5808
*** Checking Net n5809
*** Checking Net n5810
*** Checking Net n5811
*** Checking Net n5812
*** Checking Net n5813
*** Checking Net n5814
*** Checking Net n5815
*** Checking Net n5816
*** Checking Net n5817
*** Checking Net n5818
*** Checking Net n5819
*** Checking Net n5820
*** Checking Net n5821
*** Checking Net n5822
*** Checking Net n5823
*** Checking Net n5824
*** Checking Net n5825
*** Checking Net n5826
*** Checking Net n5827
*** Checking Net n5828
*** Checking Net n5829
*** Checking Net n5830
*** Checking Net n5831
*** Checking Net n5832
*** Checking Net n5833
*** Checking Net n5834
*** Checking Net n5835
*** Checking Net n5836
*** Checking Net n5837
*** Checking Net n5838
*** Checking Net n5839
*** Checking Net n5840
*** Checking Net n5841
*** Checking Net n5842
*** Checking Net n5843
*** Checking Net n5844
*** Checking Net n5845
*** Checking Net n5846
*** Checking Net n5847
*** Checking Net n5848
*** Checking Net n5849
*** Checking Net n5850
*** Checking Net n5851
*** Checking Net n5852
*** Checking Net n5853
*** Checking Net n5854
*** Checking Net n5855
*** Checking Net n5856
*** Checking Net n5857
*** Checking Net n5858
*** Checking Net n5859
*** Checking Net n5860
*** Checking Net n5861
*** Checking Net n5862
*** Checking Net n5863
*** Checking Net n5864
*** Checking Net n5865
*** Checking Net n5866
*** Checking Net n5867
*** Checking Net n5868
*** Checking Net n5869
*** Checking Net n5870
*** Checking Net n5871
*** Checking Net n5872
*** Checking Net n5873
*** Checking Net SYNOPSYS_UNCONNECTED_1
*** Checking Net SYNOPSYS_UNCONNECTED_2
*** Checking Net SYNOPSYS_UNCONNECTED_3
*** Checking Net IR[30]
*** Checking Net IR[29]
*** Checking Net IR[28]
*** Checking Net IR[27]
*** Checking Net IR[26]
*** Checking Net IR[25]
*** Checking Net IR[24]
*** Checking Net IR[23]
*** Checking Net IR[22]
*** Checking Net IR[21]
*** Checking Net IR[20]
*** Checking Net IR[19]
*** Checking Net IR[18]
*** Checking Net IR[17]
*** Checking Net IR[16]
*** Checking Net IR[15]
*** Checking Net IR[14]
*** Checking Net IR[13]
*** Checking Net IR[12]
*** Checking Net IR[11]
*** Checking Net IR[10]
*** Checking Net IR[9]
*** Checking Net IR[8]
*** Checking Net IR[7]
*** Checking Net IR[6]
*** Checking Net IR[5]
*** Checking Net IR[4]
*** Checking Net IR[3]
*** Checking Net IR[2]
*** Checking Net IR[1]
*** Checking Net IR[0]
*** Checking Net reg0[31]
*** Checking Net reg0[30]
*** Checking Net reg0[29]
*** Checking Net reg0[28]
*** Checking Net reg0[27]
*** Checking Net reg0[26]
*** Checking Net reg0[25]
*** Checking Net reg0[24]
*** Checking Net reg0[23]
*** Checking Net reg0[22]
*** Checking Net reg0[21]
*** Checking Net reg0[20]
*** Checking Net reg0[19]
*** Checking Net reg0[18]
*** Checking Net reg0[17]
*** Checking Net reg0[16]
*** Checking Net reg0[15]
*** Checking Net reg0[14]
*** Checking Net reg0[13]
*** Checking Net reg0[12]
*** Checking Net reg0[11]
*** Checking Net reg0[10]
*** Checking Net reg0[9]
*** Checking Net reg0[8]
*** Checking Net reg0[7]
*** Checking Net reg0[6]
*** Checking Net reg0[5]
*** Checking Net reg0[4]
*** Checking Net reg0[3]
*** Checking Net reg0[2]
*** Checking Net reg0[1]
*** Checking Net reg0[0]
*** Checking Net reg1[31]
*** Checking Net reg1[30]
*** Checking Net reg1[29]
*** Checking Net reg1[28]
*** Checking Net reg1[27]
*** Checking Net reg1[26]
*** Checking Net reg1[25]
*** Checking Net reg1[24]
*** Checking Net reg1[23]
*** Checking Net reg1[22]
*** Checking Net reg1[21]
*** Checking Net reg1[20]
*** Checking Net reg1[19]
*** Checking Net reg1[18]
*** Checking Net reg1[17]
*** Checking Net reg1[16]
*** Checking Net reg1[15]
*** Checking Net reg1[14]
*** Checking Net reg1[13]
*** Checking Net reg1[12]
*** Checking Net reg1[11]
*** Checking Net reg1[10]
*** Checking Net reg1[9]
*** Checking Net reg1[8]
*** Checking Net reg1[7]
*** Checking Net reg1[6]
*** Checking Net reg1[5]
*** Checking Net reg1[4]
*** Checking Net reg1[3]
*** Checking Net reg1[2]
*** Checking Net reg1[1]
*** Checking Net reg1[0]
*** Checking Net reg2[31]
*** Checking Net reg2[30]
*** Checking Net reg2[29]
*** Checking Net reg2[28]
*** Checking Net reg2[27]
*** Checking Net reg2[26]
*** Checking Net reg2[25]
*** Checking Net reg2[24]
*** Checking Net reg2[23]
*** Checking Net reg2[22]
*** Checking Net reg2[21]
*** Checking Net reg2[20]
*** Checking Net reg2[19]
*** Checking Net reg2[18]
*** Checking Net reg2[17]
*** Checking Net reg2[16]
*** Checking Net reg2[15]
*** Checking Net reg2[14]
*** Checking Net reg2[13]
*** Checking Net reg2[12]
*** Checking Net reg2[11]
*** Checking Net reg2[10]
*** Checking Net reg2[9]
*** Checking Net reg2[8]
*** Checking Net reg2[7]
*** Checking Net reg2[6]
*** Checking Net reg2[5]
*** Checking Net reg2[4]
*** Checking Net reg2[3]
*** Checking Net reg2[2]
*** Checking Net reg2[1]
*** Checking Net reg2[0]
*** Checking Net reg3[28]
*** Checking Net reg3[27]
*** Checking Net reg3[26]
*** Checking Net reg3[25]
*** Checking Net reg3[24]
*** Checking Net reg3[23]
*** Checking Net reg3[22]
*** Checking Net reg3[21]
*** Checking Net reg3[20]
*** Checking Net reg3[19]
*** Checking Net reg3[18]
*** Checking Net reg3[17]
*** Checking Net reg3[16]
*** Checking Net reg3[15]
*** Checking Net reg3[14]
*** Checking Net reg3[13]
*** Checking Net reg3[12]
*** Checking Net reg3[11]
*** Checking Net reg3[10]
*** Checking Net reg3[9]
*** Checking Net reg3[8]
*** Checking Net reg3[7]
*** Checking Net reg3[6]
*** Checking Net reg3[5]
*** Checking Net reg3[4]
*** Checking Net reg3[3]
*** Checking Net reg3[2]
*** Checking Net reg3[1]
*** Checking Net sub_488/CI
*** Checking Net sub_488/CO
*** Checking Net sub_488/carry[28]
*** Checking Net sub_488/carry[27]
*** Checking Net sub_488/carry[26]
*** Checking Net sub_488/carry[25]
*** Checking Net sub_488/carry[24]
*** Checking Net sub_488/carry[23]
*** Checking Net sub_488/carry[22]
*** Checking Net sub_488/carry[21]
*** Checking Net sub_488/carry[20]
*** Checking Net sub_488/carry[19]
*** Checking Net sub_488/carry[18]
*** Checking Net sub_488/carry[17]
*** Checking Net sub_488/carry[16]
*** Checking Net sub_488/carry[15]
*** Checking Net sub_488/carry[14]
*** Checking Net sub_488/carry[13]
*** Checking Net sub_488/carry[12]
*** Checking Net sub_488/carry[11]
*** Checking Net sub_488/carry[10]
*** Checking Net sub_488/carry[9]
*** Checking Net sub_488/carry[8]
*** Checking Net sub_488/carry[7]
*** Checking Net sub_488/carry[6]
*** Checking Net sub_488/carry[5]
*** Checking Net sub_488/carry[4]
*** Checking Net sub_488/carry[3]
*** Checking Net sub_488/carry[2]
*** Checking Net sub_488/carry[1]
*** Checking Net add_468/CI
*** Checking Net add_468/CO
*** Checking Net add_468/n1
*** Checking Net add_468/carry[28]
*** Checking Net add_468/carry[27]
*** Checking Net add_468/carry[26]
*** Checking Net add_468/carry[25]
*** Checking Net add_468/carry[24]
*** Checking Net add_468/carry[23]
*** Checking Net add_468/carry[22]
*** Checking Net add_468/carry[21]
*** Checking Net add_468/carry[20]
*** Checking Net add_468/carry[19]
*** Checking Net add_468/carry[18]
*** Checking Net add_468/carry[17]
*** Checking Net add_468/carry[16]
*** Checking Net add_468/carry[15]
*** Checking Net add_468/carry[14]
*** Checking Net add_468/carry[13]
*** Checking Net add_468/carry[12]
*** Checking Net add_468/carry[11]
*** Checking Net add_468/carry[10]
*** Checking Net add_468/carry[9]
*** Checking Net add_468/carry[8]
*** Checking Net add_468/carry[7]
*** Checking Net add_468/carry[6]
*** Checking Net add_468/carry[5]
*** Checking Net add_468/carry[4]
*** Checking Net add_468/carry[3]
*** Checking Net add_468/carry[2]
*** Checking Net sub_448/CI
*** Checking Net sub_448/CO
*** Checking Net sub_448/carry[28]
*** Checking Net sub_448/carry[27]
*** Checking Net sub_448/carry[26]
*** Checking Net sub_448/carry[25]
*** Checking Net sub_448/carry[24]
*** Checking Net sub_448/carry[23]
*** Checking Net sub_448/carry[22]
*** Checking Net sub_448/carry[21]
*** Checking Net sub_448/carry[20]
*** Checking Net sub_448/carry[19]
*** Checking Net sub_448/carry[18]
*** Checking Net sub_448/carry[17]
*** Checking Net sub_448/carry[16]
*** Checking Net sub_448/carry[15]
*** Checking Net sub_448/carry[14]
*** Checking Net sub_448/carry[13]
*** Checking Net sub_448/carry[12]
*** Checking Net sub_448/carry[11]
*** Checking Net sub_448/carry[10]
*** Checking Net sub_448/carry[9]
*** Checking Net sub_448/carry[8]
*** Checking Net sub_448/carry[7]
*** Checking Net sub_448/carry[6]
*** Checking Net sub_448/carry[5]
*** Checking Net sub_448/carry[4]
*** Checking Net sub_448/carry[3]
*** Checking Net sub_448/carry[2]
*** Checking Net sub_448/carry[1]
*** Checking Net add_428/CI
*** Checking Net add_428/CO
*** Checking Net add_428/n1
*** Checking Net add_428/carry[28]
*** Checking Net add_428/carry[27]
*** Checking Net add_428/carry[26]
*** Checking Net add_428/carry[25]
*** Checking Net add_428/carry[24]
*** Checking Net add_428/carry[23]
*** Checking Net add_428/carry[22]
*** Checking Net add_428/carry[21]
*** Checking Net add_428/carry[20]
*** Checking Net add_428/carry[19]
*** Checking Net add_428/carry[18]
*** Checking Net add_428/carry[17]
*** Checking Net add_428/carry[16]
*** Checking Net add_428/carry[15]
*** Checking Net add_428/carry[14]
*** Checking Net add_428/carry[13]
*** Checking Net add_428/carry[12]
*** Checking Net add_428/carry[11]
*** Checking Net add_428/carry[10]
*** Checking Net add_428/carry[9]
*** Checking Net add_428/carry[8]
*** Checking Net add_428/carry[7]
*** Checking Net add_428/carry[6]
*** Checking Net add_428/carry[5]
*** Checking Net add_428/carry[4]
*** Checking Net add_428/carry[3]
*** Checking Net add_428/carry[2]
*** Checking Net sub_408/CI
*** Checking Net sub_408/CO
*** Checking Net sub_408/carry[28]
*** Checking Net sub_408/carry[27]
*** Checking Net sub_408/carry[26]
*** Checking Net sub_408/carry[25]
*** Checking Net sub_408/carry[24]
*** Checking Net sub_408/carry[23]
*** Checking Net sub_408/carry[22]
*** Checking Net sub_408/carry[21]
*** Checking Net sub_408/carry[20]
*** Checking Net sub_408/carry[19]
*** Checking Net sub_408/carry[18]
*** Checking Net sub_408/carry[17]
*** Checking Net sub_408/carry[16]
*** Checking Net sub_408/carry[15]
*** Checking Net sub_408/carry[14]
*** Checking Net sub_408/carry[13]
*** Checking Net sub_408/carry[12]
*** Checking Net sub_408/carry[11]
*** Checking Net sub_408/carry[10]
*** Checking Net sub_408/carry[9]
*** Checking Net sub_408/carry[8]
*** Checking Net sub_408/carry[7]
*** Checking Net sub_408/carry[6]
*** Checking Net sub_408/carry[5]
*** Checking Net sub_408/carry[4]
*** Checking Net sub_408/carry[3]
*** Checking Net sub_408/carry[2]
*** Checking Net sub_408/carry[1]
*** Checking Net sub_388/CI
*** Checking Net sub_388/CO
*** Checking Net sub_388/carry[28]
*** Checking Net sub_388/carry[27]
*** Checking Net sub_388/carry[26]
*** Checking Net sub_388/carry[25]
*** Checking Net sub_388/carry[24]
*** Checking Net sub_388/carry[23]
*** Checking Net sub_388/carry[22]
*** Checking Net sub_388/carry[21]
*** Checking Net sub_388/carry[20]
*** Checking Net sub_388/carry[19]
*** Checking Net sub_388/carry[18]
*** Checking Net sub_388/carry[17]
*** Checking Net sub_388/carry[16]
*** Checking Net sub_388/carry[15]
*** Checking Net sub_388/carry[14]
*** Checking Net sub_388/carry[13]
*** Checking Net sub_388/carry[12]
*** Checking Net sub_388/carry[11]
*** Checking Net sub_388/carry[10]
*** Checking Net sub_388/carry[9]
*** Checking Net sub_388/carry[8]
*** Checking Net sub_388/carry[7]
*** Checking Net sub_388/carry[6]
*** Checking Net sub_388/carry[5]
*** Checking Net sub_388/carry[4]
*** Checking Net sub_388/carry[3]
*** Checking Net sub_388/carry[2]
*** Checking Net sub_388/carry[1]
*** Checking Net add_368/CI
**** 19:11:56 **** Processed 5000 nets.
*** Checking Net add_368/CO
*** Checking Net add_368/n1
*** Checking Net add_368/carry[28]
*** Checking Net add_368/carry[27]
*** Checking Net add_368/carry[26]
*** Checking Net add_368/carry[25]
*** Checking Net add_368/carry[24]
*** Checking Net add_368/carry[23]
*** Checking Net add_368/carry[22]
*** Checking Net add_368/carry[21]
*** Checking Net add_368/carry[20]
*** Checking Net add_368/carry[19]
*** Checking Net add_368/carry[18]
*** Checking Net add_368/carry[17]
*** Checking Net add_368/carry[16]
*** Checking Net add_368/carry[15]
*** Checking Net add_368/carry[14]
*** Checking Net add_368/carry[13]
*** Checking Net add_368/carry[12]
*** Checking Net add_368/carry[11]
*** Checking Net add_368/carry[10]
*** Checking Net add_368/carry[9]
*** Checking Net add_368/carry[8]
*** Checking Net add_368/carry[7]
*** Checking Net add_368/carry[6]
*** Checking Net add_368/carry[5]
*** Checking Net add_368/carry[4]
*** Checking Net add_368/carry[3]
*** Checking Net add_368/carry[2]
*** Checking Net add_348/CI
*** Checking Net add_348/CO
*** Checking Net add_348/n1
*** Checking Net add_348/carry[28]
*** Checking Net add_348/carry[27]
*** Checking Net add_348/carry[26]
*** Checking Net add_348/carry[25]
*** Checking Net add_348/carry[24]
*** Checking Net add_348/carry[23]
*** Checking Net add_348/carry[22]
*** Checking Net add_348/carry[21]
*** Checking Net add_348/carry[20]
*** Checking Net add_348/carry[19]
*** Checking Net add_348/carry[18]
*** Checking Net add_348/carry[17]
*** Checking Net add_348/carry[16]
*** Checking Net add_348/carry[15]
*** Checking Net add_348/carry[14]
*** Checking Net add_348/carry[13]
*** Checking Net add_348/carry[12]
*** Checking Net add_348/carry[11]
*** Checking Net add_348/carry[10]
*** Checking Net add_348/carry[9]
*** Checking Net add_348/carry[8]
*** Checking Net add_348/carry[7]
*** Checking Net add_348/carry[6]
*** Checking Net add_348/carry[5]
*** Checking Net add_348/carry[4]
*** Checking Net add_348/carry[3]
*** Checking Net add_348/carry[2]
*** Checking Net sub_273/A[28]
*** Checking Net sub_273/A[27]
*** Checking Net sub_273/A[26]
*** Checking Net sub_273/A[25]
*** Checking Net sub_273/A[24]
*** Checking Net sub_273/A[23]
*** Checking Net sub_273/A[22]
*** Checking Net sub_273/A[21]
*** Checking Net sub_273/A[20]
*** Checking Net sub_273/A[19]
*** Checking Net sub_273/A[18]
*** Checking Net sub_273/A[17]
*** Checking Net sub_273/A[16]
*** Checking Net sub_273/A[15]
*** Checking Net sub_273/A[14]
*** Checking Net sub_273/A[13]
*** Checking Net sub_273/A[12]
*** Checking Net sub_273/A[11]
*** Checking Net sub_273/A[10]
*** Checking Net sub_273/A[9]
*** Checking Net sub_273/A[8]
*** Checking Net sub_273/A[7]
*** Checking Net sub_273/A[6]
*** Checking Net sub_273/A[5]
*** Checking Net sub_273/A[4]
*** Checking Net sub_273/A[3]
*** Checking Net sub_273/A[2]
*** Checking Net sub_273/A[1]
*** Checking Net sub_273/A[0]
*** Checking Net sub_273/CI
*** Checking Net sub_273/CO
*** Checking Net sub_273/n29
*** Checking Net sub_273/n30
*** Checking Net sub_273/n31
*** Checking Net sub_273/n32
*** Checking Net sub_273/n33
*** Checking Net sub_273/n34
*** Checking Net sub_273/n35
*** Checking Net sub_273/n36
*** Checking Net sub_273/n37
*** Checking Net sub_273/n38
*** Checking Net sub_273/n39
*** Checking Net sub_273/n40
*** Checking Net sub_273/n41
*** Checking Net sub_273/n42
*** Checking Net sub_273/n43
*** Checking Net sub_273/n44
*** Checking Net sub_273/n45
*** Checking Net sub_273/n46
*** Checking Net sub_273/n47
*** Checking Net sub_273/n48
*** Checking Net sub_273/n49
*** Checking Net sub_273/n50
*** Checking Net sub_273/n51
*** Checking Net sub_273/n52
*** Checking Net sub_273/n53
*** Checking Net sub_273/n54
*** Checking Net sub_273/n55
*** Checking Net r496/TC
*** Checking Net r496/LE
*** Checking Net r496/GE
*** Checking Net r496/NE
*** Checking Net r496/n17
*** Checking Net r496/n18
*** Checking Net r496/n19
*** Checking Net r496/n21
*** Checking Net r496/n22
*** Checking Net r496/n23
*** Checking Net r496/n24
*** Checking Net r496/n25
*** Checking Net r496/n26
*** Checking Net r496/n27
*** Checking Net r496/n28
*** Checking Net r496/n29
*** Checking Net r496/n30
*** Checking Net r496/n31
*** Checking Net r496/n32
*** Checking Net r496/n33
*** Checking Net r496/n34
*** Checking Net r496/n51
*** Checking Net r496/n52
*** Checking Net r496/n53
*** Checking Net r496/n54
*** Checking Net r496/n55
*** Checking Net r496/n56
*** Checking Net r496/n57
*** Checking Net r496/n58
*** Checking Net r496/n59
*** Checking Net r496/n60
*** Checking Net r496/n61
*** Checking Net r496/n62
*** Checking Net r496/n63
*** Checking Net r496/n64
*** Checking Net r496/n65
*** Checking Net r496/n66
*** Checking Net r496/n67
*** Checking Net r496/n68
*** Checking Net r496/n69
*** Checking Net r496/n70
*** Checking Net r496/n71
*** Checking Net r496/n72
*** Checking Net r496/n73
*** Checking Net r496/n74
*** Checking Net r496/n75
*** Checking Net r496/n76
*** Checking Net r496/n77
*** Checking Net r496/n78
*** Checking Net r496/n79
*** Checking Net r496/n80
*** Checking Net r496/n81
*** Checking Net r496/n82
*** Checking Net r496/n83
*** Checking Net r496/n84
*** Checking Net r496/n85
*** Checking Net r496/n86
*** Checking Net r496/n87
*** Checking Net r496/n88
*** Checking Net r496/n89
*** Checking Net r496/n90
*** Checking Net r496/n91
*** Checking Net r496/n92
*** Checking Net r496/n93
*** Checking Net r496/n94
*** Checking Net r496/n95
*** Checking Net r496/n96
*** Checking Net r496/n97
*** Checking Net r496/n98
*** Checking Net r496/n99
*** Checking Net r496/n100
*** Checking Net r496/n101
*** Checking Net r496/n102
*** Checking Net r496/n103
*** Checking Net r496/n104
*** Checking Net r496/n105
*** Checking Net r496/n106
*** Checking Net r496/n107
*** Checking Net r496/n108
*** Checking Net r496/n109
*** Checking Net r496/n110
*** Checking Net r496/n111
*** Checking Net r496/n112
*** Checking Net r496/n113
*** Checking Net r496/n114
*** Checking Net r496/n115
*** Checking Net r496/n116
*** Checking Net r496/n117
*** Checking Net r496/n118
*** Checking Net r496/n119
*** Checking Net r496/n120
*** Checking Net r496/n121
*** Checking Net r496/n122
*** Checking Net r496/n123
*** Checking Net r496/n124
*** Checking Net r496/n125
*** Checking Net r496/n126
*** Checking Net r496/n127
*** Checking Net r496/n128
*** Checking Net r496/n129
*** Checking Net r496/n130
*** Checking Net r496/n131
*** Checking Net r496/n132
*** Checking Net r496/n133
*** Checking Net r496/n134
*** Checking Net r496/n135
*** Checking Net r496/n136
*** Checking Net r496/n137
*** Checking Net r496/n138
*** Checking Net r496/n139
*** Checking Net r496/n140
*** Checking Net r496/n141
*** Checking Net r496/n142
*** Checking Net r496/n143
*** Checking Net r496/n144
*** Checking Net r496/n145
*** Checking Net r496/n146
*** Checking Net r496/n147
*** Checking Net r496/n148
*** Checking Net r496/n149
*** Checking Net r496/n150
*** Checking Net r496/n151
*** Checking Net r496/n152
*** Checking Net r496/n153
*** Checking Net r496/n154
*** Checking Net r496/n155
*** Checking Net r496/n156
*** Checking Net r496/n157
*** Checking Net r496/n158
*** Checking Net r496/n159
*** Checking Net r496/n160
*** Checking Net r496/n161
*** Checking Net r496/n162
*** Checking Net r496/n163
*** Checking Net r496/n164
*** Checking Net r496/n165
*** Checking Net r496/n166
*** Checking Net r496/n167
*** Checking Net r496/n168
*** Checking Net r496/n169
*** Checking Net r496/n170
*** Checking Net r496/n171
*** Checking Net r496/n172
*** Checking Net r496/n173
*** Checking Net r496/n174
*** Checking Net r496/n175
*** Checking Net r496/n176
*** Checking Net r496/n177
*** Checking Net r496/n178
*** Checking Net r496/n179
*** Checking Net r496/n180
*** Checking Net r496/n181
*** Checking Net r496/n182
*** Checking Net r496/n183
*** Checking Net r496/n184
*** Checking Net r496/n185
*** Checking Net r496/n186
*** Checking Net r496/n187
*** Checking Net r496/n188
*** Checking Net r493/A[31]
*** Checking Net r493/A[30]
*** Checking Net r493/A[29]
*** Checking Net r493/A[28]
*** Checking Net r493/A[27]
*** Checking Net r493/A[26]
*** Checking Net r493/A[25]
*** Checking Net r493/A[24]
*** Checking Net r493/A[23]
*** Checking Net r493/A[22]
*** Checking Net r493/A[21]
*** Checking Net r493/A[20]
*** Checking Net r493/A[19]
*** Checking Net r493/A[18]
*** Checking Net r493/A[17]
*** Checking Net r493/A[16]
*** Checking Net r493/A[15]
*** Checking Net r493/A[14]
*** Checking Net r493/A[13]
*** Checking Net r493/A[12]
*** Checking Net r493/A[11]
*** Checking Net r493/A[10]
*** Checking Net r493/A[9]
*** Checking Net r493/A[8]
*** Checking Net r493/A[7]
*** Checking Net r493/A[6]
*** Checking Net r493/A[5]
*** Checking Net r493/A[4]
*** Checking Net r493/A[3]
*** Checking Net r493/A[2]
*** Checking Net r493/A[1]
*** Checking Net r493/CI
*** Checking Net r493/CO
*** Checking Net r493/n30
*** Checking Net r493/n31
*** Checking Net r493/n32
*** Checking Net r493/n33
*** Checking Net r493/n34
*** Checking Net r493/n35
*** Checking Net r493/n36
*** Checking Net r493/n37
*** Checking Net r493/n38
*** Checking Net r493/n39
*** Checking Net r493/n40
*** Checking Net r493/n41
*** Checking Net r493/n42
*** Checking Net r493/n43
*** Checking Net r493/n44
*** Checking Net r493/n45
*** Checking Net r493/n46
*** Checking Net r493/n47
*** Checking Net r493/n48
*** Checking Net r493/n49
*** Checking Net r493/n50
*** Checking Net r493/n51
*** Checking Net r493/n52
*** Checking Net r493/n53
*** Checking Net r493/n54
*** Checking Net r493/n55
*** Checking Net r493/n56
*** Checking Net r493/n57
*** Checking Net r493/n58
*** Checking Net r493/n60
*** Checking Net r493/n61
*** Checking Net add_122/A[30]
*** Checking Net add_122/A[29]
*** Checking Net add_122/B[30]
*** Checking Net add_122/B[29]
*** Checking Net add_122/B[28]
*** Checking Net add_122/B[27]
*** Checking Net add_122/B[26]
*** Checking Net add_122/B[25]
*** Checking Net add_122/B[24]
*** Checking Net add_122/B[23]
*** Checking Net add_122/B[22]
*** Checking Net add_122/B[21]
*** Checking Net add_122/B[20]
*** Checking Net add_122/B[19]
*** Checking Net add_122/B[18]
*** Checking Net add_122/B[17]
*** Checking Net add_122/B[16]
*** Checking Net add_122/B[15]
*** Checking Net add_122/B[14]
*** Checking Net add_122/B[13]
*** Checking Net add_122/B[12]
*** Checking Net add_122/B[11]
*** Checking Net add_122/B[10]
*** Checking Net add_122/B[9]
*** Checking Net add_122/B[8]
*** Checking Net add_122/B[7]
*** Checking Net add_122/B[6]
*** Checking Net add_122/B[5]
*** Checking Net add_122/B[4]
*** Checking Net add_122/B[3]
*** Checking Net add_122/B[2]
*** Checking Net add_122/B[1]
*** Checking Net add_122/B[0]
*** Checking Net add_122/CI
*** Checking Net add_122/CO
*** Checking Net add_122/n3
*** Checking Net add_122/n5
*** Checking Net add_122/n7
*** Checking Net add_122/n9
*** Checking Net add_122/n11
*** Checking Net add_122/n13
*** Checking Net add_122/n14
*** Checking Net add_122/n15
*** Checking Net add_122/n16
*** Checking Net add_122/n17
*** Checking Net add_122/n18
*** Checking Net add_122/n19
*** Checking Net add_122/n20
*** Checking Net add_122/n21
*** Checking Net add_122/n22
*** Checking Net add_122/n23
*** Checking Net add_122/n24
*** Checking Net add_122/n25
*** Checking Net add_122/n26
*** Checking Net add_122/n27
*** Checking Net add_122/n28
*** Checking Net add_122/n29
*** Checking Net add_122/n30
*** Checking Net add_122/n31
*** Checking Net r491/CI
*** Checking Net r491/CO
*** Checking Net r491/carry[29]
*** Checking Net r491/carry[28]
*** Checking Net r491/carry[27]
*** Checking Net r491/carry[26]
*** Checking Net r491/carry[25]
*** Checking Net r491/carry[24]
*** Checking Net r491/carry[23]
*** Checking Net r491/carry[22]
*** Checking Net r491/carry[21]
*** Checking Net r491/carry[20]
*** Checking Net r491/carry[19]
*** Checking Net r491/carry[18]
*** Checking Net r491/carry[17]
*** Checking Net r491/carry[16]
*** Checking Net r491/carry[15]
*** Checking Net r491/carry[14]
*** Checking Net r491/carry[13]
*** Checking Net r491/carry[12]
*** Checking Net r491/carry[11]
*** Checking Net r491/carry[10]
*** Checking Net r491/carry[9]
*** Checking Net r491/carry[8]
*** Checking Net r491/carry[7]
*** Checking Net r491/carry[6]
*** Checking Net r491/carry[5]
*** Checking Net r491/carry[4]
*** Checking Net r491/carry[3]
*** Checking Net r491/carry[2]
*** Checking Net r491/carry[1]
*** Checking Net r489/CI
*** Checking Net r489/CO
*** Checking Net r489/n2
*** Checking Net r489/carry[29]
*** Checking Net r489/carry[28]
*** Checking Net r489/carry[27]
*** Checking Net r489/carry[26]
*** Checking Net r489/carry[25]
*** Checking Net r489/carry[24]
*** Checking Net r489/carry[23]
*** Checking Net r489/carry[22]
*** Checking Net r489/carry[21]
*** Checking Net r489/carry[20]
*** Checking Net r489/carry[19]
*** Checking Net r489/carry[18]
*** Checking Net r489/carry[17]
*** Checking Net r489/carry[16]
*** Checking Net r489/carry[15]
*** Checking Net r489/carry[14]
*** Checking Net r489/carry[13]
*** Checking Net r489/carry[12]
*** Checking Net r489/carry[11]
*** Checking Net r489/carry[10]
*** Checking Net r489/carry[9]
*** Checking Net r489/carry[8]
*** Checking Net r489/carry[7]
*** Checking Net r489/carry[6]
*** Checking Net r489/carry[5]
*** Checking Net r489/carry[4]
*** Checking Net r489/carry[3]
*** Checking Net r489/carry[2]
*** Checking Net r487/CI
*** Checking Net r487/CO
*** Checking Net r487/carry[29]
*** Checking Net r487/carry[28]
*** Checking Net r487/carry[27]
*** Checking Net r487/carry[26]
*** Checking Net r487/carry[25]
*** Checking Net r487/carry[24]
*** Checking Net r487/carry[23]
*** Checking Net r487/carry[22]
*** Checking Net r487/carry[21]
*** Checking Net r487/carry[20]
*** Checking Net r487/carry[19]
*** Checking Net r487/carry[18]
*** Checking Net r487/carry[17]
*** Checking Net r487/carry[16]
*** Checking Net r487/carry[15]
*** Checking Net r487/carry[14]
*** Checking Net r487/carry[13]
*** Checking Net r487/carry[12]
*** Checking Net r487/carry[11]
*** Checking Net r487/carry[10]
*** Checking Net r487/carry[9]
*** Checking Net r487/carry[8]
*** Checking Net r487/carry[7]
*** Checking Net r487/carry[6]
*** Checking Net r487/carry[5]
*** Checking Net r487/carry[4]
*** Checking Net r487/carry[3]
*** Checking Net r487/carry[2]
*** Checking Net r487/carry[1]
*** Checking Net r485/CI
*** Checking Net r485/CO
*** Checking Net r485/n1
*** Checking Net r485/carry[29]
*** Checking Net r485/carry[28]
*** Checking Net r485/carry[27]
*** Checking Net r485/carry[26]
*** Checking Net r485/carry[25]
*** Checking Net r485/carry[24]
*** Checking Net r485/carry[23]
*** Checking Net r485/carry[22]
*** Checking Net r485/carry[21]
*** Checking Net r485/carry[20]
*** Checking Net r485/carry[19]
*** Checking Net r485/carry[18]
*** Checking Net r485/carry[17]
*** Checking Net r485/carry[16]
*** Checking Net r485/carry[15]
*** Checking Net r485/carry[14]
*** Checking Net r485/carry[13]
*** Checking Net r485/carry[12]
*** Checking Net r485/carry[11]
*** Checking Net r485/carry[10]
*** Checking Net r485/carry[9]
*** Checking Net r485/carry[8]
*** Checking Net r485/carry[7]
*** Checking Net r485/carry[6]
*** Checking Net r485/carry[5]
*** Checking Net r485/carry[4]
*** Checking Net r485/carry[3]
*** Checking Net r485/carry[2]
*** Checking Net r483/CI
*** Checking Net r483/CO
*** Checking Net r483/carry[29]
*** Checking Net r483/carry[28]
*** Checking Net r483/carry[27]
*** Checking Net r483/carry[26]
*** Checking Net r483/carry[25]
*** Checking Net r483/carry[24]
*** Checking Net r483/carry[23]
*** Checking Net r483/carry[22]
*** Checking Net r483/carry[21]
*** Checking Net r483/carry[20]
*** Checking Net r483/carry[19]
*** Checking Net r483/carry[18]
*** Checking Net r483/carry[17]
*** Checking Net r483/carry[16]
*** Checking Net r483/carry[15]
*** Checking Net r483/carry[14]
*** Checking Net r483/carry[13]
*** Checking Net r483/carry[12]
*** Checking Net r483/carry[11]
*** Checking Net r483/carry[10]
*** Checking Net r483/carry[9]
*** Checking Net r483/carry[8]
*** Checking Net r483/carry[7]
*** Checking Net r483/carry[6]
*** Checking Net r483/carry[5]
*** Checking Net r483/carry[4]
*** Checking Net r483/carry[3]
*** Checking Net r483/carry[2]
*** Checking Net r483/carry[1]
*** Checking Net r481/CI
*** Checking Net r481/CO
*** Checking Net r481/carry[29]
*** Checking Net r481/carry[28]
*** Checking Net r481/carry[27]
*** Checking Net r481/carry[26]
*** Checking Net r481/carry[25]
*** Checking Net r481/carry[24]
*** Checking Net r481/carry[23]
*** Checking Net r481/carry[22]
*** Checking Net r481/carry[21]
*** Checking Net r481/carry[20]
*** Checking Net r481/carry[19]
*** Checking Net r481/carry[18]
*** Checking Net r481/carry[17]
*** Checking Net r481/carry[16]
*** Checking Net r481/carry[15]
*** Checking Net r481/carry[14]
*** Checking Net r481/carry[13]
*** Checking Net r481/carry[12]
*** Checking Net r481/carry[11]
*** Checking Net r481/carry[10]
*** Checking Net r481/carry[9]
*** Checking Net r481/carry[8]
*** Checking Net r481/carry[7]
*** Checking Net r481/carry[6]
*** Checking Net r481/carry[5]
*** Checking Net r481/carry[4]
*** Checking Net r481/carry[3]
*** Checking Net r481/carry[2]
*** Checking Net r481/carry[1]
*** Checking Net r479/CI
*** Checking Net r479/CO
*** Checking Net r479/n1
*** Checking Net r479/carry[29]
*** Checking Net r479/carry[28]
*** Checking Net r479/carry[27]
*** Checking Net r479/carry[26]
*** Checking Net r479/carry[25]
*** Checking Net r479/carry[24]
*** Checking Net r479/carry[23]
*** Checking Net r479/carry[22]
*** Checking Net r479/carry[21]
*** Checking Net r479/carry[20]
*** Checking Net r479/carry[19]
*** Checking Net r479/carry[18]
*** Checking Net r479/carry[17]
*** Checking Net r479/carry[16]
*** Checking Net r479/carry[15]
*** Checking Net r479/carry[14]
*** Checking Net r479/carry[13]
*** Checking Net r479/carry[12]
*** Checking Net r479/carry[11]
*** Checking Net r479/carry[10]
*** Checking Net r479/carry[9]
*** Checking Net r479/carry[8]
*** Checking Net r479/carry[7]
*** Checking Net r479/carry[6]
*** Checking Net r479/carry[5]
*** Checking Net r479/carry[4]
*** Checking Net r479/carry[3]
*** Checking Net r479/carry[2]
*** Checking Net r477/CI
*** Checking Net r477/CO
*** Checking Net r477/n1
*** Checking Net r477/carry[29]
*** Checking Net r477/carry[28]
*** Checking Net r477/carry[27]
*** Checking Net r477/carry[26]
*** Checking Net r477/carry[25]
*** Checking Net r477/carry[24]
*** Checking Net r477/carry[23]
*** Checking Net r477/carry[22]
*** Checking Net r477/carry[21]
*** Checking Net r477/carry[20]
*** Checking Net r477/carry[19]
*** Checking Net r477/carry[18]
*** Checking Net r477/carry[17]
*** Checking Net r477/carry[16]
*** Checking Net r477/carry[15]
*** Checking Net r477/carry[14]
*** Checking Net r477/carry[13]
*** Checking Net r477/carry[12]
*** Checking Net r477/carry[11]
*** Checking Net r477/carry[10]
*** Checking Net r477/carry[9]
*** Checking Net r477/carry[8]
*** Checking Net r477/carry[7]
*** Checking Net r477/carry[6]
*** Checking Net r477/carry[5]
*** Checking Net r477/carry[4]
*** Checking Net r477/carry[3]
*** Checking Net r477/carry[2]
*** Checking Net r475/A[31]
*** Checking Net r475/A[30]
*** Checking Net r475/A[29]
*** Checking Net r475/A[28]
*** Checking Net r475/A[27]
*** Checking Net r475/A[26]
*** Checking Net r475/A[25]
*** Checking Net r475/A[24]
*** Checking Net r475/A[23]
*** Checking Net r475/A[22]
*** Checking Net r475/A[21]
*** Checking Net r475/A[20]
*** Checking Net r475/A[19]
*** Checking Net r475/A[18]
*** Checking Net r475/A[17]
*** Checking Net r475/A[16]
*** Checking Net r475/A[15]
*** Checking Net r475/A[14]
*** Checking Net r475/A[13]
*** Checking Net r475/A[12]
*** Checking Net r475/A[11]
*** Checking Net r475/A[10]
*** Checking Net r475/A[9]
*** Checking Net r475/A[8]
*** Checking Net r475/A[7]
*** Checking Net r475/A[6]
*** Checking Net r475/A[5]
*** Checking Net r475/A[4]
*** Checking Net r475/A[3]
*** Checking Net r475/A[2]
*** Checking Net r475/A[1]
*** Checking Net r475/A[0]
*** Checking Net r475/CI
*** Checking Net r475/CO
*** Checking Net r475/n1
*** Checking Net r475/n2
*** Checking Net r475/n3
*** Checking Net r475/n4
*** Checking Net r475/n5
*** Checking Net r475/n6
*** Checking Net r475/n7
*** Checking Net r475/n8
*** Checking Net r475/n9
*** Checking Net r475/n10
*** Checking Net r475/n11
*** Checking Net r475/n12
*** Checking Net r475/n13
*** Checking Net r475/n14
*** Checking Net r475/n15
*** Checking Net r475/n16
*** Checking Net r475/n17
*** Checking Net r475/n18
*** Checking Net r475/n19
*** Checking Net r475/n20
*** Checking Net r475/n21
*** Checking Net r475/n22
*** Checking Net r475/n23
*** Checking Net r475/n24
*** Checking Net r475/n25
*** Checking Net r475/n26
*** Checking Net r475/n27
*** Checking Net r475/n28
*** Checking Net r475/n57
*** Checking Net r475/n61
*** Checking Net r474/CI
*** Checking Net r474/CO
*** Checking Net r474/n2
*** Checking Net r474/carry[19]
*** Checking Net r474/carry[18]
*** Checking Net r474/carry[17]
*** Checking Net r474/carry[16]
*** Checking Net r474/carry[15]
*** Checking Net r474/carry[14]
*** Checking Net r474/carry[13]
*** Checking Net r474/carry[12]
*** Checking Net r474/carry[11]
*** Checking Net r474/carry[10]
*** Checking Net r474/carry[9]
*** Checking Net r474/carry[8]
*** Checking Net r474/carry[7]
*** Checking Net r474/carry[6]
*** Checking Net r474/carry[5]
*** Checking Net r474/carry[4]
*** Checking Net r474/carry[3]
*** Checking Net r474/carry[2]
*** Checking Net r473/CI
*** Checking Net r473/CO
*** Checking Net r473/n2
*** Checking Net r473/carry[19]
*** Checking Net r473/carry[18]
*** Checking Net r473/carry[17]
*** Checking Net r473/carry[16]
*** Checking Net r473/carry[15]
*** Checking Net r473/carry[14]
*** Checking Net r473/carry[13]
*** Checking Net r473/carry[12]
*** Checking Net r473/carry[11]
*** Checking Net r473/carry[10]
*** Checking Net r473/carry[9]
*** Checking Net r473/carry[8]
*** Checking Net r473/carry[7]
*** Checking Net r473/carry[6]
*** Checking Net r473/carry[5]
*** Checking Net r473/carry[4]
*** Checking Net r473/carry[3]
*** Checking Net r473/carry[2]
*** Checking Net sub_111/A[31]
*** Checking Net sub_111/A[30]
*** Checking Net sub_111/A[29]
*** Checking Net sub_111/A[28]
*** Checking Net sub_111/A[27]
*** Checking Net sub_111/A[26]
*** Checking Net sub_111/A[25]
*** Checking Net sub_111/A[24]
*** Checking Net sub_111/A[23]
*** Checking Net sub_111/A[22]
*** Checking Net sub_111/A[21]
*** Checking Net sub_111/A[20]
*** Checking Net sub_111/A[19]
*** Checking Net sub_111/A[18]
*** Checking Net sub_111/A[17]
*** Checking Net sub_111/A[16]
*** Checking Net sub_111/A[15]
*** Checking Net sub_111/A[14]
*** Checking Net sub_111/A[13]
*** Checking Net sub_111/A[12]
*** Checking Net sub_111/A[11]
*** Checking Net sub_111/A[10]
*** Checking Net sub_111/A[9]
*** Checking Net sub_111/A[8]
*** Checking Net sub_111/A[7]
*** Checking Net sub_111/A[6]
*** Checking Net sub_111/A[5]
*** Checking Net sub_111/A[4]
*** Checking Net sub_111/A[3]
*** Checking Net sub_111/A[2]
*** Checking Net sub_111/A[1]
*** Checking Net sub_111/A[0]
*** Checking Net sub_111/CI
*** Checking Net sub_111/CO
*** Checking Net sub_111/n2
*** Checking Net sub_111/n3
*** Checking Net sub_111/n4
*** Checking Net sub_111/n5
*** Checking Net sub_111/n6
*** Checking Net sub_111/n7
*** Checking Net sub_111/n8
*** Checking Net sub_111/n9
*** Checking Net sub_111/n10
*** Checking Net sub_111/n11
*** Checking Net sub_111/n12
*** Checking Net sub_111/n13
*** Checking Net sub_111/n14
*** Checking Net sub_111/n15
*** Checking Net sub_111/n16
*** Checking Net sub_111/n17
*** Checking Net sub_111/n18
*** Checking Net sub_111/n19
*** Checking Net sub_111/n20
*** Checking Net sub_111/n21
*** Checking Net sub_111/n22
*** Checking Net sub_111/n23
*** Checking Net sub_111/n24
*** Checking Net sub_111/n25
*** Checking Net sub_111/n26
*** Checking Net sub_111/n27
*** Checking Net sub_111/n28
*** Checking Net sub_111/n29
*** Checking Net sub_111/n30
*** Checking Net sub_111/n31
*** Checking Net sub_111/n62
*** Checking Net sub_111/n63
*** Checking Net sub_111/n64
*** Checking Net sub_111/n65
*** Checking Net sub_111/n66
*** Checking Net sub_111/n67
*** Checking Net sub_111/n68
*** Checking Net sub_111/n69
*** Checking Net sub_111/n70
*** Checking Net sub_111/n71
*** Checking Net sub_111/n72
*** Checking Net sub_111/n73
*** Checking Net sub_111/n74
*** Checking Net sub_111/n75
*** Checking Net sub_111/n76
*** Checking Net sub_111/n77
*** Checking Net sub_111/n78
*** Checking Net sub_111/n79
*** Checking Net sub_111/n80
*** Checking Net sub_111/n81
*** Checking Net sub_111/n82
*** Checking Net sub_111/n83
*** Checking Net sub_111/n84
*** Checking Net sub_111/n85
*** Checking Net sub_111/n86
*** Checking Net sub_111/n87
*** Checking Net sub_111/n88
*** Checking Net sub_111/n89
*** Checking Net sub_111/n90
*** Checking Net sub_111/n91
*** Checking Net sub_111/n92

Begin Summary 
    10 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    10 total info(s) created.
End Summary

End Time: Thu Oct 27 19:11:56 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 10 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> editTrim -nets {VDD VSS}
**WARN: (IMPSPR-320):	Command "editDeleteTrimMetal" is obsolete and will be removed in future releases. Use "editDelete -trim_metal" instead. You should update "editDeleteTrimMetal" to "editDelete -trim_metal" in your script.
<CMD> ecoRoute
**INFO: User settings:
setNanoRouteMode -drouteStartIteration              0
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -routeDesignFixClockNets           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeWithSiPostRouteFix           false
setNanoRouteMode -routeWithTimingDriven             false
setDesignMode -process                              45

#% Begin globalDetailRoute (date=10/27 19:11:56, mem=1419.3M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:11:56 2022
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#5633 routable nets have routed wires.
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Oct 27 19:11:56 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.29 (MB), peak = 1511.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.52 (MB), peak = 1511.66 (MB)
#
#Finished routing data preparation on Thu Oct 27 19:11:56 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.26 (MB)
#Total memory = 1420.52 (MB)
#Peak memory = 1511.66 (MB)
#
#
#Start global routing on Thu Oct 27 19:11:56 2022
#
#
#Start global routing initialization on Thu Oct 27 19:11:56 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.26 (MB)
#Total memory = 1420.52 (MB)
#Peak memory = 1511.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1       10       20       30
#	metal2        2        0        2
#	Totals       12       20       32
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.55 (MB), peak = 1511.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        2        0        2
#	Totals        7        8       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.00 (MB), peak = 1511.66 (MB)
#start 2nd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 3rd optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 4th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 5th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 6th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 7th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 8th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 9th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 10th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 11th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 12th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 13th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 14th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 15th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 16th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 17th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 18th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 19th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#start 20th optimization iteration ...
#   number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        8       13
#	metal2        1        0        1
#	Totals        6        8       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.87 (MB), peak = 1511.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60082 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18677 um.
#Total wire length on LAYER metal3 = 24158 um.
#Total wire length on LAYER metal4 = 8509 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37041
#Up-Via Summary (total 37041):
#           
#-----------------------
# metal1          18265
# metal2          15382
# metal3           2739
# metal4            472
# metal5            183
#-----------------------
#                 37041 
#
#Total number of DRC violations = 14
#Total number of violations on LAYER metal1 = 13
#Total number of violations on LAYER metal2 = 1
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.65 (MB)
#Total memory = 1419.87 (MB)
#Peak memory = 1511.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.65 (MB)
#Total memory = 1419.87 (MB)
#Peak memory = 1511.66 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -45.95 (MB)
#Total memory = 1373.30 (MB)
#Peak memory = 1511.66 (MB)
#Number of warnings = 1
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:11:57 2022
#
#% End globalDetailRoute (date=10/27 19:11:57, total cpu=0:00:00.9, real=0:00:01.0, peak res=1419.3M, current mem=1373.3M)
**WARN: (IMPSPR-320):	Command "editDeleteViolations" is obsolete and will be removed in future releases. Use "editDelete -regular_wire_with_drc" instead. You should update "editDeleteViolations" to "editDelete -regular_wire_with_drc" in your script.
<CMD> routeDesign
#% Begin routeDesign (date=10/27 19:11:57, mem=1373.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.34 (MB), peak = 1511.66 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteStartIteration              0
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -routeDesignFixClockNets           true
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeWithSiPostRouteFix           false
setNanoRouteMode -routeWithTimingDriven             false
setDesignMode -process                              45
setExtractRCMode -coupled                           true
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -effortLevel                       low
setExtractRCMode -engine                            postRoute
setExtractRCMode -noCleanRCDB                       true
setExtractRCMode -nrNetInMemory                     100000
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            true
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1640.0M, init mem=1640.0M)
*info: Placed = 5004           (Fixed = 21)
*info: Unplaced = 0           
Placement Density:47.13%(7605/16136)
Placement Density (including fixed std cells):47.13%(7605/16136)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1640.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=10/27 19:11:57, mem=1373.6M)

globalDetailRoute

#Start globalDetailRoute on Thu Oct 27 19:11:57 2022
#
#Warning: design is detail-routed. Trial route is skipped!
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=5859)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#9 routable nets do not have any wires.
#5624 routable nets have routed wires.
#9 nets will be global routed.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Oct 27 19:11:57 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5670 nets.
#Voltage range [0.000 - 0.000] has 183 nets.
#Voltage range [1.100 - 1.100] has 6 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1377.95 (MB), peak = 1511.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.13 (MB), peak = 1511.66 (MB)
#
#Finished routing data preparation on Thu Oct 27 19:11:58 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.95 (MB)
#Total memory = 1382.13 (MB)
#Peak memory = 1511.66 (MB)
#
#
#Start global routing on Thu Oct 27 19:11:58 2022
#
#
#Start global routing initialization on Thu Oct 27 19:11:58 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Oct 27 19:11:58 2022
#
#Start routing resource analysis on Thu Oct 27 19:11:58 2022
#
#Routing resource analysis is done on Thu Oct 27 19:11:58 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         144         766        3721    54.18%
#  metal2         V         248         426        3721     4.57%
#  metal3         H         556         354        3721     1.50%
#  metal4         V         286         170        3721     8.04%
#  metal5         H         375          79        3721     0.64%
#  metal6         V         363          93        3721     7.98%
#  metal7         H          73          78        3721    38.32%
#  metal8         V          91          61        3721    37.70%
#  metal9         H          59           2        3721     3.01%
#  metal10        V          61           0        3721     0.00%
#  --------------------------------------------------------------
#  Total                   2258      35.58%       37210    15.60%
#
#  22 nets (0.38%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Oct 27 19:11:58 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.64 (MB), peak = 1511.66 (MB)
#
#
#Global routing initialization is done on Thu Oct 27 19:11:58 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.64 (MB), peak = 1511.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.90 (MB), peak = 1511.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.90 (MB), peak = 1511.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 226 (skipped).
#Total number of routable nets = 5633.
#Total number of nets in the design = 5859.
#
#5633 routable nets have routed wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7               2  
#------------------------------------------------
#        Total                  7               2  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 22            5611  
#------------------------------------------------
#        Total                 22            5611  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        7(0.19%)   (0.19%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      7(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              2.00 |             23.00 |    33.59    33.59    44.80    39.20 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)     2.00 | (metal1)    23.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60052 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18661 um.
#Total wire length on LAYER metal3 = 24152 um.
#Total wire length on LAYER metal4 = 8502 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37006
#Up-Via Summary (total 37006):
#           
#-----------------------
# metal1          18256
# metal2          15365
# metal3           2730
# metal4            472
# metal5            183
#-----------------------
#                 37006 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.79 (MB)
#Total memory = 1382.92 (MB)
#Peak memory = 1511.66 (MB)
#
#Finished global routing on Thu Oct 27 19:11:58 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.41 (MB), peak = 1511.66 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 2 hboxes and 45 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# metal2         1.19 	  0.00%  	  0.00% 	  0.00%
# metal3       152.65 	  0.00%  	  0.00% 	  0.00%
# metal4       127.40 	  0.99%  	  0.00% 	  0.99%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         281.24  	  0.45% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60045 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18660 um.
#Total wire length on LAYER metal3 = 24142 um.
#Total wire length on LAYER metal4 = 8505 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37006
#Up-Via Summary (total 37006):
#           
#-----------------------
# metal1          18256
# metal2          15365
# metal3           2730
# metal4            472
# metal5            183
#-----------------------
#                 37006 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.41 (MB), peak = 1511.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.23 (MB)
#Total memory = 1382.41 (MB)
#Peak memory = 1511.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1384.45 (MB), peak = 1511.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.61 (MB), peak = 1511.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60079 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18677 um.
#Total wire length on LAYER metal3 = 24156 um.
#Total wire length on LAYER metal4 = 8508 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37028
#Up-Via Summary (total 37028):
#           
#-----------------------
# metal1          18255
# metal2          15373
# metal3           2745
# metal4            472
# metal5            183
#-----------------------
#                 37028 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.19 (MB)
#Total memory = 1382.61 (MB)
#Peak memory = 1511.66 (MB)
#
#Start Post Route via swapping...
#22.68% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.88 (MB), peak = 1511.66 (MB)
#CELL_VIEW b14,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 60079 um.
#Total half perimeter of net bounding box = 61202 um.
#Total wire length on LAYER metal1 = 3032 um.
#Total wire length on LAYER metal2 = 18677 um.
#Total wire length on LAYER metal3 = 24156 um.
#Total wire length on LAYER metal4 = 8508 um.
#Total wire length on LAYER metal5 = 4564 um.
#Total wire length on LAYER metal6 = 1142 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 37028
#Up-Via Summary (total 37028):
#           
#-----------------------
# metal1          18255
# metal2          15373
# metal3           2745
# metal4            472
# metal5            183
#-----------------------
#                 37028 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.54 (MB)
#Total memory = 1382.95 (MB)
#Peak memory = 1511.66 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.59 (MB)
#Total memory = 1378.23 (MB)
#Peak memory = 1511.66 (MB)
#Number of warnings = 0
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Oct 27 19:12:00 2022
#
% End globalDetailRoute (date=10/27 19:12:00, total cpu=0:00:02.4, real=0:00:03.0, peak res=1378.2M, current mem=1378.2M)
#Default setup view is reset to default.
#Default setup view is reset to default.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1364.30 (MB), peak = 1511.66 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=10/27 19:12:00, total cpu=0:00:02.6, real=0:00:03.0, peak res=1378.2M, current mem=1364.3M)
<CMD> verify_drc -limit 1000 -report ./pnr_reports/route.drc2.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./pnr_reports/route.drc2.rpt    # string, default="", user setting
 *** Starting Verify DRC (MEM: 1636.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 10 Viols.

 Violation Summary By Layer and Type:

	          Short   Totals
	metal5        1        1
	metal6        9        9
	Totals       10       10

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 0.00  MEM: 256.1M) ***

 *** Starting Verify Geometry (MEM: 1892.6) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 10
  Overlap     : 0
End Summary

  Verification Complete : 10 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 163.5M)

<CMD> report_timing -max_paths 100 -path_group Reg2Reg > ${_REPORTS_PATH}/postROUTE_timing.txt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=2054.07 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'b14' of instances=5004 and nets=5859 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design b14.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default
extractDetailRC Option : -outfile /tmp/innovus_temp_43751_acf3030_eezhiyao_ivM5Q4/b14_43751_dBINjj.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2054.1M)
Extracted 10.0056% (CPU Time= 0:00:00.2  MEM= 2102.1M)
Extracted 20.0056% (CPU Time= 0:00:00.2  MEM= 2102.1M)
Extracted 30.0056% (CPU Time= 0:00:00.2  MEM= 2102.1M)
Extracted 40.0056% (CPU Time= 0:00:00.2  MEM= 2102.1M)
Extracted 50.0056% (CPU Time= 0:00:00.3  MEM= 2102.1M)
Extracted 60.0056% (CPU Time= 0:00:00.3  MEM= 2102.1M)
Extracted 70.0056% (CPU Time= 0:00:00.3  MEM= 2102.1M)
Extracted 80.0056% (CPU Time= 0:00:00.3  MEM= 2102.1M)
Extracted 90.0056% (CPU Time= 0:00:00.4  MEM= 2102.1M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 2102.1M)
Number of Extracted Resistors     : 72769
Number of Extracted Ground Cap.   : 78269
Number of Extracted Coupling Cap. : 217708
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=3fF, relative_c_threshold=0.03, and total_c_threshold=0fF.
 Corner: default
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1767.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1767.816M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1767.82)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1803.11 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1766.49 CPU=0:00:01.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1766.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1766.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1724.61)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1763.29 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1763.29 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> defOut ./pnr_out/route.def -routing
Writing DEF file './pnr_out/route.def', current time is Thu Oct 27 19:12:05 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './pnr_out/route.def' is written, current time is Thu Oct 27 19:12:05 2022 ...
<CMD> fit
<CMD> createSnapshot -dir ./pnr_out -name pnr_result
<CMD> saveDesign ./pnr_save/route2.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=10/27 19:12:05, mem=1474.2M)
% Begin Save ccopt configuration ... (date=10/27 19:12:05, mem=1474.2M)
% End Save ccopt configuration ... (date=10/27 19:12:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.5M, current mem=1474.5M)
% Begin Save netlist data ... (date=10/27 19:12:05, mem=1474.5M)
Writing Binary DB to ./pnr_save/route2.enc.dat/b14.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/27 19:12:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.5M, current mem=1474.5M)
Saving symbol-table file ...
Saving congestion map file ./pnr_save/route2.enc.dat/b14.route.congmap.gz ...
% Begin Save AAE data ... (date=10/27 19:12:05, mem=1474.6M)
Saving AAE Data ...
% End Save AAE data ... (date=10/27 19:12:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.6M, current mem=1474.6M)
Saving preference file ./pnr_save/route2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/27 19:12:05, mem=1474.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/27 19:12:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.8M, current mem=1474.8M)
Saving PG file ./pnr_save/route2.enc.dat/b14.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Thu Oct 27 19:12:05 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1725.8M) ***
Saving Drc markers ...
... 10 markers are saved ...
... 10 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=10/27 19:12:05, mem=1474.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/27 19:12:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.8M, current mem=1474.8M)
% Begin Save routing data ... (date=10/27 19:12:06, mem=1474.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1725.8M) ***
% End Save routing data ... (date=10/27 19:12:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1475.0M, current mem=1475.0M)
Saving property file ./pnr_save/route2.enc.dat/b14.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1728.8M) ***
#Saving pin access data to file ./pnr_save/route2.enc.dat/b14.apa ...
#
% Begin Save power constraints data ... (date=10/27 19:12:06, mem=1475.0M)
% End Save power constraints data ... (date=10/27 19:12:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1475.0M, current mem=1475.0M)
default
Generated self-contained design route2.enc.dat
#% End save design ... (date=10/27 19:12:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=1475.1M, current mem=1475.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> summaryReport -outfile ./pnr_reports/route_summary.rpt
Start to collect the design information.
Build netlist information for Cell b14.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./pnr_reports/route_summary.rpt
<CMD> report_constraint > ./pnr_reports/constraint.txt
<CMD> write_lef_abstract ./pnr_out/b14.pnr.lef
<CMD> write_lef_library ./pnr_out/b14.lib.lef
Writing LEF information from Innovus to file './pnr_out/b14.lib.lef'.
<CMD> do_extract_model -view default ${_OUTPUTS_PATH}/${top_module}.pnr.lib
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: b14
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1708.09)
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1764 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1764 CPU=0:00:01.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1764.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1764.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1712)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 5747. 
Total number of fetched objects 5747
AAE_INFO-618: Total number of nets in the design is 5859,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1754.68 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1754.68 CPU=0:00:00.1 REAL=0:00:00.0)
TAMODEL Cpu User Time =    7.2 sec
TAMODEL Memory Usage  =   21.1 MB
<CMD> saveNetlist ./pnr_out/Final_netlist.v
Writing Netlist "./pnr_out/Final_netlist.v" ...
<CMD> saveNetlist -flat ./pnr_out/Final_netlist_flat.v
Writing Netlist "./pnr_out/Final_netlist_flat.v" ...

*** Memory Usage v#1 (Current mem = 1705.555M, initial mem = 387.352M) ***
*** Message Summary: 103 warning(s), 27 error(s)

--- Ending "Innovus" (totcpu=0:03:03, real=0:03:16, mem=1705.6M) ---
