{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port PS_ADC_ADDR -pg 1 -y 1920 -defaultsOSRD
preplace port sys_clk_n -pg 1 -y 1200 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2490 -defaultsOSRD
preplace port BIST_END -pg 1 -y 1960 -defaultsOSRD
preplace port txd_n -pg 1 -y 2460 -defaultsOSRD
preplace port txd_p -pg 1 -y 2440 -defaultsOSRD
preplace port RXD_N -pg 1 -y 2170 -defaultsOSRD
preplace port spi_flash -pg 1 -y 1660 -defaultsOSRD
preplace port iic_main -pg 1 -y 750 -defaultsOSRD
preplace port DDR3 -pg 1 -y 1360 -defaultsOSRD
preplace port rs232_uart -pg 1 -y 910 -defaultsOSRD
preplace port EXT_RST -pg 1 -y 2380 -defaultsOSRD
preplace port mdio_mdc -pg 1 -y 480 -defaultsOSRD
preplace port gmii -pg 1 -y 500 -defaultsOSRD
preplace port rxclk_320_n -pg 1 -y 2590 -defaultsOSRD
preplace port RXD_P -pg 1 -y 2150 -defaultsOSRD
preplace port BIST_OK -pg 1 -y 1940 -defaultsOSRD
preplace port rxclk_320_p -pg 1 -y 2570 -defaultsOSRD
preplace port CALIB_ADC_ADDR -pg 1 -y 1940 -defaultsOSRD
preplace port BIST_START -pg 1 -y 1900 -defaultsOSRD
preplace port reset -pg 1 -y 2330 -defaultsOSRD
preplace portBus phy_reset_out -pg 1 -y 560 -defaultsOSRD
preplace inst tx_controller_hier -pg 1 -lvl 10 -y 1890 -defaultsOSRD
preplace inst S_to_diff_0 -pg 1 -lvl 11 -y 2450 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 10 -y 770 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 7 -y 2030 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1800 -defaultsOSRD
preplace inst S_to_diff_1 -pg 1 -lvl 11 -y 2580 -defaultsOSRD
preplace inst axi_clock_converter_1 -pg 1 -lvl 7 -y 1820 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 10 -y 1430 -defaultsOSRD
preplace inst AP_Generator_0 -pg 1 -lvl 9 -y 1770 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 9 -y 1640 -defaultsOSRD
preplace inst DIFF_To_single_0 -pg 1 -lvl 1 -y 2160 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -y 2290 -defaultsOSRD
preplace inst inverse_reverse_RX -pg 1 -lvl 3 -y 2280 -defaultsOSRD
preplace inst TX_SERIALIZER -pg 1 -lvl 10 -y 2460 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 6 -y 1560 -defaultsOSRD
preplace inst RX_deSERIALIZER -pg 1 -lvl 2 -y 2200 -defaultsOSRD
preplace inst rx_controller_0 -pg 1 -lvl 8 -y 2170 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 2 -y 2330 -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 6 -y 2070 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 890 -defaultsOSRD
preplace inst bit_slip -pg 1 -lvl 8 -y 2000 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst bitslip_Generator_0 -pg 1 -lvl 4 -y 2280 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -y 1090 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 11 -y 280 -defaultsOSRD
preplace inst axis_clock_converter_1 -pg 1 -lvl 8 -y 1600 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 7 -y 1410 -defaultsOSRD
preplace inst F1_F2_FILTER_0 -pg 1 -lvl 5 -y 2120 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 7 -y 1250 -defaultsOSRD
preplace inst tx_controller_hier|axi_clock_converter_1 -pg 1 -lvl 1 -y 1890 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 11 -y 2160 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 8 -y 1250 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -y 920 -defaultsOSRD
preplace inst FIFO -pg 1 -lvl 7 -y 1600 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -y 1510 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 2410 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 260 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 10 -y 500 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -y 280 -defaultsOSRD
preplace inst inverse_reverse_TX -pg 1 -lvl 9 -y 2210 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 9 -y 1230 -defaultsOSRD
preplace inst tx_controller_hier|TX_CONTROLLER_0 -pg 1 -lvl 2 -y 1940 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 10 -y 1680 -defaultsOSRD
preplace inst success -pg 1 -lvl 7 -y 1060 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 8 -y 560 -defaultsOSRD
preplace netloc tx_controller_hier|CLK_40mhZ 1 0 2 3860 1980 4120
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 8 2 N 600 3650J
preplace netloc tx_controller_hier|axi_clock_converter_1_M_AXI1 1 1 1 N
preplace netloc tx_controller_hier|microblaze_0_axi_periph_M09_AXI 1 0 1 N
preplace netloc tx_controller_hier|microblaze_0_Clk 1 0 1 N
preplace netloc axi_ethernet_0_dma_m_axi_sg 1 8 1 3090
preplace netloc axi_timer_0_interrupt 1 5 3 1700 520 NJ 520 2490
preplace netloc axi_quad_spi_0_SPI_0 1 10 2 NJ 1660 NJ
preplace netloc axi_bram_ctrl_0_bram_porta 1 10 1 N
preplace netloc microblaze_0_axi_periph_m02_axi 1 6 4 2040 990 2500J 900 NJ 900 NJ
preplace netloc S_to_diff_1_out_n 1 11 1 NJ
preplace netloc AP_Generator_0_data_out 1 9 2 3620 2080 4610
preplace netloc axi_ethernet_0_dma_m_axis_mm2s 1 8 2 N 520 3570J
preplace netloc axi_bram_ctrl_0_bram_portb 1 10 1 N
preplace netloc Receiver_logic_success 1 4 7 1300 1950 NJ 1950 2110J 1730 2510 2410 NJ 2410 3710J 2320 4690J
preplace netloc axi_clock_converter_0_M_AXI 1 7 1 2570
preplace netloc xlconstant_3_dout 1 2 1 630J
preplace netloc Transmitter_logic_data_out_to_pins 1 10 1 4660
preplace netloc S_to_diff_1_out_p 1 11 1 NJ
preplace netloc axi_iic_0_IIC 1 10 2 NJ 750 NJ
preplace netloc axi_ethernet_0_gmii 1 10 2 NJ 500 NJ
preplace netloc F1_F2_IN 1 3 8 980 2200 1310J 2230 NJ 2230 NJ 2230 2590 2340 3180J 2090 NJ 2090 4640
preplace netloc microblaze_0_M_AXI_IC 1 8 1 3130
preplace netloc microblaze_0_intc_axi 1 6 1 2060
preplace netloc CLK_40mhZ 1 1 10 270 2110 650 2110 970 2090 1320 2040 1640 2180 2130 1940 2580 1740 3110 1910 3600 2120 4620J
preplace netloc S_to_diff_0_out_n 1 11 1 NJ
preplace netloc microblaze_0_axi_periph_m01_axi 1 6 1 2020
preplace netloc inverse_reverse_TX_data_out 1 9 2 3570 2200 4660J
preplace netloc tx_controller_hier_PS_ADC_ADDR 1 10 2 NJ 1920 NJ
preplace netloc S_to_diff_0_out_p 1 11 1 NJ
preplace netloc Receiver_logic_data_in_to_device 1 2 1 630
preplace netloc Receiver_logic_M_AXIS 1 6 1 2070
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 8 2 N 620 3660J
preplace netloc bitslip_signal 1 1 10 290 2090 650J 2100 NJ 2100 1290 2220 NJ 2220 NJ 2220 2490J 2350 3200J 2120 3530J 2210 N
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 5 4 1680 320 NJ 320 NJ 320 3080
preplace netloc mig_7series_0_ddr3 1 10 2 NJ 1360 NJ
preplace netloc axi_ethernet_0_dma_m_axis_cntrl 1 8 2 N 540 3610J
preplace netloc Receiver_logic_dv 1 5 6 1630 2190 2140J 2130 2570J 2090 3080J 2100 NJ 2100 4670
preplace netloc tx_controller_hier|TX_CONTROLLER_0_CALIB_ADC_ADDR 1 2 1 N
preplace netloc tx_controller_hier|TX_CONTROLLER_0_BIST_START 1 2 1 N
preplace netloc tx_controller_hier_INV_RX 1 2 9 650 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 NJ 2390 3210J 2080 3580J 2130 4680
preplace netloc proc_sys_reset_1_bus_struct_reset 1 2 7 NJ 1070 NJ 1070 NJ 1070 NJ 1070 2130J 1140 NJ 1140 3160
preplace netloc tx_controller_hier|BIST_END_0_1 1 0 2 N 2050 4130
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 10 270 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 3670J 1760 4680
preplace netloc microblaze_0_axi_periph_M12_AXI 1 6 4 2010J 1690 NJ 1690 NJ 1690 3650
preplace netloc microblaze_0_axi_periph_M08_AXI 1 6 1 N
preplace netloc rx_controller_0_data_out 1 4 7 1320 2430 NJ 2430 NJ 2430 NJ 2430 3090 2310 NJ 2310 NJ
preplace netloc proc_sys_reset_1_mb_reset 1 2 6 NJ 1050 NJ 1050 NJ 1050 NJ 1050 2110 1150 2560J
preplace netloc xlconstant_1_dout 1 8 1 3190J
preplace netloc microblaze_0_interrupt 1 7 1 2490
preplace netloc tx_controller_hier_BIST_START_0 1 10 2 4700 1900 NJ
preplace netloc microblaze_0_dlmb 1 8 1 N
preplace netloc mdm_1_debug_sys_rst 1 1 7 290 1920 NJ 1920 NJ 1920 NJ 1920 NJ 1920 2100J 1700 2490
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 7 NJ 1110 NJ 1110 NJ 1110 1670 180 NJ 180 NJ 180 N
preplace netloc axi_iic_0_iic2intc_irpt 1 5 6 1720 720 NJ 720 NJ 720 3160J 700 NJ 700 4610
preplace netloc mig_7series_0_ui_addn_clk_0 1 9 2 3710 180 4700
preplace netloc mig_7series_0_ui_addn_clk_1 1 0 11 20 2320 290J 2380 630J 2370 NJ 2370 NJ 2370 NJ 2370 NJ 2370 NJ 2370 3160 1570 NJ 1570 4610
preplace netloc microblaze_0_axi_periph_m04_axi 1 6 4 2000J 390 NJ 390 3220J 550 3600
preplace netloc F1_F2_OUT 1 5 6 1650 2210 2150J 2120 2550J 2080 3120J 2050 3570J 2110 4650
preplace netloc tx_controller_hier|BIST_OK_0_1 1 0 2 N 2030 4140
preplace netloc tx_controller_hier|TX_CONTROLLER_0_PS_ADC_ADDR 1 2 1 N
preplace netloc axi_clock_converter_1_M_AXI 1 7 1 2520
preplace netloc xlslice_0_Dout 1 8 1 NJ
preplace netloc microblaze_0_Clk 1 1 10 280 1200 NJ 1200 NJ 1200 NJ 1200 1660 1200 2050 790 2570 350 3230 630 3680 1550 4620
preplace netloc RXD_P_1 1 0 1 NJ
preplace netloc axi_ethernet_0_m_axis_rxd 1 7 4 2580 400 3150J 560 3550J 210 4610
preplace netloc rx_controller_0_buffer_3 1 8 3 3080 2300 NJ 2300 4610J
preplace netloc axi_ethernet_0_mdio1 1 10 2 NJ 480 NJ
preplace netloc axi_mem_intercon_m01_axi 1 9 1 3540
preplace netloc tx_controller_hier_INV_TX 1 8 3 3230 2110 3550J 2140 4690
preplace netloc tx_controller_hier|TX_CONTROLLER_0_INV_RX 1 2 1 N
preplace netloc tx_controller_hier|AP_Generator_0_data_out 1 0 2 N 2010 4110
preplace netloc tx_controller_hier|TX_CONTROLLER_0_data_out 1 2 1 N
preplace netloc tx_controller_hier|proc_sys_reset_1_peripheral_aresetn 1 0 2 3870 1990 N
preplace netloc axi_ethernet_0_dma_m_axi_s2mm 1 8 1 3110
preplace netloc microblaze_0_axi_periph_M11_AXI 1 6 1 2030
preplace netloc microblaze_0_axi_periph_M10_AXI 1 6 1 2060
preplace netloc tx_controller_hier_EXT_RST 1 10 2 4630 2380 NJ
preplace netloc BIST_OK_0_1 1 0 10 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 2120J 1910 2530J 1900 NJ 1900 3610J
preplace netloc TX_CONTROLLER_0_data_out 1 8 3 3220 1850 3630J 1770 4610
preplace netloc microblaze_0_axi_periph_M09_AXI 1 6 4 2040J 1490 NJ 1490 3080J 1580 3640
preplace netloc axi_ethernet_0_dma_m_axi_mm2s 1 8 1 3120
preplace netloc microblaze_0_axi_dp 1 5 4 1720 750 NJ 750 NJ 750 3070
preplace netloc axi_uartlite_0_uart 1 10 2 NJ 910 NJ
preplace netloc RXD_N_1 1 0 1 NJ
preplace netloc axi_ethernet_0_interrupt 1 5 6 1710 340 NJ 340 NJ 340 3170J 610 3590J 170 4690
preplace netloc Receiver_logic_gpio_io_o1 1 3 8 990 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2360 3070 2030 3560J 2230 NJ
preplace netloc DIFF_To_single_0_RXD 1 1 1 N
preplace netloc axi_ethernet_0_phy_rst_n 1 10 2 NJ 560 NJ
preplace netloc output_fifo_AXI_STR_TXD 1 7 1 2520
preplace netloc microblaze_0_axi_periph_m03_axi 1 6 2 2010J 490 N
preplace netloc clk_wiz_1_clk_out1 1 1 9 280 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 NJ 2420 3530
preplace netloc microblaze_0_axi_periph_M06_AXI 1 6 1 2070
preplace netloc clk_wiz_1_clk_out2 1 1 10 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 NJ 2400 3230J 2380 NJ 2380 4610
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 8 640 2120 990 2110 1310 2030 1620 2200 2090 770 2540 380 3190 670 3690
preplace netloc axi_mem_intercon_m00_axi 1 9 1 3670
preplace netloc axis_clock_converter_0_m_axis_tvalid 1 8 1 3080
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 8 2 3140 570 3620J
preplace netloc axi_uartlite_0_interrupt 1 5 6 1690 370 NJ 370 NJ 370 3160J 590 3560J 190 4680
preplace netloc clk_wiz_0_clk_out1 1 9 1 3700
preplace netloc tx_controller_hier|TX_CONTROLLER_0_EXT_RST 1 2 1 N
preplace netloc sys_clk_p_1 1 0 10 NJ 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 NJ 2490 3660J
preplace netloc microblaze_0_axi_periph_M07_AXI 1 6 4 2030 760 NJ 760 3160J 750 NJ
preplace netloc axi_ethernet_0_m_axis_rxs 1 7 4 2590 410 3180J 530 3530J 200 4620
preplace netloc xlconstant_0_dout 1 8 2 3090J 1590 3540
preplace netloc axis_clock_converter_0_m_axis_tdata 1 7 2 2590 1510 3070
preplace netloc tx_controller_hier|TX_CONTROLLER_0_INV_TX 1 2 1 N
preplace netloc microblaze_0_M_AXI_DC 1 8 1 3100
preplace netloc bitslip_Generator_0_busy 1 4 7 NJ 2300 NJ 2300 NJ 2300 2560J 2070 NJ 2070 3540J 2270 N
preplace netloc mdm_1_MBDEBUG_0 1 7 1 2500
preplace netloc microblaze_0_ilmb 1 8 1 N
preplace netloc BIST_END_0_1 1 0 11 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 2150J 1920 NJ 1920 NJ 1920 3590 2150 NJ
preplace netloc tx_controller_hier_CALIB_ADC_ADDR 1 10 2 NJ 1940 NJ
preplace netloc microblaze_0_intr 1 6 1 2140
preplace netloc microblaze_0_axi_periph_M05_AXI 1 6 1 2080
preplace netloc reset_1 1 0 10 10 2330 260J 2390 640J 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 3140 1450 3540
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 5 4 1720 360 NJ 360 NJ 360 3070
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 8 2 N 580 3640J
preplace netloc sys_clk_n_1 1 0 10 20J 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 2150J 1130 NJ 1130 NJ 1130 3540J
levelinfo -pg 1 -10 140 460 820 1150 1470 1860 2320 2830 3380 3940 4820 4960 -top 0 -bot 2650
levelinfo -hier tx_controller_hier * 3990 4290 *
",
}
{
   da_axi4_cnt: "4",
   da_board_cnt: "1",
   da_clkrst_cnt: "2",
}
