vendor_name = ModelSim
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_master_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_master.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_slave.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/bus_control.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/shifter.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/regfile.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_pc.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_m_w_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_ir.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_if.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_id.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_exe.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_e_m_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/pipe_d_e_reg.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dffe32.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/cpu.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/clo_clz.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/alu.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/add_sub.v
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/add_sub_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/clo_clz_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/shifter_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/alu_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/HomeBrewComputer.sdc
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dffe32.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/regfile_t.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/Waveform.vwf
source_file = 1, test.qip
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/bus_control_f.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/Waveform1.vwf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/dummy_slave_t.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/db/altsyncram_lgi1.tdf
source_file = 1, C:/Users/Thimble Liu/OneDrive/design/HomeBrewComputer/db/HomeBrewComputer.ram1_dummy_master_435bd4d0.hdl.mif
design_name = dummy_master
instance = comp, \address[0]~output , address[0]~output, dummy_master, 1
instance = comp, \address[1]~output , address[1]~output, dummy_master, 1
instance = comp, \address[2]~output , address[2]~output, dummy_master, 1
instance = comp, \address[3]~output , address[3]~output, dummy_master, 1
instance = comp, \address[4]~output , address[4]~output, dummy_master, 1
instance = comp, \address[5]~output , address[5]~output, dummy_master, 1
instance = comp, \address[6]~output , address[6]~output, dummy_master, 1
instance = comp, \address[7]~output , address[7]~output, dummy_master, 1
instance = comp, \address[8]~output , address[8]~output, dummy_master, 1
instance = comp, \address[9]~output , address[9]~output, dummy_master, 1
instance = comp, \address[10]~output , address[10]~output, dummy_master, 1
instance = comp, \address[11]~output , address[11]~output, dummy_master, 1
instance = comp, \address[12]~output , address[12]~output, dummy_master, 1
instance = comp, \address[13]~output , address[13]~output, dummy_master, 1
instance = comp, \address[14]~output , address[14]~output, dummy_master, 1
instance = comp, \address[15]~output , address[15]~output, dummy_master, 1
instance = comp, \address[16]~output , address[16]~output, dummy_master, 1
instance = comp, \address[17]~output , address[17]~output, dummy_master, 1
instance = comp, \address[18]~output , address[18]~output, dummy_master, 1
instance = comp, \address[19]~output , address[19]~output, dummy_master, 1
instance = comp, \address[20]~output , address[20]~output, dummy_master, 1
instance = comp, \address[21]~output , address[21]~output, dummy_master, 1
instance = comp, \address[22]~output , address[22]~output, dummy_master, 1
instance = comp, \address[23]~output , address[23]~output, dummy_master, 1
instance = comp, \address[24]~output , address[24]~output, dummy_master, 1
instance = comp, \address[25]~output , address[25]~output, dummy_master, 1
instance = comp, \address[26]~output , address[26]~output, dummy_master, 1
instance = comp, \address[27]~output , address[27]~output, dummy_master, 1
instance = comp, \address[28]~output , address[28]~output, dummy_master, 1
instance = comp, \address[29]~output , address[29]~output, dummy_master, 1
instance = comp, \address[30]~output , address[30]~output, dummy_master, 1
instance = comp, \address[31]~output , address[31]~output, dummy_master, 1
instance = comp, \r_w~output , r_w~output, dummy_master, 1
instance = comp, \data[0]~output , data[0]~output, dummy_master, 1
instance = comp, \data[1]~output , data[1]~output, dummy_master, 1
instance = comp, \data[2]~output , data[2]~output, dummy_master, 1
instance = comp, \data[3]~output , data[3]~output, dummy_master, 1
instance = comp, \data[4]~output , data[4]~output, dummy_master, 1
instance = comp, \data[5]~output , data[5]~output, dummy_master, 1
instance = comp, \data[6]~output , data[6]~output, dummy_master, 1
instance = comp, \data[7]~output , data[7]~output, dummy_master, 1
instance = comp, \data[8]~output , data[8]~output, dummy_master, 1
instance = comp, \data[9]~output , data[9]~output, dummy_master, 1
instance = comp, \data[10]~output , data[10]~output, dummy_master, 1
instance = comp, \data[11]~output , data[11]~output, dummy_master, 1
instance = comp, \data[12]~output , data[12]~output, dummy_master, 1
instance = comp, \data[13]~output , data[13]~output, dummy_master, 1
instance = comp, \data[14]~output , data[14]~output, dummy_master, 1
instance = comp, \data[15]~output , data[15]~output, dummy_master, 1
instance = comp, \data[16]~output , data[16]~output, dummy_master, 1
instance = comp, \data[17]~output , data[17]~output, dummy_master, 1
instance = comp, \data[18]~output , data[18]~output, dummy_master, 1
instance = comp, \data[19]~output , data[19]~output, dummy_master, 1
instance = comp, \data[20]~output , data[20]~output, dummy_master, 1
instance = comp, \data[21]~output , data[21]~output, dummy_master, 1
instance = comp, \data[22]~output , data[22]~output, dummy_master, 1
instance = comp, \data[23]~output , data[23]~output, dummy_master, 1
instance = comp, \data[24]~output , data[24]~output, dummy_master, 1
instance = comp, \data[25]~output , data[25]~output, dummy_master, 1
instance = comp, \data[26]~output , data[26]~output, dummy_master, 1
instance = comp, \data[27]~output , data[27]~output, dummy_master, 1
instance = comp, \data[28]~output , data[28]~output, dummy_master, 1
instance = comp, \data[29]~output , data[29]~output, dummy_master, 1
instance = comp, \data[30]~output , data[30]~output, dummy_master, 1
instance = comp, \data[31]~output , data[31]~output, dummy_master, 1
instance = comp, \request~output , request~output, dummy_master, 1
instance = comp, \clk~input , clk~input, dummy_master, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, dummy_master, 1
instance = comp, \Mux0~0 , Mux0~0, dummy_master, 1
instance = comp, \ready~input , ready~input, dummy_master, 1
instance = comp, \state~0 , state~0, dummy_master, 1
instance = comp, \req_num~0 , req_num~0, dummy_master, 1
instance = comp, \Add0~0 , Add0~0, dummy_master, 1
instance = comp, \req_num[0] , req_num[0], dummy_master, 1
instance = comp, \Add0~2 , Add0~2, dummy_master, 1
instance = comp, \req_num[1] , req_num[1], dummy_master, 1
instance = comp, \Add0~4 , Add0~4, dummy_master, 1
instance = comp, \req_num[2] , req_num[2], dummy_master, 1
instance = comp, \Add0~6 , Add0~6, dummy_master, 1
instance = comp, \req_num[3] , req_num[3], dummy_master, 1
instance = comp, \Add0~8 , Add0~8, dummy_master, 1
instance = comp, \req_num[4] , req_num[4], dummy_master, 1
instance = comp, \req_addr~0 , req_addr~0, dummy_master, 1
instance = comp, \grant~input , grant~input, dummy_master, 1
instance = comp, \req_addr~1 , req_addr~1, dummy_master, 1
instance = comp, \req_addr~2 , req_addr~2, dummy_master, 1
instance = comp, \Mux1~0 , Mux1~0, dummy_master, 1
instance = comp, \data[0]~input , data[0]~input, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[11]~0 , mem_rtl_0_bypass[11]~0, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[11] , mem_rtl_0_bypass[11], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[12]~feeder , mem_rtl_0_bypass[12]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[12] , mem_rtl_0_bypass[12], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[10] , mem_rtl_0_bypass[10], dummy_master, 1
instance = comp, \mem~36 , mem~36, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[0] , mem_rtl_0_bypass[0], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[9] , mem_rtl_0_bypass[9], dummy_master, 1
instance = comp, \mem~2 , mem~2, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[2] , mem_rtl_0_bypass[2], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[3] , mem_rtl_0_bypass[3], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[1] , mem_rtl_0_bypass[1], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[4] , mem_rtl_0_bypass[4], dummy_master, 1
instance = comp, \mem~0 , mem~0, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[8] , mem_rtl_0_bypass[8], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[6] , mem_rtl_0_bypass[6], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[5] , mem_rtl_0_bypass[5], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[7] , mem_rtl_0_bypass[7], dummy_master, 1
instance = comp, \mem~1 , mem~1, dummy_master, 1
instance = comp, \mem~3 , mem~3, dummy_master, 1
instance = comp, \data[1]~input , data[1]~input, dummy_master, 1
instance = comp, \data[2]~input , data[2]~input, dummy_master, 1
instance = comp, \data[3]~input , data[3]~input, dummy_master, 1
instance = comp, \data[4]~input , data[4]~input, dummy_master, 1
instance = comp, \data[5]~input , data[5]~input, dummy_master, 1
instance = comp, \data[6]~input , data[6]~input, dummy_master, 1
instance = comp, \data[7]~input , data[7]~input, dummy_master, 1
instance = comp, \data[8]~input , data[8]~input, dummy_master, 1
instance = comp, \data[9]~input , data[9]~input, dummy_master, 1
instance = comp, \data[10]~input , data[10]~input, dummy_master, 1
instance = comp, \data[11]~input , data[11]~input, dummy_master, 1
instance = comp, \data[12]~input , data[12]~input, dummy_master, 1
instance = comp, \data[13]~input , data[13]~input, dummy_master, 1
instance = comp, \data[14]~input , data[14]~input, dummy_master, 1
instance = comp, \data[15]~input , data[15]~input, dummy_master, 1
instance = comp, \data[16]~input , data[16]~input, dummy_master, 1
instance = comp, \data[17]~input , data[17]~input, dummy_master, 1
instance = comp, \data[18]~input , data[18]~input, dummy_master, 1
instance = comp, \data[19]~input , data[19]~input, dummy_master, 1
instance = comp, \data[20]~input , data[20]~input, dummy_master, 1
instance = comp, \data[21]~input , data[21]~input, dummy_master, 1
instance = comp, \data[22]~input , data[22]~input, dummy_master, 1
instance = comp, \data[23]~input , data[23]~input, dummy_master, 1
instance = comp, \data[24]~input , data[24]~input, dummy_master, 1
instance = comp, \data[25]~input , data[25]~input, dummy_master, 1
instance = comp, \data[26]~input , data[26]~input, dummy_master, 1
instance = comp, \data[27]~input , data[27]~input, dummy_master, 1
instance = comp, \data[28]~input , data[28]~input, dummy_master, 1
instance = comp, \data[29]~input , data[29]~input, dummy_master, 1
instance = comp, \data[30]~input , data[30]~input, dummy_master, 1
instance = comp, \data[31]~input , data[31]~input, dummy_master, 1
instance = comp, \mem_rtl_0|auto_generated|ram_block1a0 , mem_rtl_0|auto_generated|ram_block1a0, dummy_master, 1
instance = comp, \mem~4 , mem~4, dummy_master, 1
instance = comp, \data_out[0]~0 , data_out[0]~0, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[13]~1 , mem_rtl_0_bypass[13]~1, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[13] , mem_rtl_0_bypass[13], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[14]~feeder , mem_rtl_0_bypass[14]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[14] , mem_rtl_0_bypass[14], dummy_master, 1
instance = comp, \mem~5 , mem~5, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[16]~feeder , mem_rtl_0_bypass[16]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[16] , mem_rtl_0_bypass[16], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[15]~2 , mem_rtl_0_bypass[15]~2, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[15] , mem_rtl_0_bypass[15], dummy_master, 1
instance = comp, \mem~6 , mem~6, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[18]~feeder , mem_rtl_0_bypass[18]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[18] , mem_rtl_0_bypass[18], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[17] , mem_rtl_0_bypass[17], dummy_master, 1
instance = comp, \mem~7 , mem~7, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[20]~feeder , mem_rtl_0_bypass[20]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[20] , mem_rtl_0_bypass[20], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[19] , mem_rtl_0_bypass[19], dummy_master, 1
instance = comp, \mem~8 , mem~8, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[21]~3 , mem_rtl_0_bypass[21]~3, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[21] , mem_rtl_0_bypass[21], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[22]~feeder , mem_rtl_0_bypass[22]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[22] , mem_rtl_0_bypass[22], dummy_master, 1
instance = comp, \mem~9 , mem~9, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[24]~feeder , mem_rtl_0_bypass[24]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[24] , mem_rtl_0_bypass[24], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[23] , mem_rtl_0_bypass[23], dummy_master, 1
instance = comp, \mem~10 , mem~10, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[26]~feeder , mem_rtl_0_bypass[26]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[26] , mem_rtl_0_bypass[26], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[25]~4 , mem_rtl_0_bypass[25]~4, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[25] , mem_rtl_0_bypass[25], dummy_master, 1
instance = comp, \mem~11 , mem~11, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[28]~feeder , mem_rtl_0_bypass[28]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[28] , mem_rtl_0_bypass[28], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[27] , mem_rtl_0_bypass[27], dummy_master, 1
instance = comp, \mem~12 , mem~12, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[30]~feeder , mem_rtl_0_bypass[30]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[30] , mem_rtl_0_bypass[30], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[29] , mem_rtl_0_bypass[29], dummy_master, 1
instance = comp, \mem~13 , mem~13, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[32]~feeder , mem_rtl_0_bypass[32]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[32] , mem_rtl_0_bypass[32], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[31] , mem_rtl_0_bypass[31], dummy_master, 1
instance = comp, \mem~14 , mem~14, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[34]~feeder , mem_rtl_0_bypass[34]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[34] , mem_rtl_0_bypass[34], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[33] , mem_rtl_0_bypass[33], dummy_master, 1
instance = comp, \mem~15 , mem~15, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[36]~feeder , mem_rtl_0_bypass[36]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[36] , mem_rtl_0_bypass[36], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[35] , mem_rtl_0_bypass[35], dummy_master, 1
instance = comp, \mem~16 , mem~16, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[38]~feeder , mem_rtl_0_bypass[38]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[38] , mem_rtl_0_bypass[38], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[37] , mem_rtl_0_bypass[37], dummy_master, 1
instance = comp, \mem~17 , mem~17, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[40]~feeder , mem_rtl_0_bypass[40]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[40] , mem_rtl_0_bypass[40], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[39] , mem_rtl_0_bypass[39], dummy_master, 1
instance = comp, \mem~18 , mem~18, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[41] , mem_rtl_0_bypass[41], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[42]~feeder , mem_rtl_0_bypass[42]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[42] , mem_rtl_0_bypass[42], dummy_master, 1
instance = comp, \mem~19 , mem~19, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[44]~feeder , mem_rtl_0_bypass[44]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[44] , mem_rtl_0_bypass[44], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[43] , mem_rtl_0_bypass[43], dummy_master, 1
instance = comp, \mem~20 , mem~20, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[46]~feeder , mem_rtl_0_bypass[46]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[46] , mem_rtl_0_bypass[46], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[45] , mem_rtl_0_bypass[45], dummy_master, 1
instance = comp, \mem~21 , mem~21, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[48]~feeder , mem_rtl_0_bypass[48]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[48] , mem_rtl_0_bypass[48], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[47] , mem_rtl_0_bypass[47], dummy_master, 1
instance = comp, \mem~22 , mem~22, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[50]~feeder , mem_rtl_0_bypass[50]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[50] , mem_rtl_0_bypass[50], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[49] , mem_rtl_0_bypass[49], dummy_master, 1
instance = comp, \mem~23 , mem~23, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[52]~feeder , mem_rtl_0_bypass[52]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[52] , mem_rtl_0_bypass[52], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[51] , mem_rtl_0_bypass[51], dummy_master, 1
instance = comp, \mem~24 , mem~24, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[54]~feeder , mem_rtl_0_bypass[54]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[54] , mem_rtl_0_bypass[54], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[53] , mem_rtl_0_bypass[53], dummy_master, 1
instance = comp, \mem~25 , mem~25, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[56]~feeder , mem_rtl_0_bypass[56]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[56] , mem_rtl_0_bypass[56], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[55] , mem_rtl_0_bypass[55], dummy_master, 1
instance = comp, \mem~26 , mem~26, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[58]~feeder , mem_rtl_0_bypass[58]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[58] , mem_rtl_0_bypass[58], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[57] , mem_rtl_0_bypass[57], dummy_master, 1
instance = comp, \mem~27 , mem~27, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[60]~feeder , mem_rtl_0_bypass[60]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[60] , mem_rtl_0_bypass[60], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[59] , mem_rtl_0_bypass[59], dummy_master, 1
instance = comp, \mem~28 , mem~28, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[62]~feeder , mem_rtl_0_bypass[62]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[62] , mem_rtl_0_bypass[62], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[61] , mem_rtl_0_bypass[61], dummy_master, 1
instance = comp, \mem~29 , mem~29, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[64]~feeder , mem_rtl_0_bypass[64]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[64] , mem_rtl_0_bypass[64], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[63] , mem_rtl_0_bypass[63], dummy_master, 1
instance = comp, \mem~30 , mem~30, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[66]~feeder , mem_rtl_0_bypass[66]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[66] , mem_rtl_0_bypass[66], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[65] , mem_rtl_0_bypass[65], dummy_master, 1
instance = comp, \mem~31 , mem~31, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[67]~feeder , mem_rtl_0_bypass[67]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[67] , mem_rtl_0_bypass[67], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[68]~feeder , mem_rtl_0_bypass[68]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[68] , mem_rtl_0_bypass[68], dummy_master, 1
instance = comp, \mem~32 , mem~32, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[70]~feeder , mem_rtl_0_bypass[70]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[70] , mem_rtl_0_bypass[70], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[69] , mem_rtl_0_bypass[69], dummy_master, 1
instance = comp, \mem~33 , mem~33, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[72]~feeder , mem_rtl_0_bypass[72]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[72] , mem_rtl_0_bypass[72], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[71] , mem_rtl_0_bypass[71], dummy_master, 1
instance = comp, \mem~34 , mem~34, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[74]~feeder , mem_rtl_0_bypass[74]~feeder, dummy_master, 1
instance = comp, \mem_rtl_0_bypass[74] , mem_rtl_0_bypass[74], dummy_master, 1
instance = comp, \mem_rtl_0_bypass[73] , mem_rtl_0_bypass[73], dummy_master, 1
instance = comp, \mem~35 , mem~35, dummy_master, 1
instance = comp, \Mux0~1 , Mux0~1, dummy_master, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
