Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 18 15:30:25 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_example_timing_summary_routed.rpt -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.861        0.000                      0                   63        0.122        0.000                      0                   63        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            17.861        0.000                      0                   63        0.122        0.000                      0                   63       12.000        0.000                       0                    45  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       17.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.861ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 1.526ns (21.520%)  route 5.565ns (78.480%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.632     6.169    my_timing/pclk
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     6.687 f  my_timing/hcount_reg[3]/Q
                         net (fo=43, routed)          1.327     8.014    my_timing/hcount[3]
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.166 f  my_timing/r[2]_i_68/O
                         net (fo=3, routed)           0.821     8.987    my_timing/r[2]_i_68_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.332     9.319 f  my_timing/r[2]_i_53/O
                         net (fo=1, routed)           0.802    10.121    my_timing/r[2]_i_53_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.245 f  my_timing/r[2]_i_19/O
                         net (fo=1, routed)           0.810    11.055    my_timing/r[2]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  my_timing/r[2]_i_6/O
                         net (fo=1, routed)           0.819    11.998    my_timing/r[2]_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.122 r  my_timing/r[2]_i_2/O
                         net (fo=4, routed)           0.986    13.108    my_timing/r[2]_i_2_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.152    13.260 r  my_timing/g[2]_i_1/O
                         net (fo=1, routed)           0.000    13.260    my_timing_n_5
    SLICE_X1Y35          FDRE                                         r  g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    pclk
    SLICE_X1Y35          FDRE                                         r  g_reg[2]/C
                         clock pessimism              0.312    31.131    
                         clock uncertainty           -0.085    31.047    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.075    31.122    g_reg[2]
  -------------------------------------------------------------------
                         required time                         31.122    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 17.861    

Slack (MET) :             18.007ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.498ns (21.713%)  route 5.401ns (78.287%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.632     6.169    my_timing/pclk
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     6.687 r  my_timing/hcount_reg[3]/Q
                         net (fo=43, routed)          1.327     8.014    my_timing/hcount[3]
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.166 r  my_timing/r[2]_i_68/O
                         net (fo=3, routed)           0.821     8.987    my_timing/r[2]_i_68_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.332     9.319 r  my_timing/r[2]_i_53/O
                         net (fo=1, routed)           0.802    10.121    my_timing/r[2]_i_53_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.245 r  my_timing/r[2]_i_19/O
                         net (fo=1, routed)           0.810    11.055    my_timing/r[2]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.179 f  my_timing/r[2]_i_6/O
                         net (fo=1, routed)           0.819    11.998    my_timing/r[2]_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.122 f  my_timing/r[2]_i_2/O
                         net (fo=4, routed)           0.822    12.944    my_timing/r[2]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.124    13.068 r  my_timing/g[3]_i_1/O
                         net (fo=1, routed)           0.000    13.068    my_timing_n_4
    SLICE_X1Y36          FDRE                                         r  g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    pclk
    SLICE_X1Y36          FDRE                                         r  g_reg[3]/C
                         clock pessimism              0.312    31.131    
                         clock uncertainty           -0.085    31.047    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    31.076    g_reg[3]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                 18.007    

Slack (MET) :             18.025ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.526ns (22.030%)  route 5.401ns (77.970%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.632     6.169    my_timing/pclk
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     6.687 f  my_timing/hcount_reg[3]/Q
                         net (fo=43, routed)          1.327     8.014    my_timing/hcount[3]
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.166 f  my_timing/r[2]_i_68/O
                         net (fo=3, routed)           0.821     8.987    my_timing/r[2]_i_68_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.332     9.319 f  my_timing/r[2]_i_53/O
                         net (fo=1, routed)           0.802    10.121    my_timing/r[2]_i_53_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.245 f  my_timing/r[2]_i_19/O
                         net (fo=1, routed)           0.810    11.055    my_timing/r[2]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  my_timing/r[2]_i_6/O
                         net (fo=1, routed)           0.819    11.998    my_timing/r[2]_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.122 r  my_timing/r[2]_i_2/O
                         net (fo=4, routed)           0.822    12.944    my_timing/r[2]_i_2_n_0
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.152    13.096 r  my_timing/r[2]_i_1/O
                         net (fo=1, routed)           0.000    13.096    my_timing_n_1
    SLICE_X1Y36          FDRE                                         r  r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    pclk
    SLICE_X1Y36          FDRE                                         r  r_reg[2]/C
                         clock pessimism              0.312    31.131    
                         clock uncertainty           -0.085    31.047    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.075    31.122    r_reg[2]
  -------------------------------------------------------------------
                         required time                         31.122    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                 18.025    

Slack (MET) :             18.544ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 1.498ns (23.369%)  route 4.912ns (76.630%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.632     6.169    my_timing/pclk
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     6.687 f  my_timing/hcount_reg[3]/Q
                         net (fo=43, routed)          1.327     8.014    my_timing/hcount[3]
    SLICE_X4Y35          LUT5 (Prop_lut5_I3_O)        0.152     8.166 f  my_timing/r[2]_i_68/O
                         net (fo=3, routed)           0.821     8.987    my_timing/r[2]_i_68_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.332     9.319 f  my_timing/r[2]_i_53/O
                         net (fo=1, routed)           0.802    10.121    my_timing/r[2]_i_53_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.245 f  my_timing/r[2]_i_19/O
                         net (fo=1, routed)           0.810    11.055    my_timing/r[2]_i_19_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    11.179 r  my_timing/r[2]_i_6/O
                         net (fo=1, routed)           0.819    11.998    my_timing/r[2]_i_6_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.122 r  my_timing/r[2]_i_2/O
                         net (fo=4, routed)           0.333    12.455    my_timing/r[2]_i_2_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.124    12.579 r  my_timing/b[1]_i_1/O
                         net (fo=1, routed)           0.000    12.579    my_timing_n_9
    SLICE_X2Y35          FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    pclk
    SLICE_X2Y35          FDRE                                         r  b_reg[1]/C
                         clock pessimism              0.312    31.131    
                         clock uncertainty           -0.085    31.047    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077    31.124    b_reg[1]
  -------------------------------------------------------------------
                         required time                         31.124    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                 18.544    

Slack (MET) :             19.565ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.120ns (21.875%)  route 4.000ns (78.125%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.633     6.170    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     6.688 r  my_timing/vcount_reg[4]/Q
                         net (fo=33, routed)          0.887     7.575    my_timing/vcount[4]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.727 r  my_timing/vcount[9]_i_3/O
                         net (fo=2, routed)           0.677     8.404    my_timing/vcount[9]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     8.730 r  my_timing/vcount[9]_i_1/O
                         net (fo=6, routed)           1.002     9.732    my_timing/vcount[9]_i_1_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  my_timing/vcount[10]_i_1/O
                         net (fo=11, routed)          1.435    11.290    my_timing/vcount[10]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    my_timing/pclk
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[0]/C
                         clock pessimism              0.325    31.144    
                         clock uncertainty           -0.085    31.060    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    30.855    my_timing/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         30.855    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                 19.565    

Slack (MET) :             19.565ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.120ns (21.875%)  route 4.000ns (78.125%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.633     6.170    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     6.688 r  my_timing/vcount_reg[4]/Q
                         net (fo=33, routed)          0.887     7.575    my_timing/vcount[4]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.727 r  my_timing/vcount[9]_i_3/O
                         net (fo=2, routed)           0.677     8.404    my_timing/vcount[9]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     8.730 r  my_timing/vcount[9]_i_1/O
                         net (fo=6, routed)           1.002     9.732    my_timing/vcount[9]_i_1_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  my_timing/vcount[10]_i_1/O
                         net (fo=11, routed)          1.435    11.290    my_timing/vcount[10]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    my_timing/pclk
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[1]/C
                         clock pessimism              0.325    31.144    
                         clock uncertainty           -0.085    31.060    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    30.855    my_timing/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.855    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                 19.565    

Slack (MET) :             20.096ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.120ns (24.084%)  route 3.530ns (75.916%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.633     6.170    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     6.688 r  my_timing/vcount_reg[4]/Q
                         net (fo=33, routed)          0.887     7.575    my_timing/vcount[4]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.727 r  my_timing/vcount[9]_i_3/O
                         net (fo=2, routed)           0.677     8.404    my_timing/vcount[9]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     8.730 r  my_timing/vcount[9]_i_1/O
                         net (fo=6, routed)           1.002     9.732    my_timing/vcount[9]_i_1_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  my_timing/vcount[10]_i_1/O
                         net (fo=11, routed)          0.965    10.821    my_timing/vcount[10]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.515    30.820    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
                         clock pessimism              0.350    31.170    
                         clock uncertainty           -0.085    31.086    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    30.917    my_timing/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         30.917    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 20.096    

Slack (MET) :             20.096ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.120ns (24.084%)  route 3.530ns (75.916%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.633     6.170    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     6.688 r  my_timing/vcount_reg[4]/Q
                         net (fo=33, routed)          0.887     7.575    my_timing/vcount[4]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.727 r  my_timing/vcount[9]_i_3/O
                         net (fo=2, routed)           0.677     8.404    my_timing/vcount[9]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     8.730 r  my_timing/vcount[9]_i_1/O
                         net (fo=6, routed)           1.002     9.732    my_timing/vcount[9]_i_1_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  my_timing/vcount[10]_i_1/O
                         net (fo=11, routed)          0.965    10.821    my_timing/vcount[10]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.515    30.820    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[5]/C
                         clock pessimism              0.350    31.170    
                         clock uncertainty           -0.085    31.086    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    30.917    my_timing/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         30.917    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 20.096    

Slack (MET) :             20.145ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.120ns (24.666%)  route 3.421ns (75.334%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 30.820 - 25.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.633     6.170    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     6.688 r  my_timing/vcount_reg[4]/Q
                         net (fo=33, routed)          0.887     7.575    my_timing/vcount[4]
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.727 r  my_timing/vcount[9]_i_3/O
                         net (fo=2, routed)           0.677     8.404    my_timing/vcount[9]_i_3_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.326     8.730 r  my_timing/vcount[9]_i_1/O
                         net (fo=6, routed)           1.002     9.732    my_timing/vcount[9]_i_1_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  my_timing/vcount[10]_i_1/O
                         net (fo=11, routed)          0.855    10.711    my_timing/vcount[10]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  my_timing/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.515    30.820    my_timing/pclk
    SLICE_X5Y39          FDRE                                         r  my_timing/vcount_reg[6]/C
                         clock pessimism              0.325    31.145    
                         clock uncertainty           -0.085    31.061    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    30.856    my_timing/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         30.856    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 20.145    

Slack (MET) :             20.269ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.087ns (23.429%)  route 3.553ns (76.571%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 30.819 - 25.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.630     6.167    my_timing/pclk
    SLICE_X5Y35          FDRE                                         r  my_timing/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.419     6.586 f  my_timing/hcount_reg[4]/Q
                         net (fo=37, routed)          1.403     7.990    my_timing/hcount[4]
    SLICE_X1Y36          LUT6 (Prop_lut6_I4_O)        0.296     8.286 f  my_timing/r[3]_i_15/O
                         net (fo=1, routed)           0.433     8.719    my_timing/r[3]_i_15_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.843 r  my_timing/r[3]_i_8/O
                         net (fo=7, routed)           1.048     9.891    my_timing/r[3]_i_8_n_0
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.015 r  my_timing/b[3]_i_2/O
                         net (fo=3, routed)           0.668    10.683    my_timing/b[3]_i_2_n_0
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124    10.807 r  my_timing/b[3]_i_1/O
                         net (fo=1, routed)           0.000    10.807    my_timing_n_7
    SLICE_X0Y35          FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  clk_out_bufgce/O
                         net (fo=34, routed)          1.514    30.819    pclk
    SLICE_X0Y35          FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.312    31.131    
                         clock uncertainty           -0.085    31.047    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.029    31.076    b_reg[3]
  -------------------------------------------------------------------
                         required time                         31.076    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                 20.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 safe_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  safe_start_reg[0]/Q
                         net (fo=1, routed)           0.056     1.572    safe_start[0]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.450    safe_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 safe_start_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[6]/Q
                         net (fo=1, routed)           0.055     1.558    safe_start[6]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[7]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.369    safe_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 safe_start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            safe_start_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.366     1.083    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.103 r  clk_out_bufh/O
                         net (fo=8, routed)           0.272     1.375    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.503 r  safe_start_reg[1]/Q
                         net (fo=1, routed)           0.119     1.622    safe_start[1]
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.407     1.354    clk_out
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.397 r  clk_out_bufh/O
                         net (fo=8, routed)           0.497     1.894    clk_ss
    SLICE_X35Y45         FDRE                                         r  safe_start_reg[2]/C
                         clock pessimism             -0.520     1.375    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017     1.392    safe_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.129%)  route 0.158ns (45.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  my_timing/hcount_reg[7]/Q
                         net (fo=12, routed)          0.158     2.118    my_timing/hcount[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     2.163 r  my_timing/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.163    my_timing/hcount_0[8]
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.861     2.366    my_timing/pclk
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[8]/C
                         clock pessimism             -0.547     1.819    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.092     1.911    my_timing/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_timing/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.889%)  route 0.211ns (53.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  my_timing/vcount_reg[0]/Q
                         net (fo=21, routed)          0.211     2.171    my_timing/vcount[0]
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.045     2.216 r  my_timing/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.216    my_timing/vcount[4]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.862     2.367    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[4]/C
                         clock pessimism             -0.532     1.835    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120     1.955    my_timing/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_timing/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.421%)  route 0.215ns (53.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X7Y38          FDRE                                         r  my_timing/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  my_timing/vcount_reg[0]/Q
                         net (fo=21, routed)          0.215     2.175    my_timing/vcount[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  my_timing/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.220    my_timing/vcount[5]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.862     2.367    my_timing/pclk
    SLICE_X6Y39          FDRE                                         r  my_timing/vcount_reg[5]/C
                         clock pessimism             -0.532     1.835    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121     1.956    my_timing/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.089%)  route 0.203ns (48.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.589     1.817    my_timing/pclk
    SLICE_X6Y36          FDRE                                         r  my_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.981 r  my_timing/hcount_reg[2]/Q
                         net (fo=40, routed)          0.203     2.184    my_timing/hcount[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.048     2.232 r  my_timing/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.232    my_timing/hcount_0[3]
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.862     2.367    my_timing/pclk
    SLICE_X6Y38          FDRE                                         r  my_timing/hcount_reg[3]/C
                         clock pessimism             -0.532     1.835    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.133     1.968    my_timing/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X2Y34          FDRE                                         r  my_timing/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.983 r  my_timing/hcount_reg[10]/Q
                         net (fo=10, routed)          0.175     2.158    my_timing/hcount[10]
    SLICE_X2Y34          LUT5 (Prop_lut5_I1_O)        0.045     2.203 r  my_timing/hcount[10]_i_1/O
                         net (fo=1, routed)           0.000     2.203    my_timing/hcount_0[10]
    SLICE_X2Y34          FDRE                                         r  my_timing/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.860     2.365    my_timing/pclk
    SLICE_X2Y34          FDRE                                         r  my_timing/hcount_reg[10]/C
                         clock pessimism             -0.546     1.819    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.939    my_timing/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  my_timing/hcount_reg[7]/Q
                         net (fo=12, routed)          0.185     2.145    my_timing/hcount[7]
    SLICE_X0Y36          LUT6 (Prop_lut6_I3_O)        0.045     2.190 r  my_timing/hs_i_1/O
                         net (fo=1, routed)           0.000     2.190    hsync
    SLICE_X0Y36          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.861     2.366    pclk
    SLICE_X0Y36          FDRE                                         r  hs_reg/C
                         clock pessimism             -0.532     1.834    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.091     1.925    hs_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.591     1.819    my_timing/pclk
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.960 r  my_timing/hcount_reg[7]/Q
                         net (fo=12, routed)          0.193     2.153    my_timing/hcount[7]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.042     2.195 r  my_timing/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     2.195    my_timing/hcount_0[7]
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  clk_out_bufgce/O
                         net (fo=34, routed)          0.861     2.366    my_timing/pclk
    SLICE_X3Y36          FDRE                                         r  my_timing/hcount_reg[7]/C
                         clock pessimism             -0.547     1.819    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.924    my_timing/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_out_bufgce/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      clk_out_bufh/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y35      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y35      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y35      b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y35      g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y35      g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y36      g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      my_timing/hcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y34      my_timing/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y34      my_timing/hcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y34      my_timing/hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y38      my_timing/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y38      my_timing/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y38      my_timing/vcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y38      my_timing/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y39      my_timing/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y38      my_timing/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y38      my_timing/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y38      my_timing/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y38      my_timing/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y38      my_timing/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y38      my_timing/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y39      my_timing/vcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y39      my_timing/vcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y38      my_timing/vcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y35      b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y35      b_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_in_mmcme2/CLKFBOUT



