
Assignment_1.ino.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000186  00800100  0000094e  000009e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000094e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a6  00800286  00800286  00000b68  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b68  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b98  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  00000bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006d94  00000000  00000000  00000e00  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000148f  00000000  00000000  00007b94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001268  00000000  00000000  00009023  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006b4  00000000  00000000  0000a28c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001dad  00000000  00000000  0000a940  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002546  00000000  00000000  0000c6ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000208  00000000  00000000  0000ec33  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 35 00 	jmp	0x6a	; 0x6a <__ctors_end>
   4:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   8:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  10:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  14:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  18:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  1c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  20:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  24:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  28:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  2c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  30:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  34:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  38:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  3c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  40:	0c 94 9c 03 	jmp	0x738	; 0x738 <__vector_16>
  44:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  48:	0c 94 52 02 	jmp	0x4a4	; 0x4a4 <__vector_18>
  4c:	0c 94 84 02 	jmp	0x508	; 0x508 <__vector_19>
  50:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  54:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  58:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  5c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  60:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  64:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>

00000068 <__ctors_start>:
  68:	b4 02       	muls	r27, r20

0000006a <__ctors_end>:
  6a:	11 24       	eor	r1, r1
  6c:	1f be       	out	0x3f, r1	; 63
  6e:	cf ef       	ldi	r28, 0xFF	; 255
  70:	d8 e0       	ldi	r29, 0x08	; 8
  72:	de bf       	out	0x3e, r29	; 62
  74:	cd bf       	out	0x3d, r28	; 61

00000076 <__do_copy_data>:
  76:	12 e0       	ldi	r17, 0x02	; 2
  78:	a0 e0       	ldi	r26, 0x00	; 0
  7a:	b1 e0       	ldi	r27, 0x01	; 1
  7c:	ee e4       	ldi	r30, 0x4E	; 78
  7e:	f9 e0       	ldi	r31, 0x09	; 9
  80:	02 c0       	rjmp	.+4      	; 0x86 <__do_copy_data+0x10>
  82:	05 90       	lpm	r0, Z+
  84:	0d 92       	st	X+, r0
  86:	a6 38       	cpi	r26, 0x86	; 134
  88:	b1 07       	cpc	r27, r17
  8a:	d9 f7       	brne	.-10     	; 0x82 <__do_copy_data+0xc>

0000008c <__do_clear_bss>:
  8c:	23 e0       	ldi	r18, 0x03	; 3
  8e:	a6 e8       	ldi	r26, 0x86	; 134
  90:	b2 e0       	ldi	r27, 0x02	; 2
  92:	01 c0       	rjmp	.+2      	; 0x96 <.do_clear_bss_start>

00000094 <.do_clear_bss_loop>:
  94:	1d 92       	st	X+, r1

00000096 <.do_clear_bss_start>:
  96:	ac 32       	cpi	r26, 0x2C	; 44
  98:	b2 07       	cpc	r27, r18
  9a:	e1 f7       	brne	.-8      	; 0x94 <.do_clear_bss_loop>

0000009c <__do_global_ctors>:
  9c:	10 e0       	ldi	r17, 0x00	; 0
  9e:	c5 e3       	ldi	r28, 0x35	; 53
  a0:	d0 e0       	ldi	r29, 0x00	; 0
  a2:	04 c0       	rjmp	.+8      	; 0xac <__do_global_ctors+0x10>
  a4:	21 97       	sbiw	r28, 0x01	; 1
  a6:	fe 01       	movw	r30, r28
  a8:	0e 94 9f 04 	call	0x93e	; 0x93e <__tablejump2__>
  ac:	c4 33       	cpi	r28, 0x34	; 52
  ae:	d1 07       	cpc	r29, r17
  b0:	c9 f7       	brne	.-14     	; 0xa4 <__do_global_ctors+0x8>
  b2:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <main>
  b6:	0c 94 a5 04 	jmp	0x94a	; 0x94a <_exit>

000000ba <__bad_interrupt>:
  ba:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000be <setup>:
  be:	26 e0       	ldi	r18, 0x06	; 6
  c0:	40 e8       	ldi	r20, 0x80	; 128
  c2:	55 e2       	ldi	r21, 0x25	; 37
  c4:	60 e0       	ldi	r22, 0x00	; 0
  c6:	70 e0       	ldi	r23, 0x00	; 0
  c8:	86 e8       	ldi	r24, 0x86	; 134
  ca:	92 e0       	ldi	r25, 0x02	; 2
  cc:	0e 94 ed 01 	call	0x3da	; 0x3da <_ZN14HardwareSerial5beginEmh>
  d0:	08 95       	ret

000000d2 <loop>:
  d2:	a8 ea       	ldi	r26, 0xA8	; 168
  d4:	b2 e0       	ldi	r27, 0x02	; 2
  d6:	ef e6       	ldi	r30, 0x6F	; 111
  d8:	f0 e0       	ldi	r31, 0x00	; 0
  da:	0c 94 68 04 	jmp	0x8d0	; 0x8d0 <__prologue_saves__>
  de:	fe 01       	movw	r30, r28
  e0:	31 96       	adiw	r30, 0x01	; 1
  e2:	84 ea       	ldi	r24, 0xA4	; 164
  e4:	92 e0       	ldi	r25, 0x02	; 2
  e6:	df 01       	movw	r26, r30
  e8:	9c 01       	movw	r18, r24
  ea:	1d 92       	st	X+, r1
  ec:	21 50       	subi	r18, 0x01	; 1
  ee:	30 40       	sbci	r19, 0x00	; 0
  f0:	e1 f7       	brne	.-8      	; 0xea <loop+0x18>
  f2:	0e 94 e6 03 	call	0x7cc	; 0x7cc <micros>
  f6:	cb 55       	subi	r28, 0x5B	; 91
  f8:	dd 4f       	sbci	r29, 0xFD	; 253
  fa:	68 83       	st	Y, r22
  fc:	79 83       	std	Y+1, r23	; 0x01
  fe:	8a 83       	std	Y+2, r24	; 0x02
 100:	9b 83       	std	Y+3, r25	; 0x03
 102:	c5 5a       	subi	r28, 0xA5	; 165
 104:	d2 40       	sbci	r29, 0x02	; 2
 106:	7e 01       	movw	r14, r28
 108:	3f e5       	ldi	r19, 0x5F	; 95
 10a:	e3 1a       	sub	r14, r19
 10c:	3d ef       	ldi	r19, 0xFD	; 253
 10e:	f3 0a       	sbc	r15, r19
 110:	82 e5       	ldi	r24, 0x52	; 82
 112:	88 2e       	mov	r8, r24
 114:	82 e0       	ldi	r24, 0x02	; 2
 116:	98 2e       	mov	r9, r24
 118:	99 ea       	ldi	r25, 0xA9	; 169
 11a:	69 2e       	mov	r6, r25
 11c:	91 e0       	ldi	r25, 0x01	; 1
 11e:	79 2e       	mov	r7, r25
 120:	2e 01       	movw	r4, r28
 122:	4b e5       	ldi	r20, 0x5B	; 91
 124:	44 1a       	sub	r4, r20
 126:	4d ef       	ldi	r20, 0xFD	; 253
 128:	54 0a       	sbc	r5, r20
 12a:	80 e0       	ldi	r24, 0x00	; 0
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	dc 01       	movw	r26, r24
 130:	29 ea       	ldi	r18, 0xA9	; 169
 132:	b2 2e       	mov	r11, r18
 134:	68 ea       	ldi	r22, 0xA8	; 168
 136:	71 e0       	ldi	r23, 0x01	; 1
 138:	01 e5       	ldi	r16, 0x51	; 81
 13a:	12 e0       	ldi	r17, 0x02	; 2
 13c:	3d e0       	ldi	r19, 0x0D	; 13
 13e:	a3 2e       	mov	r10, r19
 140:	17 01       	movw	r2, r14
 142:	6c 01       	movw	r12, r24
 144:	7d 01       	movw	r14, r26
 146:	d8 01       	movw	r26, r16
 148:	11 96       	adiw	r26, 0x01	; 1
 14a:	ab 01       	movw	r20, r22
 14c:	49 5a       	subi	r20, 0xA9	; 169
 14e:	51 09       	sbc	r21, r1
 150:	fb 01       	movw	r30, r22
 152:	20 e0       	ldi	r18, 0x00	; 0
 154:	30 e0       	ldi	r19, 0x00	; 0
 156:	9e 91       	ld	r25, -X
 158:	80 81       	ld	r24, Z
 15a:	98 02       	muls	r25, r24
 15c:	20 0d       	add	r18, r0
 15e:	31 1d       	adc	r19, r1
 160:	11 24       	eor	r1, r1
 162:	3d 97       	sbiw	r30, 0x0d	; 13
 164:	e4 17       	cp	r30, r20
 166:	f5 07       	cpc	r31, r21
 168:	b1 f7       	brne	.-20     	; 0x156 <loop+0x84>
 16a:	a8 01       	movw	r20, r16
 16c:	4d 50       	subi	r20, 0x0D	; 13
 16e:	51 09       	sbc	r21, r1
 170:	d4 01       	movw	r26, r8
 172:	9e 91       	ld	r25, -X
 174:	4d 01       	movw	r8, r26
 176:	d3 01       	movw	r26, r6
 178:	ee 91       	ld	r30, -X
 17a:	3d 01       	movw	r6, r26
 17c:	0e 2e       	mov	r0, r30
 17e:	00 0c       	add	r0, r0
 180:	ff 0b       	sbc	r31, r31
 182:	e9 0f       	add	r30, r25
 184:	f1 1d       	adc	r31, r1
 186:	97 fd       	sbrc	r25, 7
 188:	fa 95       	dec	r31
 18a:	e2 0f       	add	r30, r18
 18c:	f3 1f       	adc	r31, r19
 18e:	cf 01       	movw	r24, r30
 190:	ff 0f       	add	r31, r31
 192:	aa 0b       	sbc	r26, r26
 194:	bb 0b       	sbc	r27, r27
 196:	8c 0d       	add	r24, r12
 198:	9d 1d       	adc	r25, r13
 19a:	ae 1d       	adc	r26, r14
 19c:	bf 1d       	adc	r27, r15
 19e:	f2 01       	movw	r30, r4
 1a0:	b2 93       	st	-Z, r27
 1a2:	a2 93       	st	-Z, r26
 1a4:	92 93       	st	-Z, r25
 1a6:	82 93       	st	-Z, r24
 1a8:	2f 01       	movw	r4, r30
 1aa:	ff e4       	ldi	r31, 0x4F	; 79
 1ac:	bf 9e       	mul	r11, r31
 1ae:	81 2d       	mov	r24, r1
 1b0:	11 24       	eor	r1, r1
 1b2:	86 95       	lsr	r24
 1b4:	86 95       	lsr	r24
 1b6:	2b 2d       	mov	r18, r11
 1b8:	8a 9d       	mul	r24, r10
 1ba:	20 19       	sub	r18, r0
 1bc:	11 24       	eor	r1, r1
 1be:	22 23       	and	r18, r18
 1c0:	61 f0       	breq	.+24     	; 0x1da <loop+0x108>
 1c2:	61 50       	subi	r22, 0x01	; 1
 1c4:	71 09       	sbc	r23, r1
 1c6:	ba 94       	dec	r11
 1c8:	bb 20       	and	r11, r11
 1ca:	69 f0       	breq	.+26     	; 0x1e6 <loop+0x114>
 1cc:	d1 01       	movw	r26, r2
 1ce:	fe 90       	ld	r15, -X
 1d0:	ee 90       	ld	r14, -X
 1d2:	de 90       	ld	r13, -X
 1d4:	ce 90       	ld	r12, -X
 1d6:	1d 01       	movw	r2, r26
 1d8:	b6 cf       	rjmp	.-148    	; 0x146 <loop+0x74>
 1da:	64 5f       	subi	r22, 0xF4	; 244
 1dc:	7f 4f       	sbci	r23, 0xFF	; 255
 1de:	8a 01       	movw	r16, r20
 1e0:	ba 94       	dec	r11
 1e2:	b1 10       	cpse	r11, r1
 1e4:	f3 cf       	rjmp	.-26     	; 0x1cc <loop+0xfa>
 1e6:	0e 94 e6 03 	call	0x7cc	; 0x7cc <micros>
 1ea:	6b 01       	movw	r12, r22
 1ec:	7c 01       	movw	r14, r24
 1ee:	cb 55       	subi	r28, 0x5B	; 91
 1f0:	dd 4f       	sbci	r29, 0xFD	; 253
 1f2:	28 81       	ld	r18, Y
 1f4:	39 81       	ldd	r19, Y+1	; 0x01
 1f6:	4a 81       	ldd	r20, Y+2	; 0x02
 1f8:	5b 81       	ldd	r21, Y+3	; 0x03
 1fa:	c5 5a       	subi	r28, 0xA5	; 165
 1fc:	d2 40       	sbci	r29, 0x02	; 2
 1fe:	c2 1a       	sub	r12, r18
 200:	d3 0a       	sbc	r13, r19
 202:	e4 0a       	sbc	r14, r20
 204:	f5 0a       	sbc	r15, r21
 206:	42 e1       	ldi	r20, 0x12	; 18
 208:	50 e0       	ldi	r21, 0x00	; 0
 20a:	62 e5       	ldi	r22, 0x52	; 82
 20c:	72 e0       	ldi	r23, 0x02	; 2
 20e:	86 e8       	ldi	r24, 0x86	; 134
 210:	92 e0       	ldi	r25, 0x02	; 2
 212:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_ZN5Print5writeEPKhj>
 216:	2a e0       	ldi	r18, 0x0A	; 10
 218:	30 e0       	ldi	r19, 0x00	; 0
 21a:	b7 01       	movw	r22, r14
 21c:	a6 01       	movw	r20, r12
 21e:	86 e8       	ldi	r24, 0x86	; 134
 220:	92 e0       	ldi	r25, 0x02	; 2
 222:	0e 94 8a 03 	call	0x714	; 0x714 <_ZN5Print7printlnEmi>
 226:	c8 55       	subi	r28, 0x58	; 88
 228:	dd 4f       	sbci	r29, 0xFD	; 253
 22a:	e2 e1       	ldi	r30, 0x12	; 18
 22c:	0c 94 84 04 	jmp	0x908	; 0x908 <__epilogue_restores__>

00000230 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
 230:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
 232:	91 8d       	ldd	r25, Z+25	; 0x19
 234:	22 8d       	ldd	r18, Z+26	; 0x1a
 236:	89 2f       	mov	r24, r25
 238:	90 e0       	ldi	r25, 0x00	; 0
 23a:	80 5c       	subi	r24, 0xC0	; 192
 23c:	9f 4f       	sbci	r25, 0xFF	; 255
 23e:	82 1b       	sub	r24, r18
 240:	91 09       	sbc	r25, r1
}
 242:	8f 73       	andi	r24, 0x3F	; 63
 244:	99 27       	eor	r25, r25
 246:	08 95       	ret

00000248 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
 248:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
 24a:	91 8d       	ldd	r25, Z+25	; 0x19
 24c:	82 8d       	ldd	r24, Z+26	; 0x1a
 24e:	98 17       	cp	r25, r24
 250:	31 f0       	breq	.+12     	; 0x25e <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
 252:	82 8d       	ldd	r24, Z+26	; 0x1a
 254:	e8 0f       	add	r30, r24
 256:	f1 1d       	adc	r31, r1
 258:	85 8d       	ldd	r24, Z+29	; 0x1d
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 25e:	8f ef       	ldi	r24, 0xFF	; 255
 260:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
 262:	08 95       	ret

00000264 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
 264:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
 266:	91 8d       	ldd	r25, Z+25	; 0x19
 268:	82 8d       	ldd	r24, Z+26	; 0x1a
 26a:	98 17       	cp	r25, r24
 26c:	61 f0       	breq	.+24     	; 0x286 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
 26e:	82 8d       	ldd	r24, Z+26	; 0x1a
 270:	df 01       	movw	r26, r30
 272:	a8 0f       	add	r26, r24
 274:	b1 1d       	adc	r27, r1
 276:	5d 96       	adiw	r26, 0x1d	; 29
 278:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
 27a:	92 8d       	ldd	r25, Z+26	; 0x1a
 27c:	9f 5f       	subi	r25, 0xFF	; 255
 27e:	9f 73       	andi	r25, 0x3F	; 63
 280:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 286:	8f ef       	ldi	r24, 0xFF	; 255
 288:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
 28a:	08 95       	ret

0000028c <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
 28c:	fc 01       	movw	r30, r24
 28e:	53 8d       	ldd	r21, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
 290:	44 8d       	ldd	r20, Z+28	; 0x1c
 292:	25 2f       	mov	r18, r21
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	84 2f       	mov	r24, r20
 298:	90 e0       	ldi	r25, 0x00	; 0
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
 29a:	82 1b       	sub	r24, r18
 29c:	93 0b       	sbc	r25, r19
 29e:	54 17       	cp	r21, r20
 2a0:	10 f0       	brcs	.+4      	; 0x2a6 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
 2a2:	cf 96       	adiw	r24, 0x3f	; 63
 2a4:	08 95       	ret
  return tail - head - 1;
 2a6:	01 97       	sbiw	r24, 0x01	; 1
}
 2a8:	08 95       	ret

000002aa <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
 2aa:	8a ea       	ldi	r24, 0xAA	; 170
 2ac:	92 e0       	ldi	r25, 0x02	; 2
 2ae:	89 2b       	or	r24, r25
 2b0:	49 f0       	breq	.+18     	; 0x2c4 <_Z14serialEventRunv+0x1a>
 2b2:	80 e0       	ldi	r24, 0x00	; 0
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	89 2b       	or	r24, r25
 2b8:	29 f0       	breq	.+10     	; 0x2c4 <_Z14serialEventRunv+0x1a>
 2ba:	0e 94 aa 02 	call	0x554	; 0x554 <_Z17Serial0_availablev>
 2be:	81 11       	cpse	r24, r1
 2c0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
 2c4:	08 95       	ret

000002c6 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
 2c6:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
 2c8:	84 8d       	ldd	r24, Z+28	; 0x1c
 2ca:	df 01       	movw	r26, r30
 2cc:	a8 0f       	add	r26, r24
 2ce:	b1 1d       	adc	r27, r1
 2d0:	a3 5a       	subi	r26, 0xA3	; 163
 2d2:	bf 4f       	sbci	r27, 0xFF	; 255
 2d4:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
 2d6:	84 8d       	ldd	r24, Z+28	; 0x1c
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	01 96       	adiw	r24, 0x01	; 1
 2dc:	8f 73       	andi	r24, 0x3F	; 63
 2de:	99 27       	eor	r25, r25
 2e0:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
 2e2:	a6 89       	ldd	r26, Z+22	; 0x16
 2e4:	b7 89       	ldd	r27, Z+23	; 0x17
 2e6:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
 2e8:	a0 89       	ldd	r26, Z+16	; 0x10
 2ea:	b1 89       	ldd	r27, Z+17	; 0x11
 2ec:	8c 91       	ld	r24, X
 2ee:	80 64       	ori	r24, 0x40	; 64
 2f0:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
 2f2:	93 8d       	ldd	r25, Z+27	; 0x1b
 2f4:	84 8d       	ldd	r24, Z+28	; 0x1c
 2f6:	98 13       	cpse	r25, r24
 2f8:	06 c0       	rjmp	.+12     	; 0x306 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
 2fa:	02 88       	ldd	r0, Z+18	; 0x12
 2fc:	f3 89       	ldd	r31, Z+19	; 0x13
 2fe:	e0 2d       	mov	r30, r0
 300:	80 81       	ld	r24, Z
 302:	8f 7d       	andi	r24, 0xDF	; 223
 304:	80 83       	st	Z, r24
 306:	08 95       	ret

00000308 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
 308:	ef 92       	push	r14
 30a:	ff 92       	push	r15
 30c:	0f 93       	push	r16
 30e:	1f 93       	push	r17
 310:	cf 93       	push	r28
 312:	df 93       	push	r29
 314:	ec 01       	movw	r28, r24
  _written = true;
 316:	81 e0       	ldi	r24, 0x01	; 1
 318:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
 31a:	9b 8d       	ldd	r25, Y+27	; 0x1b
 31c:	8c 8d       	ldd	r24, Y+28	; 0x1c
 31e:	98 13       	cpse	r25, r24
 320:	05 c0       	rjmp	.+10     	; 0x32c <_ZN14HardwareSerial5writeEh+0x24>
 322:	e8 89       	ldd	r30, Y+16	; 0x10
 324:	f9 89       	ldd	r31, Y+17	; 0x11
 326:	80 81       	ld	r24, Z
 328:	85 fd       	sbrc	r24, 5
 32a:	24 c0       	rjmp	.+72     	; 0x374 <_ZN14HardwareSerial5writeEh+0x6c>
 32c:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
 32e:	0b 8d       	ldd	r16, Y+27	; 0x1b
 330:	10 e0       	ldi	r17, 0x00	; 0
 332:	0f 5f       	subi	r16, 0xFF	; 255
 334:	1f 4f       	sbci	r17, 0xFF	; 255
 336:	0f 73       	andi	r16, 0x3F	; 63
 338:	11 27       	eor	r17, r17
 33a:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
 33c:	8c 8d       	ldd	r24, Y+28	; 0x1c
 33e:	e8 12       	cpse	r14, r24
 340:	0c c0       	rjmp	.+24     	; 0x35a <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
 342:	0f b6       	in	r0, 0x3f	; 63
 344:	07 fc       	sbrc	r0, 7
 346:	fa cf       	rjmp	.-12     	; 0x33c <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
 348:	e8 89       	ldd	r30, Y+16	; 0x10
 34a:	f9 89       	ldd	r31, Y+17	; 0x11
 34c:	80 81       	ld	r24, Z
 34e:	85 ff       	sbrs	r24, 5
 350:	f5 cf       	rjmp	.-22     	; 0x33c <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
 352:	ce 01       	movw	r24, r28
 354:	0e 94 63 01 	call	0x2c6	; 0x2c6 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 358:	f1 cf       	rjmp	.-30     	; 0x33c <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
 35a:	8b 8d       	ldd	r24, Y+27	; 0x1b
 35c:	fe 01       	movw	r30, r28
 35e:	e8 0f       	add	r30, r24
 360:	f1 1d       	adc	r31, r1
 362:	e3 5a       	subi	r30, 0xA3	; 163
 364:	ff 4f       	sbci	r31, 0xFF	; 255
 366:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
 368:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
 36a:	ea 89       	ldd	r30, Y+18	; 0x12
 36c:	fb 89       	ldd	r31, Y+19	; 0x13
 36e:	80 81       	ld	r24, Z
 370:	80 62       	ori	r24, 0x20	; 32
 372:	07 c0       	rjmp	.+14     	; 0x382 <_ZN14HardwareSerial5writeEh+0x7a>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
 374:	ee 89       	ldd	r30, Y+22	; 0x16
 376:	ff 89       	ldd	r31, Y+23	; 0x17
 378:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
 37a:	e8 89       	ldd	r30, Y+16	; 0x10
 37c:	f9 89       	ldd	r31, Y+17	; 0x11
 37e:	80 81       	ld	r24, Z
 380:	80 64       	ori	r24, 0x40	; 64
 382:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	90 e0       	ldi	r25, 0x00	; 0
 388:	df 91       	pop	r29
 38a:	cf 91       	pop	r28
 38c:	1f 91       	pop	r17
 38e:	0f 91       	pop	r16
 390:	ff 90       	pop	r15
 392:	ef 90       	pop	r14
 394:	08 95       	ret

00000396 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
 396:	cf 93       	push	r28
 398:	df 93       	push	r29
 39a:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
 39c:	88 8d       	ldd	r24, Y+24	; 0x18
 39e:	88 23       	and	r24, r24
 3a0:	c9 f0       	breq	.+50     	; 0x3d4 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
 3a2:	ea 89       	ldd	r30, Y+18	; 0x12
 3a4:	fb 89       	ldd	r31, Y+19	; 0x13
 3a6:	80 81       	ld	r24, Z
 3a8:	85 fd       	sbrc	r24, 5
 3aa:	05 c0       	rjmp	.+10     	; 0x3b6 <_ZN14HardwareSerial5flushEv+0x20>
 3ac:	a8 89       	ldd	r26, Y+16	; 0x10
 3ae:	b9 89       	ldd	r27, Y+17	; 0x11
 3b0:	8c 91       	ld	r24, X
 3b2:	86 fd       	sbrc	r24, 6
 3b4:	0f c0       	rjmp	.+30     	; 0x3d4 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
 3b6:	0f b6       	in	r0, 0x3f	; 63
 3b8:	07 fc       	sbrc	r0, 7
 3ba:	f5 cf       	rjmp	.-22     	; 0x3a6 <_ZN14HardwareSerial5flushEv+0x10>
 3bc:	80 81       	ld	r24, Z
 3be:	85 ff       	sbrs	r24, 5
 3c0:	f2 cf       	rjmp	.-28     	; 0x3a6 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
 3c2:	a8 89       	ldd	r26, Y+16	; 0x10
 3c4:	b9 89       	ldd	r27, Y+17	; 0x11
 3c6:	8c 91       	ld	r24, X
 3c8:	85 ff       	sbrs	r24, 5
 3ca:	ed cf       	rjmp	.-38     	; 0x3a6 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
 3cc:	ce 01       	movw	r24, r28
 3ce:	0e 94 63 01 	call	0x2c6	; 0x2c6 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 3d2:	e7 cf       	rjmp	.-50     	; 0x3a2 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
 3d4:	df 91       	pop	r29
 3d6:	cf 91       	pop	r28
 3d8:	08 95       	ret

000003da <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
 3da:	cf 92       	push	r12
 3dc:	df 92       	push	r13
 3de:	ef 92       	push	r14
 3e0:	ff 92       	push	r15
 3e2:	1f 93       	push	r17
 3e4:	cf 93       	push	r28
 3e6:	df 93       	push	r29
 3e8:	ec 01       	movw	r28, r24
 3ea:	6a 01       	movw	r12, r20
 3ec:	7b 01       	movw	r14, r22
 3ee:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
 3f0:	e8 89       	ldd	r30, Y+16	; 0x10
 3f2:	f9 89       	ldd	r31, Y+17	; 0x11
 3f4:	82 e0       	ldi	r24, 0x02	; 2
 3f6:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 3f8:	41 15       	cp	r20, r1
 3fa:	51 4e       	sbci	r21, 0xE1	; 225
 3fc:	61 05       	cpc	r22, r1
 3fe:	71 05       	cpc	r23, r1
 400:	b1 f0       	breq	.+44     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
 402:	60 e0       	ldi	r22, 0x00	; 0
 404:	79 e0       	ldi	r23, 0x09	; 9
 406:	8d e3       	ldi	r24, 0x3D	; 61
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	a7 01       	movw	r20, r14
 40c:	96 01       	movw	r18, r12
 40e:	0e 94 46 04 	call	0x88c	; 0x88c <__udivmodsi4>
 412:	da 01       	movw	r26, r20
 414:	c9 01       	movw	r24, r18
 416:	01 97       	sbiw	r24, 0x01	; 1
 418:	a1 09       	sbc	r26, r1
 41a:	b1 09       	sbc	r27, r1
 41c:	b6 95       	lsr	r27
 41e:	a7 95       	ror	r26
 420:	97 95       	ror	r25
 422:	87 95       	ror	r24
 424:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 426:	21 15       	cp	r18, r1
 428:	80 e1       	ldi	r24, 0x10	; 16
 42a:	38 07       	cpc	r19, r24
 42c:	a8 f0       	brcs	.+42     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
  {
    *_ucsra = 0;
 42e:	e8 89       	ldd	r30, Y+16	; 0x10
 430:	f9 89       	ldd	r31, Y+17	; 0x11
 432:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
 434:	60 e8       	ldi	r22, 0x80	; 128
 436:	74 e8       	ldi	r23, 0x84	; 132
 438:	8e e1       	ldi	r24, 0x1E	; 30
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	a7 01       	movw	r20, r14
 43e:	96 01       	movw	r18, r12
 440:	0e 94 46 04 	call	0x88c	; 0x88c <__udivmodsi4>
 444:	da 01       	movw	r26, r20
 446:	c9 01       	movw	r24, r18
 448:	01 97       	sbiw	r24, 0x01	; 1
 44a:	a1 09       	sbc	r26, r1
 44c:	b1 09       	sbc	r27, r1
 44e:	b6 95       	lsr	r27
 450:	a7 95       	ror	r26
 452:	97 95       	ror	r25
 454:	87 95       	ror	r24
 456:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
 458:	ec 85       	ldd	r30, Y+12	; 0x0c
 45a:	fd 85       	ldd	r31, Y+13	; 0x0d
 45c:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
 45e:	ee 85       	ldd	r30, Y+14	; 0x0e
 460:	ff 85       	ldd	r31, Y+15	; 0x0f
 462:	20 83       	st	Z, r18

  _written = false;
 464:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
 466:	ec 89       	ldd	r30, Y+20	; 0x14
 468:	fd 89       	ldd	r31, Y+21	; 0x15
 46a:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
 46c:	ea 89       	ldd	r30, Y+18	; 0x12
 46e:	fb 89       	ldd	r31, Y+19	; 0x13
 470:	80 81       	ld	r24, Z
 472:	80 61       	ori	r24, 0x10	; 16
 474:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
 476:	ea 89       	ldd	r30, Y+18	; 0x12
 478:	fb 89       	ldd	r31, Y+19	; 0x13
 47a:	80 81       	ld	r24, Z
 47c:	88 60       	ori	r24, 0x08	; 8
 47e:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
 480:	ea 89       	ldd	r30, Y+18	; 0x12
 482:	fb 89       	ldd	r31, Y+19	; 0x13
 484:	80 81       	ld	r24, Z
 486:	80 68       	ori	r24, 0x80	; 128
 488:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
 48a:	ea 89       	ldd	r30, Y+18	; 0x12
 48c:	fb 89       	ldd	r31, Y+19	; 0x13
 48e:	80 81       	ld	r24, Z
 490:	8f 7d       	andi	r24, 0xDF	; 223
 492:	80 83       	st	Z, r24
}
 494:	df 91       	pop	r29
 496:	cf 91       	pop	r28
 498:	1f 91       	pop	r17
 49a:	ff 90       	pop	r15
 49c:	ef 90       	pop	r14
 49e:	df 90       	pop	r13
 4a0:	cf 90       	pop	r12
 4a2:	08 95       	ret

000004a4 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
 4a4:	1f 92       	push	r1
 4a6:	0f 92       	push	r0
 4a8:	0f b6       	in	r0, 0x3f	; 63
 4aa:	0f 92       	push	r0
 4ac:	11 24       	eor	r1, r1
 4ae:	2f 93       	push	r18
 4b0:	8f 93       	push	r24
 4b2:	9f 93       	push	r25
 4b4:	ef 93       	push	r30
 4b6:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
 4b8:	e0 91 96 02 	lds	r30, 0x0296	; 0x800296 <__data_end+0x10>
 4bc:	f0 91 97 02 	lds	r31, 0x0297	; 0x800297 <__data_end+0x11>
 4c0:	80 81       	ld	r24, Z
 4c2:	e0 91 9c 02 	lds	r30, 0x029C	; 0x80029c <__data_end+0x16>
 4c6:	f0 91 9d 02 	lds	r31, 0x029D	; 0x80029d <__data_end+0x17>
 4ca:	82 fd       	sbrc	r24, 2
 4cc:	12 c0       	rjmp	.+36     	; 0x4f2 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
 4ce:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
 4d0:	80 91 9f 02 	lds	r24, 0x029F	; 0x80029f <__data_end+0x19>
 4d4:	8f 5f       	subi	r24, 0xFF	; 255
 4d6:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
 4d8:	20 91 a0 02 	lds	r18, 0x02A0	; 0x8002a0 <__data_end+0x1a>
 4dc:	82 17       	cp	r24, r18
 4de:	51 f0       	breq	.+20     	; 0x4f4 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
 4e0:	e0 91 9f 02 	lds	r30, 0x029F	; 0x80029f <__data_end+0x19>
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	ea 57       	subi	r30, 0x7A	; 122
 4e8:	fd 4f       	sbci	r31, 0xFD	; 253
 4ea:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
 4ec:	80 93 9f 02 	sts	0x029F, r24	; 0x80029f <__data_end+0x19>
 4f0:	01 c0       	rjmp	.+2      	; 0x4f4 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
 4f2:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
 4f4:	ff 91       	pop	r31
 4f6:	ef 91       	pop	r30
 4f8:	9f 91       	pop	r25
 4fa:	8f 91       	pop	r24
 4fc:	2f 91       	pop	r18
 4fe:	0f 90       	pop	r0
 500:	0f be       	out	0x3f, r0	; 63
 502:	0f 90       	pop	r0
 504:	1f 90       	pop	r1
 506:	18 95       	reti

00000508 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
 508:	1f 92       	push	r1
 50a:	0f 92       	push	r0
 50c:	0f b6       	in	r0, 0x3f	; 63
 50e:	0f 92       	push	r0
 510:	11 24       	eor	r1, r1
 512:	2f 93       	push	r18
 514:	3f 93       	push	r19
 516:	4f 93       	push	r20
 518:	5f 93       	push	r21
 51a:	6f 93       	push	r22
 51c:	7f 93       	push	r23
 51e:	8f 93       	push	r24
 520:	9f 93       	push	r25
 522:	af 93       	push	r26
 524:	bf 93       	push	r27
 526:	ef 93       	push	r30
 528:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
 52a:	86 e8       	ldi	r24, 0x86	; 134
 52c:	92 e0       	ldi	r25, 0x02	; 2
 52e:	0e 94 63 01 	call	0x2c6	; 0x2c6 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
 532:	ff 91       	pop	r31
 534:	ef 91       	pop	r30
 536:	bf 91       	pop	r27
 538:	af 91       	pop	r26
 53a:	9f 91       	pop	r25
 53c:	8f 91       	pop	r24
 53e:	7f 91       	pop	r23
 540:	6f 91       	pop	r22
 542:	5f 91       	pop	r21
 544:	4f 91       	pop	r20
 546:	3f 91       	pop	r19
 548:	2f 91       	pop	r18
 54a:	0f 90       	pop	r0
 54c:	0f be       	out	0x3f, r0	; 63
 54e:	0f 90       	pop	r0
 550:	1f 90       	pop	r1
 552:	18 95       	reti

00000554 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
 554:	86 e8       	ldi	r24, 0x86	; 134
 556:	92 e0       	ldi	r25, 0x02	; 2
 558:	0e 94 18 01 	call	0x230	; 0x230 <_ZN14HardwareSerial9availableEv>
 55c:	21 e0       	ldi	r18, 0x01	; 1
 55e:	89 2b       	or	r24, r25
 560:	09 f4       	brne	.+2      	; 0x564 <_Z17Serial0_availablev+0x10>
 562:	20 e0       	ldi	r18, 0x00	; 0
}
 564:	82 2f       	mov	r24, r18
 566:	08 95       	ret

00000568 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 568:	e6 e8       	ldi	r30, 0x86	; 134
 56a:	f2 e0       	ldi	r31, 0x02	; 2
 56c:	13 82       	std	Z+3, r1	; 0x03
 56e:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
 570:	88 ee       	ldi	r24, 0xE8	; 232
 572:	93 e0       	ldi	r25, 0x03	; 3
 574:	a0 e0       	ldi	r26, 0x00	; 0
 576:	b0 e0       	ldi	r27, 0x00	; 0
 578:	84 83       	std	Z+4, r24	; 0x04
 57a:	95 83       	std	Z+5, r25	; 0x05
 57c:	a6 83       	std	Z+6, r26	; 0x06
 57e:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
 580:	89 e6       	ldi	r24, 0x69	; 105
 582:	92 e0       	ldi	r25, 0x02	; 2
 584:	91 83       	std	Z+1, r25	; 0x01
 586:	80 83       	st	Z, r24
 588:	85 ec       	ldi	r24, 0xC5	; 197
 58a:	90 e0       	ldi	r25, 0x00	; 0
 58c:	95 87       	std	Z+13, r25	; 0x0d
 58e:	84 87       	std	Z+12, r24	; 0x0c
 590:	84 ec       	ldi	r24, 0xC4	; 196
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	97 87       	std	Z+15, r25	; 0x0f
 596:	86 87       	std	Z+14, r24	; 0x0e
 598:	80 ec       	ldi	r24, 0xC0	; 192
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	91 8b       	std	Z+17, r25	; 0x11
 59e:	80 8b       	std	Z+16, r24	; 0x10
 5a0:	81 ec       	ldi	r24, 0xC1	; 193
 5a2:	90 e0       	ldi	r25, 0x00	; 0
 5a4:	93 8b       	std	Z+19, r25	; 0x13
 5a6:	82 8b       	std	Z+18, r24	; 0x12
 5a8:	82 ec       	ldi	r24, 0xC2	; 194
 5aa:	90 e0       	ldi	r25, 0x00	; 0
 5ac:	95 8b       	std	Z+21, r25	; 0x15
 5ae:	84 8b       	std	Z+20, r24	; 0x14
 5b0:	86 ec       	ldi	r24, 0xC6	; 198
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	97 8b       	std	Z+23, r25	; 0x17
 5b6:	86 8b       	std	Z+22, r24	; 0x16
 5b8:	11 8e       	std	Z+25, r1	; 0x19
 5ba:	12 8e       	std	Z+26, r1	; 0x1a
 5bc:	13 8e       	std	Z+27, r1	; 0x1b
 5be:	14 8e       	std	Z+28, r1	; 0x1c
 5c0:	08 95       	ret

000005c2 <initVariant>:
 5c2:	08 95       	ret

000005c4 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
 5c4:	0e 94 0b 04 	call	0x816	; 0x816 <init>

	initVariant();
 5c8:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
 5cc:	0e 94 5f 00 	call	0xbe	; 0xbe <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
 5d0:	c5 e5       	ldi	r28, 0x55	; 85
 5d2:	d1 e0       	ldi	r29, 0x01	; 1
#endif
	
	setup();
    
	for (;;) {
		loop();
 5d4:	0e 94 69 00 	call	0xd2	; 0xd2 <loop>
		if (serialEventRun) serialEventRun();
 5d8:	20 97       	sbiw	r28, 0x00	; 0
 5da:	e1 f3       	breq	.-8      	; 0x5d4 <main+0x10>
 5dc:	0e 94 55 01 	call	0x2aa	; 0x2aa <_Z14serialEventRunv>
 5e0:	f9 cf       	rjmp	.-14     	; 0x5d4 <main+0x10>

000005e2 <_ZN5Print5writeEPKhj>:
size_t Print::println(unsigned int num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
 5e2:	cf 92       	push	r12
 5e4:	df 92       	push	r13
 5e6:	ef 92       	push	r14
 5e8:	ff 92       	push	r15
 5ea:	0f 93       	push	r16
 5ec:	1f 93       	push	r17
 5ee:	cf 93       	push	r28
 5f0:	df 93       	push	r29
 5f2:	6c 01       	movw	r12, r24
 5f4:	7a 01       	movw	r14, r20
 5f6:	8b 01       	movw	r16, r22
 5f8:	c0 e0       	ldi	r28, 0x00	; 0
 5fa:	d0 e0       	ldi	r29, 0x00	; 0
 5fc:	ce 15       	cp	r28, r14
 5fe:	df 05       	cpc	r29, r15
 600:	81 f0       	breq	.+32     	; 0x622 <_ZN5Print5writeEPKhj+0x40>
 602:	d8 01       	movw	r26, r16
 604:	6d 91       	ld	r22, X+
 606:	8d 01       	movw	r16, r26
 608:	d6 01       	movw	r26, r12
 60a:	ed 91       	ld	r30, X+
 60c:	fc 91       	ld	r31, X
 60e:	01 90       	ld	r0, Z+
 610:	f0 81       	ld	r31, Z
 612:	e0 2d       	mov	r30, r0
 614:	c6 01       	movw	r24, r12
 616:	09 95       	icall
 618:	89 2b       	or	r24, r25
 61a:	11 f0       	breq	.+4      	; 0x620 <_ZN5Print5writeEPKhj+0x3e>
 61c:	21 96       	adiw	r28, 0x01	; 1
 61e:	ee cf       	rjmp	.-36     	; 0x5fc <_ZN5Print5writeEPKhj+0x1a>
 620:	7e 01       	movw	r14, r28
 622:	c7 01       	movw	r24, r14
 624:	df 91       	pop	r29
 626:	cf 91       	pop	r28
 628:	1f 91       	pop	r17
 62a:	0f 91       	pop	r16
 62c:	ff 90       	pop	r15
 62e:	ef 90       	pop	r14
 630:	df 90       	pop	r13
 632:	cf 90       	pop	r12
 634:	08 95       	ret

00000636 <_ZN5Print5writeEPKc>:
 636:	61 15       	cp	r22, r1
 638:	71 05       	cpc	r23, r1
 63a:	79 f0       	breq	.+30     	; 0x65a <_ZN5Print5writeEPKc+0x24>
 63c:	fb 01       	movw	r30, r22
 63e:	01 90       	ld	r0, Z+
 640:	00 20       	and	r0, r0
 642:	e9 f7       	brne	.-6      	; 0x63e <_ZN5Print5writeEPKc+0x8>
 644:	31 97       	sbiw	r30, 0x01	; 1
 646:	af 01       	movw	r20, r30
 648:	46 1b       	sub	r20, r22
 64a:	57 0b       	sbc	r21, r23
 64c:	dc 01       	movw	r26, r24
 64e:	ed 91       	ld	r30, X+
 650:	fc 91       	ld	r31, X
 652:	02 80       	ldd	r0, Z+2	; 0x02
 654:	f3 81       	ldd	r31, Z+3	; 0x03
 656:	e0 2d       	mov	r30, r0
 658:	09 94       	ijmp
 65a:	80 e0       	ldi	r24, 0x00	; 0
 65c:	90 e0       	ldi	r25, 0x00	; 0
 65e:	08 95       	ret

00000660 <_ZN5Print7printlnEv>:
 660:	67 e7       	ldi	r22, 0x77	; 119
 662:	72 e0       	ldi	r23, 0x02	; 2
 664:	0c 94 1b 03 	jmp	0x636	; 0x636 <_ZN5Print5writeEPKc>

00000668 <_ZN5Print11printNumberEmh>:
 668:	8f 92       	push	r8
 66a:	9f 92       	push	r9
 66c:	af 92       	push	r10
 66e:	bf 92       	push	r11
 670:	ef 92       	push	r14
 672:	ff 92       	push	r15
 674:	0f 93       	push	r16
 676:	1f 93       	push	r17
 678:	cf 93       	push	r28
 67a:	df 93       	push	r29
 67c:	cd b7       	in	r28, 0x3d	; 61
 67e:	de b7       	in	r29, 0x3e	; 62
 680:	a1 97       	sbiw	r28, 0x21	; 33
 682:	0f b6       	in	r0, 0x3f	; 63
 684:	f8 94       	cli
 686:	de bf       	out	0x3e, r29	; 62
 688:	0f be       	out	0x3f, r0	; 63
 68a:	cd bf       	out	0x3d, r28	; 61
 68c:	7c 01       	movw	r14, r24
 68e:	fa 01       	movw	r30, r20
 690:	cb 01       	movw	r24, r22
 692:	19 a2       	std	Y+33, r1	; 0x21
 694:	22 30       	cpi	r18, 0x02	; 2
 696:	08 f4       	brcc	.+2      	; 0x69a <_ZN5Print11printNumberEmh+0x32>
 698:	2a e0       	ldi	r18, 0x0A	; 10
 69a:	8e 01       	movw	r16, r28
 69c:	0f 5d       	subi	r16, 0xDF	; 223
 69e:	1f 4f       	sbci	r17, 0xFF	; 255
 6a0:	82 2e       	mov	r8, r18
 6a2:	91 2c       	mov	r9, r1
 6a4:	a1 2c       	mov	r10, r1
 6a6:	b1 2c       	mov	r11, r1
 6a8:	bf 01       	movw	r22, r30
 6aa:	a5 01       	movw	r20, r10
 6ac:	94 01       	movw	r18, r8
 6ae:	0e 94 46 04 	call	0x88c	; 0x88c <__udivmodsi4>
 6b2:	f9 01       	movw	r30, r18
 6b4:	ca 01       	movw	r24, r20
 6b6:	01 50       	subi	r16, 0x01	; 1
 6b8:	11 09       	sbc	r17, r1
 6ba:	6a 30       	cpi	r22, 0x0A	; 10
 6bc:	10 f4       	brcc	.+4      	; 0x6c2 <_ZN5Print11printNumberEmh+0x5a>
 6be:	60 5d       	subi	r22, 0xD0	; 208
 6c0:	01 c0       	rjmp	.+2      	; 0x6c4 <_ZN5Print11printNumberEmh+0x5c>
 6c2:	69 5c       	subi	r22, 0xC9	; 201
 6c4:	d8 01       	movw	r26, r16
 6c6:	6c 93       	st	X, r22
 6c8:	23 2b       	or	r18, r19
 6ca:	24 2b       	or	r18, r20
 6cc:	25 2b       	or	r18, r21
 6ce:	61 f7       	brne	.-40     	; 0x6a8 <_ZN5Print11printNumberEmh+0x40>
 6d0:	b8 01       	movw	r22, r16
 6d2:	c7 01       	movw	r24, r14
 6d4:	0e 94 1b 03 	call	0x636	; 0x636 <_ZN5Print5writeEPKc>
 6d8:	a1 96       	adiw	r28, 0x21	; 33
 6da:	0f b6       	in	r0, 0x3f	; 63
 6dc:	f8 94       	cli
 6de:	de bf       	out	0x3e, r29	; 62
 6e0:	0f be       	out	0x3f, r0	; 63
 6e2:	cd bf       	out	0x3d, r28	; 61
 6e4:	df 91       	pop	r29
 6e6:	cf 91       	pop	r28
 6e8:	1f 91       	pop	r17
 6ea:	0f 91       	pop	r16
 6ec:	ff 90       	pop	r15
 6ee:	ef 90       	pop	r14
 6f0:	bf 90       	pop	r11
 6f2:	af 90       	pop	r10
 6f4:	9f 90       	pop	r9
 6f6:	8f 90       	pop	r8
 6f8:	08 95       	ret

000006fa <_ZN5Print5printEmi>:
 6fa:	21 15       	cp	r18, r1
 6fc:	31 05       	cpc	r19, r1
 6fe:	41 f4       	brne	.+16     	; 0x710 <_ZN5Print5printEmi+0x16>
 700:	dc 01       	movw	r26, r24
 702:	ed 91       	ld	r30, X+
 704:	fc 91       	ld	r31, X
 706:	01 90       	ld	r0, Z+
 708:	f0 81       	ld	r31, Z
 70a:	e0 2d       	mov	r30, r0
 70c:	64 2f       	mov	r22, r20
 70e:	09 94       	ijmp
 710:	0c 94 34 03 	jmp	0x668	; 0x668 <_ZN5Print11printNumberEmh>

00000714 <_ZN5Print7printlnEmi>:
  n += println();
  return n;
}

size_t Print::println(unsigned long num, int base)
{
 714:	0f 93       	push	r16
 716:	1f 93       	push	r17
 718:	cf 93       	push	r28
 71a:	df 93       	push	r29
 71c:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
 71e:	0e 94 7d 03 	call	0x6fa	; 0x6fa <_ZN5Print5printEmi>
 722:	8c 01       	movw	r16, r24
  n += println();
 724:	ce 01       	movw	r24, r28
 726:	0e 94 30 03 	call	0x660	; 0x660 <_ZN5Print7printlnEv>
  return n;
}
 72a:	80 0f       	add	r24, r16
 72c:	91 1f       	adc	r25, r17
 72e:	df 91       	pop	r29
 730:	cf 91       	pop	r28
 732:	1f 91       	pop	r17
 734:	0f 91       	pop	r16
 736:	08 95       	ret

00000738 <__vector_16>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
 738:	1f 92       	push	r1
 73a:	0f 92       	push	r0
 73c:	0f b6       	in	r0, 0x3f	; 63
 73e:	0f 92       	push	r0
 740:	11 24       	eor	r1, r1
 742:	2f 93       	push	r18
 744:	3f 93       	push	r19
 746:	8f 93       	push	r24
 748:	9f 93       	push	r25
 74a:	af 93       	push	r26
 74c:	bf 93       	push	r27
 74e:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <timer0_millis>
 752:	90 91 25 03 	lds	r25, 0x0325	; 0x800325 <timer0_millis+0x1>
 756:	a0 91 26 03 	lds	r26, 0x0326	; 0x800326 <timer0_millis+0x2>
 75a:	b0 91 27 03 	lds	r27, 0x0327	; 0x800327 <timer0_millis+0x3>
 75e:	30 91 23 03 	lds	r19, 0x0323	; 0x800323 <timer0_fract>
 762:	23 e0       	ldi	r18, 0x03	; 3
 764:	23 0f       	add	r18, r19
 766:	2d 37       	cpi	r18, 0x7D	; 125
 768:	20 f4       	brcc	.+8      	; 0x772 <__vector_16+0x3a>
 76a:	01 96       	adiw	r24, 0x01	; 1
 76c:	a1 1d       	adc	r26, r1
 76e:	b1 1d       	adc	r27, r1
 770:	05 c0       	rjmp	.+10     	; 0x77c <__vector_16+0x44>
 772:	26 e8       	ldi	r18, 0x86	; 134
 774:	23 0f       	add	r18, r19
 776:	02 96       	adiw	r24, 0x02	; 2
 778:	a1 1d       	adc	r26, r1
 77a:	b1 1d       	adc	r27, r1
 77c:	20 93 23 03 	sts	0x0323, r18	; 0x800323 <timer0_fract>
 780:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <timer0_millis>
 784:	90 93 25 03 	sts	0x0325, r25	; 0x800325 <timer0_millis+0x1>
 788:	a0 93 26 03 	sts	0x0326, r26	; 0x800326 <timer0_millis+0x2>
 78c:	b0 93 27 03 	sts	0x0327, r27	; 0x800327 <timer0_millis+0x3>
 790:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <timer0_overflow_count>
 794:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <timer0_overflow_count+0x1>
 798:	a0 91 2a 03 	lds	r26, 0x032A	; 0x80032a <timer0_overflow_count+0x2>
 79c:	b0 91 2b 03 	lds	r27, 0x032B	; 0x80032b <timer0_overflow_count+0x3>
 7a0:	01 96       	adiw	r24, 0x01	; 1
 7a2:	a1 1d       	adc	r26, r1
 7a4:	b1 1d       	adc	r27, r1
 7a6:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <timer0_overflow_count>
 7aa:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <timer0_overflow_count+0x1>
 7ae:	a0 93 2a 03 	sts	0x032A, r26	; 0x80032a <timer0_overflow_count+0x2>
 7b2:	b0 93 2b 03 	sts	0x032B, r27	; 0x80032b <timer0_overflow_count+0x3>
 7b6:	bf 91       	pop	r27
 7b8:	af 91       	pop	r26
 7ba:	9f 91       	pop	r25
 7bc:	8f 91       	pop	r24
 7be:	3f 91       	pop	r19
 7c0:	2f 91       	pop	r18
 7c2:	0f 90       	pop	r0
 7c4:	0f be       	out	0x3f, r0	; 63
 7c6:	0f 90       	pop	r0
 7c8:	1f 90       	pop	r1
 7ca:	18 95       	reti

000007cc <micros>:
 7cc:	3f b7       	in	r19, 0x3f	; 63
 7ce:	f8 94       	cli
 7d0:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <timer0_overflow_count>
 7d4:	90 91 29 03 	lds	r25, 0x0329	; 0x800329 <timer0_overflow_count+0x1>
 7d8:	a0 91 2a 03 	lds	r26, 0x032A	; 0x80032a <timer0_overflow_count+0x2>
 7dc:	b0 91 2b 03 	lds	r27, 0x032B	; 0x80032b <timer0_overflow_count+0x3>
 7e0:	26 b5       	in	r18, 0x26	; 38
 7e2:	a8 9b       	sbis	0x15, 0	; 21
 7e4:	05 c0       	rjmp	.+10     	; 0x7f0 <micros+0x24>
 7e6:	2f 3f       	cpi	r18, 0xFF	; 255
 7e8:	19 f0       	breq	.+6      	; 0x7f0 <micros+0x24>
 7ea:	01 96       	adiw	r24, 0x01	; 1
 7ec:	a1 1d       	adc	r26, r1
 7ee:	b1 1d       	adc	r27, r1
 7f0:	3f bf       	out	0x3f, r19	; 63
 7f2:	ba 2f       	mov	r27, r26
 7f4:	a9 2f       	mov	r26, r25
 7f6:	98 2f       	mov	r25, r24
 7f8:	88 27       	eor	r24, r24
 7fa:	82 0f       	add	r24, r18
 7fc:	91 1d       	adc	r25, r1
 7fe:	a1 1d       	adc	r26, r1
 800:	b1 1d       	adc	r27, r1
 802:	bc 01       	movw	r22, r24
 804:	cd 01       	movw	r24, r26
 806:	42 e0       	ldi	r20, 0x02	; 2
 808:	66 0f       	add	r22, r22
 80a:	77 1f       	adc	r23, r23
 80c:	88 1f       	adc	r24, r24
 80e:	99 1f       	adc	r25, r25
 810:	4a 95       	dec	r20
 812:	d1 f7       	brne	.-12     	; 0x808 <micros+0x3c>
 814:	08 95       	ret

00000816 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 816:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 818:	84 b5       	in	r24, 0x24	; 36
 81a:	82 60       	ori	r24, 0x02	; 2
 81c:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 81e:	84 b5       	in	r24, 0x24	; 36
 820:	81 60       	ori	r24, 0x01	; 1
 822:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 824:	85 b5       	in	r24, 0x25	; 37
 826:	82 60       	ori	r24, 0x02	; 2
 828:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 82a:	85 b5       	in	r24, 0x25	; 37
 82c:	81 60       	ori	r24, 0x01	; 1
 82e:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 830:	ee e6       	ldi	r30, 0x6E	; 110
 832:	f0 e0       	ldi	r31, 0x00	; 0
 834:	80 81       	ld	r24, Z
 836:	81 60       	ori	r24, 0x01	; 1
 838:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 83a:	e1 e8       	ldi	r30, 0x81	; 129
 83c:	f0 e0       	ldi	r31, 0x00	; 0
 83e:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 840:	80 81       	ld	r24, Z
 842:	82 60       	ori	r24, 0x02	; 2
 844:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 846:	80 81       	ld	r24, Z
 848:	81 60       	ori	r24, 0x01	; 1
 84a:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 84c:	e0 e8       	ldi	r30, 0x80	; 128
 84e:	f0 e0       	ldi	r31, 0x00	; 0
 850:	80 81       	ld	r24, Z
 852:	81 60       	ori	r24, 0x01	; 1
 854:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 856:	e1 eb       	ldi	r30, 0xB1	; 177
 858:	f0 e0       	ldi	r31, 0x00	; 0
 85a:	80 81       	ld	r24, Z
 85c:	84 60       	ori	r24, 0x04	; 4
 85e:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 860:	e0 eb       	ldi	r30, 0xB0	; 176
 862:	f0 e0       	ldi	r31, 0x00	; 0
 864:	80 81       	ld	r24, Z
 866:	81 60       	ori	r24, 0x01	; 1
 868:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
 86a:	ea e7       	ldi	r30, 0x7A	; 122
 86c:	f0 e0       	ldi	r31, 0x00	; 0
 86e:	80 81       	ld	r24, Z
 870:	84 60       	ori	r24, 0x04	; 4
 872:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
 874:	80 81       	ld	r24, Z
 876:	82 60       	ori	r24, 0x02	; 2
 878:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
 87a:	80 81       	ld	r24, Z
 87c:	81 60       	ori	r24, 0x01	; 1
 87e:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 880:	80 81       	ld	r24, Z
 882:	80 68       	ori	r24, 0x80	; 128
 884:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 886:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 88a:	08 95       	ret

0000088c <__udivmodsi4>:
 88c:	a1 e2       	ldi	r26, 0x21	; 33
 88e:	1a 2e       	mov	r1, r26
 890:	aa 1b       	sub	r26, r26
 892:	bb 1b       	sub	r27, r27
 894:	fd 01       	movw	r30, r26
 896:	0d c0       	rjmp	.+26     	; 0x8b2 <__udivmodsi4_ep>

00000898 <__udivmodsi4_loop>:
 898:	aa 1f       	adc	r26, r26
 89a:	bb 1f       	adc	r27, r27
 89c:	ee 1f       	adc	r30, r30
 89e:	ff 1f       	adc	r31, r31
 8a0:	a2 17       	cp	r26, r18
 8a2:	b3 07       	cpc	r27, r19
 8a4:	e4 07       	cpc	r30, r20
 8a6:	f5 07       	cpc	r31, r21
 8a8:	20 f0       	brcs	.+8      	; 0x8b2 <__udivmodsi4_ep>
 8aa:	a2 1b       	sub	r26, r18
 8ac:	b3 0b       	sbc	r27, r19
 8ae:	e4 0b       	sbc	r30, r20
 8b0:	f5 0b       	sbc	r31, r21

000008b2 <__udivmodsi4_ep>:
 8b2:	66 1f       	adc	r22, r22
 8b4:	77 1f       	adc	r23, r23
 8b6:	88 1f       	adc	r24, r24
 8b8:	99 1f       	adc	r25, r25
 8ba:	1a 94       	dec	r1
 8bc:	69 f7       	brne	.-38     	; 0x898 <__udivmodsi4_loop>
 8be:	60 95       	com	r22
 8c0:	70 95       	com	r23
 8c2:	80 95       	com	r24
 8c4:	90 95       	com	r25
 8c6:	9b 01       	movw	r18, r22
 8c8:	ac 01       	movw	r20, r24
 8ca:	bd 01       	movw	r22, r26
 8cc:	cf 01       	movw	r24, r30
 8ce:	08 95       	ret

000008d0 <__prologue_saves__>:
 8d0:	2f 92       	push	r2
 8d2:	3f 92       	push	r3
 8d4:	4f 92       	push	r4
 8d6:	5f 92       	push	r5
 8d8:	6f 92       	push	r6
 8da:	7f 92       	push	r7
 8dc:	8f 92       	push	r8
 8de:	9f 92       	push	r9
 8e0:	af 92       	push	r10
 8e2:	bf 92       	push	r11
 8e4:	cf 92       	push	r12
 8e6:	df 92       	push	r13
 8e8:	ef 92       	push	r14
 8ea:	ff 92       	push	r15
 8ec:	0f 93       	push	r16
 8ee:	1f 93       	push	r17
 8f0:	cf 93       	push	r28
 8f2:	df 93       	push	r29
 8f4:	cd b7       	in	r28, 0x3d	; 61
 8f6:	de b7       	in	r29, 0x3e	; 62
 8f8:	ca 1b       	sub	r28, r26
 8fa:	db 0b       	sbc	r29, r27
 8fc:	0f b6       	in	r0, 0x3f	; 63
 8fe:	f8 94       	cli
 900:	de bf       	out	0x3e, r29	; 62
 902:	0f be       	out	0x3f, r0	; 63
 904:	cd bf       	out	0x3d, r28	; 61
 906:	09 94       	ijmp

00000908 <__epilogue_restores__>:
 908:	2a 88       	ldd	r2, Y+18	; 0x12
 90a:	39 88       	ldd	r3, Y+17	; 0x11
 90c:	48 88       	ldd	r4, Y+16	; 0x10
 90e:	5f 84       	ldd	r5, Y+15	; 0x0f
 910:	6e 84       	ldd	r6, Y+14	; 0x0e
 912:	7d 84       	ldd	r7, Y+13	; 0x0d
 914:	8c 84       	ldd	r8, Y+12	; 0x0c
 916:	9b 84       	ldd	r9, Y+11	; 0x0b
 918:	aa 84       	ldd	r10, Y+10	; 0x0a
 91a:	b9 84       	ldd	r11, Y+9	; 0x09
 91c:	c8 84       	ldd	r12, Y+8	; 0x08
 91e:	df 80       	ldd	r13, Y+7	; 0x07
 920:	ee 80       	ldd	r14, Y+6	; 0x06
 922:	fd 80       	ldd	r15, Y+5	; 0x05
 924:	0c 81       	ldd	r16, Y+4	; 0x04
 926:	1b 81       	ldd	r17, Y+3	; 0x03
 928:	aa 81       	ldd	r26, Y+2	; 0x02
 92a:	b9 81       	ldd	r27, Y+1	; 0x01
 92c:	ce 0f       	add	r28, r30
 92e:	d1 1d       	adc	r29, r1
 930:	0f b6       	in	r0, 0x3f	; 63
 932:	f8 94       	cli
 934:	de bf       	out	0x3e, r29	; 62
 936:	0f be       	out	0x3f, r0	; 63
 938:	cd bf       	out	0x3d, r28	; 61
 93a:	ed 01       	movw	r28, r26
 93c:	08 95       	ret

0000093e <__tablejump2__>:
 93e:	ee 0f       	add	r30, r30
 940:	ff 1f       	adc	r31, r31
 942:	05 90       	lpm	r0, Z+
 944:	f4 91       	lpm	r31, Z
 946:	e0 2d       	mov	r30, r0
 948:	09 94       	ijmp

0000094a <_exit>:
 94a:	f8 94       	cli

0000094c <__stop_program>:
 94c:	ff cf       	rjmp	.-2      	; 0x94c <__stop_program>
