/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_1_4z = celloutsig_1_3z[1] | ~(celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_10z | celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_18z[1] | celloutsig_1_5z[2];
  assign celloutsig_0_3z = in_data[70] | celloutsig_0_1z;
  assign celloutsig_1_12z = ~(celloutsig_1_6z ^ celloutsig_1_1z);
  assign celloutsig_1_17z = { celloutsig_1_16z[11:5], celloutsig_1_2z } + { celloutsig_1_16z[2:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_2z + in_data[74:69];
  assign celloutsig_0_10z = { in_data[10:6], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } & { celloutsig_0_7z[3:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[160:145] >= in_data[137:122];
  assign celloutsig_0_1z = ! in_data[65:61];
  assign celloutsig_0_14z = ! { celloutsig_0_10z[6:5], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[154] & ~(celloutsig_1_1z);
  assign celloutsig_0_5z = in_data[9:7] % { 1'h1, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_12z[5:0], celloutsig_0_11z, celloutsig_0_14z } % { 1'h1, celloutsig_0_8z[13:8], celloutsig_0_20z };
  assign celloutsig_1_16z = { celloutsig_1_7z[2:1], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_14z } * { celloutsig_1_3z[16:8], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_3z[7:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_13z } * { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_0_8z = - { in_data[43:26], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_14z = in_data[129:101] !== { celloutsig_1_3z[15:14], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[103:96], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } !== { in_data[137:136], celloutsig_1_3z };
  assign celloutsig_0_6z = { in_data[66:48], celloutsig_0_5z } !== { in_data[28:23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_10z[9:4], celloutsig_0_11z } !== { celloutsig_0_8z[12:9], celloutsig_0_5z };
  assign celloutsig_0_2z = ~ { in_data[69:65], celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[69:64];
  assign celloutsig_1_10z = ~^ celloutsig_1_3z[14:3];
  assign celloutsig_1_11z = ~^ { celloutsig_1_3z[14:6], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_5z[10:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z[15:10], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_8z[12:8], celloutsig_0_7z } >> in_data[85:75];
  assign celloutsig_1_3z = { in_data[175:161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[138:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[12:3], celloutsig_1_4z } >> { in_data[148:140], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = ~((celloutsig_0_2z[5] & celloutsig_0_2z[2]) | celloutsig_0_6z);
  assign celloutsig_1_1z = ~((in_data[150] & in_data[141]) | in_data[172]);
  assign celloutsig_1_6z = ~((in_data[120] & celloutsig_1_3z[14]) | celloutsig_1_1z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_12z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_8z[14:8], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_7z = in_data[117:115];
  assign { out_data[137:128], out_data[96], out_data[42:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
