# Single Cycle CPU with 31 Instructions Based on MIPS Architecture

## Description

A simple single cycle CPU with following 31 instructions based on MIPS architecture.

![instructions](https://github.com/RobertRWu/Single-Cycle-CPU/blob/master/instructions.jpg)



## Environment

- Programming Language: 

    Verilog HDL

- Development Board:

    Xilinx NEXYS 4 DDR

- Design Tools: 

    Vivado 2018.2



