#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5c2399399e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c239936eb90 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -12;
P_0x5c239930f4c0 .param/l "ADDR_WIDTH" 1 3 5, +C4<00000000000000000000000000001000>;
P_0x5c239930f500 .param/l "SRAM_DATA_WIDTH" 1 3 4, +C4<00000000000000000000000001000000>;
v0x5c239944e160_0 .var/i "file", 31 0;
v0x5c239944e260_0 .var "i_clk", 0 0;
v0x5c239944e320_0 .var "i_data_in", 63 0;
v0x5c239944e3c0_0 .var "i_i_addr_end", 7 0;
v0x5c239944e460_0 .var "i_i_size", 7 0;
v0x5c239944e520_0 .var "i_i_start_addr", 7 0;
v0x5c239944e5e0_0 .var "i_nrst", 0 0;
v0x5c239944e680_0 .var "i_o_size", 7 0;
v0x5c239944e740_0 .var "i_p_mode", 1 0;
v0x5c239944e800_0 .var "i_reg_clear", 0 0;
v0x5c239944e930_0 .var "i_route_en", 0 0;
v0x5c239944e9d0_0 .var "i_route_size", 7 0;
v0x5c239944ea70_0 .var "i_sram_select", 1 0;
v0x5c239944eb30_0 .var "i_stride", 7 0;
v0x5c239944ebd0_0 .var "i_w_addr_offset", 7 0;
v0x5c239944ec90_0 .var "i_w_start_addr", 7 0;
v0x5c239944eda0_0 .var "i_write_addr", 7 0;
v0x5c239944ef70_0 .var "i_write_en", 0 0;
v0x5c239944f010_0 .var "mem_data", 63 0;
v0x5c239944f0d0_0 .var/i "r", 31 0;
S_0x5c23993d5550 .scope module, "dut" "top" 3 25, 4 8 0, S_0x5c239936eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 64 "i_data_in";
    .port_info 4 /INPUT 8 "i_write_addr";
    .port_info 5 /INPUT 2 "i_sram_select";
    .port_info 6 /INPUT 1 "i_write_en";
    .port_info 7 /INPUT 1 "i_route_en";
    .port_info 8 /INPUT 2 "i_p_mode";
    .port_info 9 /INPUT 8 "i_i_start_addr";
    .port_info 10 /INPUT 8 "i_i_addr_end";
    .port_info 11 /INPUT 8 "i_i_size";
    .port_info 12 /INPUT 8 "i_o_size";
    .port_info 13 /INPUT 8 "i_stride";
    .port_info 14 /INPUT 8 "i_w_start_addr";
    .port_info 15 /INPUT 8 "i_w_addr_offset";
    .port_info 16 /INPUT 8 "i_route_size";
P_0x5c2399343370 .param/l "ADDR_WIDTH" 1 4 28, +C4<00000000000000000000000000001000>;
P_0x5c23993433b0 .param/l "DATA_WIDTH" 1 4 26, +C4<00000000000000000000000000001000>;
P_0x5c23993433f0 .param/l "INPUT_SRAM" 1 4 30, +C4<00000000000000000000000000000001>;
P_0x5c2399343430 .param/l "ROUTER_COUNT" 1 4 31, +C4<00000000000000000000000000000100>;
P_0x5c2399343470 .param/l "SRAM_DATA_WIDTH" 1 4 27, +C4<00000000000000000000000001000000>;
P_0x5c23993434b0 .param/l "WEIGHT_SRAM" 1 4 29, +C4<00000000000000000000000000000000>;
L_0x5c2399477990 .functor OR 1, v0x5c239944e800_0, v0x5c23993f7080_0, C4<0>, C4<0>;
v0x5c23994476d0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  1 drivers
v0x5c239944c540_0 .net "i_data_in", 63 0, v0x5c239944e320_0;  1 drivers
v0x5c239944c600_0 .net "i_i_addr_end", 7 0, v0x5c239944e3c0_0;  1 drivers
v0x5c239944c6a0_0 .net "i_i_size", 7 0, v0x5c239944e460_0;  1 drivers
v0x5c239944c7b0_0 .net "i_i_start_addr", 7 0, v0x5c239944e520_0;  1 drivers
v0x5c239944c950_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  1 drivers
v0x5c239944c9f0_0 .net "i_o_size", 7 0, v0x5c239944e680_0;  1 drivers
v0x5c239944cab0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  1 drivers
v0x5c239944cb70_0 .net "i_reg_clear", 0 0, v0x5c239944e800_0;  1 drivers
v0x5c239944cca0_0 .net "i_route_en", 0 0, v0x5c239944e930_0;  1 drivers
v0x5c239944cd60_0 .net "i_route_size", 7 0, v0x5c239944e9d0_0;  1 drivers
v0x5c239944ce20_0 .net "i_sram_select", 1 0, v0x5c239944ea70_0;  1 drivers
v0x5c239944cee0_0 .net "i_stride", 7 0, v0x5c239944eb30_0;  1 drivers
v0x5c239944cfa0_0 .net "i_w_addr_offset", 7 0, v0x5c239944ebd0_0;  1 drivers
v0x5c239944d060_0 .net "i_w_start_addr", 7 0, v0x5c239944ec90_0;  1 drivers
v0x5c239944d100_0 .net "i_write_addr", 7 0, v0x5c239944eda0_0;  1 drivers
v0x5c239944d230_0 .net "i_write_en", 0 0, v0x5c239944ef70_0;  1 drivers
v0x5c239944d400_0 .var "ir_data_out_en", 0 0;
v0x5c239944d4a0_0 .net "ir_data_valid", 3 0, v0x5c239943a260_0;  1 drivers
v0x5c239944d5b0_0 .var "ir_en", 0 0;
v0x5c239944d6a0_0 .net "ir_ifmap", 31 0, L_0x5c2399475e10;  1 drivers
v0x5c239944d790_0 .net "ir_route_ready", 0 0, v0x5c23993f6bf0_0;  1 drivers
v0x5c239944d880_0 .net "s_ifmap", 31 0, L_0x5c239944f390;  1 drivers
v0x5c239944d920_0 .var "sram_i_write_en", 0 0;
v0x5c239944da10_0 .var "sram_w_write_en", 0 0;
v0x5c239944db00_0 .net "weight", 7 0, v0x5c2399449470_0;  1 drivers
v0x5c239944dba0_0 .var "wr_data_out_en", 0 0;
v0x5c239944dc40_0 .net "wr_data_valid", 0 0, v0x5c2399449690_0;  1 drivers
v0x5c239944dd30_0 .var "wr_en", 0 0;
v0x5c239944ddd0_0 .net "wr_reroute", 0 0, v0x5c23993f7080_0;  1 drivers
v0x5c239944de70_0 .net "wr_route_ready", 0 0, L_0x5c2399476ea0;  1 drivers
E_0x5c239930bb70 .event anyedge, v0x5c239944ce20_0, v0x5c239944d230_0;
L_0x5c239944f1b0 .part L_0x5c2399475e10, 0, 8;
L_0x5c239944f250 .part L_0x5c2399475e10, 8, 8;
L_0x5c239944f2f0 .part L_0x5c2399475e10, 16, 8;
L_0x5c239944f390 .concat8 [ 8 8 8 8], L_0x5c239944f550, L_0x5c239944f2f0, L_0x5c239944f250, L_0x5c239944f1b0;
L_0x5c239944f550 .part L_0x5c2399475e10, 24, 8;
L_0x5c23994789a0 .reduce/or v0x5c239943a260_0;
S_0x5c23993e07b0 .scope generate, "genblk1[0]" "genblk1[0]" 4 144, 4 144 0, S_0x5c23993d5550;
 .timescale 0 0;
P_0x5c23992253a0 .param/l "ii" 1 4 144, +C4<00>;
v0x5c23991d2440_0 .net *"_ivl_0", 7 0, L_0x5c239944f1b0;  1 drivers
S_0x5c23991c5740 .scope generate, "genblk1[1]" "genblk1[1]" 4 144, 4 144 0, S_0x5c23993d5550;
 .timescale 0 0;
P_0x5c23993e1350 .param/l "ii" 1 4 144, +C4<01>;
v0x5c239927f830_0 .net *"_ivl_0", 7 0, L_0x5c239944f250;  1 drivers
S_0x5c239916e140 .scope generate, "genblk1[2]" "genblk1[2]" 4 144, 4 144 0, S_0x5c23993d5550;
 .timescale 0 0;
P_0x5c23993d6ed0 .param/l "ii" 1 4 144, +C4<010>;
v0x5c2399225300_0 .net *"_ivl_0", 7 0, L_0x5c239944f2f0;  1 drivers
S_0x5c239916e3a0 .scope generate, "genblk1[3]" "genblk1[3]" 4 144, 4 144 0, S_0x5c23993d5550;
 .timescale 0 0;
P_0x5c239916e550 .param/l "ii" 1 4 144, +C4<011>;
v0x5c23993dd460_0 .net *"_ivl_0", 7 0, L_0x5c239944f550;  1 drivers
S_0x5c23993f1620 .scope module, "ir_inst" "input_router" 4 51, 5 4 0, S_0x5c23993d5550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 1 "i_reg_clear";
    .port_info 4 /INPUT 2 "i_p_mode";
    .port_info 5 /INPUT 1 "i_sram_write_en";
    .port_info 6 /INPUT 64 "i_data_in";
    .port_info 7 /INPUT 8 "i_write_addr";
    .port_info 8 /INPUT 8 "i_start_addr";
    .port_info 9 /INPUT 8 "i_addr_end";
    .port_info 10 /OUTPUT 1 "o_read_done";
    .port_info 11 /OUTPUT 1 "o_route_done";
    .port_info 12 /INPUT 8 "i_i_size";
    .port_info 13 /INPUT 8 "i_o_size";
    .port_info 14 /INPUT 8 "i_stride";
    .port_info 15 /OUTPUT 32 "o_data";
    .port_info 16 /OUTPUT 4 "o_data_valid";
    .port_info 17 /INPUT 1 "i_data_out_en";
    .port_info 18 /OUTPUT 1 "o_data_out_ready";
    .port_info 19 /OUTPUT 1 "o_rerouting";
P_0x5c23993d9440 .param/l "ADDR_LENGTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x5c23993d9480 .param/l "ADDR_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x5c23993d94c0 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x5c23993d9500 .param/l "ROUTER_COUNT" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x5c23993d9540 .param/l "SRAM_DATA_WIDTH" 0 5 5, +C4<00000000000000000000000001000000>;
L_0x5c23994765d0 .functor AND 1, v0x5c23993f6f10_0, v0x5c239944d400_0, C4<1>, C4<1>;
v0x5c239943bbe0_0 .net "ac_en", 0 0, v0x5c23993f6a60_0;  1 drivers
v0x5c239943bca0_0 .net "ag_addr", 71 0, v0x5c23993f4f70_0;  1 drivers
v0x5c239943bd90_0 .net "ag_en", 0 0, v0x5c23993f6b20_0;  1 drivers
v0x5c239943be60_0 .net "ag_valid", 0 0, v0x5c23993f52d0_0;  1 drivers
v0x5c239943bf00_0 .net "i_addr_end", 7 0, v0x5c239944e3c0_0;  alias, 1 drivers
v0x5c239943bfa0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c239943c040_0 .net "i_data_in", 63 0, v0x5c239944e320_0;  alias, 1 drivers
v0x5c239943c110_0 .net "i_data_out_en", 0 0, v0x5c239944d400_0;  1 drivers
v0x5c239943c1e0_0 .net "i_en", 0 0, v0x5c239944d5b0_0;  1 drivers
v0x5c239943c2b0_0 .net "i_i_size", 7 0, v0x5c239944e460_0;  alias, 1 drivers
v0x5c239943c380_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c239943c630_0 .net "i_o_size", 7 0, v0x5c239944e680_0;  alias, 1 drivers
v0x5c239943c700_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c239943c7a0_0 .net "i_reg_clear", 0 0, v0x5c239944e800_0;  alias, 1 drivers
v0x5c239943c870_0 .net "i_sram_write_en", 0 0, v0x5c239944d920_0;  1 drivers
v0x5c239943c940_0 .net "i_start_addr", 7 0, v0x5c239944e520_0;  alias, 1 drivers
v0x5c239943c9e0_0 .net "i_stride", 7 0, v0x5c239944eb30_0;  alias, 1 drivers
v0x5c239943cab0_0 .net "i_write_addr", 7 0, v0x5c239944eda0_0;  alias, 1 drivers
v0x5c239943cb80_0 .net "o_data", 31 0, L_0x5c2399475e10;  alias, 1 drivers
v0x5c239943cc80_0 .net "o_data_out_ready", 0 0, v0x5c23993f6bf0_0;  alias, 1 drivers
v0x5c239943cd50_0 .net "o_data_valid", 3 0, v0x5c239943a260_0;  alias, 1 drivers
v0x5c239943ce20_0 .net "o_read_done", 0 0, v0x5c239943b640_0;  1 drivers
v0x5c239943cef0_0 .net "o_rerouting", 0 0, v0x5c23993f7080_0;  alias, 1 drivers
v0x5c239943cfc0_0 .net "o_route_done", 0 0, v0x5c23993f6c90_0;  1 drivers
v0x5c239943d090_0 .net "o_x", 7 0, v0x5c23993f6d50_0;  1 drivers
v0x5c239943d130_0 .net "o_y", 7 0, v0x5c23993f6e40_0;  1 drivers
v0x5c239943d220_0 .net "pop_en", 0 0, v0x5c23993f6f10_0;  1 drivers
v0x5c239943d2c0_0 .net "router_addr_empty", 0 0, v0x5c2399439f10_0;  1 drivers
v0x5c239943d3b0_0 .net "router_data_empty", 0 0, v0x5c239943a080_0;  1 drivers
v0x5c239943d4a0_0 .net "router_reg_clear", 0 0, v0x5c23993f6fb0_0;  1 drivers
v0x5c239943d750_0 .net "router_row_id", 3 0, v0x5c23993f51f0_0;  1 drivers
v0x5c239943d840_0 .net "row_id", 3 0, v0x5c23993f7120_0;  1 drivers
v0x5c239943d930_0 .net "sram_data_out", 63 0, v0x5c23993f85e0_0;  1 drivers
v0x5c239943dbe0_0 .net "sram_data_out_valid", 0 0, v0x5c23993f8520_0;  1 drivers
v0x5c239943dc80_0 .net "sram_read_addr", 7 0, v0x5c239943b5a0_0;  1 drivers
v0x5c239943dd70_0 .net "sram_read_en", 0 0, v0x5c239943b460_0;  1 drivers
v0x5c239943de60_0 .net "tile_read_en", 0 0, v0x5c23993f7210_0;  1 drivers
v0x5c239943df50_0 .net "tr_data_addr", 7 0, v0x5c239943b500_0;  1 drivers
v0x5c239943dff0_0 .net "tr_valid_addr", 0 0, v0x5c239943b6e0_0;  1 drivers
S_0x5c23993f1c20 .scope module, "address_gen" "address_generator" 5 109, 6 13 0, S_0x5c23993f1620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 1 "i_reg_clear";
    .port_info 4 /INPUT 8 "i_o_x";
    .port_info 5 /INPUT 8 "i_o_y";
    .port_info 6 /INPUT 8 "i_i_size";
    .port_info 7 /INPUT 8 "i_start_addr";
    .port_info 8 /INPUT 4 "i_row_id";
    .port_info 9 /OUTPUT 1 "o_valid";
    .port_info 10 /OUTPUT 72 "o_addr";
    .port_info 11 /OUTPUT 8 "o_o_x";
    .port_info 12 /OUTPUT 8 "o_o_y";
    .port_info 13 /OUTPUT 4 "o_row_id";
P_0x5c23993f0c60 .param/l "ADDR_LENGTH" 0 6 16, +C4<00000000000000000000000000001001>;
P_0x5c23993f0ca0 .param/l "ADDR_WIDTH" 0 6 15, +C4<00000000000000000000000000001000>;
P_0x5c23993f0ce0 .param/l "KERNEL_SIZE" 0 6 17, +C4<00000000000000000000000000000011>;
P_0x5c23993f0d20 .param/l "ROW_COUNT" 0 6 14, +C4<00000000000000000000000000000100>;
v0x5c23993e14d0_0 .var "addr", 71 0;
v0x5c23993e51a0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23993dcf30_0 .net "i_en", 0 0, v0x5c23993f6b20_0;  alias, 1 drivers
v0x5c23993f4940_0 .net "i_i_size", 7 0, v0x5c239944e460_0;  alias, 1 drivers
v0x5c23993f4a20_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23993f4b30_0 .net "i_o_x", 7 0, v0x5c23993f6d50_0;  alias, 1 drivers
v0x5c23993f4c10_0 .net "i_o_y", 7 0, v0x5c23993f6e40_0;  alias, 1 drivers
v0x5c23993f4cf0_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c23993f4db0_0 .net "i_row_id", 3 0, v0x5c23993f7120_0;  alias, 1 drivers
v0x5c23993f4e90_0 .net "i_start_addr", 7 0, v0x5c239944e520_0;  alias, 1 drivers
v0x5c23993f4f70_0 .var "o_addr", 71 0;
v0x5c23993f5030_0 .var "o_o_x", 7 0;
v0x5c23993f5110_0 .var "o_o_y", 7 0;
v0x5c23993f51f0_0 .var "o_row_id", 3 0;
v0x5c23993f52d0_0 .var "o_valid", 0 0;
E_0x5c239930c820/0 .event negedge, v0x5c23993f4a20_0;
E_0x5c239930c820/1 .event posedge, v0x5c23993e51a0_0;
E_0x5c239930c820 .event/or E_0x5c239930c820/0, E_0x5c239930c820/1;
S_0x5c23993f21f0 .scope generate, "gen_x[0]" "gen_x[0]" 6 33, 6 33 0, S_0x5c23993f1c20;
 .timescale -9 -12;
P_0x5c23993f2410 .param/l "x" 1 6 33, +C4<00>;
S_0x5c23993f24f0 .scope generate, "gen_y[0]" "gen_y[0]" 6 34, 6 34 0, S_0x5c23993f21f0;
 .timescale -9 -12;
P_0x5c239930d0e0 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000000>;
P_0x5c239930d120 .param/l "y" 1 6 34, +C4<00>;
E_0x5c23992c8ce0 .event anyedge, v0x5c23993f4e90_0, v0x5c23993f4b30_0, v0x5c23993f4940_0, v0x5c23993f4c10_0;
S_0x5c23993f2830 .scope generate, "gen_y[1]" "gen_y[1]" 6 34, 6 34 0, S_0x5c23993f21f0;
 .timescale -9 -12;
P_0x5c2399207e00 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000001>;
P_0x5c2399207e40 .param/l "y" 1 6 34, +C4<01>;
S_0x5c23993f2b40 .scope generate, "gen_y[2]" "gen_y[2]" 6 34, 6 34 0, S_0x5c23993f21f0;
 .timescale -9 -12;
P_0x5c23991f9180 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000010>;
P_0x5c23991f91c0 .param/l "y" 1 6 34, +C4<010>;
S_0x5c23993f2e40 .scope generate, "gen_x[1]" "gen_x[1]" 6 33, 6 33 0, S_0x5c23993f1c20;
 .timescale -9 -12;
P_0x5c23993f3040 .param/l "x" 1 6 33, +C4<01>;
S_0x5c23993f3100 .scope generate, "gen_y[0]" "gen_y[0]" 6 34, 6 34 0, S_0x5c23993f2e40;
 .timescale -9 -12;
P_0x5c23992a2af0 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000011>;
P_0x5c23992a2b30 .param/l "y" 1 6 34, +C4<00>;
S_0x5c23993f3410 .scope generate, "gen_y[1]" "gen_y[1]" 6 34, 6 34 0, S_0x5c23993f2e40;
 .timescale -9 -12;
P_0x5c23993f0bd0 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000100>;
P_0x5c23993f0c10 .param/l "y" 1 6 34, +C4<01>;
S_0x5c23993f3790 .scope generate, "gen_y[2]" "gen_y[2]" 6 34, 6 34 0, S_0x5c23993f2e40;
 .timescale -9 -12;
P_0x5c23993f3660 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000101>;
P_0x5c23993f36a0 .param/l "y" 1 6 34, +C4<010>;
S_0x5c23993f3b20 .scope generate, "gen_x[2]" "gen_x[2]" 6 33, 6 33 0, S_0x5c23993f1c20;
 .timescale -9 -12;
P_0x5c23993f3d30 .param/l "x" 1 6 33, +C4<010>;
S_0x5c23993f3df0 .scope generate, "gen_y[0]" "gen_y[0]" 6 34, 6 34 0, S_0x5c23993f3b20;
 .timescale -9 -12;
P_0x5c23993f39f0 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000110>;
P_0x5c23993f3a30 .param/l "y" 1 6 34, +C4<00>;
S_0x5c23993f4190 .scope generate, "gen_y[1]" "gen_y[1]" 6 34, 6 34 0, S_0x5c23993f3b20;
 .timescale -9 -12;
P_0x5c23993f4040 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000000111>;
P_0x5c23993f4080 .param/l "y" 1 6 34, +C4<01>;
S_0x5c23993f4510 .scope generate, "gen_y[2]" "gen_y[2]" 6 34, 6 34 0, S_0x5c23993f3b20;
 .timescale -9 -12;
P_0x5c23993f43e0 .param/l "addr_idx" 1 6 35, +C4<00000000000000000000000000001000>;
P_0x5c23993f4420 .param/l "y" 1 6 34, +C4<010>;
S_0x5c23993f5550 .scope module, "controller" "input_router_controller" 5 78, 7 8 0, S_0x5c23993f1620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 1 "i_reg_clear";
    .port_info 4 /INPUT 1 "i_data_out_en";
    .port_info 5 /INPUT 8 "i_start_addr";
    .port_info 6 /INPUT 8 "i_o_size";
    .port_info 7 /INPUT 8 "i_stride";
    .port_info 8 /OUTPUT 4 "o_row_id";
    .port_info 9 /OUTPUT 8 "o_o_x";
    .port_info 10 /OUTPUT 8 "o_o_y";
    .port_info 11 /OUTPUT 1 "o_ag_en";
    .port_info 12 /OUTPUT 1 "o_ac_en";
    .port_info 13 /OUTPUT 1 "o_tile_read_en";
    .port_info 14 /OUTPUT 1 "o_pop_en";
    .port_info 15 /INPUT 1 "i_addr_empty";
    .port_info 16 /INPUT 1 "i_data_empty";
    .port_info 17 /OUTPUT 1 "o_done";
    .port_info 18 /OUTPUT 1 "o_reg_clear";
    .port_info 19 /OUTPUT 1 "o_data_out_ready";
    .port_info 20 /OUTPUT 1 "o_rerouting";
P_0x5c23993d6110 .param/l "ADDR_WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
P_0x5c23993d6150 .param/l "DATA_OUT" 1 7 36, +C4<00000000000000000000000000000101>;
P_0x5c23993d6190 .param/l "IDLE" 1 7 31, +C4<00000000000000000000000000000000>;
P_0x5c23993d61d0 .param/l "INIT" 1 7 32, +C4<00000000000000000000000000000001>;
P_0x5c23993d6210 .param/l "OUTPUT_COORDINATE_GEN" 1 7 33, +C4<00000000000000000000000000000010>;
P_0x5c23993d6250 .param/l "ROW_COUNT" 0 7 9, +C4<00000000000000000000000000000100>;
P_0x5c23993d6290 .param/l "TILE_COMPARISON" 1 7 35, +C4<00000000000000000000000000000100>;
P_0x5c23993d62d0 .param/l "WRITE_STALL" 1 7 34, +C4<00000000000000000000000000000011>;
v0x5c23993f5e40_0 .net *"_ivl_1", 7 0, L_0x5c239944f640;  1 drivers
v0x5c23993f5f20_0 .net *"_ivl_2", 7 0, L_0x5c239944f800;  1 drivers
v0x5c23993f6000_0 .net *"_ivl_7", 7 0, L_0x5c239944f940;  1 drivers
v0x5c23993f60f0_0 .net *"_ivl_8", 7 0, L_0x5c239944fa10;  1 drivers
v0x5c23993f61d0_0 .var "done_coordinate_gen", 0 0;
v0x5c23993f62e0_0 .net "i_addr_empty", 0 0, v0x5c2399439f10_0;  alias, 1 drivers
v0x5c23993f63a0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23993f6440_0 .net "i_data_empty", 0 0, v0x5c239943a080_0;  alias, 1 drivers
v0x5c23993f64e0_0 .net "i_data_out_en", 0 0, v0x5c239944d400_0;  alias, 1 drivers
v0x5c23993f65a0_0 .net "i_en", 0 0, v0x5c239944d5b0_0;  alias, 1 drivers
v0x5c23993f6660_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23993f6730_0 .net "i_o_size", 7 0, v0x5c239944e680_0;  alias, 1 drivers
v0x5c23993f67f0_0 .net "i_reg_clear", 0 0, v0x5c239944e800_0;  alias, 1 drivers
v0x5c23993f68b0_0 .net "i_start_addr", 7 0, v0x5c239944e520_0;  alias, 1 drivers
v0x5c23993f69a0_0 .net "i_stride", 7 0, v0x5c239944eb30_0;  alias, 1 drivers
v0x5c23993f6a60_0 .var "o_ac_en", 0 0;
v0x5c23993f6b20_0 .var "o_ag_en", 0 0;
v0x5c23993f6bf0_0 .var "o_data_out_ready", 0 0;
v0x5c23993f6c90_0 .var "o_done", 0 0;
v0x5c23993f6d50_0 .var "o_o_x", 7 0;
v0x5c23993f6e40_0 .var "o_o_y", 7 0;
v0x5c23993f6f10_0 .var "o_pop_en", 0 0;
v0x5c23993f6fb0_0 .var "o_reg_clear", 0 0;
v0x5c23993f7080_0 .var "o_rerouting", 0 0;
v0x5c23993f7120_0 .var "o_row_id", 3 0;
v0x5c23993f7210_0 .var "o_tile_read_en", 0 0;
v0x5c23993f72b0_0 .var "state", 2 0;
v0x5c23993f7390_0 .net "x_increment", 0 0, L_0x5c239944fb00;  1 drivers
v0x5c23993f7450_0 .net "y_increment", 0 0, L_0x5c239944f8a0;  1 drivers
L_0x5c239944f640 .arith/mult 8, v0x5c239944e680_0, v0x5c239944eb30_0;
L_0x5c239944f800 .arith/sub 8, L_0x5c239944f640, v0x5c239944eb30_0;
L_0x5c239944f8a0 .cmp/gt 8, L_0x5c239944f800, v0x5c23993f6e40_0;
L_0x5c239944f940 .arith/mult 8, v0x5c239944e680_0, v0x5c239944eb30_0;
L_0x5c239944fa10 .arith/sub 8, L_0x5c239944f940, v0x5c239944eb30_0;
L_0x5c239944fb00 .cmp/gt 8, L_0x5c239944fa10, v0x5c23993f6d50_0;
S_0x5c23993f7860 .scope module, "input_sram" "sram" 5 38, 8 1 0, S_0x5c23993f1620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_write_en";
    .port_info 3 /INPUT 1 "i_read_en";
    .port_info 4 /INPUT 64 "i_data_in";
    .port_info 5 /INPUT 8 "i_write_addr";
    .port_info 6 /INPUT 8 "i_read_addr";
    .port_info 7 /OUTPUT 64 "o_data_out";
    .port_info 8 /OUTPUT 1 "o_data_out_valid";
P_0x5c23993ebea0 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0x5c23993ebee0 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000001000000>;
P_0x5c23993ebf20 .param/l "DEPTH" 1 8 11, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
v0x5c23993f7d60 .array "buffer", 0 63, 63 0;
v0x5c23993f7e40_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23993f7f50_0 .net "i_data_in", 63 0, v0x5c239944e320_0;  alias, 1 drivers
o0x7f737c99de58 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c23993f7ff0_0 .net "i_nrst", 0 0, o0x7f737c99de58;  0 drivers
v0x5c23993f80b0_0 .net "i_read_addr", 7 0, v0x5c239943b5a0_0;  alias, 1 drivers
v0x5c23993f81e0_0 .net "i_read_en", 0 0, v0x5c239943b460_0;  alias, 1 drivers
v0x5c23993f82a0_0 .net "i_write_addr", 7 0, v0x5c239944eda0_0;  alias, 1 drivers
v0x5c23993f8380_0 .net "i_write_en", 0 0, v0x5c239944d920_0;  alias, 1 drivers
v0x5c23993f8440_0 .net "o_data_out", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c23993f8520_0 .var "o_data_out_valid", 0 0;
v0x5c23993f85e0_0 .var "reg_data_out", 63 0;
E_0x5c23991c8970 .event posedge, v0x5c23993e51a0_0;
E_0x5c2399192780/0 .event negedge, v0x5c23993f7ff0_0;
E_0x5c2399192780/1 .event posedge, v0x5c23993e51a0_0;
E_0x5c2399192780 .event/or E_0x5c2399192780/0, E_0x5c2399192780/1;
S_0x5c23993f87e0 .scope module, "row_group" "row_group" 5 140, 9 7 0, S_0x5c23993f1620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_ag_en";
    .port_info 4 /INPUT 1 "i_ac_en";
    .port_info 5 /INPUT 1 "i_miso_pop_en";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 72 "i_ag_addr";
    .port_info 8 /INPUT 1 "i_ag_valid";
    .port_info 9 /INPUT 4 "i_row_id";
    .port_info 10 /INPUT 64 "i_data";
    .port_info 11 /INPUT 8 "i_addr";
    .port_info 12 /INPUT 1 "i_data_valid";
    .port_info 13 /OUTPUT 32 "o_data";
    .port_info 14 /OUTPUT 4 "o_data_valid";
    .port_info 15 /OUTPUT 1 "o_data_empty";
    .port_info 16 /OUTPUT 1 "o_addr_empty";
P_0x5c23993f8970 .param/l "ADDR_LENGTH" 0 9 12, +C4<00000000000000000000000000001001>;
P_0x5c23993f89b0 .param/l "ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_0x5c23993f89f0 .param/l "DATA_WIDTH" 0 9 11, +C4<00000000000000000000000000001000>;
P_0x5c23993f8a30 .param/l "ROUTER_COUNT" 0 9 8, +C4<00000000000000000000000000000100>;
P_0x5c23993f8a70 .param/l "SRAM_DATA_WIDTH" 0 9 9, +C4<00000000000000000000000001000000>;
v0x5c23994392d0_0 .var "counter", 3 0;
v0x5c23994393d0_0 .net "i_ac_en", 0 0, v0x5c23993f6a60_0;  alias, 1 drivers
v0x5c2399439490_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399439640_0 .net "i_ag_addr", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399439710_0 .net "i_ag_en", 0 0, v0x5c23993f6b20_0;  alias, 1 drivers
v0x5c2399439800_0 .net "i_ag_valid", 0 0, v0x5c23993f52d0_0;  alias, 1 drivers
v0x5c23994398a0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399439940_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c23994399e0_0 .net "i_data_valid", 0 0, v0x5c23993f8520_0;  alias, 1 drivers
v0x5c2399439a80_0 .net "i_miso_pop_en", 0 0, L_0x5c23994765d0;  1 drivers
v0x5c2399439b40_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399439be0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399439db0_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399439e50_0 .net "i_row_id", 3 0, v0x5c23993f51f0_0;  alias, 1 drivers
v0x5c2399439f10_0 .var "o_addr_empty", 0 0;
v0x5c2399439fb0_0 .net "o_data", 31 0, L_0x5c2399475e10;  alias, 1 drivers
v0x5c239943a080_0 .var "o_data_empty", 0 0;
v0x5c239943a260_0 .var "o_data_valid", 3 0;
v0x5c239943a300_0 .net "rr_addr_empty", 3 0, L_0x5c23994763a0;  1 drivers
v0x5c239943a3e0_0 .net "rr_data_empty", 3 0, L_0x5c2399475fa0;  1 drivers
v0x5c239943a4c0_0 .net "rr_data_valid", 3 0, L_0x5c23994761c0;  1 drivers
v0x5c239943a5a0_0 .var "rr_pop_en", 3 0;
E_0x5c23993f1170 .event anyedge, v0x5c239943a3e0_0, v0x5c239943a300_0, v0x5c239943a4c0_0;
L_0x5c2399465530 .part v0x5c239943a5a0_0, 0, 1;
L_0x5c239946ad20 .part v0x5c239943a5a0_0, 1, 1;
L_0x5c2399470940 .part v0x5c239943a5a0_0, 2, 1;
L_0x5c2399475d20 .part v0x5c239943a5a0_0, 3, 1;
L_0x5c2399475e10 .concat8 [ 8 8 8 8], v0x5c2399404fa0_0, v0x5c2399414f50_0, v0x5c2399425160_0, v0x5c2399434f00_0;
L_0x5c2399475fa0 .concat8 [ 1 1 1 1], v0x5c2399405080_0, v0x5c2399415030_0, v0x5c2399425240_0, v0x5c2399434fe0_0;
L_0x5c23994761c0 .concat8 [ 1 1 1 1], v0x5c2399405200_0, v0x5c23994151b0_0, v0x5c23994253c0_0, v0x5c2399435160_0;
L_0x5c23994763a0 .concat8 [ 1 1 1 1], v0x5c2399407380_0, v0x5c23994173a0_0, v0x5c2399427510_0, v0x5c2399437300_0;
S_0x5c23993f9010 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 48, 9 48 0, S_0x5c23993f87e0;
 .timescale -9 -12;
v0x5c23993f9210_0 .var/2s "i", 31 0;
S_0x5c23993f9310 .scope generate, "router_inst[0]" "router_inst[0]" 9 66, 9 66 0, S_0x5c23993f87e0;
 .timescale -9 -12;
P_0x5c23993f9530 .param/l "ii" 1 9 66, +C4<00>;
L_0x5c2399465420 .functor AND 1, v0x5c23993f52d0_0, L_0x5c23994652e0, C4<1>, C4<1>;
v0x5c2399408fa0_0 .net *"_ivl_0", 4 0, L_0x5c23994651f0;  1 drivers
L_0x7f737c954720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c23994090a0_0 .net *"_ivl_3", 0 0, L_0x7f737c954720;  1 drivers
L_0x7f737c954768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5c2399409180_0 .net/2u *"_ivl_4", 4 0, L_0x7f737c954768;  1 drivers
v0x5c2399409240_0 .net *"_ivl_6", 0 0, L_0x5c23994652e0;  1 drivers
L_0x5c23994651f0 .concat [ 4 1 0 0], v0x5c23993f51f0_0, L_0x7f737c954720;
L_0x5c23994652e0 .cmp/eq 5, L_0x5c23994651f0, L_0x7f737c954768;
S_0x5c23993f95f0 .scope module, "row_router_inst" "row_router" 9 73, 10 1 0, S_0x5c23993f9310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_mpp_write_en";
    .port_info 4 /INPUT 1 "i_ac_en";
    .port_info 5 /INPUT 1 "i_miso_pop_en";
    .port_info 6 /INPUT 72 "i_ag_addr";
    .port_info 7 /INPUT 1 "i_ag_valid";
    .port_info 8 /INPUT 64 "i_data";
    .port_info 9 /INPUT 8 "i_addr";
    .port_info 10 /INPUT 1 "i_data_valid";
    .port_info 11 /INPUT 2 "i_p_mode";
    .port_info 12 /OUTPUT 8 "o_data";
    .port_info 13 /OUTPUT 1 "o_miso_empty";
    .port_info 14 /OUTPUT 1 "o_valid";
    .port_info 15 /OUTPUT 1 "o_mpp_empty";
P_0x5c23993f97d0 .param/l "ADDR_LENGTH" 0 10 4, +C4<00000000000000000000000000001001>;
P_0x5c23993f9810 .param/l "ADDR_WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x5c23993f9850 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x5c23993f9890 .param/l "INDEX" 0 10 8, +C4<00000000000000000000000000000000>;
P_0x5c23993f98d0 .param/l "KERNEL_SIZE" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5c23993f9910 .param/l "PEEK_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x5c23993f9950 .param/l "SRAM_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000001000000>;
L_0x5c23994636e0 .functor AND 1, v0x5c23993f6a60_0, v0x5c23993f8520_0, C4<1>, C4<1>;
v0x5c2399407c00_0 .net "ac_addr_hit", 7 0, v0x5c2399402c80_0;  1 drivers
v0x5c2399407ce0_0 .net "ac_data_hit", 63 0, v0x5c2399402d60_0;  1 drivers
v0x5c2399407dd0_0 .net "i_ac_en", 0 0, v0x5c23993f6a60_0;  alias, 1 drivers
v0x5c2399407ea0_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399407f70_0 .net "i_ag_addr", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c23994080b0_0 .net "i_ag_valid", 0 0, v0x5c23993f52d0_0;  alias, 1 drivers
v0x5c2399408150_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23994081f0_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c23994082e0_0 .net "i_data_valid", 0 0, v0x5c23993f8520_0;  alias, 1 drivers
v0x5c2399408410_0 .net "i_miso_pop_en", 0 0, L_0x5c2399465530;  1 drivers
v0x5c23994084e0_0 .net "i_mpp_write_en", 0 0, L_0x5c2399465420;  1 drivers
v0x5c23994085b0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994086e0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c23994087b0_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c23994088e0_0 .net "o_data", 7 0, v0x5c2399404fa0_0;  1 drivers
v0x5c23994089b0_0 .net "o_miso_empty", 0 0, v0x5c2399405080_0;  1 drivers
v0x5c2399408a80_0 .net "o_mpp_empty", 0 0, v0x5c2399407380_0;  1 drivers
v0x5c2399408c60_0 .net "o_valid", 0 0, v0x5c2399405200_0;  1 drivers
v0x5c2399408d30_0 .net "peek_addr", 63 0, v0x5c2399407590_0;  1 drivers
v0x5c2399408e00_0 .net "peek_valid", 7 0, v0x5c2399407690_0;  1 drivers
L_0x5c239944fc30 .part v0x5c2399402c80_0, 0, 1;
L_0x5c2399465100 .part v0x5c2399402c80_0, 0, 1;
S_0x5c23993f9fc0 .scope module, "address_comparator" "address_comparator" 10 67, 11 1 0, S_0x5c23993f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_en";
    .port_info 1 /INPUT 64 "i_data";
    .port_info 2 /INPUT 8 "i_addr";
    .port_info 3 /INPUT 64 "i_peek_addr";
    .port_info 4 /INPUT 8 "i_peek_valid";
    .port_info 5 /OUTPUT 8 "o_addr_hit";
    .port_info 6 /OUTPUT 64 "o_data_hit";
P_0x5c23993fa1c0 .param/l "ADDR_WIDTH" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x5c23993fa200 .param/l "DATA_WIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5c23993fa240 .param/l "PEEK_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_0x5c23993fa280 .param/l "SRAM_N" 1 11 20, +C4<00000000000000000000000000001000>;
P_0x5c23993fa2c0 .param/l "SRAM_WIDTH" 0 11 2, +C4<00000000000000000000000001000000>;
v0x5c2399402680_0 .var "addr_hit", 7 0;
v0x5c2399402780_0 .var "data_hit", 63 0;
v0x5c2399402840_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399402900_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c23994029f0_0 .net "i_en", 0 0, L_0x5c23994636e0;  1 drivers
v0x5c2399402ae0_0 .net "i_peek_addr", 63 0, v0x5c2399407590_0;  alias, 1 drivers
v0x5c2399402ba0_0 .net "i_peek_valid", 7 0, v0x5c2399407690_0;  alias, 1 drivers
v0x5c2399402c80_0 .var "o_addr_hit", 7 0;
v0x5c2399402d60_0 .var "o_data_hit", 63 0;
v0x5c2399402e50_0 .net "peek_addr", 63 0, L_0x5c23994643f0;  1 drivers
v0x5c2399402f40_0 .net "peek_valid", 7 0, L_0x5c2399464870;  1 drivers
v0x5c2399403020_0 .net "sram_addr", 63 0, L_0x5c2399462dc0;  1 drivers
v0x5c2399403110_0 .net "sram_data", 63 0, L_0x5c2399462960;  1 drivers
E_0x5c23993fa750/0 .event anyedge, v0x5c23994029f0_0, v0x5c2399403020_0, v0x5c2399402e50_0, v0x5c2399402f40_0;
E_0x5c23993fa750/1 .event anyedge, v0x5c2399403110_0;
E_0x5c23993fa750 .event/or E_0x5c23993fa750/0, E_0x5c23993fa750/1;
L_0x5c239944fd60 .part v0x5c23993f85e0_0, 0, 8;
L_0x5c2399460340 .part v0x5c23993f85e0_0, 8, 8;
L_0x5c23994608f0 .part v0x5c23993f85e0_0, 16, 8;
L_0x5c2399460ec0 .part v0x5c23993f85e0_0, 24, 8;
L_0x5c2399461480 .part v0x5c23993f85e0_0, 32, 8;
L_0x5c2399461c20 .part v0x5c23993f85e0_0, 40, 8;
L_0x5c23994623d0 .part v0x5c23993f85e0_0, 48, 8;
LS_0x5c2399462960_0_0 .concat8 [ 8 8 8 8], L_0x5c2399462cd0, L_0x5c23994623d0, L_0x5c2399461c20, L_0x5c2399461480;
LS_0x5c2399462960_0_4 .concat8 [ 8 8 8 8], L_0x5c2399460ec0, L_0x5c23994608f0, L_0x5c2399460340, L_0x5c239944fd60;
L_0x5c2399462960 .concat8 [ 32 32 0 0], LS_0x5c2399462960_0_0, LS_0x5c2399462960_0_4;
L_0x5c2399462cd0 .part v0x5c23993f85e0_0, 56, 8;
LS_0x5c2399462dc0_0_0 .concat8 [ 8 8 8 8], L_0x5c2399463460, L_0x5c2399462840, L_0x5c23994622b0, L_0x5c2399461b00;
LS_0x5c2399462dc0_0_4 .concat8 [ 8 8 8 8], L_0x5c2399461360, L_0x5c2399460da0, L_0x5c23994607d0, L_0x5c2399460220;
L_0x5c2399462dc0 .concat8 [ 32 32 0 0], LS_0x5c2399462dc0_0_0, LS_0x5c2399462dc0_0_4;
L_0x5c23994635a0 .part v0x5c2399407590_0, 0, 8;
L_0x5c2399463640 .part v0x5c2399407690_0, 0, 1;
L_0x5c2399463750 .part v0x5c2399407590_0, 8, 8;
L_0x5c23994637f0 .part v0x5c2399407690_0, 1, 1;
L_0x5c23994639a0 .part v0x5c2399407590_0, 16, 8;
L_0x5c2399463a40 .part v0x5c2399407690_0, 2, 1;
L_0x5c2399463b70 .part v0x5c2399407590_0, 24, 8;
L_0x5c2399463c10 .part v0x5c2399407690_0, 3, 1;
L_0x5c2399463d50 .part v0x5c2399407590_0, 32, 8;
L_0x5c2399463df0 .part v0x5c2399407690_0, 4, 1;
L_0x5c2399463cb0 .part v0x5c2399407590_0, 40, 8;
L_0x5c2399463f40 .part v0x5c2399407690_0, 5, 1;
L_0x5c23994641b0 .part v0x5c2399407590_0, 48, 8;
L_0x5c2399464250 .part v0x5c2399407690_0, 6, 1;
LS_0x5c23994643f0_0_0 .concat8 [ 8 8 8 8], L_0x5c23994635a0, L_0x5c2399463750, L_0x5c23994639a0, L_0x5c2399463b70;
LS_0x5c23994643f0_0_4 .concat8 [ 8 8 8 8], L_0x5c2399463d50, L_0x5c2399463cb0, L_0x5c23994641b0, L_0x5c23994646a0;
L_0x5c23994643f0 .concat8 [ 32 32 0 0], LS_0x5c23994643f0_0_0, LS_0x5c23994643f0_0_4;
L_0x5c23994646a0 .part v0x5c2399407590_0, 56, 8;
LS_0x5c2399464870_0_0 .concat8 [ 1 1 1 1], L_0x5c2399463640, L_0x5c23994637f0, L_0x5c2399463a40, L_0x5c2399463c10;
LS_0x5c2399464870_0_4 .concat8 [ 1 1 1 1], L_0x5c2399463df0, L_0x5c2399463f40, L_0x5c2399464250, L_0x5c2399464b90;
L_0x5c2399464870 .concat8 [ 4 4 0 0], LS_0x5c2399464870_0_0, LS_0x5c2399464870_0_4;
L_0x5c2399464b90 .part v0x5c2399407690_0, 7, 1;
S_0x5c23993fa7e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 50, 11 50 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
v0x5c23993face0_0 .var/2s "i", 31 0;
S_0x5c23993fa9e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 51, 11 51 0, S_0x5c23993fa7e0;
 .timescale -9 -12;
v0x5c23993fabe0_0 .var/2s "j", 31 0;
S_0x5c23993fade0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 11 59, 11 59 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
v0x5c23993fafe0_0 .var/2s "j", 31 0;
S_0x5c23993fb0c0 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fb2f0 .param/l "ii" 1 11 31, +C4<00>;
v0x5c23993fb3b0_0 .net *"_ivl_0", 7 0, L_0x5c239944fd60;  1 drivers
v0x5c23993fb490_0 .net *"_ivl_1", 31 0, L_0x5c239944fe00;  1 drivers
v0x5c23993fb570_0 .net *"_ivl_11", 31 0, L_0x5c23994600b0;  1 drivers
v0x5c23993fb660_0 .net *"_ivl_14", 7 0, L_0x5c2399460220;  1 drivers
L_0x7f737c954018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fb740_0 .net *"_ivl_4", 23 0, L_0x7f737c954018;  1 drivers
L_0x7f737c954060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fb870_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954060;  1 drivers
v0x5c23993fb950_0 .net *"_ivl_8", 31 0, L_0x5c239945ff40;  1 drivers
L_0x7f737c9540a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fba30_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9540a8;  1 drivers
L_0x5c239944fe00 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954018;
L_0x5c239945ff40 .arith/mult 32, L_0x5c239944fe00, L_0x7f737c954060;
L_0x5c23994600b0 .arith/sum 32, L_0x5c239945ff40, L_0x7f737c9540a8;
L_0x5c2399460220 .part L_0x5c23994600b0, 0, 8;
S_0x5c23993fbb10 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fbd10 .param/l "ii" 1 11 31, +C4<01>;
v0x5c23993fbdf0_0 .net *"_ivl_0", 7 0, L_0x5c2399460340;  1 drivers
v0x5c23993fbed0_0 .net *"_ivl_1", 31 0, L_0x5c23994603e0;  1 drivers
v0x5c23993fbfb0_0 .net *"_ivl_11", 31 0, L_0x5c2399460690;  1 drivers
v0x5c23993fc070_0 .net *"_ivl_14", 7 0, L_0x5c23994607d0;  1 drivers
L_0x7f737c9540f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fc150_0 .net *"_ivl_4", 23 0, L_0x7f737c9540f0;  1 drivers
L_0x7f737c954138 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fc280_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954138;  1 drivers
v0x5c23993fc360_0 .net *"_ivl_8", 31 0, L_0x5c2399460550;  1 drivers
L_0x7f737c954180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c23993fc440_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954180;  1 drivers
L_0x5c23994603e0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9540f0;
L_0x5c2399460550 .arith/mult 32, L_0x5c23994603e0, L_0x7f737c954138;
L_0x5c2399460690 .arith/sum 32, L_0x5c2399460550, L_0x7f737c954180;
L_0x5c23994607d0 .part L_0x5c2399460690, 0, 8;
S_0x5c23993fc520 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fc770 .param/l "ii" 1 11 31, +C4<010>;
v0x5c23993fc850_0 .net *"_ivl_0", 7 0, L_0x5c23994608f0;  1 drivers
v0x5c23993fc930_0 .net *"_ivl_1", 31 0, L_0x5c2399460990;  1 drivers
v0x5c23993fca10_0 .net *"_ivl_11", 31 0, L_0x5c2399460cb0;  1 drivers
v0x5c23993fcad0_0 .net *"_ivl_14", 7 0, L_0x5c2399460da0;  1 drivers
L_0x7f737c9541c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fcbb0_0 .net *"_ivl_4", 23 0, L_0x7f737c9541c8;  1 drivers
L_0x7f737c954210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fcce0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954210;  1 drivers
v0x5c23993fcdc0_0 .net *"_ivl_8", 31 0, L_0x5c2399460ab0;  1 drivers
L_0x7f737c954258 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5c23993fcea0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954258;  1 drivers
L_0x5c2399460990 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9541c8;
L_0x5c2399460ab0 .arith/mult 32, L_0x5c2399460990, L_0x7f737c954210;
L_0x5c2399460cb0 .arith/sum 32, L_0x5c2399460ab0, L_0x7f737c954258;
L_0x5c2399460da0 .part L_0x5c2399460cb0, 0, 8;
S_0x5c23993fcf80 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fd180 .param/l "ii" 1 11 31, +C4<011>;
v0x5c23993fd260_0 .net *"_ivl_0", 7 0, L_0x5c2399460ec0;  1 drivers
v0x5c23993fd340_0 .net *"_ivl_1", 31 0, L_0x5c2399460f90;  1 drivers
v0x5c23993fd420_0 .net *"_ivl_11", 31 0, L_0x5c2399461220;  1 drivers
v0x5c23993fd4e0_0 .net *"_ivl_14", 7 0, L_0x5c2399461360;  1 drivers
L_0x7f737c9542a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fd5c0_0 .net *"_ivl_4", 23 0, L_0x7f737c9542a0;  1 drivers
L_0x7f737c9542e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fd6f0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9542e8;  1 drivers
v0x5c23993fd7d0_0 .net *"_ivl_8", 31 0, L_0x5c23994610b0;  1 drivers
L_0x7f737c954330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5c23993fd8b0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954330;  1 drivers
L_0x5c2399460f90 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9542a0;
L_0x5c23994610b0 .arith/mult 32, L_0x5c2399460f90, L_0x7f737c9542e8;
L_0x5c2399461220 .arith/sum 32, L_0x5c23994610b0, L_0x7f737c954330;
L_0x5c2399461360 .part L_0x5c2399461220, 0, 8;
S_0x5c23993fd990 .scope generate, "genblk1[4]" "genblk1[4]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fdb90 .param/l "ii" 1 11 31, +C4<0100>;
v0x5c23993fdc70_0 .net *"_ivl_0", 7 0, L_0x5c2399461480;  1 drivers
v0x5c23993fdd50_0 .net *"_ivl_1", 31 0, L_0x5c2399461730;  1 drivers
v0x5c23993fde30_0 .net *"_ivl_11", 31 0, L_0x5c23994619c0;  1 drivers
v0x5c23993fdef0_0 .net *"_ivl_14", 7 0, L_0x5c2399461b00;  1 drivers
L_0x7f737c954378 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fdfd0_0 .net *"_ivl_4", 23 0, L_0x7f737c954378;  1 drivers
L_0x7f737c9543c0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fe100_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9543c0;  1 drivers
v0x5c23993fe1e0_0 .net *"_ivl_8", 31 0, L_0x5c2399461850;  1 drivers
L_0x7f737c954408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c23993fe2c0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954408;  1 drivers
L_0x5c2399461730 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954378;
L_0x5c2399461850 .arith/mult 32, L_0x5c2399461730, L_0x7f737c9543c0;
L_0x5c23994619c0 .arith/sum 32, L_0x5c2399461850, L_0x7f737c954408;
L_0x5c2399461b00 .part L_0x5c23994619c0, 0, 8;
S_0x5c23993fe3a0 .scope generate, "genblk1[5]" "genblk1[5]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fe5a0 .param/l "ii" 1 11 31, +C4<0101>;
v0x5c23993fe680_0 .net *"_ivl_0", 7 0, L_0x5c2399461c20;  1 drivers
v0x5c23993fe760_0 .net *"_ivl_1", 31 0, L_0x5c2399461d00;  1 drivers
v0x5c23993fe840_0 .net *"_ivl_11", 31 0, L_0x5c2399462170;  1 drivers
v0x5c23993fe900_0 .net *"_ivl_14", 7 0, L_0x5c23994622b0;  1 drivers
L_0x7f737c954450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993fe9e0_0 .net *"_ivl_4", 23 0, L_0x7f737c954450;  1 drivers
L_0x7f737c954498 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993feb10_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954498;  1 drivers
v0x5c23993febf0_0 .net *"_ivl_8", 31 0, L_0x5c2399462000;  1 drivers
L_0x7f737c9544e0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5c23993fecd0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9544e0;  1 drivers
L_0x5c2399461d00 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954450;
L_0x5c2399462000 .arith/mult 32, L_0x5c2399461d00, L_0x7f737c954498;
L_0x5c2399462170 .arith/sum 32, L_0x5c2399462000, L_0x7f737c9544e0;
L_0x5c23994622b0 .part L_0x5c2399462170, 0, 8;
S_0x5c23993fedb0 .scope generate, "genblk1[6]" "genblk1[6]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993fc720 .param/l "ii" 1 11 31, +C4<0110>;
v0x5c23993ff040_0 .net *"_ivl_0", 7 0, L_0x5c23994623d0;  1 drivers
v0x5c23993ff120_0 .net *"_ivl_1", 31 0, L_0x5c2399462470;  1 drivers
v0x5c23993ff200_0 .net *"_ivl_11", 31 0, L_0x5c2399462700;  1 drivers
v0x5c23993ff2c0_0 .net *"_ivl_14", 7 0, L_0x5c2399462840;  1 drivers
L_0x7f737c954528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993ff3a0_0 .net *"_ivl_4", 23 0, L_0x7f737c954528;  1 drivers
L_0x7f737c954570 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993ff4d0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954570;  1 drivers
v0x5c23993ff5b0_0 .net *"_ivl_8", 31 0, L_0x5c2399462590;  1 drivers
L_0x7f737c9545b8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c23993ff690_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9545b8;  1 drivers
L_0x5c2399462470 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954528;
L_0x5c2399462590 .arith/mult 32, L_0x5c2399462470, L_0x7f737c954570;
L_0x5c2399462700 .arith/sum 32, L_0x5c2399462590, L_0x7f737c9545b8;
L_0x5c2399462840 .part L_0x5c2399462700, 0, 8;
S_0x5c23993ff770 .scope generate, "genblk1[7]" "genblk1[7]" 11 31, 11 31 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23993ff970 .param/l "ii" 1 11 31, +C4<0111>;
v0x5c23993ffa50_0 .net *"_ivl_0", 7 0, L_0x5c2399462cd0;  1 drivers
v0x5c23993ffb30_0 .net *"_ivl_1", 31 0, L_0x5c2399463140;  1 drivers
v0x5c23993ffc10_0 .net *"_ivl_11", 31 0, L_0x5c2399463320;  1 drivers
v0x5c23993ffcd0_0 .net *"_ivl_14", 7 0, L_0x5c2399463460;  1 drivers
L_0x7f737c954600 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c23993ffdb0_0 .net *"_ivl_4", 23 0, L_0x7f737c954600;  1 drivers
L_0x7f737c954648 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c23993ffee0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954648;  1 drivers
v0x5c23993fffc0_0 .net *"_ivl_8", 31 0, L_0x5c23994631e0;  1 drivers
L_0x7f737c954690 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5c23994000a0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954690;  1 drivers
L_0x5c2399463140 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954600;
L_0x5c23994631e0 .arith/mult 32, L_0x5c2399463140, L_0x7f737c954648;
L_0x5c2399463320 .arith/sum 32, L_0x5c23994631e0, L_0x7f737c954690;
L_0x5c2399463460 .part L_0x5c2399463320, 0, 8;
S_0x5c2399400180 .scope generate, "genblk2[0]" "genblk2[0]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399400380 .param/l "jj" 1 11 39, +C4<00>;
v0x5c2399400460_0 .net *"_ivl_0", 7 0, L_0x5c23994635a0;  1 drivers
v0x5c2399400540_0 .net *"_ivl_1", 0 0, L_0x5c2399463640;  1 drivers
S_0x5c2399400620 .scope generate, "genblk2[1]" "genblk2[1]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399400820 .param/l "jj" 1 11 39, +C4<01>;
v0x5c2399400900_0 .net *"_ivl_0", 7 0, L_0x5c2399463750;  1 drivers
v0x5c23994009e0_0 .net *"_ivl_1", 0 0, L_0x5c23994637f0;  1 drivers
S_0x5c2399400ac0 .scope generate, "genblk2[2]" "genblk2[2]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399400cc0 .param/l "jj" 1 11 39, +C4<010>;
v0x5c2399400da0_0 .net *"_ivl_0", 7 0, L_0x5c23994639a0;  1 drivers
v0x5c2399400e80_0 .net *"_ivl_1", 0 0, L_0x5c2399463a40;  1 drivers
S_0x5c2399400f60 .scope generate, "genblk2[3]" "genblk2[3]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399401160 .param/l "jj" 1 11 39, +C4<011>;
v0x5c2399401240_0 .net *"_ivl_0", 7 0, L_0x5c2399463b70;  1 drivers
v0x5c2399401320_0 .net *"_ivl_1", 0 0, L_0x5c2399463c10;  1 drivers
S_0x5c2399401400 .scope generate, "genblk2[4]" "genblk2[4]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399401600 .param/l "jj" 1 11 39, +C4<0100>;
v0x5c23994016e0_0 .net *"_ivl_0", 7 0, L_0x5c2399463d50;  1 drivers
v0x5c23994017c0_0 .net *"_ivl_1", 0 0, L_0x5c2399463df0;  1 drivers
S_0x5c23994018a0 .scope generate, "genblk2[5]" "genblk2[5]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399401aa0 .param/l "jj" 1 11 39, +C4<0101>;
v0x5c2399401b80_0 .net *"_ivl_0", 7 0, L_0x5c2399463cb0;  1 drivers
v0x5c2399401c60_0 .net *"_ivl_1", 0 0, L_0x5c2399463f40;  1 drivers
S_0x5c2399401d40 .scope generate, "genblk2[6]" "genblk2[6]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c2399401f40 .param/l "jj" 1 11 39, +C4<0110>;
v0x5c2399402020_0 .net *"_ivl_0", 7 0, L_0x5c23994641b0;  1 drivers
v0x5c2399402100_0 .net *"_ivl_1", 0 0, L_0x5c2399464250;  1 drivers
S_0x5c23994021e0 .scope generate, "genblk2[7]" "genblk2[7]" 11 39, 11 39 0, S_0x5c23993f9fc0;
 .timescale -9 -12;
P_0x5c23994023e0 .param/l "jj" 1 11 39, +C4<0111>;
v0x5c23994024c0_0 .net *"_ivl_0", 7 0, L_0x5c23994646a0;  1 drivers
v0x5c23994025a0_0 .net *"_ivl_1", 0 0, L_0x5c2399464b90;  1 drivers
S_0x5c2399403320 .scope module, "miso_fifo" "miso_fifo" 10 82, 12 2 0, S_0x5c23993f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 64 "i_data";
    .port_info 8 /INPUT 8 "i_valid";
    .port_info 9 /OUTPUT 8 "o_data";
    .port_info 10 /OUTPUT 1 "o_empty";
    .port_info 11 /OUTPUT 1 "o_full";
    .port_info 12 /OUTPUT 1 "o_pop_valid";
P_0x5c23994034d0 .param/l "ADDR_WIDTH" 1 12 6, +C4<00000000000000000000000000000101>;
P_0x5c2399403510 .param/l "DATA_LENGTH" 0 12 5, +C4<00000000000000000000000000001000>;
P_0x5c2399403550 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_0x5c2399403590 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x5c23994035d0 .param/l "INDEX" 0 12 7, +C4<00000000000000000000000000000000>;
P_0x5c2399403610 .param/l "_2x2" 1 12 18, C4<10>;
P_0x5c2399403650 .param/l "_4x4" 1 12 17, C4<01>;
P_0x5c2399403690 .param/l "_8x8" 1 12 16, C4<00>;
L_0x5c23993ee080 .functor AND 1, L_0x5c2399465100, L_0x5c2399464d70, C4<1>, C4<1>;
L_0x5c2399465040 .functor BUFZ 8, L_0x5c2399464e60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c2399404020_0 .net *"_ivl_1", 0 0, L_0x5c2399464d70;  1 drivers
v0x5c2399404100_0 .net *"_ivl_4", 7 0, L_0x5c2399464e60;  1 drivers
v0x5c23994041e0_0 .net *"_ivl_6", 6 0, L_0x5c2399464f00;  1 drivers
L_0x7f737c9546d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c23994042d0_0 .net *"_ivl_9", 1 0, L_0x7f737c9546d8;  1 drivers
v0x5c23994043b0_0 .var "ctr", 1 0;
v0x5c23994044e0_0 .var "data_out", 7 0;
v0x5c23994045c0_0 .var "data_out_valid", 0 0;
v0x5c2399404680 .array "fifo", 0 31, 7 0;
v0x5c2399404740_0 .net "head", 7 0, L_0x5c2399465040;  1 drivers
v0x5c2399404820_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c23994048c0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399404960_0 .net "i_data", 63 0, v0x5c2399402d60_0;  alias, 1 drivers
v0x5c2399404a00_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399404af0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399404bb0_0 .net "i_pop_en", 0 0, L_0x5c2399465530;  alias, 1 drivers
o0x7f737c99f6e8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c2399404c70_0 .net "i_r_pointer_reset", 0 0, o0x7f737c99f6e8;  0 drivers
v0x5c2399404d30_0 .net "i_valid", 7 0, v0x5c2399402c80_0;  alias, 1 drivers
v0x5c2399404f00_0 .net "i_write_en", 0 0, L_0x5c2399465100;  1 drivers
v0x5c2399404fa0_0 .var "o_data", 7 0;
v0x5c2399405080_0 .var "o_empty", 0 0;
v0x5c2399405140_0 .var "o_full", 0 0;
v0x5c2399405200_0 .var "o_pop_valid", 0 0;
v0x5c23994052c0_0 .var "r_pointer", 4 0;
v0x5c23994053a0_0 .var "temp", 7 0;
v0x5c2399405480_0 .var "w_pointer", 4 0;
v0x5c2399405560_0 .net "write_en", 0 0, L_0x5c23993ee080;  1 drivers
E_0x5c23993fa620 .event anyedge, v0x5c2399405480_0, v0x5c23994052c0_0, v0x5c23994044e0_0, v0x5c23994045c0_0;
L_0x5c2399464d70 .reduce/nor v0x5c2399405140_0;
L_0x5c2399464e60 .array/port v0x5c2399404680, L_0x5c2399464f00;
L_0x5c2399464f00 .concat [ 5 2 0 0], v0x5c23994052c0_0, L_0x7f737c9546d8;
S_0x5c2399403d20 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 35, 12 35 0, S_0x5c2399403320;
 .timescale -9 -12;
v0x5c2399403f20_0 .var/2s "i", 31 0;
S_0x5c23994057c0 .scope module, "mpp_fifo" "mpp_fifo" 10 43, 13 2 0, S_0x5c23993f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 72 "i_data_in";
    .port_info 5 /INPUT 1 "i_pop_en";
    .port_info 6 /INPUT 8 "i_data_hit";
    .port_info 7 /OUTPUT 64 "o_peek_data";
    .port_info 8 /OUTPUT 8 "o_peek_valid";
    .port_info 9 /OUTPUT 1 "o_empty";
    .port_info 10 /OUTPUT 1 "o_full";
P_0x5c23994059d0 .param/l "ADDR_WIDTH" 1 13 7, +C4<00000000000000000000000000000100>;
P_0x5c2399405a10 .param/l "DATA_LENGTH" 0 13 5, +C4<00000000000000000000000000001001>;
P_0x5c2399405a50 .param/l "DATA_WIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
P_0x5c2399405a90 .param/l "DEPTH" 0 13 3, +C4<00000000000000000000000000001001>;
P_0x5c2399405ad0 .param/l "PEEK_WIDTH" 0 13 6, +C4<00000000000000000000000000001000>;
v0x5c2399406c30 .array "fifo", 0 8, 7 0;
v0x5c2399406e80_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399406f40_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399407010_0 .net "i_data_hit", 7 0, v0x5c2399402c80_0;  alias, 1 drivers
v0x5c23994070b0_0 .net "i_data_in", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c23994071a0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399407240_0 .net "i_pop_en", 0 0, L_0x5c239944fc30;  1 drivers
v0x5c23994072e0_0 .net "i_write_en", 0 0, L_0x5c2399465420;  alias, 1 drivers
v0x5c2399407380_0 .var "o_empty", 0 0;
v0x5c23994074d0_0 .var "o_full", 0 0;
v0x5c2399407590_0 .var "o_peek_data", 63 0;
v0x5c2399407690_0 .var "o_peek_valid", 7 0;
v0x5c2399407760_0 .var "pop_offset", 3 0;
v0x5c2399407820_0 .var "r_pointer", 3 0;
v0x5c2399407900_0 .var "w_pointer", 3 0;
v0x5c23994079e0_0 .var "write_done", 0 0;
E_0x5c2399405f10 .event anyedge, v0x5c2399407900_0, v0x5c2399407820_0;
v0x5c2399406c30_0 .array/port v0x5c2399406c30, 0;
E_0x5c2399405f70/0 .event anyedge, v0x5c2399407380_0, v0x5c2399407820_0, v0x5c2399407900_0, v0x5c2399406c30_0;
v0x5c2399406c30_1 .array/port v0x5c2399406c30, 1;
v0x5c2399406c30_2 .array/port v0x5c2399406c30, 2;
v0x5c2399406c30_3 .array/port v0x5c2399406c30, 3;
v0x5c2399406c30_4 .array/port v0x5c2399406c30, 4;
E_0x5c2399405f70/1 .event anyedge, v0x5c2399406c30_1, v0x5c2399406c30_2, v0x5c2399406c30_3, v0x5c2399406c30_4;
v0x5c2399406c30_5 .array/port v0x5c2399406c30, 5;
v0x5c2399406c30_6 .array/port v0x5c2399406c30, 6;
v0x5c2399406c30_7 .array/port v0x5c2399406c30, 7;
v0x5c2399406c30_8 .array/port v0x5c2399406c30, 8;
E_0x5c2399405f70/2 .event anyedge, v0x5c2399406c30_5, v0x5c2399406c30_6, v0x5c2399406c30_7, v0x5c2399406c30_8;
E_0x5c2399405f70 .event/or E_0x5c2399405f70/0, E_0x5c2399405f70/1, E_0x5c2399405f70/2;
E_0x5c2399406020 .event anyedge, v0x5c2399407240_0, v0x5c2399407380_0, v0x5c2399402c80_0;
S_0x5c2399406080 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 13 34, 13 34 0, S_0x5c23994057c0;
 .timescale -9 -12;
v0x5c2399406280_0 .var/2s "i", 31 0;
S_0x5c2399406380 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 13 46, 13 46 0, S_0x5c23994057c0;
 .timescale -9 -12;
v0x5c2399406580_0 .var/2s "i", 31 0;
S_0x5c2399406660 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 13 79, 13 79 0, S_0x5c23994057c0;
 .timescale -9 -12;
v0x5c2399406870_0 .var/2s "i", 31 0;
S_0x5c2399406950 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 13 89, 13 89 0, S_0x5c23994057c0;
 .timescale -9 -12;
v0x5c2399406b30_0 .var/2s "i", 31 0;
S_0x5c2399409300 .scope generate, "router_inst[1]" "router_inst[1]" 9 66, 9 66 0, S_0x5c23993f87e0;
 .timescale -9 -12;
P_0x5c23994094b0 .param/l "ii" 1 9 66, +C4<01>;
L_0x5c239946ab00 .functor AND 1, v0x5c23993f52d0_0, L_0x5c239946a9c0, C4<1>, C4<1>;
v0x5c2399418f00_0 .net *"_ivl_0", 4 0, L_0x5c239946a920;  1 drivers
L_0x7f737c954eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c2399419000_0 .net *"_ivl_3", 0 0, L_0x7f737c954eb8;  1 drivers
L_0x7f737c954f00 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5c23994190e0_0 .net/2u *"_ivl_4", 4 0, L_0x7f737c954f00;  1 drivers
v0x5c23994191a0_0 .net *"_ivl_6", 0 0, L_0x5c239946a9c0;  1 drivers
L_0x5c239946a920 .concat [ 4 1 0 0], v0x5c23993f51f0_0, L_0x7f737c954eb8;
L_0x5c239946a9c0 .cmp/eq 5, L_0x5c239946a920, L_0x7f737c954f00;
S_0x5c2399409570 .scope module, "row_router_inst" "row_router" 9 73, 10 1 0, S_0x5c2399409300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_mpp_write_en";
    .port_info 4 /INPUT 1 "i_ac_en";
    .port_info 5 /INPUT 1 "i_miso_pop_en";
    .port_info 6 /INPUT 72 "i_ag_addr";
    .port_info 7 /INPUT 1 "i_ag_valid";
    .port_info 8 /INPUT 64 "i_data";
    .port_info 9 /INPUT 8 "i_addr";
    .port_info 10 /INPUT 1 "i_data_valid";
    .port_info 11 /INPUT 2 "i_p_mode";
    .port_info 12 /OUTPUT 8 "o_data";
    .port_info 13 /OUTPUT 1 "o_miso_empty";
    .port_info 14 /OUTPUT 1 "o_valid";
    .port_info 15 /OUTPUT 1 "o_mpp_empty";
P_0x5c2399409750 .param/l "ADDR_LENGTH" 0 10 4, +C4<00000000000000000000000000001001>;
P_0x5c2399409790 .param/l "ADDR_WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x5c23994097d0 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x5c2399409810 .param/l "INDEX" 0 10 8, +C4<00000000000000000000000000000001>;
P_0x5c2399409850 .param/l "KERNEL_SIZE" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5c2399409890 .param/l "PEEK_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x5c23994098d0 .param/l "SRAM_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000001000000>;
L_0x5c2399468c80 .functor AND 1, v0x5c23993f6a60_0, v0x5c23993f8520_0, C4<1>, C4<1>;
v0x5c2399417b60_0 .net "ac_addr_hit", 7 0, v0x5c2399412ca0_0;  1 drivers
v0x5c2399417c40_0 .net "ac_data_hit", 63 0, v0x5c2399412d80_0;  1 drivers
v0x5c2399417d30_0 .net "i_ac_en", 0 0, v0x5c23993f6a60_0;  alias, 1 drivers
v0x5c2399417e20_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399417ec0_0 .net "i_ag_addr", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399418040_0 .net "i_ag_valid", 0 0, v0x5c23993f52d0_0;  alias, 1 drivers
v0x5c23994180e0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399418290_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c2399418330_0 .net "i_data_valid", 0 0, v0x5c23993f8520_0;  alias, 1 drivers
v0x5c2399418460_0 .net "i_miso_pop_en", 0 0, L_0x5c239946ad20;  1 drivers
v0x5c2399418500_0 .net "i_mpp_write_en", 0 0, L_0x5c239946ab00;  1 drivers
v0x5c23994185a0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399418640_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c23994186e0_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399418780_0 .net "o_data", 7 0, v0x5c2399414f50_0;  1 drivers
v0x5c2399418820_0 .net "o_miso_empty", 0 0, v0x5c2399415030_0;  1 drivers
v0x5c23994188f0_0 .net "o_mpp_empty", 0 0, v0x5c23994173a0_0;  1 drivers
v0x5c2399418ad0_0 .net "o_valid", 0 0, v0x5c23994151b0_0;  1 drivers
v0x5c2399418ba0_0 .net "peek_addr", 63 0, v0x5c2399417520_0;  1 drivers
v0x5c2399418c70_0 .net "peek_valid", 7 0, v0x5c23994175f0_0;  1 drivers
L_0x5c2399465620 .part v0x5c2399412ca0_0, 0, 1;
L_0x5c239946a830 .part v0x5c2399412ca0_0, 0, 1;
S_0x5c2399409eb0 .scope module, "address_comparator" "address_comparator" 10 67, 11 1 0, S_0x5c2399409570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_en";
    .port_info 1 /INPUT 64 "i_data";
    .port_info 2 /INPUT 8 "i_addr";
    .port_info 3 /INPUT 64 "i_peek_addr";
    .port_info 4 /INPUT 8 "i_peek_valid";
    .port_info 5 /OUTPUT 8 "o_addr_hit";
    .port_info 6 /OUTPUT 64 "o_data_hit";
P_0x5c239940a0b0 .param/l "ADDR_WIDTH" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x5c239940a0f0 .param/l "DATA_WIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5c239940a130 .param/l "PEEK_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_0x5c239940a170 .param/l "SRAM_N" 1 11 20, +C4<00000000000000000000000000001000>;
P_0x5c239940a1b0 .param/l "SRAM_WIDTH" 0 11 2, +C4<00000000000000000000000001000000>;
v0x5c2399412680_0 .var "addr_hit", 7 0;
v0x5c2399412780_0 .var "data_hit", 63 0;
v0x5c2399412840_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399412930_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c23994129f0_0 .net "i_en", 0 0, L_0x5c2399468c80;  1 drivers
v0x5c2399412b00_0 .net "i_peek_addr", 63 0, v0x5c2399417520_0;  alias, 1 drivers
v0x5c2399412bc0_0 .net "i_peek_valid", 7 0, v0x5c23994175f0_0;  alias, 1 drivers
v0x5c2399412ca0_0 .var "o_addr_hit", 7 0;
v0x5c2399412d80_0 .var "o_data_hit", 63 0;
v0x5c2399412e40_0 .net "peek_addr", 63 0, L_0x5c2399469900;  1 drivers
v0x5c2399412f30_0 .net "peek_valid", 7 0, L_0x5c2399469d80;  1 drivers
v0x5c2399413010_0 .net "sram_addr", 63 0, L_0x5c2399468360;  1 drivers
v0x5c2399413100_0 .net "sram_data", 63 0, L_0x5c2399467f00;  1 drivers
E_0x5c239940a640/0 .event anyedge, v0x5c23994129f0_0, v0x5c2399413010_0, v0x5c2399412e40_0, v0x5c2399412f30_0;
E_0x5c239940a640/1 .event anyedge, v0x5c2399413100_0;
E_0x5c239940a640 .event/or E_0x5c239940a640/0, E_0x5c239940a640/1;
L_0x5c23994656c0 .part v0x5c23993f85e0_0, 0, 8;
L_0x5c2399465be0 .part v0x5c23993f85e0_0, 8, 8;
L_0x5c2399466320 .part v0x5c23993f85e0_0, 16, 8;
L_0x5c2399466880 .part v0x5c23993f85e0_0, 24, 8;
L_0x5c2399466e40 .part v0x5c23993f85e0_0, 32, 8;
L_0x5c23994673d0 .part v0x5c23993f85e0_0, 40, 8;
L_0x5c2399467970 .part v0x5c23993f85e0_0, 48, 8;
LS_0x5c2399467f00_0_0 .concat8 [ 8 8 8 8], L_0x5c2399468270, L_0x5c2399467970, L_0x5c23994673d0, L_0x5c2399466e40;
LS_0x5c2399467f00_0_4 .concat8 [ 8 8 8 8], L_0x5c2399466880, L_0x5c2399466320, L_0x5c2399465be0, L_0x5c23994656c0;
L_0x5c2399467f00 .concat8 [ 32 32 0 0], LS_0x5c2399467f00_0_0, LS_0x5c2399467f00_0_4;
L_0x5c2399468270 .part v0x5c23993f85e0_0, 56, 8;
LS_0x5c2399468360_0_0 .concat8 [ 8 8 8 8], L_0x5c2399468a00, L_0x5c2399467de0, L_0x5c2399467850, L_0x5c23994672b0;
LS_0x5c2399468360_0_4 .concat8 [ 8 8 8 8], L_0x5c2399466d20, L_0x5c2399466760, L_0x5c2399466200, L_0x5c2399465af0;
L_0x5c2399468360 .concat8 [ 32 32 0 0], LS_0x5c2399468360_0_0, LS_0x5c2399468360_0_4;
L_0x5c2399468b40 .part v0x5c2399417520_0, 0, 8;
L_0x5c2399468be0 .part v0x5c23994175f0_0, 0, 1;
L_0x5c2399468cf0 .part v0x5c2399417520_0, 8, 8;
L_0x5c2399468d90 .part v0x5c23994175f0_0, 1, 1;
L_0x5c2399468eb0 .part v0x5c2399417520_0, 16, 8;
L_0x5c2399468f50 .part v0x5c23994175f0_0, 2, 1;
L_0x5c2399469080 .part v0x5c2399417520_0, 24, 8;
L_0x5c2399469120 .part v0x5c23994175f0_0, 3, 1;
L_0x5c2399469260 .part v0x5c2399417520_0, 32, 8;
L_0x5c2399469300 .part v0x5c23994175f0_0, 4, 1;
L_0x5c23994691c0 .part v0x5c2399417520_0, 40, 8;
L_0x5c2399469450 .part v0x5c23994175f0_0, 5, 1;
L_0x5c23994696c0 .part v0x5c2399417520_0, 48, 8;
L_0x5c2399469760 .part v0x5c23994175f0_0, 6, 1;
LS_0x5c2399469900_0_0 .concat8 [ 8 8 8 8], L_0x5c2399468b40, L_0x5c2399468cf0, L_0x5c2399468eb0, L_0x5c2399469080;
LS_0x5c2399469900_0_4 .concat8 [ 8 8 8 8], L_0x5c2399469260, L_0x5c23994691c0, L_0x5c23994696c0, L_0x5c2399469bb0;
L_0x5c2399469900 .concat8 [ 32 32 0 0], LS_0x5c2399469900_0_0, LS_0x5c2399469900_0_4;
L_0x5c2399469bb0 .part v0x5c2399417520_0, 56, 8;
LS_0x5c2399469d80_0_0 .concat8 [ 1 1 1 1], L_0x5c2399468be0, L_0x5c2399468d90, L_0x5c2399468f50, L_0x5c2399469120;
LS_0x5c2399469d80_0_4 .concat8 [ 1 1 1 1], L_0x5c2399469300, L_0x5c2399469450, L_0x5c2399469760, L_0x5c239946a0a0;
L_0x5c2399469d80 .concat8 [ 4 4 0 0], LS_0x5c2399469d80_0_0, LS_0x5c2399469d80_0_4;
L_0x5c239946a0a0 .part v0x5c23994175f0_0, 7, 1;
S_0x5c239940a6d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 50, 11 50 0, S_0x5c2399409eb0;
 .timescale -9 -12;
v0x5c239940abd0_0 .var/2s "i", 31 0;
S_0x5c239940a8d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 51, 11 51 0, S_0x5c239940a6d0;
 .timescale -9 -12;
v0x5c239940aad0_0 .var/2s "j", 31 0;
S_0x5c239940acd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 11 59, 11 59 0, S_0x5c2399409eb0;
 .timescale -9 -12;
v0x5c239940aed0_0 .var/2s "j", 31 0;
S_0x5c239940afb0 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940b1e0 .param/l "ii" 1 11 31, +C4<00>;
v0x5c239940b2a0_0 .net *"_ivl_0", 7 0, L_0x5c23994656c0;  1 drivers
v0x5c239940b380_0 .net *"_ivl_1", 31 0, L_0x5c2399465760;  1 drivers
v0x5c239940b460_0 .net *"_ivl_11", 31 0, L_0x5c2399465940;  1 drivers
v0x5c239940b550_0 .net *"_ivl_14", 7 0, L_0x5c2399465af0;  1 drivers
L_0x7f737c9547b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940b630_0 .net *"_ivl_4", 23 0, L_0x7f737c9547b0;  1 drivers
L_0x7f737c9547f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940b760_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9547f8;  1 drivers
v0x5c239940b840_0 .net *"_ivl_8", 31 0, L_0x5c2399465800;  1 drivers
L_0x7f737c954840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940b920_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954840;  1 drivers
L_0x5c2399465760 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9547b0;
L_0x5c2399465800 .arith/mult 32, L_0x5c2399465760, L_0x7f737c9547f8;
L_0x5c2399465940 .arith/sum 32, L_0x5c2399465800, L_0x7f737c954840;
L_0x5c2399465af0 .part L_0x5c2399465940, 0, 8;
S_0x5c239940ba00 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940bc00 .param/l "ii" 1 11 31, +C4<01>;
v0x5c239940bce0_0 .net *"_ivl_0", 7 0, L_0x5c2399465be0;  1 drivers
v0x5c239940bdc0_0 .net *"_ivl_1", 31 0, L_0x5c2399465c80;  1 drivers
v0x5c239940bea0_0 .net *"_ivl_11", 31 0, L_0x5c23994660c0;  1 drivers
v0x5c239940bf60_0 .net *"_ivl_14", 7 0, L_0x5c2399466200;  1 drivers
L_0x7f737c954888 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940c040_0 .net *"_ivl_4", 23 0, L_0x7f737c954888;  1 drivers
L_0x7f737c9548d0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940c170_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9548d0;  1 drivers
v0x5c239940c250_0 .net *"_ivl_8", 31 0, L_0x5c2399465d70;  1 drivers
L_0x7f737c954918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c239940c330_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954918;  1 drivers
L_0x5c2399465c80 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954888;
L_0x5c2399465d70 .arith/mult 32, L_0x5c2399465c80, L_0x7f737c9548d0;
L_0x5c23994660c0 .arith/sum 32, L_0x5c2399465d70, L_0x7f737c954918;
L_0x5c2399466200 .part L_0x5c23994660c0, 0, 8;
S_0x5c239940c410 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940c660 .param/l "ii" 1 11 31, +C4<010>;
v0x5c239940c740_0 .net *"_ivl_0", 7 0, L_0x5c2399466320;  1 drivers
v0x5c239940c820_0 .net *"_ivl_1", 31 0, L_0x5c23994663c0;  1 drivers
v0x5c239940c900_0 .net *"_ivl_11", 31 0, L_0x5c2399466620;  1 drivers
v0x5c239940c9c0_0 .net *"_ivl_14", 7 0, L_0x5c2399466760;  1 drivers
L_0x7f737c954960 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940caa0_0 .net *"_ivl_4", 23 0, L_0x7f737c954960;  1 drivers
L_0x7f737c9549a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940cbd0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9549a8;  1 drivers
v0x5c239940ccb0_0 .net *"_ivl_8", 31 0, L_0x5c23994664b0;  1 drivers
L_0x7f737c9549f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5c239940cd90_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9549f0;  1 drivers
L_0x5c23994663c0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954960;
L_0x5c23994664b0 .arith/mult 32, L_0x5c23994663c0, L_0x7f737c9549a8;
L_0x5c2399466620 .arith/sum 32, L_0x5c23994664b0, L_0x7f737c9549f0;
L_0x5c2399466760 .part L_0x5c2399466620, 0, 8;
S_0x5c239940ce70 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940d070 .param/l "ii" 1 11 31, +C4<011>;
v0x5c239940d150_0 .net *"_ivl_0", 7 0, L_0x5c2399466880;  1 drivers
v0x5c239940d230_0 .net *"_ivl_1", 31 0, L_0x5c2399466950;  1 drivers
v0x5c239940d310_0 .net *"_ivl_11", 31 0, L_0x5c2399466be0;  1 drivers
v0x5c239940d3d0_0 .net *"_ivl_14", 7 0, L_0x5c2399466d20;  1 drivers
L_0x7f737c954a38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940d4b0_0 .net *"_ivl_4", 23 0, L_0x7f737c954a38;  1 drivers
L_0x7f737c954a80 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940d5e0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954a80;  1 drivers
v0x5c239940d6c0_0 .net *"_ivl_8", 31 0, L_0x5c2399466a70;  1 drivers
L_0x7f737c954ac8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5c239940d7a0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954ac8;  1 drivers
L_0x5c2399466950 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954a38;
L_0x5c2399466a70 .arith/mult 32, L_0x5c2399466950, L_0x7f737c954a80;
L_0x5c2399466be0 .arith/sum 32, L_0x5c2399466a70, L_0x7f737c954ac8;
L_0x5c2399466d20 .part L_0x5c2399466be0, 0, 8;
S_0x5c239940d880 .scope generate, "genblk1[4]" "genblk1[4]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940da80 .param/l "ii" 1 11 31, +C4<0100>;
v0x5c239940db60_0 .net *"_ivl_0", 7 0, L_0x5c2399466e40;  1 drivers
v0x5c239940dc40_0 .net *"_ivl_1", 31 0, L_0x5c2399466ee0;  1 drivers
v0x5c239940dd20_0 .net *"_ivl_11", 31 0, L_0x5c2399467170;  1 drivers
v0x5c239940dde0_0 .net *"_ivl_14", 7 0, L_0x5c23994672b0;  1 drivers
L_0x7f737c954b10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940dec0_0 .net *"_ivl_4", 23 0, L_0x7f737c954b10;  1 drivers
L_0x7f737c954b58 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940dff0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954b58;  1 drivers
v0x5c239940e0d0_0 .net *"_ivl_8", 31 0, L_0x5c2399467000;  1 drivers
L_0x7f737c954ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c239940e1b0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954ba0;  1 drivers
L_0x5c2399466ee0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954b10;
L_0x5c2399467000 .arith/mult 32, L_0x5c2399466ee0, L_0x7f737c954b58;
L_0x5c2399467170 .arith/sum 32, L_0x5c2399467000, L_0x7f737c954ba0;
L_0x5c23994672b0 .part L_0x5c2399467170, 0, 8;
S_0x5c239940e290 .scope generate, "genblk1[5]" "genblk1[5]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940e490 .param/l "ii" 1 11 31, +C4<0101>;
v0x5c239940e570_0 .net *"_ivl_0", 7 0, L_0x5c23994673d0;  1 drivers
v0x5c239940e650_0 .net *"_ivl_1", 31 0, L_0x5c23994674b0;  1 drivers
v0x5c239940e730_0 .net *"_ivl_11", 31 0, L_0x5c2399467710;  1 drivers
v0x5c239940e7f0_0 .net *"_ivl_14", 7 0, L_0x5c2399467850;  1 drivers
L_0x7f737c954be8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940e8d0_0 .net *"_ivl_4", 23 0, L_0x7f737c954be8;  1 drivers
L_0x7f737c954c30 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940ea00_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954c30;  1 drivers
v0x5c239940eae0_0 .net *"_ivl_8", 31 0, L_0x5c23994675a0;  1 drivers
L_0x7f737c954c78 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5c239940ebc0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954c78;  1 drivers
L_0x5c23994674b0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954be8;
L_0x5c23994675a0 .arith/mult 32, L_0x5c23994674b0, L_0x7f737c954c30;
L_0x5c2399467710 .arith/sum 32, L_0x5c23994675a0, L_0x7f737c954c78;
L_0x5c2399467850 .part L_0x5c2399467710, 0, 8;
S_0x5c239940eca0 .scope generate, "genblk1[6]" "genblk1[6]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940c610 .param/l "ii" 1 11 31, +C4<0110>;
v0x5c239940ef30_0 .net *"_ivl_0", 7 0, L_0x5c2399467970;  1 drivers
v0x5c239940f010_0 .net *"_ivl_1", 31 0, L_0x5c2399467a10;  1 drivers
v0x5c239940f0f0_0 .net *"_ivl_11", 31 0, L_0x5c2399467ca0;  1 drivers
v0x5c239940f1b0_0 .net *"_ivl_14", 7 0, L_0x5c2399467de0;  1 drivers
L_0x7f737c954cc0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940f290_0 .net *"_ivl_4", 23 0, L_0x7f737c954cc0;  1 drivers
L_0x7f737c954d08 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940f3c0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954d08;  1 drivers
v0x5c239940f4a0_0 .net *"_ivl_8", 31 0, L_0x5c2399467b30;  1 drivers
L_0x7f737c954d50 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c239940f580_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954d50;  1 drivers
L_0x5c2399467a10 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954cc0;
L_0x5c2399467b30 .arith/mult 32, L_0x5c2399467a10, L_0x7f737c954d08;
L_0x5c2399467ca0 .arith/sum 32, L_0x5c2399467b30, L_0x7f737c954d50;
L_0x5c2399467de0 .part L_0x5c2399467ca0, 0, 8;
S_0x5c239940f660 .scope generate, "genblk1[7]" "genblk1[7]" 11 31, 11 31 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c239940f860 .param/l "ii" 1 11 31, +C4<0111>;
v0x5c239940f940_0 .net *"_ivl_0", 7 0, L_0x5c2399468270;  1 drivers
v0x5c239940fa20_0 .net *"_ivl_1", 31 0, L_0x5c23994686e0;  1 drivers
v0x5c239940fb00_0 .net *"_ivl_11", 31 0, L_0x5c23994688c0;  1 drivers
v0x5c239940fbc0_0 .net *"_ivl_14", 7 0, L_0x5c2399468a00;  1 drivers
L_0x7f737c954d98 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239940fca0_0 .net *"_ivl_4", 23 0, L_0x7f737c954d98;  1 drivers
L_0x7f737c954de0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239940fdd0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954de0;  1 drivers
v0x5c239940feb0_0 .net *"_ivl_8", 31 0, L_0x5c2399468780;  1 drivers
L_0x7f737c954e28 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5c239940ff90_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954e28;  1 drivers
L_0x5c23994686e0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954d98;
L_0x5c2399468780 .arith/mult 32, L_0x5c23994686e0, L_0x7f737c954de0;
L_0x5c23994688c0 .arith/sum 32, L_0x5c2399468780, L_0x7f737c954e28;
L_0x5c2399468a00 .part L_0x5c23994688c0, 0, 8;
S_0x5c2399410070 .scope generate, "genblk2[0]" "genblk2[0]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399410270 .param/l "jj" 1 11 39, +C4<00>;
v0x5c2399410350_0 .net *"_ivl_0", 7 0, L_0x5c2399468b40;  1 drivers
v0x5c2399410430_0 .net *"_ivl_1", 0 0, L_0x5c2399468be0;  1 drivers
S_0x5c2399410510 .scope generate, "genblk2[1]" "genblk2[1]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399410710 .param/l "jj" 1 11 39, +C4<01>;
v0x5c23994107f0_0 .net *"_ivl_0", 7 0, L_0x5c2399468cf0;  1 drivers
v0x5c23994108d0_0 .net *"_ivl_1", 0 0, L_0x5c2399468d90;  1 drivers
S_0x5c23994109b0 .scope generate, "genblk2[2]" "genblk2[2]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399410bb0 .param/l "jj" 1 11 39, +C4<010>;
v0x5c2399410c90_0 .net *"_ivl_0", 7 0, L_0x5c2399468eb0;  1 drivers
v0x5c2399410d70_0 .net *"_ivl_1", 0 0, L_0x5c2399468f50;  1 drivers
S_0x5c2399410e50 .scope generate, "genblk2[3]" "genblk2[3]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399411050 .param/l "jj" 1 11 39, +C4<011>;
v0x5c2399411130_0 .net *"_ivl_0", 7 0, L_0x5c2399469080;  1 drivers
v0x5c2399411210_0 .net *"_ivl_1", 0 0, L_0x5c2399469120;  1 drivers
S_0x5c23994112f0 .scope generate, "genblk2[4]" "genblk2[4]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c23994114f0 .param/l "jj" 1 11 39, +C4<0100>;
v0x5c23994115d0_0 .net *"_ivl_0", 7 0, L_0x5c2399469260;  1 drivers
v0x5c23994116b0_0 .net *"_ivl_1", 0 0, L_0x5c2399469300;  1 drivers
S_0x5c2399411790 .scope generate, "genblk2[5]" "genblk2[5]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399411990 .param/l "jj" 1 11 39, +C4<0101>;
v0x5c2399411a70_0 .net *"_ivl_0", 7 0, L_0x5c23994691c0;  1 drivers
v0x5c2399411b50_0 .net *"_ivl_1", 0 0, L_0x5c2399469450;  1 drivers
S_0x5c2399411c30 .scope generate, "genblk2[6]" "genblk2[6]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c2399411f40 .param/l "jj" 1 11 39, +C4<0110>;
v0x5c2399412020_0 .net *"_ivl_0", 7 0, L_0x5c23994696c0;  1 drivers
v0x5c2399412100_0 .net *"_ivl_1", 0 0, L_0x5c2399469760;  1 drivers
S_0x5c23994121e0 .scope generate, "genblk2[7]" "genblk2[7]" 11 39, 11 39 0, S_0x5c2399409eb0;
 .timescale -9 -12;
P_0x5c23994123e0 .param/l "jj" 1 11 39, +C4<0111>;
v0x5c23994124c0_0 .net *"_ivl_0", 7 0, L_0x5c2399469bb0;  1 drivers
v0x5c23994125a0_0 .net *"_ivl_1", 0 0, L_0x5c239946a0a0;  1 drivers
S_0x5c2399413310 .scope module, "miso_fifo" "miso_fifo" 10 82, 12 2 0, S_0x5c2399409570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 64 "i_data";
    .port_info 8 /INPUT 8 "i_valid";
    .port_info 9 /OUTPUT 8 "o_data";
    .port_info 10 /OUTPUT 1 "o_empty";
    .port_info 11 /OUTPUT 1 "o_full";
    .port_info 12 /OUTPUT 1 "o_pop_valid";
P_0x5c23994134c0 .param/l "ADDR_WIDTH" 1 12 6, +C4<00000000000000000000000000000101>;
P_0x5c2399413500 .param/l "DATA_LENGTH" 0 12 5, +C4<00000000000000000000000000001000>;
P_0x5c2399413540 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_0x5c2399413580 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x5c23994135c0 .param/l "INDEX" 0 12 7, +C4<00000000000000000000000000000001>;
P_0x5c2399413600 .param/l "_2x2" 1 12 18, C4<10>;
P_0x5c2399413640 .param/l "_4x4" 1 12 17, C4<01>;
P_0x5c2399413680 .param/l "_8x8" 1 12 16, C4<00>;
L_0x5c23994659e0 .functor AND 1, L_0x5c239946a830, L_0x5c239946a4a0, C4<1>, C4<1>;
L_0x5c239946a770 .functor BUFZ 8, L_0x5c239946a590, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c2399414010_0 .net *"_ivl_1", 0 0, L_0x5c239946a4a0;  1 drivers
v0x5c23994140f0_0 .net *"_ivl_4", 7 0, L_0x5c239946a590;  1 drivers
v0x5c23994141d0_0 .net *"_ivl_6", 6 0, L_0x5c239946a630;  1 drivers
L_0x7f737c954e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c23994142c0_0 .net *"_ivl_9", 1 0, L_0x7f737c954e70;  1 drivers
v0x5c23994143a0_0 .var "ctr", 1 0;
v0x5c23994144d0_0 .var "data_out", 7 0;
v0x5c23994145b0_0 .var "data_out_valid", 0 0;
v0x5c2399414670 .array "fifo", 0 31, 7 0;
v0x5c2399414730_0 .net "head", 7 0, L_0x5c239946a770;  1 drivers
v0x5c2399414810_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c23994148b0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399414950_0 .net "i_data", 63 0, v0x5c2399412d80_0;  alias, 1 drivers
v0x5c2399414a20_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399414ac0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399414b60_0 .net "i_pop_en", 0 0, L_0x5c239946ad20;  alias, 1 drivers
o0x7f737c9a19c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c2399414c20_0 .net "i_r_pointer_reset", 0 0, o0x7f737c9a19c8;  0 drivers
v0x5c2399414ce0_0 .net "i_valid", 7 0, v0x5c2399412ca0_0;  alias, 1 drivers
v0x5c2399414eb0_0 .net "i_write_en", 0 0, L_0x5c239946a830;  1 drivers
v0x5c2399414f50_0 .var "o_data", 7 0;
v0x5c2399415030_0 .var "o_empty", 0 0;
v0x5c23994150f0_0 .var "o_full", 0 0;
v0x5c23994151b0_0 .var "o_pop_valid", 0 0;
v0x5c2399415270_0 .var "r_pointer", 4 0;
v0x5c2399415350_0 .var "temp", 7 0;
v0x5c2399415430_0 .var "w_pointer", 4 0;
v0x5c2399415510_0 .net "write_en", 0 0, L_0x5c23994659e0;  1 drivers
E_0x5c239940a510 .event anyedge, v0x5c2399415430_0, v0x5c2399415270_0, v0x5c23994144d0_0, v0x5c23994145b0_0;
L_0x5c239946a4a0 .reduce/nor v0x5c23994150f0_0;
L_0x5c239946a590 .array/port v0x5c2399414670, L_0x5c239946a630;
L_0x5c239946a630 .concat [ 5 2 0 0], v0x5c2399415270_0, L_0x7f737c954e70;
S_0x5c2399413d10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 35, 12 35 0, S_0x5c2399413310;
 .timescale -9 -12;
v0x5c2399413f10_0 .var/2s "i", 31 0;
S_0x5c2399415770 .scope module, "mpp_fifo" "mpp_fifo" 10 43, 13 2 0, S_0x5c2399409570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 72 "i_data_in";
    .port_info 5 /INPUT 1 "i_pop_en";
    .port_info 6 /INPUT 8 "i_data_hit";
    .port_info 7 /OUTPUT 64 "o_peek_data";
    .port_info 8 /OUTPUT 8 "o_peek_valid";
    .port_info 9 /OUTPUT 1 "o_empty";
    .port_info 10 /OUTPUT 1 "o_full";
P_0x5c2399415980 .param/l "ADDR_WIDTH" 1 13 7, +C4<00000000000000000000000000000100>;
P_0x5c23994159c0 .param/l "DATA_LENGTH" 0 13 5, +C4<00000000000000000000000000001001>;
P_0x5c2399415a00 .param/l "DATA_WIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
P_0x5c2399415a40 .param/l "DEPTH" 0 13 3, +C4<00000000000000000000000000001001>;
P_0x5c2399415a80 .param/l "PEEK_WIDTH" 0 13 6, +C4<00000000000000000000000000001000>;
v0x5c2399416be0 .array "fifo", 0 8, 7 0;
v0x5c2399416e30_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399416ef0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399416fc0_0 .net "i_data_hit", 7 0, v0x5c2399412ca0_0;  alias, 1 drivers
v0x5c23994170b0_0 .net "i_data_in", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c23994171a0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399417240_0 .net "i_pop_en", 0 0, L_0x5c2399465620;  1 drivers
v0x5c23994172e0_0 .net "i_write_en", 0 0, L_0x5c239946ab00;  alias, 1 drivers
v0x5c23994173a0_0 .var "o_empty", 0 0;
v0x5c2399417460_0 .var "o_full", 0 0;
v0x5c2399417520_0 .var "o_peek_data", 63 0;
v0x5c23994175f0_0 .var "o_peek_valid", 7 0;
v0x5c23994176c0_0 .var "pop_offset", 3 0;
v0x5c2399417780_0 .var "r_pointer", 3 0;
v0x5c2399417860_0 .var "w_pointer", 3 0;
v0x5c2399417940_0 .var "write_done", 0 0;
E_0x5c2399415ec0 .event anyedge, v0x5c2399417860_0, v0x5c2399417780_0;
v0x5c2399416be0_0 .array/port v0x5c2399416be0, 0;
E_0x5c2399415f20/0 .event anyedge, v0x5c23994173a0_0, v0x5c2399417780_0, v0x5c2399417860_0, v0x5c2399416be0_0;
v0x5c2399416be0_1 .array/port v0x5c2399416be0, 1;
v0x5c2399416be0_2 .array/port v0x5c2399416be0, 2;
v0x5c2399416be0_3 .array/port v0x5c2399416be0, 3;
v0x5c2399416be0_4 .array/port v0x5c2399416be0, 4;
E_0x5c2399415f20/1 .event anyedge, v0x5c2399416be0_1, v0x5c2399416be0_2, v0x5c2399416be0_3, v0x5c2399416be0_4;
v0x5c2399416be0_5 .array/port v0x5c2399416be0, 5;
v0x5c2399416be0_6 .array/port v0x5c2399416be0, 6;
v0x5c2399416be0_7 .array/port v0x5c2399416be0, 7;
v0x5c2399416be0_8 .array/port v0x5c2399416be0, 8;
E_0x5c2399415f20/2 .event anyedge, v0x5c2399416be0_5, v0x5c2399416be0_6, v0x5c2399416be0_7, v0x5c2399416be0_8;
E_0x5c2399415f20 .event/or E_0x5c2399415f20/0, E_0x5c2399415f20/1, E_0x5c2399415f20/2;
E_0x5c2399415fd0 .event anyedge, v0x5c2399417240_0, v0x5c23994173a0_0, v0x5c2399412ca0_0;
S_0x5c2399416030 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 13 34, 13 34 0, S_0x5c2399415770;
 .timescale -9 -12;
v0x5c2399416230_0 .var/2s "i", 31 0;
S_0x5c2399416330 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 13 46, 13 46 0, S_0x5c2399415770;
 .timescale -9 -12;
v0x5c2399416530_0 .var/2s "i", 31 0;
S_0x5c2399416610 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 13 79, 13 79 0, S_0x5c2399415770;
 .timescale -9 -12;
v0x5c2399416820_0 .var/2s "i", 31 0;
S_0x5c2399416900 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 13 89, 13 89 0, S_0x5c2399415770;
 .timescale -9 -12;
v0x5c2399416ae0_0 .var/2s "i", 31 0;
S_0x5c2399419260 .scope generate, "router_inst[2]" "router_inst[2]" 9 66, 9 66 0, S_0x5c23993f87e0;
 .timescale -9 -12;
P_0x5c2399419460 .param/l "ii" 1 9 66, +C4<010>;
L_0x5c2399470830 .functor AND 1, v0x5c23993f52d0_0, L_0x5c23994706f0, C4<1>, C4<1>;
v0x5c2399428ee0_0 .net *"_ivl_0", 4 0, L_0x5c2399470600;  1 drivers
L_0x7f737c955650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c2399428fe0_0 .net *"_ivl_3", 0 0, L_0x7f737c955650;  1 drivers
L_0x7f737c955698 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x5c23994290c0_0 .net/2u *"_ivl_4", 4 0, L_0x7f737c955698;  1 drivers
v0x5c2399429180_0 .net *"_ivl_6", 0 0, L_0x5c23994706f0;  1 drivers
L_0x5c2399470600 .concat [ 4 1 0 0], v0x5c23993f51f0_0, L_0x7f737c955650;
L_0x5c23994706f0 .cmp/eq 5, L_0x5c2399470600, L_0x7f737c955698;
S_0x5c2399419540 .scope module, "row_router_inst" "row_router" 9 73, 10 1 0, S_0x5c2399419260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_mpp_write_en";
    .port_info 4 /INPUT 1 "i_ac_en";
    .port_info 5 /INPUT 1 "i_miso_pop_en";
    .port_info 6 /INPUT 72 "i_ag_addr";
    .port_info 7 /INPUT 1 "i_ag_valid";
    .port_info 8 /INPUT 64 "i_data";
    .port_info 9 /INPUT 8 "i_addr";
    .port_info 10 /INPUT 1 "i_data_valid";
    .port_info 11 /INPUT 2 "i_p_mode";
    .port_info 12 /OUTPUT 8 "o_data";
    .port_info 13 /OUTPUT 1 "o_miso_empty";
    .port_info 14 /OUTPUT 1 "o_valid";
    .port_info 15 /OUTPUT 1 "o_mpp_empty";
P_0x5c2399419720 .param/l "ADDR_LENGTH" 0 10 4, +C4<00000000000000000000000000001001>;
P_0x5c2399419760 .param/l "ADDR_WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x5c23994197a0 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x5c23994197e0 .param/l "INDEX" 0 10 8, +C4<00000000000000000000000000000010>;
P_0x5c2399419820 .param/l "KERNEL_SIZE" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5c2399419860 .param/l "PEEK_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x5c23994198a0 .param/l "SRAM_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000001000000>;
L_0x5c239946ea70 .functor AND 1, v0x5c23993f6a60_0, v0x5c23993f8520_0, C4<1>, C4<1>;
v0x5c2399427d30_0 .net "ac_addr_hit", 7 0, v0x5c2399422ba0_0;  1 drivers
v0x5c2399427e10_0 .net "ac_data_hit", 63 0, v0x5c2399422c80_0;  1 drivers
v0x5c2399427f00_0 .net "i_ac_en", 0 0, v0x5c23993f6a60_0;  alias, 1 drivers
v0x5c2399427fa0_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399428040_0 .net "i_ag_addr", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399428130_0 .net "i_ag_valid", 0 0, v0x5c23993f52d0_0;  alias, 1 drivers
v0x5c23994281d0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399428270_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c2399428310_0 .net "i_data_valid", 0 0, v0x5c23993f8520_0;  alias, 1 drivers
v0x5c23994283b0_0 .net "i_miso_pop_en", 0 0, L_0x5c2399470940;  1 drivers
v0x5c2399428480_0 .net "i_mpp_write_en", 0 0, L_0x5c2399470830;  1 drivers
v0x5c2399428550_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994285f0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399428690_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399428730_0 .net "o_data", 7 0, v0x5c2399425160_0;  1 drivers
v0x5c2399428800_0 .net "o_miso_empty", 0 0, v0x5c2399425240_0;  1 drivers
v0x5c23994288d0_0 .net "o_mpp_empty", 0 0, v0x5c2399427510_0;  1 drivers
v0x5c2399428ab0_0 .net "o_valid", 0 0, v0x5c23994253c0_0;  1 drivers
v0x5c2399428b80_0 .net "peek_addr", 63 0, v0x5c2399427690_0;  1 drivers
v0x5c2399428c50_0 .net "peek_valid", 7 0, v0x5c2399427760_0;  1 drivers
L_0x5c239946ae60 .part v0x5c2399422ba0_0, 0, 1;
L_0x5c2399470510 .part v0x5c2399422ba0_0, 0, 1;
S_0x5c2399419e50 .scope module, "address_comparator" "address_comparator" 10 67, 11 1 0, S_0x5c2399419540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_en";
    .port_info 1 /INPUT 64 "i_data";
    .port_info 2 /INPUT 8 "i_addr";
    .port_info 3 /INPUT 64 "i_peek_addr";
    .port_info 4 /INPUT 8 "i_peek_valid";
    .port_info 5 /OUTPUT 8 "o_addr_hit";
    .port_info 6 /OUTPUT 64 "o_data_hit";
P_0x5c239941a050 .param/l "ADDR_WIDTH" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x5c239941a090 .param/l "DATA_WIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5c239941a0d0 .param/l "PEEK_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_0x5c239941a110 .param/l "SRAM_N" 1 11 20, +C4<00000000000000000000000000001000>;
P_0x5c239941a150 .param/l "SRAM_WIDTH" 0 11 2, +C4<00000000000000000000000001000000>;
v0x5c2399422620_0 .var "addr_hit", 7 0;
v0x5c2399422720_0 .var "data_hit", 63 0;
v0x5c23994227e0_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399422880_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c2399422940_0 .net "i_en", 0 0, L_0x5c239946ea70;  1 drivers
v0x5c2399422a00_0 .net "i_peek_addr", 63 0, v0x5c2399427690_0;  alias, 1 drivers
v0x5c2399422ac0_0 .net "i_peek_valid", 7 0, v0x5c2399427760_0;  alias, 1 drivers
v0x5c2399422ba0_0 .var "o_addr_hit", 7 0;
v0x5c2399422c80_0 .var "o_data_hit", 63 0;
v0x5c2399422e00_0 .net "peek_addr", 63 0, L_0x5c239946f800;  1 drivers
v0x5c2399422ef0_0 .net "peek_valid", 7 0, L_0x5c239946fc80;  1 drivers
v0x5c2399422fd0_0 .net "sram_addr", 63 0, L_0x5c239946e150;  1 drivers
v0x5c23994230c0_0 .net "sram_data", 63 0, L_0x5c239946dcf0;  1 drivers
E_0x5c239941a5e0/0 .event anyedge, v0x5c2399422940_0, v0x5c2399422fd0_0, v0x5c2399422e00_0, v0x5c2399422ef0_0;
E_0x5c239941a5e0/1 .event anyedge, v0x5c23994230c0_0;
E_0x5c239941a5e0 .event/or E_0x5c239941a5e0/0, E_0x5c239941a5e0/1;
L_0x5c239946af00 .part v0x5c23993f85e0_0, 0, 8;
L_0x5c239946b420 .part v0x5c23993f85e0_0, 8, 8;
L_0x5c239946b950 .part v0x5c23993f85e0_0, 16, 8;
L_0x5c239946be80 .part v0x5c23993f85e0_0, 24, 8;
L_0x5c239946c410 .part v0x5c23993f85e0_0, 32, 8;
L_0x5c239946cdb0 .part v0x5c23993f85e0_0, 40, 8;
L_0x5c239946d760 .part v0x5c23993f85e0_0, 48, 8;
LS_0x5c239946dcf0_0_0 .concat8 [ 8 8 8 8], L_0x5c239946e060, L_0x5c239946d760, L_0x5c239946cdb0, L_0x5c239946c410;
LS_0x5c239946dcf0_0_4 .concat8 [ 8 8 8 8], L_0x5c239946be80, L_0x5c239946b950, L_0x5c239946b420, L_0x5c239946af00;
L_0x5c239946dcf0 .concat8 [ 32 32 0 0], LS_0x5c239946dcf0_0_0, LS_0x5c239946dcf0_0_4;
L_0x5c239946e060 .part v0x5c23993f85e0_0, 56, 8;
LS_0x5c239946e150_0_0 .concat8 [ 8 8 8 8], L_0x5c239946e7f0, L_0x5c239946dbd0, L_0x5c239946d640, L_0x5c239946cc90;
LS_0x5c239946e150_0_4 .concat8 [ 8 8 8 8], L_0x5c239946c2f0, L_0x5c239946bd60, L_0x5c239946b830, L_0x5c239946b330;
L_0x5c239946e150 .concat8 [ 32 32 0 0], LS_0x5c239946e150_0_0, LS_0x5c239946e150_0_4;
L_0x5c239946e930 .part v0x5c2399427690_0, 0, 8;
L_0x5c239946e9d0 .part v0x5c2399427760_0, 0, 1;
L_0x5c239946eae0 .part v0x5c2399427690_0, 8, 8;
L_0x5c239946eb80 .part v0x5c2399427760_0, 1, 1;
L_0x5c239946eca0 .part v0x5c2399427690_0, 16, 8;
L_0x5c239946ed40 .part v0x5c2399427760_0, 2, 1;
L_0x5c239946ee70 .part v0x5c2399427690_0, 24, 8;
L_0x5c239946ef10 .part v0x5c2399427760_0, 3, 1;
L_0x5c239946f050 .part v0x5c2399427690_0, 32, 8;
L_0x5c239946f0f0 .part v0x5c2399427760_0, 4, 1;
L_0x5c239946efb0 .part v0x5c2399427690_0, 40, 8;
L_0x5c239946f350 .part v0x5c2399427760_0, 5, 1;
L_0x5c239946f5c0 .part v0x5c2399427690_0, 48, 8;
L_0x5c239946f660 .part v0x5c2399427760_0, 6, 1;
LS_0x5c239946f800_0_0 .concat8 [ 8 8 8 8], L_0x5c239946e930, L_0x5c239946eae0, L_0x5c239946eca0, L_0x5c239946ee70;
LS_0x5c239946f800_0_4 .concat8 [ 8 8 8 8], L_0x5c239946f050, L_0x5c239946efb0, L_0x5c239946f5c0, L_0x5c239946fab0;
L_0x5c239946f800 .concat8 [ 32 32 0 0], LS_0x5c239946f800_0_0, LS_0x5c239946f800_0_4;
L_0x5c239946fab0 .part v0x5c2399427690_0, 56, 8;
LS_0x5c239946fc80_0_0 .concat8 [ 1 1 1 1], L_0x5c239946e9d0, L_0x5c239946eb80, L_0x5c239946ed40, L_0x5c239946ef10;
LS_0x5c239946fc80_0_4 .concat8 [ 1 1 1 1], L_0x5c239946f0f0, L_0x5c239946f350, L_0x5c239946f660, L_0x5c239946ffa0;
L_0x5c239946fc80 .concat8 [ 4 4 0 0], LS_0x5c239946fc80_0_0, LS_0x5c239946fc80_0_4;
L_0x5c239946ffa0 .part v0x5c2399427760_0, 7, 1;
S_0x5c239941a670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 50, 11 50 0, S_0x5c2399419e50;
 .timescale -9 -12;
v0x5c239941ab70_0 .var/2s "i", 31 0;
S_0x5c239941a870 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 51, 11 51 0, S_0x5c239941a670;
 .timescale -9 -12;
v0x5c239941aa70_0 .var/2s "j", 31 0;
S_0x5c239941ac70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 11 59, 11 59 0, S_0x5c2399419e50;
 .timescale -9 -12;
v0x5c239941ae70_0 .var/2s "j", 31 0;
S_0x5c239941af50 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941b180 .param/l "ii" 1 11 31, +C4<00>;
v0x5c239941b240_0 .net *"_ivl_0", 7 0, L_0x5c239946af00;  1 drivers
v0x5c239941b320_0 .net *"_ivl_1", 31 0, L_0x5c239946afa0;  1 drivers
v0x5c239941b400_0 .net *"_ivl_11", 31 0, L_0x5c239946b180;  1 drivers
v0x5c239941b4f0_0 .net *"_ivl_14", 7 0, L_0x5c239946b330;  1 drivers
L_0x7f737c954f48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941b5d0_0 .net *"_ivl_4", 23 0, L_0x7f737c954f48;  1 drivers
L_0x7f737c954f90 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941b700_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c954f90;  1 drivers
v0x5c239941b7e0_0 .net *"_ivl_8", 31 0, L_0x5c239946b040;  1 drivers
L_0x7f737c954fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941b8c0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c954fd8;  1 drivers
L_0x5c239946afa0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c954f48;
L_0x5c239946b040 .arith/mult 32, L_0x5c239946afa0, L_0x7f737c954f90;
L_0x5c239946b180 .arith/sum 32, L_0x5c239946b040, L_0x7f737c954fd8;
L_0x5c239946b330 .part L_0x5c239946b180, 0, 8;
S_0x5c239941b9a0 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941bba0 .param/l "ii" 1 11 31, +C4<01>;
v0x5c239941bc80_0 .net *"_ivl_0", 7 0, L_0x5c239946b420;  1 drivers
v0x5c239941bd60_0 .net *"_ivl_1", 31 0, L_0x5c239946b4c0;  1 drivers
v0x5c239941be40_0 .net *"_ivl_11", 31 0, L_0x5c239946b6f0;  1 drivers
v0x5c239941bf00_0 .net *"_ivl_14", 7 0, L_0x5c239946b830;  1 drivers
L_0x7f737c955020 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941bfe0_0 .net *"_ivl_4", 23 0, L_0x7f737c955020;  1 drivers
L_0x7f737c955068 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941c110_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955068;  1 drivers
v0x5c239941c1f0_0 .net *"_ivl_8", 31 0, L_0x5c239946b5b0;  1 drivers
L_0x7f737c9550b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c239941c2d0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9550b0;  1 drivers
L_0x5c239946b4c0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955020;
L_0x5c239946b5b0 .arith/mult 32, L_0x5c239946b4c0, L_0x7f737c955068;
L_0x5c239946b6f0 .arith/sum 32, L_0x5c239946b5b0, L_0x7f737c9550b0;
L_0x5c239946b830 .part L_0x5c239946b6f0, 0, 8;
S_0x5c239941c3b0 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941c600 .param/l "ii" 1 11 31, +C4<010>;
v0x5c239941c6e0_0 .net *"_ivl_0", 7 0, L_0x5c239946b950;  1 drivers
v0x5c239941c7c0_0 .net *"_ivl_1", 31 0, L_0x5c239946b9f0;  1 drivers
v0x5c239941c8a0_0 .net *"_ivl_11", 31 0, L_0x5c239946bc20;  1 drivers
v0x5c239941c960_0 .net *"_ivl_14", 7 0, L_0x5c239946bd60;  1 drivers
L_0x7f737c9550f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941ca40_0 .net *"_ivl_4", 23 0, L_0x7f737c9550f8;  1 drivers
L_0x7f737c955140 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941cb70_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955140;  1 drivers
v0x5c239941cc50_0 .net *"_ivl_8", 31 0, L_0x5c239946bae0;  1 drivers
L_0x7f737c955188 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5c239941cd30_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955188;  1 drivers
L_0x5c239946b9f0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9550f8;
L_0x5c239946bae0 .arith/mult 32, L_0x5c239946b9f0, L_0x7f737c955140;
L_0x5c239946bc20 .arith/sum 32, L_0x5c239946bae0, L_0x7f737c955188;
L_0x5c239946bd60 .part L_0x5c239946bc20, 0, 8;
S_0x5c239941ce10 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941d010 .param/l "ii" 1 11 31, +C4<011>;
v0x5c239941d0f0_0 .net *"_ivl_0", 7 0, L_0x5c239946be80;  1 drivers
v0x5c239941d1d0_0 .net *"_ivl_1", 31 0, L_0x5c239946bf50;  1 drivers
v0x5c239941d2b0_0 .net *"_ivl_11", 31 0, L_0x5c239946c1b0;  1 drivers
v0x5c239941d370_0 .net *"_ivl_14", 7 0, L_0x5c239946c2f0;  1 drivers
L_0x7f737c9551d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941d450_0 .net *"_ivl_4", 23 0, L_0x7f737c9551d0;  1 drivers
L_0x7f737c955218 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941d580_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955218;  1 drivers
v0x5c239941d660_0 .net *"_ivl_8", 31 0, L_0x5c239946c040;  1 drivers
L_0x7f737c955260 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5c239941d740_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955260;  1 drivers
L_0x5c239946bf50 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9551d0;
L_0x5c239946c040 .arith/mult 32, L_0x5c239946bf50, L_0x7f737c955218;
L_0x5c239946c1b0 .arith/sum 32, L_0x5c239946c040, L_0x7f737c955260;
L_0x5c239946c2f0 .part L_0x5c239946c1b0, 0, 8;
S_0x5c239941d820 .scope generate, "genblk1[4]" "genblk1[4]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941da20 .param/l "ii" 1 11 31, +C4<0100>;
v0x5c239941db00_0 .net *"_ivl_0", 7 0, L_0x5c239946c410;  1 drivers
v0x5c239941dbe0_0 .net *"_ivl_1", 31 0, L_0x5c239946c8c0;  1 drivers
v0x5c239941dcc0_0 .net *"_ivl_11", 31 0, L_0x5c239946cb50;  1 drivers
v0x5c239941dd80_0 .net *"_ivl_14", 7 0, L_0x5c239946cc90;  1 drivers
L_0x7f737c9552a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941de60_0 .net *"_ivl_4", 23 0, L_0x7f737c9552a8;  1 drivers
L_0x7f737c9552f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941df90_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9552f0;  1 drivers
v0x5c239941e070_0 .net *"_ivl_8", 31 0, L_0x5c239946c9e0;  1 drivers
L_0x7f737c955338 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c239941e150_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955338;  1 drivers
L_0x5c239946c8c0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9552a8;
L_0x5c239946c9e0 .arith/mult 32, L_0x5c239946c8c0, L_0x7f737c9552f0;
L_0x5c239946cb50 .arith/sum 32, L_0x5c239946c9e0, L_0x7f737c955338;
L_0x5c239946cc90 .part L_0x5c239946cb50, 0, 8;
S_0x5c239941e230 .scope generate, "genblk1[5]" "genblk1[5]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941e430 .param/l "ii" 1 11 31, +C4<0101>;
v0x5c239941e510_0 .net *"_ivl_0", 7 0, L_0x5c239946cdb0;  1 drivers
v0x5c239941e5f0_0 .net *"_ivl_1", 31 0, L_0x5c239946ce90;  1 drivers
v0x5c239941e6d0_0 .net *"_ivl_11", 31 0, L_0x5c239946d500;  1 drivers
v0x5c239941e790_0 .net *"_ivl_14", 7 0, L_0x5c239946d640;  1 drivers
L_0x7f737c955380 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941e870_0 .net *"_ivl_4", 23 0, L_0x7f737c955380;  1 drivers
L_0x7f737c9553c8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941e9a0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9553c8;  1 drivers
v0x5c239941ea80_0 .net *"_ivl_8", 31 0, L_0x5c239946d390;  1 drivers
L_0x7f737c955410 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5c239941eb60_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955410;  1 drivers
L_0x5c239946ce90 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955380;
L_0x5c239946d390 .arith/mult 32, L_0x5c239946ce90, L_0x7f737c9553c8;
L_0x5c239946d500 .arith/sum 32, L_0x5c239946d390, L_0x7f737c955410;
L_0x5c239946d640 .part L_0x5c239946d500, 0, 8;
S_0x5c239941ec40 .scope generate, "genblk1[6]" "genblk1[6]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941c5b0 .param/l "ii" 1 11 31, +C4<0110>;
v0x5c239941eed0_0 .net *"_ivl_0", 7 0, L_0x5c239946d760;  1 drivers
v0x5c239941efb0_0 .net *"_ivl_1", 31 0, L_0x5c239946d800;  1 drivers
v0x5c239941f090_0 .net *"_ivl_11", 31 0, L_0x5c239946da90;  1 drivers
v0x5c239941f150_0 .net *"_ivl_14", 7 0, L_0x5c239946dbd0;  1 drivers
L_0x7f737c955458 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941f230_0 .net *"_ivl_4", 23 0, L_0x7f737c955458;  1 drivers
L_0x7f737c9554a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941f360_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9554a0;  1 drivers
v0x5c239941f440_0 .net *"_ivl_8", 31 0, L_0x5c239946d920;  1 drivers
L_0x7f737c9554e8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c239941f520_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9554e8;  1 drivers
L_0x5c239946d800 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955458;
L_0x5c239946d920 .arith/mult 32, L_0x5c239946d800, L_0x7f737c9554a0;
L_0x5c239946da90 .arith/sum 32, L_0x5c239946d920, L_0x7f737c9554e8;
L_0x5c239946dbd0 .part L_0x5c239946da90, 0, 8;
S_0x5c239941f600 .scope generate, "genblk1[7]" "genblk1[7]" 11 31, 11 31 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c239941f800 .param/l "ii" 1 11 31, +C4<0111>;
v0x5c239941f8e0_0 .net *"_ivl_0", 7 0, L_0x5c239946e060;  1 drivers
v0x5c239941f9c0_0 .net *"_ivl_1", 31 0, L_0x5c239946e4d0;  1 drivers
v0x5c239941faa0_0 .net *"_ivl_11", 31 0, L_0x5c239946e6b0;  1 drivers
v0x5c239941fb60_0 .net *"_ivl_14", 7 0, L_0x5c239946e7f0;  1 drivers
L_0x7f737c955530 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239941fc40_0 .net *"_ivl_4", 23 0, L_0x7f737c955530;  1 drivers
L_0x7f737c955578 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239941fd70_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955578;  1 drivers
v0x5c239941fe50_0 .net *"_ivl_8", 31 0, L_0x5c239946e570;  1 drivers
L_0x7f737c9555c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5c239941ff30_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9555c0;  1 drivers
L_0x5c239946e4d0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955530;
L_0x5c239946e570 .arith/mult 32, L_0x5c239946e4d0, L_0x7f737c955578;
L_0x5c239946e6b0 .arith/sum 32, L_0x5c239946e570, L_0x7f737c9555c0;
L_0x5c239946e7f0 .part L_0x5c239946e6b0, 0, 8;
S_0x5c2399420010 .scope generate, "genblk2[0]" "genblk2[0]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399420210 .param/l "jj" 1 11 39, +C4<00>;
v0x5c23994202f0_0 .net *"_ivl_0", 7 0, L_0x5c239946e930;  1 drivers
v0x5c23994203d0_0 .net *"_ivl_1", 0 0, L_0x5c239946e9d0;  1 drivers
S_0x5c23994204b0 .scope generate, "genblk2[1]" "genblk2[1]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c23994206b0 .param/l "jj" 1 11 39, +C4<01>;
v0x5c2399420790_0 .net *"_ivl_0", 7 0, L_0x5c239946eae0;  1 drivers
v0x5c2399420870_0 .net *"_ivl_1", 0 0, L_0x5c239946eb80;  1 drivers
S_0x5c2399420950 .scope generate, "genblk2[2]" "genblk2[2]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399420b50 .param/l "jj" 1 11 39, +C4<010>;
v0x5c2399420c30_0 .net *"_ivl_0", 7 0, L_0x5c239946eca0;  1 drivers
v0x5c2399420d10_0 .net *"_ivl_1", 0 0, L_0x5c239946ed40;  1 drivers
S_0x5c2399420df0 .scope generate, "genblk2[3]" "genblk2[3]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399420ff0 .param/l "jj" 1 11 39, +C4<011>;
v0x5c23994210d0_0 .net *"_ivl_0", 7 0, L_0x5c239946ee70;  1 drivers
v0x5c23994211b0_0 .net *"_ivl_1", 0 0, L_0x5c239946ef10;  1 drivers
S_0x5c2399421290 .scope generate, "genblk2[4]" "genblk2[4]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399421490 .param/l "jj" 1 11 39, +C4<0100>;
v0x5c2399421570_0 .net *"_ivl_0", 7 0, L_0x5c239946f050;  1 drivers
v0x5c2399421650_0 .net *"_ivl_1", 0 0, L_0x5c239946f0f0;  1 drivers
S_0x5c2399421730 .scope generate, "genblk2[5]" "genblk2[5]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399421930 .param/l "jj" 1 11 39, +C4<0101>;
v0x5c2399421a10_0 .net *"_ivl_0", 7 0, L_0x5c239946efb0;  1 drivers
v0x5c2399421af0_0 .net *"_ivl_1", 0 0, L_0x5c239946f350;  1 drivers
S_0x5c2399421bd0 .scope generate, "genblk2[6]" "genblk2[6]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399421ee0 .param/l "jj" 1 11 39, +C4<0110>;
v0x5c2399421fc0_0 .net *"_ivl_0", 7 0, L_0x5c239946f5c0;  1 drivers
v0x5c23994220a0_0 .net *"_ivl_1", 0 0, L_0x5c239946f660;  1 drivers
S_0x5c2399422180 .scope generate, "genblk2[7]" "genblk2[7]" 11 39, 11 39 0, S_0x5c2399419e50;
 .timescale -9 -12;
P_0x5c2399422380 .param/l "jj" 1 11 39, +C4<0111>;
v0x5c2399422460_0 .net *"_ivl_0", 7 0, L_0x5c239946fab0;  1 drivers
v0x5c2399422540_0 .net *"_ivl_1", 0 0, L_0x5c239946ffa0;  1 drivers
S_0x5c23994232d0 .scope module, "miso_fifo" "miso_fifo" 10 82, 12 2 0, S_0x5c2399419540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 64 "i_data";
    .port_info 8 /INPUT 8 "i_valid";
    .port_info 9 /OUTPUT 8 "o_data";
    .port_info 10 /OUTPUT 1 "o_empty";
    .port_info 11 /OUTPUT 1 "o_full";
    .port_info 12 /OUTPUT 1 "o_pop_valid";
P_0x5c2399423480 .param/l "ADDR_WIDTH" 1 12 6, +C4<00000000000000000000000000000101>;
P_0x5c23994234c0 .param/l "DATA_LENGTH" 0 12 5, +C4<00000000000000000000000000001000>;
P_0x5c2399423500 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_0x5c2399423540 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x5c2399423580 .param/l "INDEX" 0 12 7, +C4<00000000000000000000000000000010>;
P_0x5c23994235c0 .param/l "_2x2" 1 12 18, C4<10>;
P_0x5c2399423600 .param/l "_4x4" 1 12 17, C4<01>;
P_0x5c2399423640 .param/l "_8x8" 1 12 16, C4<00>;
L_0x5c239946b220 .functor AND 1, L_0x5c2399470510, L_0x5c2399470180, C4<1>, C4<1>;
L_0x5c2399470450 .functor BUFZ 8, L_0x5c2399470270, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c2399423fd0_0 .net *"_ivl_1", 0 0, L_0x5c2399470180;  1 drivers
v0x5c23994240b0_0 .net *"_ivl_4", 7 0, L_0x5c2399470270;  1 drivers
v0x5c2399424190_0 .net *"_ivl_6", 6 0, L_0x5c2399470310;  1 drivers
L_0x7f737c955608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c2399424280_0 .net *"_ivl_9", 1 0, L_0x7f737c955608;  1 drivers
v0x5c2399424360_0 .var "ctr", 1 0;
v0x5c2399424490_0 .var "data_out", 7 0;
v0x5c2399424570_0 .var "data_out_valid", 0 0;
v0x5c2399424630 .array "fifo", 0 31, 7 0;
v0x5c23994246f0_0 .net "head", 7 0, L_0x5c2399470450;  1 drivers
v0x5c23994247d0_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399424980_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399424a20_0 .net "i_data", 63 0, v0x5c2399422c80_0;  alias, 1 drivers
v0x5c2399424af0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399424ca0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399424d40_0 .net "i_pop_en", 0 0, L_0x5c2399470940;  alias, 1 drivers
o0x7f737c9a3ca8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c2399424e00_0 .net "i_r_pointer_reset", 0 0, o0x7f737c9a3ca8;  0 drivers
v0x5c2399424ec0_0 .net "i_valid", 7 0, v0x5c2399422ba0_0;  alias, 1 drivers
v0x5c23994250c0_0 .net "i_write_en", 0 0, L_0x5c2399470510;  1 drivers
v0x5c2399425160_0 .var "o_data", 7 0;
v0x5c2399425240_0 .var "o_empty", 0 0;
v0x5c2399425300_0 .var "o_full", 0 0;
v0x5c23994253c0_0 .var "o_pop_valid", 0 0;
v0x5c2399425480_0 .var "r_pointer", 4 0;
v0x5c2399425560_0 .var "temp", 7 0;
v0x5c2399425640_0 .var "w_pointer", 4 0;
v0x5c2399425720_0 .net "write_en", 0 0, L_0x5c239946b220;  1 drivers
E_0x5c239941a4b0 .event anyedge, v0x5c2399425640_0, v0x5c2399425480_0, v0x5c2399424490_0, v0x5c2399424570_0;
L_0x5c2399470180 .reduce/nor v0x5c2399425300_0;
L_0x5c2399470270 .array/port v0x5c2399424630, L_0x5c2399470310;
L_0x5c2399470310 .concat [ 5 2 0 0], v0x5c2399425480_0, L_0x7f737c955608;
S_0x5c2399423cd0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 35, 12 35 0, S_0x5c23994232d0;
 .timescale -9 -12;
v0x5c2399423ed0_0 .var/2s "i", 31 0;
S_0x5c2399425980 .scope module, "mpp_fifo" "mpp_fifo" 10 43, 13 2 0, S_0x5c2399419540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 72 "i_data_in";
    .port_info 5 /INPUT 1 "i_pop_en";
    .port_info 6 /INPUT 8 "i_data_hit";
    .port_info 7 /OUTPUT 64 "o_peek_data";
    .port_info 8 /OUTPUT 8 "o_peek_valid";
    .port_info 9 /OUTPUT 1 "o_empty";
    .port_info 10 /OUTPUT 1 "o_full";
P_0x5c2399425b40 .param/l "ADDR_WIDTH" 1 13 7, +C4<00000000000000000000000000000100>;
P_0x5c2399425b80 .param/l "DATA_LENGTH" 0 13 5, +C4<00000000000000000000000000001001>;
P_0x5c2399425bc0 .param/l "DATA_WIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
P_0x5c2399425c00 .param/l "DEPTH" 0 13 3, +C4<00000000000000000000000000001001>;
P_0x5c2399425c40 .param/l "PEEK_WIDTH" 0 13 6, +C4<00000000000000000000000000001000>;
v0x5c2399426d50 .array "fifo", 0 8, 7 0;
v0x5c2399426fa0_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399427060_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399427130_0 .net "i_data_hit", 7 0, v0x5c2399422ba0_0;  alias, 1 drivers
v0x5c2399427220_0 .net "i_data_in", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399427310_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994273b0_0 .net "i_pop_en", 0 0, L_0x5c239946ae60;  1 drivers
v0x5c2399427450_0 .net "i_write_en", 0 0, L_0x5c2399470830;  alias, 1 drivers
v0x5c2399427510_0 .var "o_empty", 0 0;
v0x5c23994275d0_0 .var "o_full", 0 0;
v0x5c2399427690_0 .var "o_peek_data", 63 0;
v0x5c2399427760_0 .var "o_peek_valid", 7 0;
v0x5c2399427830_0 .var "pop_offset", 3 0;
v0x5c23994278f0_0 .var "r_pointer", 3 0;
v0x5c23994279d0_0 .var "w_pointer", 3 0;
v0x5c2399427ab0_0 .var "write_done", 0 0;
E_0x5c2399426080 .event anyedge, v0x5c23994279d0_0, v0x5c23994278f0_0;
v0x5c2399426d50_0 .array/port v0x5c2399426d50, 0;
E_0x5c23994260e0/0 .event anyedge, v0x5c2399427510_0, v0x5c23994278f0_0, v0x5c23994279d0_0, v0x5c2399426d50_0;
v0x5c2399426d50_1 .array/port v0x5c2399426d50, 1;
v0x5c2399426d50_2 .array/port v0x5c2399426d50, 2;
v0x5c2399426d50_3 .array/port v0x5c2399426d50, 3;
v0x5c2399426d50_4 .array/port v0x5c2399426d50, 4;
E_0x5c23994260e0/1 .event anyedge, v0x5c2399426d50_1, v0x5c2399426d50_2, v0x5c2399426d50_3, v0x5c2399426d50_4;
v0x5c2399426d50_5 .array/port v0x5c2399426d50, 5;
v0x5c2399426d50_6 .array/port v0x5c2399426d50, 6;
v0x5c2399426d50_7 .array/port v0x5c2399426d50, 7;
v0x5c2399426d50_8 .array/port v0x5c2399426d50, 8;
E_0x5c23994260e0/2 .event anyedge, v0x5c2399426d50_5, v0x5c2399426d50_6, v0x5c2399426d50_7, v0x5c2399426d50_8;
E_0x5c23994260e0 .event/or E_0x5c23994260e0/0, E_0x5c23994260e0/1, E_0x5c23994260e0/2;
E_0x5c2399426190 .event anyedge, v0x5c23994273b0_0, v0x5c2399427510_0, v0x5c2399422ba0_0;
S_0x5c23994261f0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 13 34, 13 34 0, S_0x5c2399425980;
 .timescale -9 -12;
v0x5c23994263a0_0 .var/2s "i", 31 0;
S_0x5c23994264a0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 13 46, 13 46 0, S_0x5c2399425980;
 .timescale -9 -12;
v0x5c23994266a0_0 .var/2s "i", 31 0;
S_0x5c2399426780 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 13 79, 13 79 0, S_0x5c2399425980;
 .timescale -9 -12;
v0x5c2399426990_0 .var/2s "i", 31 0;
S_0x5c2399426a70 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 13 89, 13 89 0, S_0x5c2399425980;
 .timescale -9 -12;
v0x5c2399426c50_0 .var/2s "i", 31 0;
S_0x5c2399429240 .scope generate, "router_inst[3]" "router_inst[3]" 9 66, 9 66 0, S_0x5c23993f87e0;
 .timescale -9 -12;
P_0x5c2399429490 .param/l "ii" 1 9 66, +C4<011>;
L_0x5c2399475c10 .functor AND 1, v0x5c23993f52d0_0, L_0x5c2399475ad0, C4<1>, C4<1>;
v0x5c2399438f70_0 .net *"_ivl_0", 4 0, L_0x5c23994759e0;  1 drivers
L_0x7f737c955de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c2399439070_0 .net *"_ivl_3", 0 0, L_0x7f737c955de8;  1 drivers
L_0x7f737c955e30 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5c2399439150_0 .net/2u *"_ivl_4", 4 0, L_0x7f737c955e30;  1 drivers
v0x5c2399439210_0 .net *"_ivl_6", 0 0, L_0x5c2399475ad0;  1 drivers
L_0x5c23994759e0 .concat [ 4 1 0 0], v0x5c23993f51f0_0, L_0x7f737c955de8;
L_0x5c2399475ad0 .cmp/eq 5, L_0x5c23994759e0, L_0x7f737c955e30;
S_0x5c2399429570 .scope module, "row_router_inst" "row_router" 9 73, 10 1 0, S_0x5c2399429240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_mpp_write_en";
    .port_info 4 /INPUT 1 "i_ac_en";
    .port_info 5 /INPUT 1 "i_miso_pop_en";
    .port_info 6 /INPUT 72 "i_ag_addr";
    .port_info 7 /INPUT 1 "i_ag_valid";
    .port_info 8 /INPUT 64 "i_data";
    .port_info 9 /INPUT 8 "i_addr";
    .port_info 10 /INPUT 1 "i_data_valid";
    .port_info 11 /INPUT 2 "i_p_mode";
    .port_info 12 /OUTPUT 8 "o_data";
    .port_info 13 /OUTPUT 1 "o_miso_empty";
    .port_info 14 /OUTPUT 1 "o_valid";
    .port_info 15 /OUTPUT 1 "o_mpp_empty";
P_0x5c2399429750 .param/l "ADDR_LENGTH" 0 10 4, +C4<00000000000000000000000000001001>;
P_0x5c2399429790 .param/l "ADDR_WIDTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x5c23994297d0 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x5c2399429810 .param/l "INDEX" 0 10 8, +C4<00000000000000000000000000000011>;
P_0x5c2399429850 .param/l "KERNEL_SIZE" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5c2399429890 .param/l "PEEK_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x5c23994298d0 .param/l "SRAM_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000001000000>;
L_0x5c2399473e50 .functor AND 1, v0x5c23993f6a60_0, v0x5c23993f8520_0, C4<1>, C4<1>;
v0x5c2399437b20_0 .net "ac_addr_hit", 7 0, v0x5c2399432bf0_0;  1 drivers
v0x5c2399437c00_0 .net "ac_data_hit", 63 0, v0x5c2399432cd0_0;  1 drivers
v0x5c2399437cf0_0 .net "i_ac_en", 0 0, v0x5c23993f6a60_0;  alias, 1 drivers
v0x5c2399437e20_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399437ec0_0 .net "i_ag_addr", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399438070_0 .net "i_ag_valid", 0 0, v0x5c23993f52d0_0;  alias, 1 drivers
v0x5c2399438110_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23994381b0_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c2399438360_0 .net "i_data_valid", 0 0, v0x5c23993f8520_0;  alias, 1 drivers
v0x5c2399438490_0 .net "i_miso_pop_en", 0 0, L_0x5c2399475d20;  1 drivers
v0x5c2399438560_0 .net "i_mpp_write_en", 0 0, L_0x5c2399475c10;  1 drivers
v0x5c2399438630_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994386d0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399438770_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399438810_0 .net "o_data", 7 0, v0x5c2399434f00_0;  1 drivers
v0x5c23994388e0_0 .net "o_miso_empty", 0 0, v0x5c2399434fe0_0;  1 drivers
v0x5c23994389b0_0 .net "o_mpp_empty", 0 0, v0x5c2399437300_0;  1 drivers
v0x5c2399438b90_0 .net "o_valid", 0 0, v0x5c2399435160_0;  1 drivers
v0x5c2399438c60_0 .net "peek_addr", 63 0, v0x5c2399437480_0;  1 drivers
v0x5c2399438d30_0 .net "peek_valid", 7 0, v0x5c2399437550_0;  1 drivers
L_0x5c2399470a30 .part v0x5c2399432bf0_0, 0, 1;
L_0x5c23994758f0 .part v0x5c2399432bf0_0, 0, 1;
S_0x5c2399429e50 .scope module, "address_comparator" "address_comparator" 10 67, 11 1 0, S_0x5c2399429570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_en";
    .port_info 1 /INPUT 64 "i_data";
    .port_info 2 /INPUT 8 "i_addr";
    .port_info 3 /INPUT 64 "i_peek_addr";
    .port_info 4 /INPUT 8 "i_peek_valid";
    .port_info 5 /OUTPUT 8 "o_addr_hit";
    .port_info 6 /OUTPUT 64 "o_data_hit";
P_0x5c239942a050 .param/l "ADDR_WIDTH" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x5c239942a090 .param/l "DATA_WIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x5c239942a0d0 .param/l "PEEK_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_0x5c239942a110 .param/l "SRAM_N" 1 11 20, +C4<00000000000000000000000000001000>;
P_0x5c239942a150 .param/l "SRAM_WIDTH" 0 11 2, +C4<00000000000000000000000001000000>;
v0x5c2399432620_0 .var "addr_hit", 7 0;
v0x5c2399432720_0 .var "data_hit", 63 0;
v0x5c23994327e0_0 .net "i_addr", 7 0, v0x5c239943b500_0;  alias, 1 drivers
v0x5c2399432880_0 .net "i_data", 63 0, v0x5c23993f85e0_0;  alias, 1 drivers
v0x5c2399432940_0 .net "i_en", 0 0, L_0x5c2399473e50;  1 drivers
v0x5c2399432a50_0 .net "i_peek_addr", 63 0, v0x5c2399437480_0;  alias, 1 drivers
v0x5c2399432b10_0 .net "i_peek_valid", 7 0, v0x5c2399437550_0;  alias, 1 drivers
v0x5c2399432bf0_0 .var "o_addr_hit", 7 0;
v0x5c2399432cd0_0 .var "o_data_hit", 63 0;
v0x5c2399432dc0_0 .net "peek_addr", 63 0, L_0x5c2399474be0;  1 drivers
v0x5c2399432eb0_0 .net "peek_valid", 7 0, L_0x5c2399475060;  1 drivers
v0x5c2399432f90_0 .net "sram_addr", 63 0, L_0x5c2399473530;  1 drivers
v0x5c2399433080_0 .net "sram_data", 63 0, L_0x5c23994730d0;  1 drivers
E_0x5c239942a5e0/0 .event anyedge, v0x5c2399432940_0, v0x5c2399432f90_0, v0x5c2399432dc0_0, v0x5c2399432eb0_0;
E_0x5c239942a5e0/1 .event anyedge, v0x5c2399433080_0;
E_0x5c239942a5e0 .event/or E_0x5c239942a5e0/0, E_0x5c239942a5e0/1;
L_0x5c2399470ad0 .part v0x5c23993f85e0_0, 0, 8;
L_0x5c2399470ff0 .part v0x5c23993f85e0_0, 8, 8;
L_0x5c2399471520 .part v0x5c23993f85e0_0, 16, 8;
L_0x5c2399471a50 .part v0x5c23993f85e0_0, 24, 8;
L_0x5c2399472010 .part v0x5c23993f85e0_0, 32, 8;
L_0x5c23994725a0 .part v0x5c23993f85e0_0, 40, 8;
L_0x5c2399472b40 .part v0x5c23993f85e0_0, 48, 8;
LS_0x5c23994730d0_0_0 .concat8 [ 8 8 8 8], L_0x5c2399473440, L_0x5c2399472b40, L_0x5c23994725a0, L_0x5c2399472010;
LS_0x5c23994730d0_0_4 .concat8 [ 8 8 8 8], L_0x5c2399471a50, L_0x5c2399471520, L_0x5c2399470ff0, L_0x5c2399470ad0;
L_0x5c23994730d0 .concat8 [ 32 32 0 0], LS_0x5c23994730d0_0_0, LS_0x5c23994730d0_0_4;
L_0x5c2399473440 .part v0x5c23993f85e0_0, 56, 8;
LS_0x5c2399473530_0_0 .concat8 [ 8 8 8 8], L_0x5c2399473bd0, L_0x5c2399472fb0, L_0x5c2399472a20, L_0x5c2399472480;
LS_0x5c2399473530_0_4 .concat8 [ 8 8 8 8], L_0x5c2399471ef0, L_0x5c2399471930, L_0x5c2399471400, L_0x5c2399470f00;
L_0x5c2399473530 .concat8 [ 32 32 0 0], LS_0x5c2399473530_0_0, LS_0x5c2399473530_0_4;
L_0x5c2399473d10 .part v0x5c2399437480_0, 0, 8;
L_0x5c2399473db0 .part v0x5c2399437550_0, 0, 1;
L_0x5c2399473ec0 .part v0x5c2399437480_0, 8, 8;
L_0x5c2399473f60 .part v0x5c2399437550_0, 1, 1;
L_0x5c2399474080 .part v0x5c2399437480_0, 16, 8;
L_0x5c2399474120 .part v0x5c2399437550_0, 2, 1;
L_0x5c2399474250 .part v0x5c2399437480_0, 24, 8;
L_0x5c23994742f0 .part v0x5c2399437550_0, 3, 1;
L_0x5c2399474430 .part v0x5c2399437480_0, 32, 8;
L_0x5c23994744d0 .part v0x5c2399437550_0, 4, 1;
L_0x5c2399474390 .part v0x5c2399437480_0, 40, 8;
L_0x5c2399474730 .part v0x5c2399437550_0, 5, 1;
L_0x5c23994749a0 .part v0x5c2399437480_0, 48, 8;
L_0x5c2399474a40 .part v0x5c2399437550_0, 6, 1;
LS_0x5c2399474be0_0_0 .concat8 [ 8 8 8 8], L_0x5c2399473d10, L_0x5c2399473ec0, L_0x5c2399474080, L_0x5c2399474250;
LS_0x5c2399474be0_0_4 .concat8 [ 8 8 8 8], L_0x5c2399474430, L_0x5c2399474390, L_0x5c23994749a0, L_0x5c2399474e90;
L_0x5c2399474be0 .concat8 [ 32 32 0 0], LS_0x5c2399474be0_0_0, LS_0x5c2399474be0_0_4;
L_0x5c2399474e90 .part v0x5c2399437480_0, 56, 8;
LS_0x5c2399475060_0_0 .concat8 [ 1 1 1 1], L_0x5c2399473db0, L_0x5c2399473f60, L_0x5c2399474120, L_0x5c23994742f0;
LS_0x5c2399475060_0_4 .concat8 [ 1 1 1 1], L_0x5c23994744d0, L_0x5c2399474730, L_0x5c2399474a40, L_0x5c2399475380;
L_0x5c2399475060 .concat8 [ 4 4 0 0], LS_0x5c2399475060_0_0, LS_0x5c2399475060_0_4;
L_0x5c2399475380 .part v0x5c2399437550_0, 7, 1;
S_0x5c239942a670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 50, 11 50 0, S_0x5c2399429e50;
 .timescale -9 -12;
v0x5c239942ab70_0 .var/2s "i", 31 0;
S_0x5c239942a870 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 51, 11 51 0, S_0x5c239942a670;
 .timescale -9 -12;
v0x5c239942aa70_0 .var/2s "j", 31 0;
S_0x5c239942ac70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 11 59, 11 59 0, S_0x5c2399429e50;
 .timescale -9 -12;
v0x5c239942ae70_0 .var/2s "j", 31 0;
S_0x5c239942af50 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942b180 .param/l "ii" 1 11 31, +C4<00>;
v0x5c239942b240_0 .net *"_ivl_0", 7 0, L_0x5c2399470ad0;  1 drivers
v0x5c239942b320_0 .net *"_ivl_1", 31 0, L_0x5c2399470b70;  1 drivers
v0x5c239942b400_0 .net *"_ivl_11", 31 0, L_0x5c2399470d50;  1 drivers
v0x5c239942b4f0_0 .net *"_ivl_14", 7 0, L_0x5c2399470f00;  1 drivers
L_0x7f737c9556e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942b5d0_0 .net *"_ivl_4", 23 0, L_0x7f737c9556e0;  1 drivers
L_0x7f737c955728 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942b700_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955728;  1 drivers
v0x5c239942b7e0_0 .net *"_ivl_8", 31 0, L_0x5c2399470c10;  1 drivers
L_0x7f737c955770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942b8c0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955770;  1 drivers
L_0x5c2399470b70 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9556e0;
L_0x5c2399470c10 .arith/mult 32, L_0x5c2399470b70, L_0x7f737c955728;
L_0x5c2399470d50 .arith/sum 32, L_0x5c2399470c10, L_0x7f737c955770;
L_0x5c2399470f00 .part L_0x5c2399470d50, 0, 8;
S_0x5c239942b9a0 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942bba0 .param/l "ii" 1 11 31, +C4<01>;
v0x5c239942bc80_0 .net *"_ivl_0", 7 0, L_0x5c2399470ff0;  1 drivers
v0x5c239942bd60_0 .net *"_ivl_1", 31 0, L_0x5c2399471090;  1 drivers
v0x5c239942be40_0 .net *"_ivl_11", 31 0, L_0x5c23994712c0;  1 drivers
v0x5c239942bf00_0 .net *"_ivl_14", 7 0, L_0x5c2399471400;  1 drivers
L_0x7f737c9557b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942bfe0_0 .net *"_ivl_4", 23 0, L_0x7f737c9557b8;  1 drivers
L_0x7f737c955800 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942c110_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955800;  1 drivers
v0x5c239942c1f0_0 .net *"_ivl_8", 31 0, L_0x5c2399471180;  1 drivers
L_0x7f737c955848 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c239942c2d0_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955848;  1 drivers
L_0x5c2399471090 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c9557b8;
L_0x5c2399471180 .arith/mult 32, L_0x5c2399471090, L_0x7f737c955800;
L_0x5c23994712c0 .arith/sum 32, L_0x5c2399471180, L_0x7f737c955848;
L_0x5c2399471400 .part L_0x5c23994712c0, 0, 8;
S_0x5c239942c3b0 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942c600 .param/l "ii" 1 11 31, +C4<010>;
v0x5c239942c6e0_0 .net *"_ivl_0", 7 0, L_0x5c2399471520;  1 drivers
v0x5c239942c7c0_0 .net *"_ivl_1", 31 0, L_0x5c23994715c0;  1 drivers
v0x5c239942c8a0_0 .net *"_ivl_11", 31 0, L_0x5c23994717f0;  1 drivers
v0x5c239942c960_0 .net *"_ivl_14", 7 0, L_0x5c2399471930;  1 drivers
L_0x7f737c955890 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942ca40_0 .net *"_ivl_4", 23 0, L_0x7f737c955890;  1 drivers
L_0x7f737c9558d8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942cb70_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9558d8;  1 drivers
v0x5c239942cc50_0 .net *"_ivl_8", 31 0, L_0x5c23994716b0;  1 drivers
L_0x7f737c955920 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5c239942cd30_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955920;  1 drivers
L_0x5c23994715c0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955890;
L_0x5c23994716b0 .arith/mult 32, L_0x5c23994715c0, L_0x7f737c9558d8;
L_0x5c23994717f0 .arith/sum 32, L_0x5c23994716b0, L_0x7f737c955920;
L_0x5c2399471930 .part L_0x5c23994717f0, 0, 8;
S_0x5c239942ce10 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942d010 .param/l "ii" 1 11 31, +C4<011>;
v0x5c239942d0f0_0 .net *"_ivl_0", 7 0, L_0x5c2399471a50;  1 drivers
v0x5c239942d1d0_0 .net *"_ivl_1", 31 0, L_0x5c2399471b20;  1 drivers
v0x5c239942d2b0_0 .net *"_ivl_11", 31 0, L_0x5c2399471db0;  1 drivers
v0x5c239942d370_0 .net *"_ivl_14", 7 0, L_0x5c2399471ef0;  1 drivers
L_0x7f737c955968 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942d450_0 .net *"_ivl_4", 23 0, L_0x7f737c955968;  1 drivers
L_0x7f737c9559b0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942d580_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c9559b0;  1 drivers
v0x5c239942d660_0 .net *"_ivl_8", 31 0, L_0x5c2399471c40;  1 drivers
L_0x7f737c9559f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5c239942d740_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c9559f8;  1 drivers
L_0x5c2399471b20 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955968;
L_0x5c2399471c40 .arith/mult 32, L_0x5c2399471b20, L_0x7f737c9559b0;
L_0x5c2399471db0 .arith/sum 32, L_0x5c2399471c40, L_0x7f737c9559f8;
L_0x5c2399471ef0 .part L_0x5c2399471db0, 0, 8;
S_0x5c239942d820 .scope generate, "genblk1[4]" "genblk1[4]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942da20 .param/l "ii" 1 11 31, +C4<0100>;
v0x5c239942db00_0 .net *"_ivl_0", 7 0, L_0x5c2399472010;  1 drivers
v0x5c239942dbe0_0 .net *"_ivl_1", 31 0, L_0x5c23994720b0;  1 drivers
v0x5c239942dcc0_0 .net *"_ivl_11", 31 0, L_0x5c2399472340;  1 drivers
v0x5c239942dd80_0 .net *"_ivl_14", 7 0, L_0x5c2399472480;  1 drivers
L_0x7f737c955a40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942de60_0 .net *"_ivl_4", 23 0, L_0x7f737c955a40;  1 drivers
L_0x7f737c955a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942df90_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955a88;  1 drivers
v0x5c239942e070_0 .net *"_ivl_8", 31 0, L_0x5c23994721d0;  1 drivers
L_0x7f737c955ad0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c239942e150_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955ad0;  1 drivers
L_0x5c23994720b0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955a40;
L_0x5c23994721d0 .arith/mult 32, L_0x5c23994720b0, L_0x7f737c955a88;
L_0x5c2399472340 .arith/sum 32, L_0x5c23994721d0, L_0x7f737c955ad0;
L_0x5c2399472480 .part L_0x5c2399472340, 0, 8;
S_0x5c239942e230 .scope generate, "genblk1[5]" "genblk1[5]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942e430 .param/l "ii" 1 11 31, +C4<0101>;
v0x5c239942e510_0 .net *"_ivl_0", 7 0, L_0x5c23994725a0;  1 drivers
v0x5c239942e5f0_0 .net *"_ivl_1", 31 0, L_0x5c2399472680;  1 drivers
v0x5c239942e6d0_0 .net *"_ivl_11", 31 0, L_0x5c23994728e0;  1 drivers
v0x5c239942e790_0 .net *"_ivl_14", 7 0, L_0x5c2399472a20;  1 drivers
L_0x7f737c955b18 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942e870_0 .net *"_ivl_4", 23 0, L_0x7f737c955b18;  1 drivers
L_0x7f737c955b60 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942e9a0_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955b60;  1 drivers
v0x5c239942ea80_0 .net *"_ivl_8", 31 0, L_0x5c2399472770;  1 drivers
L_0x7f737c955ba8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x5c239942eb60_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955ba8;  1 drivers
L_0x5c2399472680 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955b18;
L_0x5c2399472770 .arith/mult 32, L_0x5c2399472680, L_0x7f737c955b60;
L_0x5c23994728e0 .arith/sum 32, L_0x5c2399472770, L_0x7f737c955ba8;
L_0x5c2399472a20 .part L_0x5c23994728e0, 0, 8;
S_0x5c239942ec40 .scope generate, "genblk1[6]" "genblk1[6]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942c5b0 .param/l "ii" 1 11 31, +C4<0110>;
v0x5c239942eed0_0 .net *"_ivl_0", 7 0, L_0x5c2399472b40;  1 drivers
v0x5c239942efb0_0 .net *"_ivl_1", 31 0, L_0x5c2399472be0;  1 drivers
v0x5c239942f090_0 .net *"_ivl_11", 31 0, L_0x5c2399472e70;  1 drivers
v0x5c239942f150_0 .net *"_ivl_14", 7 0, L_0x5c2399472fb0;  1 drivers
L_0x7f737c955bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942f230_0 .net *"_ivl_4", 23 0, L_0x7f737c955bf0;  1 drivers
L_0x7f737c955c38 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942f360_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955c38;  1 drivers
v0x5c239942f440_0 .net *"_ivl_8", 31 0, L_0x5c2399472d00;  1 drivers
L_0x7f737c955c80 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c239942f520_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955c80;  1 drivers
L_0x5c2399472be0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955bf0;
L_0x5c2399472d00 .arith/mult 32, L_0x5c2399472be0, L_0x7f737c955c38;
L_0x5c2399472e70 .arith/sum 32, L_0x5c2399472d00, L_0x7f737c955c80;
L_0x5c2399472fb0 .part L_0x5c2399472e70, 0, 8;
S_0x5c239942f600 .scope generate, "genblk1[7]" "genblk1[7]" 11 31, 11 31 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c239942f800 .param/l "ii" 1 11 31, +C4<0111>;
v0x5c239942f8e0_0 .net *"_ivl_0", 7 0, L_0x5c2399473440;  1 drivers
v0x5c239942f9c0_0 .net *"_ivl_1", 31 0, L_0x5c23994738b0;  1 drivers
v0x5c239942faa0_0 .net *"_ivl_11", 31 0, L_0x5c2399473a90;  1 drivers
v0x5c239942fb60_0 .net *"_ivl_14", 7 0, L_0x5c2399473bd0;  1 drivers
L_0x7f737c955cc8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c239942fc40_0 .net *"_ivl_4", 23 0, L_0x7f737c955cc8;  1 drivers
L_0x7f737c955d10 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5c239942fd70_0 .net/2u *"_ivl_5", 31 0, L_0x7f737c955d10;  1 drivers
v0x5c239942fe50_0 .net *"_ivl_8", 31 0, L_0x5c2399473950;  1 drivers
L_0x7f737c955d58 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5c239942ff30_0 .net/2u *"_ivl_9", 31 0, L_0x7f737c955d58;  1 drivers
L_0x5c23994738b0 .concat [ 8 24 0 0], v0x5c239943b500_0, L_0x7f737c955cc8;
L_0x5c2399473950 .arith/mult 32, L_0x5c23994738b0, L_0x7f737c955d10;
L_0x5c2399473a90 .arith/sum 32, L_0x5c2399473950, L_0x7f737c955d58;
L_0x5c2399473bd0 .part L_0x5c2399473a90, 0, 8;
S_0x5c2399430010 .scope generate, "genblk2[0]" "genblk2[0]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399430210 .param/l "jj" 1 11 39, +C4<00>;
v0x5c23994302f0_0 .net *"_ivl_0", 7 0, L_0x5c2399473d10;  1 drivers
v0x5c23994303d0_0 .net *"_ivl_1", 0 0, L_0x5c2399473db0;  1 drivers
S_0x5c23994304b0 .scope generate, "genblk2[1]" "genblk2[1]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c23994306b0 .param/l "jj" 1 11 39, +C4<01>;
v0x5c2399430790_0 .net *"_ivl_0", 7 0, L_0x5c2399473ec0;  1 drivers
v0x5c2399430870_0 .net *"_ivl_1", 0 0, L_0x5c2399473f60;  1 drivers
S_0x5c2399430950 .scope generate, "genblk2[2]" "genblk2[2]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399430b50 .param/l "jj" 1 11 39, +C4<010>;
v0x5c2399430c30_0 .net *"_ivl_0", 7 0, L_0x5c2399474080;  1 drivers
v0x5c2399430d10_0 .net *"_ivl_1", 0 0, L_0x5c2399474120;  1 drivers
S_0x5c2399430df0 .scope generate, "genblk2[3]" "genblk2[3]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399430ff0 .param/l "jj" 1 11 39, +C4<011>;
v0x5c23994310d0_0 .net *"_ivl_0", 7 0, L_0x5c2399474250;  1 drivers
v0x5c23994311b0_0 .net *"_ivl_1", 0 0, L_0x5c23994742f0;  1 drivers
S_0x5c2399431290 .scope generate, "genblk2[4]" "genblk2[4]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399431490 .param/l "jj" 1 11 39, +C4<0100>;
v0x5c2399431570_0 .net *"_ivl_0", 7 0, L_0x5c2399474430;  1 drivers
v0x5c2399431650_0 .net *"_ivl_1", 0 0, L_0x5c23994744d0;  1 drivers
S_0x5c2399431730 .scope generate, "genblk2[5]" "genblk2[5]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399431930 .param/l "jj" 1 11 39, +C4<0101>;
v0x5c2399431a10_0 .net *"_ivl_0", 7 0, L_0x5c2399474390;  1 drivers
v0x5c2399431af0_0 .net *"_ivl_1", 0 0, L_0x5c2399474730;  1 drivers
S_0x5c2399431bd0 .scope generate, "genblk2[6]" "genblk2[6]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399431ee0 .param/l "jj" 1 11 39, +C4<0110>;
v0x5c2399431fc0_0 .net *"_ivl_0", 7 0, L_0x5c23994749a0;  1 drivers
v0x5c23994320a0_0 .net *"_ivl_1", 0 0, L_0x5c2399474a40;  1 drivers
S_0x5c2399432180 .scope generate, "genblk2[7]" "genblk2[7]" 11 39, 11 39 0, S_0x5c2399429e50;
 .timescale -9 -12;
P_0x5c2399432380 .param/l "jj" 1 11 39, +C4<0111>;
v0x5c2399432460_0 .net *"_ivl_0", 7 0, L_0x5c2399474e90;  1 drivers
v0x5c2399432540_0 .net *"_ivl_1", 0 0, L_0x5c2399475380;  1 drivers
S_0x5c2399433290 .scope module, "miso_fifo" "miso_fifo" 10 82, 12 2 0, S_0x5c2399429570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 64 "i_data";
    .port_info 8 /INPUT 8 "i_valid";
    .port_info 9 /OUTPUT 8 "o_data";
    .port_info 10 /OUTPUT 1 "o_empty";
    .port_info 11 /OUTPUT 1 "o_full";
    .port_info 12 /OUTPUT 1 "o_pop_valid";
P_0x5c2399433440 .param/l "ADDR_WIDTH" 1 12 6, +C4<00000000000000000000000000000101>;
P_0x5c2399433480 .param/l "DATA_LENGTH" 0 12 5, +C4<00000000000000000000000000001000>;
P_0x5c23994334c0 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_0x5c2399433500 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x5c2399433540 .param/l "INDEX" 0 12 7, +C4<00000000000000000000000000000011>;
P_0x5c2399433580 .param/l "_2x2" 1 12 18, C4<10>;
P_0x5c23994335c0 .param/l "_4x4" 1 12 17, C4<01>;
P_0x5c2399433600 .param/l "_8x8" 1 12 16, C4<00>;
L_0x5c2399470df0 .functor AND 1, L_0x5c23994758f0, L_0x5c2399475560, C4<1>, C4<1>;
L_0x5c2399475830 .functor BUFZ 8, L_0x5c2399475650, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c2399433f90_0 .net *"_ivl_1", 0 0, L_0x5c2399475560;  1 drivers
v0x5c2399434070_0 .net *"_ivl_4", 7 0, L_0x5c2399475650;  1 drivers
v0x5c2399434150_0 .net *"_ivl_6", 6 0, L_0x5c23994756f0;  1 drivers
L_0x7f737c955da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c2399434240_0 .net *"_ivl_9", 1 0, L_0x7f737c955da0;  1 drivers
v0x5c2399434320_0 .var "ctr", 1 0;
v0x5c2399434450_0 .var "data_out", 7 0;
v0x5c2399434530_0 .var "data_out_valid", 0 0;
v0x5c23994345f0 .array "fifo", 0 31, 7 0;
v0x5c23994346b0_0 .net "head", 7 0, L_0x5c2399475830;  1 drivers
v0x5c2399434790_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399434830_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c23994348d0_0 .net "i_data", 63 0, v0x5c2399432cd0_0;  alias, 1 drivers
v0x5c23994349a0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399434a40_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399434ae0_0 .net "i_pop_en", 0 0, L_0x5c2399475d20;  alias, 1 drivers
o0x7f737c9a5f88 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c2399434ba0_0 .net "i_r_pointer_reset", 0 0, o0x7f737c9a5f88;  0 drivers
v0x5c2399434c60_0 .net "i_valid", 7 0, v0x5c2399432bf0_0;  alias, 1 drivers
v0x5c2399434e60_0 .net "i_write_en", 0 0, L_0x5c23994758f0;  1 drivers
v0x5c2399434f00_0 .var "o_data", 7 0;
v0x5c2399434fe0_0 .var "o_empty", 0 0;
v0x5c23994350a0_0 .var "o_full", 0 0;
v0x5c2399435160_0 .var "o_pop_valid", 0 0;
v0x5c2399435220_0 .var "r_pointer", 4 0;
v0x5c2399435300_0 .var "temp", 7 0;
v0x5c23994353e0_0 .var "w_pointer", 4 0;
v0x5c23994354c0_0 .net "write_en", 0 0, L_0x5c2399470df0;  1 drivers
E_0x5c239942a4b0 .event anyedge, v0x5c23994353e0_0, v0x5c2399435220_0, v0x5c2399434450_0, v0x5c2399434530_0;
L_0x5c2399475560 .reduce/nor v0x5c23994350a0_0;
L_0x5c2399475650 .array/port v0x5c23994345f0, L_0x5c23994756f0;
L_0x5c23994756f0 .concat [ 5 2 0 0], v0x5c2399435220_0, L_0x7f737c955da0;
S_0x5c2399433c90 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 35, 12 35 0, S_0x5c2399433290;
 .timescale -9 -12;
v0x5c2399433e90_0 .var/2s "i", 31 0;
S_0x5c2399435720 .scope module, "mpp_fifo" "mpp_fifo" 10 43, 13 2 0, S_0x5c2399429570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 72 "i_data_in";
    .port_info 5 /INPUT 1 "i_pop_en";
    .port_info 6 /INPUT 8 "i_data_hit";
    .port_info 7 /OUTPUT 64 "o_peek_data";
    .port_info 8 /OUTPUT 8 "o_peek_valid";
    .port_info 9 /OUTPUT 1 "o_empty";
    .port_info 10 /OUTPUT 1 "o_full";
P_0x5c23994358e0 .param/l "ADDR_WIDTH" 1 13 7, +C4<00000000000000000000000000000100>;
P_0x5c2399435920 .param/l "DATA_LENGTH" 0 13 5, +C4<00000000000000000000000000001001>;
P_0x5c2399435960 .param/l "DATA_WIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
P_0x5c23994359a0 .param/l "DEPTH" 0 13 3, +C4<00000000000000000000000000001001>;
P_0x5c23994359e0 .param/l "PEEK_WIDTH" 0 13 6, +C4<00000000000000000000000000001000>;
v0x5c2399436b40 .array "fifo", 0 8, 7 0;
v0x5c2399436d90_0 .net "i_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c2399436e50_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399436f20_0 .net "i_data_hit", 7 0, v0x5c2399432bf0_0;  alias, 1 drivers
v0x5c2399437010_0 .net "i_data_in", 71 0, v0x5c23993f4f70_0;  alias, 1 drivers
v0x5c2399437100_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994371a0_0 .net "i_pop_en", 0 0, L_0x5c2399470a30;  1 drivers
v0x5c2399437240_0 .net "i_write_en", 0 0, L_0x5c2399475c10;  alias, 1 drivers
v0x5c2399437300_0 .var "o_empty", 0 0;
v0x5c23994373c0_0 .var "o_full", 0 0;
v0x5c2399437480_0 .var "o_peek_data", 63 0;
v0x5c2399437550_0 .var "o_peek_valid", 7 0;
v0x5c2399437620_0 .var "pop_offset", 3 0;
v0x5c23994376e0_0 .var "r_pointer", 3 0;
v0x5c23994377c0_0 .var "w_pointer", 3 0;
v0x5c23994378a0_0 .var "write_done", 0 0;
E_0x5c2399435e20 .event anyedge, v0x5c23994377c0_0, v0x5c23994376e0_0;
v0x5c2399436b40_0 .array/port v0x5c2399436b40, 0;
E_0x5c2399435e80/0 .event anyedge, v0x5c2399437300_0, v0x5c23994376e0_0, v0x5c23994377c0_0, v0x5c2399436b40_0;
v0x5c2399436b40_1 .array/port v0x5c2399436b40, 1;
v0x5c2399436b40_2 .array/port v0x5c2399436b40, 2;
v0x5c2399436b40_3 .array/port v0x5c2399436b40, 3;
v0x5c2399436b40_4 .array/port v0x5c2399436b40, 4;
E_0x5c2399435e80/1 .event anyedge, v0x5c2399436b40_1, v0x5c2399436b40_2, v0x5c2399436b40_3, v0x5c2399436b40_4;
v0x5c2399436b40_5 .array/port v0x5c2399436b40, 5;
v0x5c2399436b40_6 .array/port v0x5c2399436b40, 6;
v0x5c2399436b40_7 .array/port v0x5c2399436b40, 7;
v0x5c2399436b40_8 .array/port v0x5c2399436b40, 8;
E_0x5c2399435e80/2 .event anyedge, v0x5c2399436b40_5, v0x5c2399436b40_6, v0x5c2399436b40_7, v0x5c2399436b40_8;
E_0x5c2399435e80 .event/or E_0x5c2399435e80/0, E_0x5c2399435e80/1, E_0x5c2399435e80/2;
E_0x5c2399435f30 .event anyedge, v0x5c23994371a0_0, v0x5c2399437300_0, v0x5c2399432bf0_0;
S_0x5c2399435f90 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 13 34, 13 34 0, S_0x5c2399435720;
 .timescale -9 -12;
v0x5c2399436190_0 .var/2s "i", 31 0;
S_0x5c2399436290 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 13 46, 13 46 0, S_0x5c2399435720;
 .timescale -9 -12;
v0x5c2399436490_0 .var/2s "i", 31 0;
S_0x5c2399436570 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 13 79, 13 79 0, S_0x5c2399435720;
 .timescale -9 -12;
v0x5c2399436780_0 .var/2s "i", 31 0;
S_0x5c2399436860 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 13 89, 13 89 0, S_0x5c2399435720;
 .timescale -9 -12;
v0x5c2399436a40_0 .var/2s "i", 31 0;
S_0x5c239943a8a0 .scope module, "tile_reader_inst" "tile_reader" 5 57, 14 5 0, S_0x5c23993f1620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_read_en";
    .port_info 3 /INPUT 1 "i_reg_clear";
    .port_info 4 /INPUT 8 "i_start_addr";
    .port_info 5 /INPUT 8 "i_addr_end";
    .port_info 6 /OUTPUT 1 "o_buf_read_en";
    .port_info 7 /OUTPUT 1 "o_read_done";
    .port_info 8 /OUTPUT 1 "o_valid_addr";
    .port_info 9 /OUTPUT 8 "o_read_addr";
    .port_info 10 /OUTPUT 8 "o_data_addr";
P_0x5c239943aa80 .param/l "ADDR_WIDTH" 0 14 6, +C4<00000000000000000000000000001000>;
v0x5c239943ad10_0 .net "i_addr_end", 7 0, v0x5c239944e3c0_0;  alias, 1 drivers
v0x5c239943ae10_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c239943b0e0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c239943b1b0_0 .net "i_read_en", 0 0, v0x5c23993f7210_0;  alias, 1 drivers
v0x5c239943b280_0 .net "i_reg_clear", 0 0, v0x5c23993f6fb0_0;  alias, 1 drivers
v0x5c239943b370_0 .net "i_start_addr", 7 0, v0x5c239944e520_0;  alias, 1 drivers
v0x5c239943b460_0 .var "o_buf_read_en", 0 0;
v0x5c239943b500_0 .var "o_data_addr", 7 0;
v0x5c239943b5a0_0 .var "o_read_addr", 7 0;
v0x5c239943b640_0 .var "o_read_done", 0 0;
v0x5c239943b6e0_0 .var "o_valid_addr", 0 0;
v0x5c239943b780_0 .var "reg_counter", 7 0;
v0x5c239943b860_0 .var "reg_prev_read_addr", 7 0;
v0x5c239943b940_0 .var "reg_read_addr", 7 0;
E_0x5c239943ac90 .event anyedge, v0x5c239943b940_0, v0x5c239943b860_0;
S_0x5c239943e290 .scope module, "systolic_array_inst" "systolic_array" 4 153, 15 1 0, S_0x5c23993d5550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_pe_en";
    .port_info 4 /INPUT 1 "i_psum_out_en";
    .port_info 5 /INPUT 32 "i_ifmap";
    .port_info 6 /INPUT 8 "i_weight";
    .port_info 7 /OUTPUT 64 "o_ifmap";
P_0x5c239943e470 .param/l "DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001000>;
P_0x5c239943e4b0 .param/l "S_HEIGHT" 0 15 4, +C4<00000000000000000000000000000100>;
P_0x5c239943e4f0 .param/l "S_WIDTH" 0 15 3, +C4<00000000000000000000000000000001>;
o0x7f737c9a8b38 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5c23994460e0_0 name=_ivl_68
o0x7f737c9a8b68 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5c23994461e0_0 name=_ivl_70
L_0x7f737c955ec0 .functor BUFT 1, C4<zzzzzzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5c23994462c0_0 .net *"_ivl_72", 15 0, L_0x7f737c955ec0;  1 drivers
o0x7f737c9a8bc8 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5c2399446380_0 name=_ivl_74
v0x5c2399446460_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399446550_0 .net "i_ifmap", 31 0, L_0x5c239944f390;  alias, 1 drivers
v0x5c2399446610_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994466b0_0 .net "i_pe_en", 0 0, L_0x5c23994789a0;  1 drivers
o0x7f737c9a79f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c23994467e0_0 .net "i_psum_out_en", 0 0, o0x7f737c9a79f8;  0 drivers
v0x5c23994469a0_0 .net "i_reg_clear", 0 0, L_0x5c2399477990;  1 drivers
v0x5c2399446ad0_0 .net "i_weight", 7 0, v0x5c2399449470_0;  alias, 1 drivers
v0x5c2399446b90_0 .net "mat_A", 63 0, L_0x5c23994785e0;  1 drivers
v0x5c2399446c90_0 .net "mat_B", 39 0, L_0x5c2399478750;  1 drivers
v0x5c2399446d90_0 .net "mat_C", 127 0, L_0x5c2399478a80;  1 drivers
v0x5c2399446e90_0 .net "o_ifmap", 63 0, L_0x5c2399477450;  1 drivers
L_0x5c2399476fb0 .part L_0x5c239944f390, 24, 8;
L_0x5c2399477050 .part L_0x5c2399478a80, 112, 16;
L_0x5c23994770f0 .part L_0x5c239944f390, 16, 8;
L_0x5c2399477190 .part L_0x5c2399478a80, 80, 16;
L_0x5c2399477230 .part L_0x5c239944f390, 8, 8;
L_0x5c23994772d0 .part L_0x5c2399478a80, 48, 16;
L_0x5c23994773b0 .part L_0x5c239944f390, 0, 8;
L_0x5c2399477450 .concat8 [ 16 16 16 16], L_0x5c2399477630, L_0x5c23994772d0, L_0x5c2399477190, L_0x5c2399477050;
L_0x5c2399477630 .part L_0x5c2399478a80, 16, 16;
L_0x5c2399477720 .part v0x5c2399449470_0, 0, 8;
L_0x5c2399477820 .part L_0x5c23994785e0, 56, 8;
L_0x5c23994778c0 .part L_0x5c2399478750, 32, 8;
L_0x5c2399477a00 .part L_0x5c2399478a80, 96, 16;
L_0x5c2399477ad0 .part L_0x5c23994785e0, 40, 8;
L_0x5c2399477c20 .part L_0x5c2399478750, 24, 8;
L_0x5c2399477cc0 .part L_0x5c2399478a80, 64, 16;
L_0x5c2399477df0 .part L_0x5c23994785e0, 24, 8;
L_0x5c2399477ec0 .part L_0x5c2399478750, 16, 8;
L_0x5c2399478030 .part L_0x5c2399478a80, 32, 16;
L_0x5c2399478100 .part L_0x5c23994785e0, 8, 8;
L_0x5c2399477f90 .part L_0x5c2399478750, 8, 8;
L_0x5c2399478340 .part L_0x5c2399478a80, 0, 16;
LS_0x5c23994785e0_0_0 .concat8 [ 8 8 8 8], v0x5c2399444690_0, L_0x5c23994773b0, v0x5c2399442d80_0, L_0x5c2399477230;
LS_0x5c23994785e0_0_4 .concat8 [ 8 8 8 8], v0x5c2399441370_0, L_0x5c23994770f0, v0x5c239943fb60_0, L_0x5c2399476fb0;
L_0x5c23994785e0 .concat8 [ 32 32 0 0], LS_0x5c23994785e0_0_0, LS_0x5c23994785e0_0_4;
LS_0x5c2399478750_0_0 .concat8 [ 8 8 8 8], v0x5c2399444930_0, v0x5c2399443020_0, v0x5c2399441610_0, v0x5c239943fe00_0;
LS_0x5c2399478750_0_4 .concat8 [ 8 0 0 0], L_0x5c2399477720;
L_0x5c2399478750 .concat8 [ 32 8 0 0], LS_0x5c2399478750_0_0, LS_0x5c2399478750_0_4;
LS_0x5c2399478a80_0_0 .concat [ 16 16 16 16], o0x7f737c9a8b38, v0x5c2399444850_0, o0x7f737c9a8b68, v0x5c2399442f40_0;
LS_0x5c2399478a80_0_4 .concat [ 16 16 16 16], L_0x7f737c955ec0, v0x5c2399441530_0, o0x7f737c9a8bc8, v0x5c239943fd20_0;
L_0x5c2399478a80 .concat [ 64 64 0 0], LS_0x5c2399478a80_0_0, LS_0x5c2399478a80_0_4;
S_0x5c239943e680 .scope generate, "x_ios[0]" "x_ios[0]" 15 27, 15 27 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c239943e8a0 .param/l "ii" 1 15 27, +C4<00>;
v0x5c239943e980_0 .net *"_ivl_0", 7 0, L_0x5c2399477720;  1 drivers
S_0x5c239943ea60 .scope generate, "y_axis[0]" "y_axis[0]" 15 35, 15 35 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c239943ec80 .param/l "j" 1 15 35, +C4<00>;
S_0x5c239943ed40 .scope generate, "x_axis[0]" "x_axis[0]" 15 36, 15 36 0, S_0x5c239943ea60;
 .timescale -9 -12;
P_0x5c239943ef40 .param/l "i" 1 15 36, +C4<00>;
S_0x5c239943f020 .scope module, "pe_inst" "pe" 15 39, 16 1 0, S_0x5c239943ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 8 "i_ifmap";
    .port_info 3 /INPUT 8 "i_weight";
    .port_info 4 /INPUT 16 "i_psum";
    .port_info 5 /INPUT 1 "i_reg_clear";
    .port_info 6 /INPUT 1 "i_pe_en";
    .port_info 7 /INPUT 1 "i_psum_out_en";
    .port_info 8 /OUTPUT 8 "o_ifmap";
    .port_info 9 /OUTPUT 8 "o_weight";
    .port_info 10 /OUTPUT 16 "o_ofmap";
P_0x5c239943f200 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5c239943f4f0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c239943f5b0_0 .net "i_ifmap", 7 0, L_0x5c2399477820;  1 drivers
v0x5c239943f690_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c239943f730_0 .net "i_pe_en", 0 0, L_0x5c23994789a0;  alias, 1 drivers
v0x5c239943f7d0_0 .net "i_psum", 15 0, L_0x5c2399477a00;  1 drivers
v0x5c239943f900_0 .net "i_psum_out_en", 0 0, o0x7f737c9a79f8;  alias, 0 drivers
v0x5c239943f9c0_0 .net "i_reg_clear", 0 0, L_0x5c2399477990;  alias, 1 drivers
v0x5c239943fa80_0 .net "i_weight", 7 0, L_0x5c23994778c0;  1 drivers
v0x5c239943fb60_0 .var "o_ifmap", 7 0;
v0x5c239943fc40_0 .var "o_multiplier", 15 0;
v0x5c239943fd20_0 .var "o_ofmap", 15 0;
v0x5c239943fe00_0 .var "o_weight", 7 0;
v0x5c239943fee0_0 .var "reg_ifmap", 7 0;
v0x5c239943ffc0_0 .var "reg_psum", 15 0;
v0x5c23994400a0_0 .var "reg_weight", 7 0;
E_0x5c239943f410 .event anyedge, v0x5c239943fee0_0, v0x5c23994400a0_0, v0x5c239943ffc0_0;
E_0x5c239943f490 .event anyedge, v0x5c239943f5b0_0, v0x5c239943fa80_0;
S_0x5c2399440340 .scope generate, "y_axis[1]" "y_axis[1]" 15 35, 15 35 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c23994404f0 .param/l "j" 1 15 35, +C4<01>;
S_0x5c23994405b0 .scope generate, "x_axis[0]" "x_axis[0]" 15 36, 15 36 0, S_0x5c2399440340;
 .timescale -9 -12;
P_0x5c23994407b0 .param/l "i" 1 15 36, +C4<00>;
S_0x5c2399440890 .scope module, "pe_inst" "pe" 15 39, 16 1 0, S_0x5c23994405b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 8 "i_ifmap";
    .port_info 3 /INPUT 8 "i_weight";
    .port_info 4 /INPUT 16 "i_psum";
    .port_info 5 /INPUT 1 "i_reg_clear";
    .port_info 6 /INPUT 1 "i_pe_en";
    .port_info 7 /INPUT 1 "i_psum_out_en";
    .port_info 8 /OUTPUT 8 "o_ifmap";
    .port_info 9 /OUTPUT 8 "o_weight";
    .port_info 10 /OUTPUT 16 "o_ofmap";
P_0x5c2399440a70 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5c2399440d60_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399440e20_0 .net "i_ifmap", 7 0, L_0x5c2399477ad0;  1 drivers
v0x5c2399440f00_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c2399440fa0_0 .net "i_pe_en", 0 0, L_0x5c23994789a0;  alias, 1 drivers
v0x5c2399441070_0 .net "i_psum", 15 0, L_0x5c2399477cc0;  1 drivers
v0x5c2399441160_0 .net "i_psum_out_en", 0 0, o0x7f737c9a79f8;  alias, 0 drivers
v0x5c2399441200_0 .net "i_reg_clear", 0 0, L_0x5c2399477990;  alias, 1 drivers
v0x5c23994412d0_0 .net "i_weight", 7 0, L_0x5c2399477c20;  1 drivers
v0x5c2399441370_0 .var "o_ifmap", 7 0;
v0x5c2399441450_0 .var "o_multiplier", 15 0;
v0x5c2399441530_0 .var "o_ofmap", 15 0;
v0x5c2399441610_0 .var "o_weight", 7 0;
v0x5c23994416f0_0 .var "reg_ifmap", 7 0;
v0x5c23994417d0_0 .var "reg_psum", 15 0;
v0x5c23994418b0_0 .var "reg_weight", 7 0;
E_0x5c2399440c80 .event anyedge, v0x5c23994416f0_0, v0x5c23994418b0_0, v0x5c23994417d0_0;
E_0x5c2399440d00 .event anyedge, v0x5c2399440e20_0, v0x5c23994412d0_0;
S_0x5c2399441b50 .scope generate, "y_axis[2]" "y_axis[2]" 15 35, 15 35 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c2399441d00 .param/l "j" 1 15 35, +C4<010>;
S_0x5c2399441de0 .scope generate, "x_axis[0]" "x_axis[0]" 15 36, 15 36 0, S_0x5c2399441b50;
 .timescale -9 -12;
P_0x5c2399441fe0 .param/l "i" 1 15 36, +C4<00>;
S_0x5c23994420c0 .scope module, "pe_inst" "pe" 15 39, 16 1 0, S_0x5c2399441de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 8 "i_ifmap";
    .port_info 3 /INPUT 8 "i_weight";
    .port_info 4 /INPUT 16 "i_psum";
    .port_info 5 /INPUT 1 "i_reg_clear";
    .port_info 6 /INPUT 1 "i_pe_en";
    .port_info 7 /INPUT 1 "i_psum_out_en";
    .port_info 8 /OUTPUT 8 "o_ifmap";
    .port_info 9 /OUTPUT 8 "o_weight";
    .port_info 10 /OUTPUT 16 "o_ofmap";
P_0x5c23994422a0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5c2399442650_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399442710_0 .net "i_ifmap", 7 0, L_0x5c2399477df0;  1 drivers
v0x5c23994427f0_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994428c0_0 .net "i_pe_en", 0 0, L_0x5c23994789a0;  alias, 1 drivers
v0x5c23994429b0_0 .net "i_psum", 15 0, L_0x5c2399478030;  1 drivers
v0x5c2399442ac0_0 .net "i_psum_out_en", 0 0, o0x7f737c9a79f8;  alias, 0 drivers
v0x5c2399442bb0_0 .net "i_reg_clear", 0 0, L_0x5c2399477990;  alias, 1 drivers
v0x5c2399442ca0_0 .net "i_weight", 7 0, L_0x5c2399477ec0;  1 drivers
v0x5c2399442d80_0 .var "o_ifmap", 7 0;
v0x5c2399442e60_0 .var "o_multiplier", 15 0;
v0x5c2399442f40_0 .var "o_ofmap", 15 0;
v0x5c2399443020_0 .var "o_weight", 7 0;
v0x5c2399443100_0 .var "reg_ifmap", 7 0;
v0x5c23994431e0_0 .var "reg_psum", 15 0;
v0x5c23994432c0_0 .var "reg_weight", 7 0;
E_0x5c2399442570 .event anyedge, v0x5c2399443100_0, v0x5c23994432c0_0, v0x5c23994431e0_0;
E_0x5c23994425f0 .event anyedge, v0x5c2399442710_0, v0x5c2399442ca0_0;
S_0x5c2399443560 .scope generate, "y_axis[3]" "y_axis[3]" 15 35, 15 35 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c2399443760 .param/l "j" 1 15 35, +C4<011>;
S_0x5c2399443840 .scope generate, "x_axis[0]" "x_axis[0]" 15 36, 15 36 0, S_0x5c2399443560;
 .timescale -9 -12;
P_0x5c2399443a40 .param/l "i" 1 15 36, +C4<00>;
S_0x5c2399443b20 .scope module, "pe_inst" "pe" 15 39, 16 1 0, S_0x5c2399443840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 8 "i_ifmap";
    .port_info 3 /INPUT 8 "i_weight";
    .port_info 4 /INPUT 16 "i_psum";
    .port_info 5 /INPUT 1 "i_reg_clear";
    .port_info 6 /INPUT 1 "i_pe_en";
    .port_info 7 /INPUT 1 "i_psum_out_en";
    .port_info 8 /OUTPUT 8 "o_ifmap";
    .port_info 9 /OUTPUT 8 "o_weight";
    .port_info 10 /OUTPUT 16 "o_ofmap";
P_0x5c2399443d00 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5c2399444080_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399444140_0 .net "i_ifmap", 7 0, L_0x5c2399478100;  1 drivers
v0x5c2399444220_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994442c0_0 .net "i_pe_en", 0 0, L_0x5c23994789a0;  alias, 1 drivers
v0x5c2399444360_0 .net "i_psum", 15 0, L_0x5c2399478340;  1 drivers
v0x5c2399444470_0 .net "i_psum_out_en", 0 0, o0x7f737c9a79f8;  alias, 0 drivers
v0x5c2399444510_0 .net "i_reg_clear", 0 0, L_0x5c2399477990;  alias, 1 drivers
v0x5c23994445b0_0 .net "i_weight", 7 0, L_0x5c2399477f90;  1 drivers
v0x5c2399444690_0 .var "o_ifmap", 7 0;
v0x5c2399444770_0 .var "o_multiplier", 15 0;
v0x5c2399444850_0 .var "o_ofmap", 15 0;
v0x5c2399444930_0 .var "o_weight", 7 0;
v0x5c2399444a10_0 .var "reg_ifmap", 7 0;
v0x5c2399444af0_0 .var "reg_psum", 15 0;
v0x5c2399444bd0_0 .var "reg_weight", 7 0;
E_0x5c2399443fa0 .event anyedge, v0x5c2399444a10_0, v0x5c2399444bd0_0, v0x5c2399444af0_0;
E_0x5c2399444020 .event anyedge, v0x5c2399444140_0, v0x5c23994445b0_0;
S_0x5c2399444e70 .scope generate, "y_ios[0]" "y_ios[0]" 15 18, 15 18 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c2399445020 .param/l "jj" 1 15 18, +C4<00>;
v0x5c2399445100_0 .net *"_ivl_0", 7 0, L_0x5c2399476fb0;  1 drivers
v0x5c23994451e0_0 .net *"_ivl_1", 15 0, L_0x5c2399477050;  1 drivers
S_0x5c23994452c0 .scope generate, "y_ios[1]" "y_ios[1]" 15 18, 15 18 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c23994454c0 .param/l "jj" 1 15 18, +C4<01>;
v0x5c23994455a0_0 .net *"_ivl_0", 7 0, L_0x5c23994770f0;  1 drivers
v0x5c2399445680_0 .net *"_ivl_1", 15 0, L_0x5c2399477190;  1 drivers
S_0x5c2399445760 .scope generate, "y_ios[2]" "y_ios[2]" 15 18, 15 18 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c2399445960 .param/l "jj" 1 15 18, +C4<010>;
v0x5c2399445a40_0 .net *"_ivl_0", 7 0, L_0x5c2399477230;  1 drivers
v0x5c2399445b20_0 .net *"_ivl_1", 15 0, L_0x5c23994772d0;  1 drivers
S_0x5c2399445c00 .scope generate, "y_ios[3]" "y_ios[3]" 15 18, 15 18 0, S_0x5c239943e290;
 .timescale -9 -12;
P_0x5c2399443710 .param/l "jj" 1 15 18, +C4<011>;
v0x5c2399445f20_0 .net *"_ivl_0", 7 0, L_0x5c23994773b0;  1 drivers
v0x5c2399446000_0 .net *"_ivl_1", 15 0, L_0x5c2399477630;  1 drivers
S_0x5c2399447050 .scope module, "wr_inst" "weight_router" 4 81, 17 6 0, S_0x5c23993d5550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_fifo_clear";
    .port_info 4 /INPUT 1 "i_sram_write_en";
    .port_info 5 /INPUT 1 "i_route_en";
    .port_info 6 /INPUT 1 "i_data_out_en";
    .port_info 7 /INPUT 1 "i_route_reuse";
    .port_info 8 /INPUT 2 "i_p_mode";
    .port_info 9 /INPUT 64 "i_data_in";
    .port_info 10 /INPUT 8 "i_write_addr";
    .port_info 11 /INPUT 8 "i_start_addr";
    .port_info 12 /INPUT 8 "i_addr_offset";
    .port_info 13 /INPUT 8 "i_route_size";
    .port_info 14 /OUTPUT 1 "o_route_ready";
    .port_info 15 /OUTPUT 1 "o_route_done";
    .port_info 16 /OUTPUT 8 "o_data";
    .port_info 17 /OUTPUT 1 "o_data_valid";
P_0x5c23994471e0 .param/l "ADDR_WIDTH" 1 17 24, +C4<00000000000000000000000000001000>;
P_0x5c2399447220 .param/l "DATA_LENGTH" 1 17 26, +C4<00000000000000000000000000001000>;
P_0x5c2399447260 .param/l "DATA_WIDTH" 1 17 25, +C4<00000000000000000000000000001000>;
P_0x5c23994472a0 .param/l "DEPTH" 1 17 29, +C4<00000000000000000000000000100000>;
P_0x5c23994472e0 .param/l "FIFO_ADDR" 1 17 30, +C4<00000000000000000000000000000101>;
P_0x5c2399447320 .param/l "SRAM_DATA_WIDTH" 1 17 23, +C4<00000000000000000000000001000000>;
o0x7f737c9a9888 .functor BUFZ 1, c4<z>; HiZ drive
L_0x5c2399476b00 .functor OR 1, o0x7f737c9a9888, v0x5c239944e800_0, C4<0>, C4<0>;
L_0x5c2399476cb0 .functor NOT 1, L_0x5c2399476c10, C4<0>, C4<0>, C4<0>;
L_0x5c2399476d20 .functor AND 1, v0x5c239944dd30_0, L_0x5c2399476cb0, C4<1>, C4<1>;
L_0x5c2399476e30 .functor NOT 1, v0x5c239944a950_0, C4<0>, C4<0>, C4<0>;
L_0x5c2399476ea0 .functor AND 1, L_0x5c2399476c10, L_0x5c2399476e30, C4<1>, C4<1>;
v0x5c239944abb0_0 .net *"_ivl_10", 0 0, L_0x5c2399476e30;  1 drivers
v0x5c239944acb0_0 .net *"_ivl_6", 0 0, L_0x5c2399476cb0;  1 drivers
v0x5c239944ad90_0 .var "fifo_pop_en", 0 0;
v0x5c239944ae60_0 .var "fifo_r_pointer", 4 0;
v0x5c239944af00_0 .net "i_addr_offset", 7 0, v0x5c239944ebd0_0;  alias, 1 drivers
v0x5c239944afe0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c239944b080_0 .net "i_data_in", 63 0, v0x5c239944e320_0;  alias, 1 drivers
v0x5c239944b140_0 .net "i_data_out_en", 0 0, v0x5c239944dba0_0;  1 drivers
v0x5c239944b200_0 .net "i_fifo_clear", 0 0, o0x7f737c9a9888;  0 drivers
v0x5c239944b350_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c239944b3f0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c239944b4b0_0 .net "i_reg_clear", 0 0, v0x5c239944e800_0;  alias, 1 drivers
v0x5c239944b550_0 .net "i_route_en", 0 0, v0x5c239944dd30_0;  1 drivers
v0x5c239944b610_0 .net "i_route_reuse", 0 0, v0x5c23993f7080_0;  alias, 1 drivers
v0x5c239944b6b0_0 .net "i_route_size", 7 0, v0x5c239944e9d0_0;  alias, 1 drivers
v0x5c239944b790_0 .net "i_sram_write_en", 0 0, v0x5c239944da10_0;  1 drivers
v0x5c239944b830_0 .net "i_start_addr", 7 0, v0x5c239944ec90_0;  alias, 1 drivers
v0x5c239944b8f0_0 .net "i_write_addr", 7 0, v0x5c239944eda0_0;  alias, 1 drivers
v0x5c239944b9b0_0 .net "o_data", 7 0, v0x5c2399449470_0;  alias, 1 drivers
v0x5c239944bac0_0 .net "o_data_valid", 0 0, v0x5c2399449690_0;  alias, 1 drivers
v0x5c239944bb60_0 .var "o_route_done", 0 0;
v0x5c239944bc00_0 .net "o_route_ready", 0 0, L_0x5c2399476ea0;  alias, 1 drivers
v0x5c239944bcc0_0 .var "read_counter", 7 0;
v0x5c239944bda0_0 .net "read_en", 0 0, L_0x5c2399476d20;  1 drivers
v0x5c239944be60_0 .net "sram_data_out", 63 0, L_0x5c2399476690;  1 drivers
v0x5c239944bf70_0 .net "sram_data_out_valid", 0 0, v0x5c239944a950_0;  1 drivers
v0x5c239944c060_0 .var "sram_read_addr", 7 0;
v0x5c239944c120_0 .net "sram_read_done", 0 0, L_0x5c2399476c10;  1 drivers
v0x5c239944c1c0_0 .var "sram_read_en", 0 0;
L_0x5c2399476b70 .repeat 8, 8, v0x5c239944a950_0;
L_0x5c2399476c10 .cmp/gt 8, v0x5c239944bcc0_0, v0x5c239944ebd0_0;
S_0x5c23994479c0 .scope module, "fifo_inst" "miso_fifo" 17 54, 12 2 0, S_0x5c2399447050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 2 "i_p_mode";
    .port_info 7 /INPUT 64 "i_data";
    .port_info 8 /INPUT 8 "i_valid";
    .port_info 9 /OUTPUT 8 "o_data";
    .port_info 10 /OUTPUT 1 "o_empty";
    .port_info 11 /OUTPUT 1 "o_full";
    .port_info 12 /OUTPUT 1 "o_pop_valid";
P_0x5c2399447b70 .param/l "ADDR_WIDTH" 1 12 6, +C4<00000000000000000000000000000101>;
P_0x5c2399447bb0 .param/l "DATA_LENGTH" 0 12 5, +C4<00000000000000000000000000001000>;
P_0x5c2399447bf0 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
P_0x5c2399447c30 .param/l "DEPTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x5c2399447c70 .param/l "INDEX" 0 12 7, +C4<00000000000000000000000000000000>;
P_0x5c2399447cb0 .param/l "_2x2" 1 12 18, C4<10>;
P_0x5c2399447cf0 .param/l "_4x4" 1 12 17, C4<01>;
P_0x5c2399447d30 .param/l "_8x8" 1 12 16, C4<00>;
L_0x5c23994767a0 .functor AND 1, v0x5c239944a950_0, L_0x5c2399476700, C4<1>, C4<1>;
L_0x5c2399476a40 .functor BUFZ 8, L_0x5c2399476860, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c2399448640_0 .net *"_ivl_1", 0 0, L_0x5c2399476700;  1 drivers
v0x5c2399448720_0 .net *"_ivl_4", 7 0, L_0x5c2399476860;  1 drivers
v0x5c2399448800_0 .net *"_ivl_6", 6 0, L_0x5c2399476900;  1 drivers
L_0x7f737c955e78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c23994488f0_0 .net *"_ivl_9", 1 0, L_0x7f737c955e78;  1 drivers
v0x5c23994489d0_0 .var "ctr", 1 0;
v0x5c2399448ab0_0 .var "data_out", 7 0;
v0x5c2399448b90_0 .var "data_out_valid", 0 0;
v0x5c2399448c50 .array "fifo", 0 31, 7 0;
v0x5c2399448d10_0 .net "head", 7 0, L_0x5c2399476a40;  1 drivers
v0x5c2399448df0_0 .net "i_clear", 0 0, L_0x5c2399476b00;  1 drivers
v0x5c2399448eb0_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c2399448f50_0 .net "i_data", 63 0, L_0x5c2399476690;  alias, 1 drivers
v0x5c2399449010_0 .net "i_nrst", 0 0, v0x5c239944e5e0_0;  alias, 1 drivers
v0x5c23994490b0_0 .net "i_p_mode", 1 0, v0x5c239944e740_0;  alias, 1 drivers
v0x5c2399449170_0 .net "i_pop_en", 0 0, v0x5c239944ad90_0;  1 drivers
v0x5c2399449230_0 .net "i_r_pointer_reset", 0 0, v0x5c23993f7080_0;  alias, 1 drivers
v0x5c23994492d0_0 .net "i_valid", 7 0, L_0x5c2399476b70;  1 drivers
v0x5c23994493b0_0 .net "i_write_en", 0 0, v0x5c239944a950_0;  alias, 1 drivers
v0x5c2399449470_0 .var "o_data", 7 0;
v0x5c2399449530_0 .var "o_empty", 0 0;
v0x5c23994495d0_0 .var "o_full", 0 0;
v0x5c2399449690_0 .var "o_pop_valid", 0 0;
v0x5c2399449750_0 .var "r_pointer", 4 0;
v0x5c2399449830_0 .var "temp", 7 0;
v0x5c2399449910_0 .var "w_pointer", 4 0;
v0x5c23994499f0_0 .net "write_en", 0 0, L_0x5c23994767a0;  1 drivers
E_0x5c2399448320 .event anyedge, v0x5c2399449910_0, v0x5c2399449750_0, v0x5c2399448ab0_0, v0x5c2399448b90_0;
L_0x5c2399476700 .reduce/nor v0x5c23994495d0_0;
L_0x5c2399476860 .array/port v0x5c2399448c50, L_0x5c2399476900;
L_0x5c2399476900 .concat [ 5 2 0 0], v0x5c2399449750_0, L_0x7f737c955e78;
S_0x5c2399448390 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 12 35, 12 35 0, S_0x5c23994479c0;
 .timescale -9 -12;
v0x5c2399448540_0 .var/2s "i", 31 0;
S_0x5c2399449c50 .scope module, "weight_sram" "sram" 17 38, 8 1 0, S_0x5c2399447050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_write_en";
    .port_info 3 /INPUT 1 "i_read_en";
    .port_info 4 /INPUT 64 "i_data_in";
    .port_info 5 /INPUT 8 "i_write_addr";
    .port_info 6 /INPUT 8 "i_read_addr";
    .port_info 7 /OUTPUT 64 "o_data_out";
    .port_info 8 /OUTPUT 1 "o_data_out_valid";
P_0x5c2399449e50 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0x5c2399449e90 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000001000000>;
P_0x5c2399449ed0 .param/l "DEPTH" 1 8 11, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
L_0x5c2399476690 .functor BUFZ 64, v0x5c239944a9f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5c239944a170 .array "buffer", 0 63, 63 0;
v0x5c239944a250_0 .net "i_clk", 0 0, v0x5c239944e260_0;  alias, 1 drivers
v0x5c239944a310_0 .net "i_data_in", 63 0, v0x5c239944e320_0;  alias, 1 drivers
o0x7f737c9a94f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5c239944a430_0 .net "i_nrst", 0 0, o0x7f737c9a94f8;  0 drivers
v0x5c239944a4d0_0 .net "i_read_addr", 7 0, v0x5c239944c060_0;  1 drivers
v0x5c239944a600_0 .net "i_read_en", 0 0, v0x5c239944c1c0_0;  1 drivers
v0x5c239944a6c0_0 .net "i_write_addr", 7 0, v0x5c239944eda0_0;  alias, 1 drivers
v0x5c239944a7d0_0 .net "i_write_en", 0 0, v0x5c239944da10_0;  alias, 1 drivers
v0x5c239944a890_0 .net "o_data_out", 63 0, L_0x5c2399476690;  alias, 1 drivers
v0x5c239944a950_0 .var "o_data_out_valid", 0 0;
v0x5c239944a9f0_0 .var "reg_data_out", 63 0;
E_0x5c239944a110/0 .event negedge, v0x5c239944a430_0;
E_0x5c239944a110/1 .event posedge, v0x5c23993e51a0_0;
E_0x5c239944a110 .event/or E_0x5c239944a110/0, E_0x5c239944a110/1;
    .scope S_0x5c23993f7860;
T_0 ;
    %wait E_0x5c2399192780;
    %load/vec4 v0x5c23993f7ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f8520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c23993f81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 4, v0x5c23993f80b0_0;
    %load/vec4a v0x5c23993f7d60, 4;
    %assign/vec4 v0x5c23993f85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f8520_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f8520_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c23993f7860;
T_1 ;
    %wait E_0x5c23991c8970;
    %load/vec4 v0x5c23993f8380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5c23993f7f50_0;
    %ix/getv 3, v0x5c23993f82a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c23993f7d60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c239943a8a0;
T_2 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239943b0e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b460_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c239943b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b460_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5c239943b1b0_0;
    %load/vec4 v0x5c239943b640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5c239943b780_0;
    %load/vec4 v0x5c239943ad10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239943b460_0, 0;
    %load/vec4 v0x5c239943b370_0;
    %load/vec4 v0x5c239943b780_0;
    %add;
    %assign/vec4 v0x5c239943b940_0, 0;
    %load/vec4 v0x5c239943b780_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5c239943b780_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239943b640_0, 0;
T_2.7 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c239943a8a0;
T_3 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239943b0e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b6e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c239943b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239943b6e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5c239943b1b0_0;
    %load/vec4 v0x5c239943b640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5c239943b780_0;
    %pad/u 32;
    %load/vec4 v0x5c239943ad10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0x5c239943b940_0;
    %assign/vec4 v0x5c239943b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239943b6e0_0, 0;
T_3.6 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c239943a8a0;
T_4 ;
Ewait_0 .event/or E_0x5c239943ac90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5c239943b940_0;
    %store/vec4 v0x5c239943b5a0_0, 0, 8;
    %load/vec4 v0x5c239943b860_0;
    %store/vec4 v0x5c239943b500_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c23993f5550;
T_5 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23993f6660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x5c23993f67f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f6d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f6e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23993f7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f7210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f61d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f7080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c23993f72b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5c23993f65a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x5c23993f6c90_0;
    %nor/r;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
T_5.10 ;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f7080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6bf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5c23993f7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x5c23993f6e40_0;
    %load/vec4 v0x5c23993f69a0_0;
    %add;
    %assign/vec4 v0x5c23993f6e40_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f6e40_0, 0;
    %load/vec4 v0x5c23993f7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x5c23993f6d50_0;
    %load/vec4 v0x5c23993f69a0_0;
    %add;
    %assign/vec4 v0x5c23993f6d50_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f61d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6b20_0, 0;
T_5.16 ;
T_5.14 ;
    %load/vec4 v0x5c23993f7120_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23993f7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6b20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x5c23993f7390_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.21, 8;
    %load/vec4 v0x5c23993f7450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.21;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v0x5c23993f7120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c23993f7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6b20_0, 0;
T_5.19 ;
T_5.18 ;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5c23993f62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f7210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6a60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6f10_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f7210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6a60_0, 0;
T_5.23 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5c23993f6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6fb0_0, 0;
    %load/vec4 v0x5c23993f61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f7080_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5c23993f72b0_0, 0;
T_5.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f6bf0_0, 0;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x5c23993f64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23993f6f10_0, 0;
T_5.28 ;
T_5.25 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c23993f24f0;
T_6 ;
Ewait_1 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 0, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 0, 0, 8;
    %add;
    %add;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c23993f2830;
T_7 ;
Ewait_2 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 0, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 1, 0, 8;
    %add;
    %add;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c23993f2b40;
T_8 ;
Ewait_3 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 0, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 2, 0, 8;
    %add;
    %add;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c23993f3100;
T_9 ;
Ewait_4 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 1, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 0, 0, 8;
    %add;
    %add;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5c23993f3410;
T_10 ;
Ewait_5 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 1, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 1, 0, 8;
    %add;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5c23993f3790;
T_11 ;
Ewait_6 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 1, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 2, 0, 8;
    %add;
    %add;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c23993f3df0;
T_12 ;
Ewait_7 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 2, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 0, 0, 8;
    %add;
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5c23993f4190;
T_13 ;
Ewait_8 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 2, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 1, 0, 8;
    %add;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5c23993f4510;
T_14 ;
Ewait_9 .event/or E_0x5c23992c8ce0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5c23993f4e90_0;
    %load/vec4 v0x5c23993f4b30_0;
    %addi 2, 0, 8;
    %load/vec4 v0x5c23993f4940_0;
    %mul;
    %load/vec4 v0x5c23993f4c10_0;
    %addi 2, 0, 8;
    %add;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c23993e14d0_0, 4, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5c23993f1c20;
T_15 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23993f4a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5c23993f4f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f52d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23993f51f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5c23993f4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5c23993f4f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f52d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23993f51f0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5c23993dcf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5c23993e14d0_0;
    %assign/vec4 v0x5c23993f4f70_0, 0;
    %load/vec4 v0x5c23993f4b30_0;
    %assign/vec4 v0x5c23993f5030_0, 0;
    %load/vec4 v0x5c23993f4c10_0;
    %assign/vec4 v0x5c23993f5110_0, 0;
    %load/vec4 v0x5c23993dcf30_0;
    %assign/vec4 v0x5c23993f52d0_0, 0;
    %load/vec4 v0x5c23993f4db0_0;
    %assign/vec4 v0x5c23993f51f0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x5c23993f4f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23993f5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23993f52d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23993f51f0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5c23994057c0;
T_16 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994071a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399407900_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5c2399406e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399407900_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5c23994072e0_0;
    %load/vec4 v0x5c23994074d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c23994079e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %fork t_1, S_0x5c2399406080;
    %jmp t_0;
    .scope S_0x5c2399406080;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399406280_0, 0, 32;
T_16.6 ; Top of for-loop
    %load/vec4 v0x5c2399406280_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x5c23994070b0_0;
    %pushi/vec4 64, 0, 36;
    %load/vec4 v0x5c2399406280_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399407900_0;
    %pad/u 32;
    %load/vec4 v0x5c2399406280_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399406c30, 0, 4;
    %load/vec4 v0x5c2399407900_0;
    %pad/u 32;
    %load/vec4 v0x5c2399406280_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 4;
    %assign/vec4 v0x5c2399407900_0, 0;
T_16.8 ; for-loop step statement
    %load/vec4 v0x5c2399406280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399406280_0, 0, 32;
    %jmp T_16.6;
T_16.7 ; for-loop exit label
    %end;
    .scope S_0x5c23994057c0;
t_0 %join;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5c23994057c0;
T_17 ;
Ewait_10 .event/or E_0x5c2399406020, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5c2399407240_0;
    %load/vec4 v0x5c2399407380_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_3, S_0x5c2399406380;
    %jmp t_2;
    .scope S_0x5c2399406380;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399406580_0, 0, 32;
T_17.2 ; Top of for-loop
    %load/vec4 v0x5c2399406580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.3, 5;
    %load/vec4 v0x5c2399407010_0;
    %load/vec4 v0x5c2399406580_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x5c2399406580_0;
    %pad/s 4;
    %store/vec4 v0x5c2399407760_0, 0, 4;
T_17.5 ;
T_17.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399406580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399406580_0, 0, 32;
    %jmp T_17.2;
T_17.3 ; for-loop exit label
    %end;
    .scope S_0x5c23994057c0;
t_2 %join;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5c23994057c0;
T_18 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994071a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994079e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5c2399406e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994079e0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5c23994072e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994079e0_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5c23994057c0;
T_19 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994071a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399407820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994079e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5c2399406e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399407820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994079e0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5c2399407240_0;
    %load/vec4 v0x5c2399407380_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c2399407760_0;
    %load/vec4 v0x5c2399407900_0;
    %load/vec4 v0x5c2399407820_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5c2399407820_0;
    %load/vec4 v0x5c2399407760_0;
    %add;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c2399407820_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5c23994057c0;
T_20 ;
Ewait_11 .event/or E_0x5c2399405f70, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5c2399407380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_5, S_0x5c2399406660;
    %jmp t_4;
    .scope S_0x5c2399406660;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399406870_0, 0, 32;
T_20.2 ; Top of for-loop
    %load/vec4 v0x5c2399406870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.3, 5;
    %load/vec4 v0x5c2399407820_0;
    %pad/u 32;
    %load/vec4 v0x5c2399406870_0;
    %add;
    %load/vec4 v0x5c2399407900_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_20.5, 5;
    %load/vec4 v0x5c2399407820_0;
    %pad/u 32;
    %load/vec4 v0x5c2399406870_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c2399406c30, 4;
    %load/vec4 v0x5c2399406870_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399407590_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c2399406870_0;
    %store/vec4 v0x5c2399407690_0, 4, 1;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399406870_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399407590_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c2399406870_0;
    %store/vec4 v0x5c2399407690_0, 4, 1;
T_20.6 ;
T_20.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399406870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399406870_0, 0, 32;
    %jmp T_20.2;
T_20.3 ; for-loop exit label
    %end;
    .scope S_0x5c23994057c0;
t_4 %join;
    %jmp T_20.1;
T_20.0 ;
    %fork t_7, S_0x5c2399406950;
    %jmp t_6;
    .scope S_0x5c2399406950;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399406b30_0, 0, 32;
T_20.7 ; Top of for-loop
    %load/vec4 v0x5c2399406b30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.8, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399406b30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399407590_0, 4, 8;
T_20.9 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399406b30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399406b30_0, 0, 32;
    %jmp T_20.7;
T_20.8 ; for-loop exit label
    %end;
    .scope S_0x5c23994057c0;
t_6 %join;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5c23994057c0;
T_21 ;
Ewait_12 .event/or E_0x5c2399405f10, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5c2399407900_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399407820_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994074d0_0, 0, 1;
    %load/vec4 v0x5c2399407900_0;
    %load/vec4 v0x5c2399407820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399407380_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5c23993f9fc0;
T_22 ;
Ewait_13 .event/or E_0x5c23993fa750, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5c23994029f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %fork t_9, S_0x5c23993fa7e0;
    %jmp t_8;
    .scope S_0x5c23993fa7e0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23993face0_0, 0, 32;
T_22.2 ; Top of for-loop
    %load/vec4 v0x5c23993face0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.3, 5;
    %fork t_11, S_0x5c23993fa9e0;
    %jmp t_10;
    .scope S_0x5c23993fa9e0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23993fabe0_0, 0, 32;
T_22.5 ; Top of for-loop
    %load/vec4 v0x5c23993fabe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.6, 5;
    %load/vec4 v0x5c2399403020_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c23993face0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399402e50_0;
    %load/vec4 v0x5c23993fabe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2399402f40_0;
    %load/vec4 v0x5c23993fabe0_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c23993fabe0_0;
    %store/vec4 v0x5c2399402680_0, 4, 1;
    %load/vec4 v0x5c2399403110_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c23993face0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c23993fabe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399402780_0, 4, 8;
T_22.8 ;
T_22.7 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c23993fabe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c23993fabe0_0, 0, 32;
    %jmp T_22.5;
T_22.6 ; for-loop exit label
    %end;
    .scope S_0x5c23993fa7e0;
t_10 %join;
T_22.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c23993face0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c23993face0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ; for-loop exit label
    %end;
    .scope S_0x5c23993f9fc0;
t_8 %join;
    %fork t_13, S_0x5c23993fade0;
    %jmp t_12;
    .scope S_0x5c23993fade0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23993fafe0_0, 0, 32;
T_22.10 ; Top of for-loop
    %load/vec4 v0x5c23993fafe0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.11, 5;
    %load/vec4 v0x5c2399402680_0;
    %load/vec4 v0x5c23993fafe0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c23993fafe0_0;
    %store/vec4 v0x5c2399402c80_0, 4, 1;
    %load/vec4 v0x5c2399402780_0;
    %load/vec4 v0x5c23993fafe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c23993fafe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399402d60_0, 4, 8;
    %jmp T_22.14;
T_22.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c23993fafe0_0;
    %store/vec4 v0x5c2399402c80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c23993fafe0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399402d60_0, 4, 8;
T_22.14 ;
T_22.12 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c23993fafe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c23993fafe0_0, 0, 32;
    %jmp T_22.10;
T_22.11 ; for-loop exit label
    %end;
    .scope S_0x5c23993f9fc0;
t_12 %join;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5c2399403320;
T_23 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399404a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399405480_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5c2399404820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399405480_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5c2399405560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %fork t_15, S_0x5c2399403d20;
    %jmp t_14;
    .scope S_0x5c2399403d20;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399403f20_0, 0, 32;
T_23.6 ; Top of for-loop
    %load/vec4 v0x5c2399403f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.7, 5;
    %load/vec4 v0x5c2399404d30_0;
    %load/vec4 v0x5c2399403f20_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.9, 4;
    %load/vec4 v0x5c2399404960_0;
    %load/vec4 v0x5c2399403f20_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c2399405480_0;
    %pad/u 32;
    %load/vec4 v0x5c2399403f20_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399404680, 0, 4;
    %load/vec4 v0x5c2399405480_0;
    %pad/u 32;
    %load/vec4 v0x5c2399403f20_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x5c2399405480_0, 0;
T_23.9 ;
T_23.8 ; for-loop step statement
    %load/vec4 v0x5c2399403f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399403f20_0, 0, 32;
    %jmp T_23.6;
T_23.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399403320;
t_14 %join;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5c2399403320;
T_24 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399404a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v0x5c2399404c70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c23994052c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994053a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5c2399404820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c23994052c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994053a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x5c2399404bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.7, 9;
    %load/vec4 v0x5c2399405080_0;
    %nor/r;
    %and;
T_24.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v0x5c23994052c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c23994052c0_0, 0;
    %load/vec4 v0x5c2399404af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %load/vec4 v0x5c2399404740_0;
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v0x5c2399404740_0;
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.13, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c23994053a0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %jmp T_24.14;
T_24.13 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.15, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5c23994053a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994053a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
T_24.15 ;
T_24.14 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.17, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c23994053a0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %jmp T_24.18;
T_24.17 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.19, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c23994053a0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %jmp T_24.20;
T_24.19 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.21, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c23994053a0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
    %jmp T_24.22;
T_24.21 ;
    %load/vec4 v0x5c23994043b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_24.23, 4;
    %load/vec4 v0x5c2399404740_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5c23994053a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994043b0_0, 0;
T_24.23 ;
T_24.22 ;
T_24.20 ;
T_24.18 ;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v0x5c2399405080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.27, 9;
    %load/vec4 v0x5c2399404bb0_0;
    %and;
T_24.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x5c23994053a0_0;
    %assign/vec4 v0x5c23994044e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994045c0_0, 0;
T_24.25 ;
T_24.6 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5c2399403320;
T_25 ;
Ewait_14 .event/or E_0x5c23993fa620, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x5c2399405480_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c23994052c0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399405140_0, 0, 1;
    %load/vec4 v0x5c2399405480_0;
    %load/vec4 v0x5c23994052c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399405080_0, 0, 1;
    %load/vec4 v0x5c23994044e0_0;
    %store/vec4 v0x5c2399404fa0_0, 0, 8;
    %load/vec4 v0x5c23994045c0_0;
    %store/vec4 v0x5c2399405200_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5c2399415770;
T_26 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994171a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399417860_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5c2399416e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399417860_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5c23994172e0_0;
    %load/vec4 v0x5c2399417460_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c2399417940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %fork t_17, S_0x5c2399416030;
    %jmp t_16;
    .scope S_0x5c2399416030;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399416230_0, 0, 32;
T_26.6 ; Top of for-loop
    %load/vec4 v0x5c2399416230_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x5c23994170b0_0;
    %pushi/vec4 64, 0, 36;
    %load/vec4 v0x5c2399416230_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399417860_0;
    %pad/u 32;
    %load/vec4 v0x5c2399416230_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399416be0, 0, 4;
    %load/vec4 v0x5c2399417860_0;
    %pad/u 32;
    %load/vec4 v0x5c2399416230_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 4;
    %assign/vec4 v0x5c2399417860_0, 0;
T_26.8 ; for-loop step statement
    %load/vec4 v0x5c2399416230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399416230_0, 0, 32;
    %jmp T_26.6;
T_26.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399415770;
t_16 %join;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5c2399415770;
T_27 ;
Ewait_15 .event/or E_0x5c2399415fd0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x5c2399417240_0;
    %load/vec4 v0x5c23994173a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %fork t_19, S_0x5c2399416330;
    %jmp t_18;
    .scope S_0x5c2399416330;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399416530_0, 0, 32;
T_27.2 ; Top of for-loop
    %load/vec4 v0x5c2399416530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %load/vec4 v0x5c2399416fc0_0;
    %load/vec4 v0x5c2399416530_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0x5c2399416530_0;
    %pad/s 4;
    %store/vec4 v0x5c23994176c0_0, 0, 4;
T_27.5 ;
T_27.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399416530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399416530_0, 0, 32;
    %jmp T_27.2;
T_27.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399415770;
t_18 %join;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5c2399415770;
T_28 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994171a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399417940_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5c2399416e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399417940_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5c23994172e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399417940_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5c2399415770;
T_29 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994171a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399417780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399417940_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5c2399416e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2399417780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399417940_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5c2399417240_0;
    %load/vec4 v0x5c23994173a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c23994176c0_0;
    %load/vec4 v0x5c2399417860_0;
    %load/vec4 v0x5c2399417780_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x5c2399417780_0;
    %load/vec4 v0x5c23994176c0_0;
    %add;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c2399417780_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5c2399415770;
T_30 ;
Ewait_16 .event/or E_0x5c2399415f20, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x5c23994173a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %fork t_21, S_0x5c2399416610;
    %jmp t_20;
    .scope S_0x5c2399416610;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399416820_0, 0, 32;
T_30.2 ; Top of for-loop
    %load/vec4 v0x5c2399416820_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.3, 5;
    %load/vec4 v0x5c2399417780_0;
    %pad/u 32;
    %load/vec4 v0x5c2399416820_0;
    %add;
    %load/vec4 v0x5c2399417860_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.5, 5;
    %load/vec4 v0x5c2399417780_0;
    %pad/u 32;
    %load/vec4 v0x5c2399416820_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c2399416be0, 4;
    %load/vec4 v0x5c2399416820_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399417520_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c2399416820_0;
    %store/vec4 v0x5c23994175f0_0, 4, 1;
    %jmp T_30.6;
T_30.5 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399416820_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399417520_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c2399416820_0;
    %store/vec4 v0x5c23994175f0_0, 4, 1;
T_30.6 ;
T_30.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399416820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399416820_0, 0, 32;
    %jmp T_30.2;
T_30.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399415770;
t_20 %join;
    %jmp T_30.1;
T_30.0 ;
    %fork t_23, S_0x5c2399416900;
    %jmp t_22;
    .scope S_0x5c2399416900;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399416ae0_0, 0, 32;
T_30.7 ; Top of for-loop
    %load/vec4 v0x5c2399416ae0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.8, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399416ae0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399417520_0, 4, 8;
T_30.9 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399416ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399416ae0_0, 0, 32;
    %jmp T_30.7;
T_30.8 ; for-loop exit label
    %end;
    .scope S_0x5c2399415770;
t_22 %join;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5c2399415770;
T_31 ;
Ewait_17 .event/or E_0x5c2399415ec0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x5c2399417860_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399417780_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399417460_0, 0, 1;
    %load/vec4 v0x5c2399417860_0;
    %load/vec4 v0x5c2399417780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994173a0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5c2399409eb0;
T_32 ;
Ewait_18 .event/or E_0x5c239940a640, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x5c23994129f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %fork t_25, S_0x5c239940a6d0;
    %jmp t_24;
    .scope S_0x5c239940a6d0;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239940abd0_0, 0, 32;
T_32.2 ; Top of for-loop
    %load/vec4 v0x5c239940abd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %fork t_27, S_0x5c239940a8d0;
    %jmp t_26;
    .scope S_0x5c239940a8d0;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239940aad0_0, 0, 32;
T_32.5 ; Top of for-loop
    %load/vec4 v0x5c239940aad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.6, 5;
    %load/vec4 v0x5c2399413010_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239940abd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399412e40_0;
    %load/vec4 v0x5c239940aad0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2399412f30_0;
    %load/vec4 v0x5c239940aad0_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239940aad0_0;
    %store/vec4 v0x5c2399412680_0, 4, 1;
    %load/vec4 v0x5c2399413100_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239940abd0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c239940aad0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399412780_0, 4, 8;
T_32.8 ;
T_32.7 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239940aad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239940aad0_0, 0, 32;
    %jmp T_32.5;
T_32.6 ; for-loop exit label
    %end;
    .scope S_0x5c239940a6d0;
t_26 %join;
T_32.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239940abd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239940abd0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399409eb0;
t_24 %join;
    %fork t_29, S_0x5c239940acd0;
    %jmp t_28;
    .scope S_0x5c239940acd0;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239940aed0_0, 0, 32;
T_32.10 ; Top of for-loop
    %load/vec4 v0x5c239940aed0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.11, 5;
    %load/vec4 v0x5c2399412680_0;
    %load/vec4 v0x5c239940aed0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239940aed0_0;
    %store/vec4 v0x5c2399412ca0_0, 4, 1;
    %load/vec4 v0x5c2399412780_0;
    %load/vec4 v0x5c239940aed0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c239940aed0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399412d80_0, 4, 8;
    %jmp T_32.14;
T_32.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c239940aed0_0;
    %store/vec4 v0x5c2399412ca0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c239940aed0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399412d80_0, 4, 8;
T_32.14 ;
T_32.12 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239940aed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239940aed0_0, 0, 32;
    %jmp T_32.10;
T_32.11 ; for-loop exit label
    %end;
    .scope S_0x5c2399409eb0;
t_28 %join;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5c2399413310;
T_33 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399414a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399415430_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5c2399414810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399415430_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5c2399415510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %fork t_31, S_0x5c2399413d10;
    %jmp t_30;
    .scope S_0x5c2399413d10;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399413f10_0, 0, 32;
T_33.6 ; Top of for-loop
    %load/vec4 v0x5c2399413f10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_33.7, 5;
    %load/vec4 v0x5c2399414ce0_0;
    %load/vec4 v0x5c2399413f10_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.9, 4;
    %load/vec4 v0x5c2399414950_0;
    %load/vec4 v0x5c2399413f10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c2399415430_0;
    %pad/u 32;
    %load/vec4 v0x5c2399413f10_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399414670, 0, 4;
    %load/vec4 v0x5c2399415430_0;
    %pad/u 32;
    %load/vec4 v0x5c2399413f10_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x5c2399415430_0, 0;
T_33.9 ;
T_33.8 ; for-loop step statement
    %load/vec4 v0x5c2399413f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399413f10_0, 0, 32;
    %jmp T_33.6;
T_33.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399413310;
t_30 %join;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5c2399413310;
T_34 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399414a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x5c2399414c20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399415270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399415350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5c2399414810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399415270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399415350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x5c2399414b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.7, 9;
    %load/vec4 v0x5c2399415030_0;
    %nor/r;
    %and;
T_34.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v0x5c2399415270_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c2399415270_0, 0;
    %load/vec4 v0x5c2399414ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %load/vec4 v0x5c2399414730_0;
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x5c2399414730_0;
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.13, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399415350_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %jmp T_34.14;
T_34.13 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.15, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5c2399415350_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399415350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
T_34.15 ;
T_34.14 ;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.17, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399415350_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %jmp T_34.18;
T_34.17 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.19, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399415350_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %jmp T_34.20;
T_34.19 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_34.21, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399415350_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
    %jmp T_34.22;
T_34.21 ;
    %load/vec4 v0x5c23994143a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_34.23, 4;
    %load/vec4 v0x5c2399414730_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5c2399415350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994143a0_0, 0;
T_34.23 ;
T_34.22 ;
T_34.20 ;
T_34.18 ;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
    %jmp T_34.6;
T_34.5 ;
    %load/vec4 v0x5c2399415030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.27, 9;
    %load/vec4 v0x5c2399414b60_0;
    %and;
T_34.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.25, 8;
    %load/vec4 v0x5c2399415350_0;
    %assign/vec4 v0x5c23994144d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994145b0_0, 0;
T_34.25 ;
T_34.6 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5c2399413310;
T_35 ;
Ewait_19 .event/or E_0x5c239940a510, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x5c2399415430_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399415270_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994150f0_0, 0, 1;
    %load/vec4 v0x5c2399415430_0;
    %load/vec4 v0x5c2399415270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399415030_0, 0, 1;
    %load/vec4 v0x5c23994144d0_0;
    %store/vec4 v0x5c2399414f50_0, 0, 8;
    %load/vec4 v0x5c23994145b0_0;
    %store/vec4 v0x5c23994151b0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5c2399425980;
T_36 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399427310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994279d0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5c2399426fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994279d0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5c2399427450_0;
    %load/vec4 v0x5c23994275d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c2399427ab0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %fork t_33, S_0x5c23994261f0;
    %jmp t_32;
    .scope S_0x5c23994261f0;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23994263a0_0, 0, 32;
T_36.6 ; Top of for-loop
    %load/vec4 v0x5c23994263a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_36.7, 5;
    %load/vec4 v0x5c2399427220_0;
    %pushi/vec4 64, 0, 36;
    %load/vec4 v0x5c23994263a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c23994279d0_0;
    %pad/u 32;
    %load/vec4 v0x5c23994263a0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399426d50, 0, 4;
    %load/vec4 v0x5c23994279d0_0;
    %pad/u 32;
    %load/vec4 v0x5c23994263a0_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 4;
    %assign/vec4 v0x5c23994279d0_0, 0;
T_36.8 ; for-loop step statement
    %load/vec4 v0x5c23994263a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c23994263a0_0, 0, 32;
    %jmp T_36.6;
T_36.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399425980;
t_32 %join;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5c2399425980;
T_37 ;
Ewait_20 .event/or E_0x5c2399426190, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x5c23994273b0_0;
    %load/vec4 v0x5c2399427510_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %fork t_35, S_0x5c23994264a0;
    %jmp t_34;
    .scope S_0x5c23994264a0;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23994266a0_0, 0, 32;
T_37.2 ; Top of for-loop
    %load/vec4 v0x5c23994266a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_37.3, 5;
    %load/vec4 v0x5c2399427130_0;
    %load/vec4 v0x5c23994266a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %load/vec4 v0x5c23994266a0_0;
    %pad/s 4;
    %store/vec4 v0x5c2399427830_0, 0, 4;
T_37.5 ;
T_37.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c23994266a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c23994266a0_0, 0, 32;
    %jmp T_37.2;
T_37.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399425980;
t_34 %join;
T_37.0 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5c2399425980;
T_38 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399427310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399427ab0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5c2399426fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399427ab0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5c2399427450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399427ab0_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5c2399425980;
T_39 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399427310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994278f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399427ab0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5c2399426fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994278f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399427ab0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x5c23994273b0_0;
    %load/vec4 v0x5c2399427510_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c2399427830_0;
    %load/vec4 v0x5c23994279d0_0;
    %load/vec4 v0x5c23994278f0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x5c23994278f0_0;
    %load/vec4 v0x5c2399427830_0;
    %add;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c23994278f0_0, 0;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5c2399425980;
T_40 ;
Ewait_21 .event/or E_0x5c23994260e0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x5c2399427510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %fork t_37, S_0x5c2399426780;
    %jmp t_36;
    .scope S_0x5c2399426780;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399426990_0, 0, 32;
T_40.2 ; Top of for-loop
    %load/vec4 v0x5c2399426990_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_40.3, 5;
    %load/vec4 v0x5c23994278f0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399426990_0;
    %add;
    %load/vec4 v0x5c23994279d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_40.5, 5;
    %load/vec4 v0x5c23994278f0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399426990_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c2399426d50, 4;
    %load/vec4 v0x5c2399426990_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399427690_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c2399426990_0;
    %store/vec4 v0x5c2399427760_0, 4, 1;
    %jmp T_40.6;
T_40.5 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399426990_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399427690_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c2399426990_0;
    %store/vec4 v0x5c2399427760_0, 4, 1;
T_40.6 ;
T_40.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399426990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399426990_0, 0, 32;
    %jmp T_40.2;
T_40.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399425980;
t_36 %join;
    %jmp T_40.1;
T_40.0 ;
    %fork t_39, S_0x5c2399426a70;
    %jmp t_38;
    .scope S_0x5c2399426a70;
t_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399426c50_0, 0, 32;
T_40.7 ; Top of for-loop
    %load/vec4 v0x5c2399426c50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_40.8, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399426c50_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399427690_0, 4, 8;
T_40.9 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399426c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399426c50_0, 0, 32;
    %jmp T_40.7;
T_40.8 ; for-loop exit label
    %end;
    .scope S_0x5c2399425980;
t_38 %join;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5c2399425980;
T_41 ;
Ewait_22 .event/or E_0x5c2399426080, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x5c23994279d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c23994278f0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994275d0_0, 0, 1;
    %load/vec4 v0x5c23994279d0_0;
    %load/vec4 v0x5c23994278f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399427510_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5c2399419e50;
T_42 ;
Ewait_23 .event/or E_0x5c239941a5e0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x5c2399422940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %fork t_41, S_0x5c239941a670;
    %jmp t_40;
    .scope S_0x5c239941a670;
t_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239941ab70_0, 0, 32;
T_42.2 ; Top of for-loop
    %load/vec4 v0x5c239941ab70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_42.3, 5;
    %fork t_43, S_0x5c239941a870;
    %jmp t_42;
    .scope S_0x5c239941a870;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239941aa70_0, 0, 32;
T_42.5 ; Top of for-loop
    %load/vec4 v0x5c239941aa70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_42.6, 5;
    %load/vec4 v0x5c2399422fd0_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239941ab70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399422e00_0;
    %load/vec4 v0x5c239941aa70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2399422ef0_0;
    %load/vec4 v0x5c239941aa70_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239941aa70_0;
    %store/vec4 v0x5c2399422620_0, 4, 1;
    %load/vec4 v0x5c23994230c0_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239941ab70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c239941aa70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399422720_0, 4, 8;
T_42.8 ;
T_42.7 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239941aa70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239941aa70_0, 0, 32;
    %jmp T_42.5;
T_42.6 ; for-loop exit label
    %end;
    .scope S_0x5c239941a670;
t_42 %join;
T_42.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239941ab70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239941ab70_0, 0, 32;
    %jmp T_42.2;
T_42.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399419e50;
t_40 %join;
    %fork t_45, S_0x5c239941ac70;
    %jmp t_44;
    .scope S_0x5c239941ac70;
t_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239941ae70_0, 0, 32;
T_42.10 ; Top of for-loop
    %load/vec4 v0x5c239941ae70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0x5c2399422620_0;
    %load/vec4 v0x5c239941ae70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239941ae70_0;
    %store/vec4 v0x5c2399422ba0_0, 4, 1;
    %load/vec4 v0x5c2399422720_0;
    %load/vec4 v0x5c239941ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c239941ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399422c80_0, 4, 8;
    %jmp T_42.14;
T_42.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c239941ae70_0;
    %store/vec4 v0x5c2399422ba0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c239941ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399422c80_0, 4, 8;
T_42.14 ;
T_42.12 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239941ae70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239941ae70_0, 0, 32;
    %jmp T_42.10;
T_42.11 ; for-loop exit label
    %end;
    .scope S_0x5c2399419e50;
t_44 %join;
T_42.0 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x5c23994232d0;
T_43 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399424af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399425640_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5c23994247d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399425640_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x5c2399425720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %fork t_47, S_0x5c2399423cd0;
    %jmp t_46;
    .scope S_0x5c2399423cd0;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399423ed0_0, 0, 32;
T_43.6 ; Top of for-loop
    %load/vec4 v0x5c2399423ed0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_43.7, 5;
    %load/vec4 v0x5c2399424ec0_0;
    %load/vec4 v0x5c2399423ed0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.9, 4;
    %load/vec4 v0x5c2399424a20_0;
    %load/vec4 v0x5c2399423ed0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c2399425640_0;
    %pad/u 32;
    %load/vec4 v0x5c2399423ed0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399424630, 0, 4;
    %load/vec4 v0x5c2399425640_0;
    %pad/u 32;
    %load/vec4 v0x5c2399423ed0_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x5c2399425640_0, 0;
T_43.9 ;
T_43.8 ; for-loop step statement
    %load/vec4 v0x5c2399423ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399423ed0_0, 0, 32;
    %jmp T_43.6;
T_43.7 ; for-loop exit label
    %end;
    .scope S_0x5c23994232d0;
t_46 %join;
T_43.4 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5c23994232d0;
T_44 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399424af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_44.2, 8;
    %load/vec4 v0x5c2399424e00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.2;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399425480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399425560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5c23994247d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399425480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399425560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x5c2399424d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.7, 9;
    %load/vec4 v0x5c2399425240_0;
    %nor/r;
    %and;
T_44.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v0x5c2399425480_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c2399425480_0, 0;
    %load/vec4 v0x5c2399424ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %load/vec4 v0x5c23994246f0_0;
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %jmp T_44.12;
T_44.8 ;
    %load/vec4 v0x5c23994246f0_0;
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %jmp T_44.12;
T_44.9 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.13, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399425560_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %jmp T_44.14;
T_44.13 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_44.15, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5c2399425560_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399425560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
T_44.15 ;
T_44.14 ;
    %jmp T_44.12;
T_44.10 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.17, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399425560_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %jmp T_44.18;
T_44.17 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_44.19, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399425560_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %jmp T_44.20;
T_44.19 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_44.21, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399425560_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
    %jmp T_44.22;
T_44.21 ;
    %load/vec4 v0x5c2399424360_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_44.23, 4;
    %load/vec4 v0x5c23994246f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5c2399425560_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399424360_0, 0;
T_44.23 ;
T_44.22 ;
T_44.20 ;
T_44.18 ;
    %jmp T_44.12;
T_44.12 ;
    %pop/vec4 1;
    %jmp T_44.6;
T_44.5 ;
    %load/vec4 v0x5c2399425240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.27, 9;
    %load/vec4 v0x5c2399424d40_0;
    %and;
T_44.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.25, 8;
    %load/vec4 v0x5c2399425560_0;
    %assign/vec4 v0x5c2399424490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399424570_0, 0;
T_44.25 ;
T_44.6 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5c23994232d0;
T_45 ;
Ewait_24 .event/or E_0x5c239941a4b0, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0x5c2399425640_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399425480_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399425300_0, 0, 1;
    %load/vec4 v0x5c2399425640_0;
    %load/vec4 v0x5c2399425480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399425240_0, 0, 1;
    %load/vec4 v0x5c2399424490_0;
    %store/vec4 v0x5c2399425160_0, 0, 8;
    %load/vec4 v0x5c2399424570_0;
    %store/vec4 v0x5c23994253c0_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5c2399435720;
T_46 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399437100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994377c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5c2399436d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994377c0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x5c2399437240_0;
    %load/vec4 v0x5c23994373c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c23994378a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %fork t_49, S_0x5c2399435f90;
    %jmp t_48;
    .scope S_0x5c2399435f90;
t_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399436190_0, 0, 32;
T_46.6 ; Top of for-loop
    %load/vec4 v0x5c2399436190_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_46.7, 5;
    %load/vec4 v0x5c2399437010_0;
    %pushi/vec4 64, 0, 36;
    %load/vec4 v0x5c2399436190_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c23994377c0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399436190_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399436b40, 0, 4;
    %load/vec4 v0x5c23994377c0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399436190_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 4;
    %assign/vec4 v0x5c23994377c0_0, 0;
T_46.8 ; for-loop step statement
    %load/vec4 v0x5c2399436190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399436190_0, 0, 32;
    %jmp T_46.6;
T_46.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399435720;
t_48 %join;
T_46.4 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5c2399435720;
T_47 ;
Ewait_25 .event/or E_0x5c2399435f30, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x5c23994371a0_0;
    %load/vec4 v0x5c2399437300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %fork t_51, S_0x5c2399436290;
    %jmp t_50;
    .scope S_0x5c2399436290;
t_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399436490_0, 0, 32;
T_47.2 ; Top of for-loop
    %load/vec4 v0x5c2399436490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_47.3, 5;
    %load/vec4 v0x5c2399436f20_0;
    %load/vec4 v0x5c2399436490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0x5c2399436490_0;
    %pad/s 4;
    %store/vec4 v0x5c2399437620_0, 0, 4;
T_47.5 ;
T_47.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399436490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399436490_0, 0, 32;
    %jmp T_47.2;
T_47.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399435720;
t_50 %join;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5c2399435720;
T_48 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399437100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994378a0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5c2399436d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994378a0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x5c2399437240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c23994378a0_0, 0;
T_48.4 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5c2399435720;
T_49 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399437100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994376e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994378a0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5c2399436d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994376e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c23994378a0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x5c23994371a0_0;
    %load/vec4 v0x5c2399437300_0;
    %nor/r;
    %and;
    %load/vec4 v0x5c2399437620_0;
    %load/vec4 v0x5c23994377c0_0;
    %load/vec4 v0x5c23994376e0_0;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x5c23994376e0_0;
    %load/vec4 v0x5c2399437620_0;
    %add;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c23994376e0_0, 0;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5c2399435720;
T_50 ;
Ewait_26 .event/or E_0x5c2399435e80, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0x5c2399437300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %fork t_53, S_0x5c2399436570;
    %jmp t_52;
    .scope S_0x5c2399436570;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399436780_0, 0, 32;
T_50.2 ; Top of for-loop
    %load/vec4 v0x5c2399436780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_50.3, 5;
    %load/vec4 v0x5c23994376e0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399436780_0;
    %add;
    %load/vec4 v0x5c23994377c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_50.5, 5;
    %load/vec4 v0x5c23994376e0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399436780_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c2399436b40, 4;
    %load/vec4 v0x5c2399436780_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399437480_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c2399436780_0;
    %store/vec4 v0x5c2399437550_0, 4, 1;
    %jmp T_50.6;
T_50.5 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399436780_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399437480_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c2399436780_0;
    %store/vec4 v0x5c2399437550_0, 4, 1;
T_50.6 ;
T_50.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399436780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399436780_0, 0, 32;
    %jmp T_50.2;
T_50.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399435720;
t_52 %join;
    %jmp T_50.1;
T_50.0 ;
    %fork t_55, S_0x5c2399436860;
    %jmp t_54;
    .scope S_0x5c2399436860;
t_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399436a40_0, 0, 32;
T_50.7 ; Top of for-loop
    %load/vec4 v0x5c2399436a40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_50.8, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c2399436a40_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399437480_0, 4, 8;
T_50.9 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c2399436a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c2399436a40_0, 0, 32;
    %jmp T_50.7;
T_50.8 ; for-loop exit label
    %end;
    .scope S_0x5c2399435720;
t_54 %join;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5c2399435720;
T_51 ;
Ewait_27 .event/or E_0x5c2399435e20, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0x5c23994377c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c23994376e0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994373c0_0, 0, 1;
    %load/vec4 v0x5c23994377c0_0;
    %load/vec4 v0x5c23994376e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399437300_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5c2399429e50;
T_52 ;
Ewait_28 .event/or E_0x5c239942a5e0, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0x5c2399432940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %fork t_57, S_0x5c239942a670;
    %jmp t_56;
    .scope S_0x5c239942a670;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239942ab70_0, 0, 32;
T_52.2 ; Top of for-loop
    %load/vec4 v0x5c239942ab70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_52.3, 5;
    %fork t_59, S_0x5c239942a870;
    %jmp t_58;
    .scope S_0x5c239942a870;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239942aa70_0, 0, 32;
T_52.5 ; Top of for-loop
    %load/vec4 v0x5c239942aa70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_52.6, 5;
    %load/vec4 v0x5c2399432f90_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239942ab70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c2399432dc0_0;
    %load/vec4 v0x5c239942aa70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2399432eb0_0;
    %load/vec4 v0x5c239942aa70_0;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239942aa70_0;
    %store/vec4 v0x5c2399432620_0, 4, 1;
    %load/vec4 v0x5c2399433080_0;
    %pushi/vec4 56, 0, 36;
    %load/vec4 v0x5c239942ab70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %pad/s 36;
    %sub;
    %part/s 8;
    %load/vec4 v0x5c239942aa70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399432720_0, 4, 8;
T_52.8 ;
T_52.7 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239942aa70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239942aa70_0, 0, 32;
    %jmp T_52.5;
T_52.6 ; for-loop exit label
    %end;
    .scope S_0x5c239942a670;
t_58 %join;
T_52.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239942ab70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239942ab70_0, 0, 32;
    %jmp T_52.2;
T_52.3 ; for-loop exit label
    %end;
    .scope S_0x5c2399429e50;
t_56 %join;
    %fork t_61, S_0x5c239942ac70;
    %jmp t_60;
    .scope S_0x5c239942ac70;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c239942ae70_0, 0, 32;
T_52.10 ; Top of for-loop
    %load/vec4 v0x5c239942ae70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_52.11, 5;
    %load/vec4 v0x5c2399432620_0;
    %load/vec4 v0x5c239942ae70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5c239942ae70_0;
    %store/vec4 v0x5c2399432bf0_0, 4, 1;
    %load/vec4 v0x5c2399432720_0;
    %load/vec4 v0x5c239942ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c239942ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399432cd0_0, 4, 8;
    %jmp T_52.14;
T_52.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5c239942ae70_0;
    %store/vec4 v0x5c2399432bf0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c239942ae70_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x5c2399432cd0_0, 4, 8;
T_52.14 ;
T_52.12 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c239942ae70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5c239942ae70_0, 0, 32;
    %jmp T_52.10;
T_52.11 ; for-loop exit label
    %end;
    .scope S_0x5c2399429e50;
t_60 %join;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5c2399433290;
T_53 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994349a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c23994353e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5c2399434790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c23994353e0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x5c23994354c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %fork t_63, S_0x5c2399433c90;
    %jmp t_62;
    .scope S_0x5c2399433c90;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399433e90_0, 0, 32;
T_53.6 ; Top of for-loop
    %load/vec4 v0x5c2399433e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_53.7, 5;
    %load/vec4 v0x5c2399434c60_0;
    %load/vec4 v0x5c2399433e90_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.9, 4;
    %load/vec4 v0x5c23994348d0_0;
    %load/vec4 v0x5c2399433e90_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c23994353e0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399433e90_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c23994345f0, 0, 4;
    %load/vec4 v0x5c23994353e0_0;
    %pad/u 32;
    %load/vec4 v0x5c2399433e90_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x5c23994353e0_0, 0;
T_53.9 ;
T_53.8 ; for-loop step statement
    %load/vec4 v0x5c2399433e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399433e90_0, 0, 32;
    %jmp T_53.6;
T_53.7 ; for-loop exit label
    %end;
    .scope S_0x5c2399433290;
t_62 %join;
T_53.4 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5c2399433290;
T_54 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994349a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_54.2, 8;
    %load/vec4 v0x5c2399434ba0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_54.2;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399435220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399435300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5c2399434790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399435220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399435300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %jmp T_54.4;
T_54.3 ;
    %load/vec4 v0x5c2399434ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.7, 9;
    %load/vec4 v0x5c2399434fe0_0;
    %nor/r;
    %and;
T_54.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.5, 8;
    %load/vec4 v0x5c2399435220_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c2399435220_0, 0;
    %load/vec4 v0x5c2399434a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %load/vec4 v0x5c23994346b0_0;
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %jmp T_54.12;
T_54.8 ;
    %load/vec4 v0x5c23994346b0_0;
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %jmp T_54.12;
T_54.9 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_54.13, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399435300_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %jmp T_54.14;
T_54.13 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_54.15, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5c2399435300_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399435300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
T_54.15 ;
T_54.14 ;
    %jmp T_54.12;
T_54.10 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_54.17, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399435300_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %jmp T_54.18;
T_54.17 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_54.19, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399435300_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %jmp T_54.20;
T_54.19 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_54.21, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399435300_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
    %jmp T_54.22;
T_54.21 ;
    %load/vec4 v0x5c2399434320_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_54.23, 4;
    %load/vec4 v0x5c23994346b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5c2399435300_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c2399434320_0, 0;
T_54.23 ;
T_54.22 ;
T_54.20 ;
T_54.18 ;
    %jmp T_54.12;
T_54.12 ;
    %pop/vec4 1;
    %jmp T_54.6;
T_54.5 ;
    %load/vec4 v0x5c2399434fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.27, 9;
    %load/vec4 v0x5c2399434ae0_0;
    %and;
T_54.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.25, 8;
    %load/vec4 v0x5c2399435300_0;
    %assign/vec4 v0x5c2399434450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399434530_0, 0;
T_54.25 ;
T_54.6 ;
T_54.4 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5c2399433290;
T_55 ;
Ewait_29 .event/or E_0x5c239942a4b0, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0x5c23994353e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399435220_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994350a0_0, 0, 1;
    %load/vec4 v0x5c23994353e0_0;
    %load/vec4 v0x5c2399435220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399434fe0_0, 0, 1;
    %load/vec4 v0x5c2399434450_0;
    %store/vec4 v0x5c2399434f00_0, 0, 8;
    %load/vec4 v0x5c2399434530_0;
    %store/vec4 v0x5c2399435160_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5c23993f87e0;
T_56 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399439b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c239943a5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994392d0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5c2399439db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c239943a5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c23994392d0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x5c2399439a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %fork t_65, S_0x5c23993f9010;
    %jmp t_64;
    .scope S_0x5c23993f9010;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c23993f9210_0, 0, 32;
T_56.6 ; Top of for-loop
    %load/vec4 v0x5c23993f9210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_56.7, 5;
    %load/vec4 v0x5c23993f9210_0;
    %load/vec4 v0x5c23994392d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_56.9, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5c23993f9210_0;
    %assign/vec4/off/d v0x5c239943a5a0_0, 4, 5;
    %jmp T_56.10;
T_56.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5c23993f9210_0;
    %assign/vec4/off/d v0x5c239943a5a0_0, 4, 5;
T_56.10 ;
T_56.8 ; for-loop step statement
    %load/vec4 v0x5c23993f9210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c23993f9210_0, 0, 32;
    %jmp T_56.6;
T_56.7 ; for-loop exit label
    %end;
    .scope S_0x5c23993f87e0;
t_64 %join;
    %load/vec4 v0x5c23994392d0_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_56.11, 4;
    %load/vec4 v0x5c23994392d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5c23994392d0_0, 0;
T_56.11 ;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5c23993f87e0;
T_57 ;
Ewait_30 .event/or E_0x5c23993f1170, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0x5c239943a3e0_0;
    %and/r;
    %store/vec4 v0x5c239943a080_0, 0, 1;
    %load/vec4 v0x5c239943a300_0;
    %and/r;
    %store/vec4 v0x5c2399439f10_0, 0, 1;
    %load/vec4 v0x5c239943a4c0_0;
    %store/vec4 v0x5c239943a260_0, 0, 4;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x5c2399449c50;
T_58 ;
    %wait E_0x5c239944a110;
    %load/vec4 v0x5c239944a430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944a950_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5c239944a600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %ix/getv 4, v0x5c239944a4d0_0;
    %load/vec4a v0x5c239944a170, 4;
    %assign/vec4 v0x5c239944a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944a950_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944a950_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5c2399449c50;
T_59 ;
    %wait E_0x5c23991c8970;
    %load/vec4 v0x5c239944a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x5c239944a310_0;
    %ix/getv 3, v0x5c239944a6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c239944a170, 0, 4;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5c23994479c0;
T_60 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399449010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399449910_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5c2399448df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399449910_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x5c23994499f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %fork t_67, S_0x5c2399448390;
    %jmp t_66;
    .scope S_0x5c2399448390;
t_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2399448540_0, 0, 32;
T_60.6 ; Top of for-loop
    %load/vec4 v0x5c2399448540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_60.7, 5;
    %load/vec4 v0x5c23994492d0_0;
    %load/vec4 v0x5c2399448540_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_60.9, 4;
    %load/vec4 v0x5c2399448f50_0;
    %load/vec4 v0x5c2399448540_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x5c2399449910_0;
    %pad/u 32;
    %load/vec4 v0x5c2399448540_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c2399448c50, 0, 4;
    %load/vec4 v0x5c2399449910_0;
    %pad/u 32;
    %load/vec4 v0x5c2399448540_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x5c2399449910_0, 0;
T_60.9 ;
T_60.8 ; for-loop step statement
    %load/vec4 v0x5c2399448540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2399448540_0, 0, 32;
    %jmp T_60.6;
T_60.7 ; for-loop exit label
    %end;
    .scope S_0x5c23994479c0;
t_66 %join;
T_60.4 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5c23994479c0;
T_61 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399449010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_61.2, 8;
    %load/vec4 v0x5c2399449230_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_61.2;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399449750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399449830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5c2399448df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c2399449750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399449830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %jmp T_61.4;
T_61.3 ;
    %load/vec4 v0x5c2399449170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.7, 9;
    %load/vec4 v0x5c2399449530_0;
    %nor/r;
    %and;
T_61.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.5, 8;
    %load/vec4 v0x5c2399449750_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c2399449750_0, 0;
    %load/vec4 v0x5c23994490b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %load/vec4 v0x5c2399448d10_0;
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %jmp T_61.12;
T_61.8 ;
    %load/vec4 v0x5c2399448d10_0;
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %jmp T_61.12;
T_61.9 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_61.13, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399449830_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %jmp T_61.14;
T_61.13 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_61.15, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5c2399449830_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399449830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
T_61.15 ;
T_61.14 ;
    %jmp T_61.12;
T_61.10 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_61.17, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399449830_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %jmp T_61.18;
T_61.17 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_61.19, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399449830_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %jmp T_61.20;
T_61.19 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_61.21, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5c2399449830_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
    %jmp T_61.22;
T_61.21 ;
    %load/vec4 v0x5c23994489d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_61.23, 4;
    %load/vec4 v0x5c2399448d10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x5c2399449830_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c23994489d0_0, 0;
T_61.23 ;
T_61.22 ;
T_61.20 ;
T_61.18 ;
    %jmp T_61.12;
T_61.12 ;
    %pop/vec4 1;
    %jmp T_61.6;
T_61.5 ;
    %load/vec4 v0x5c2399449530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.27, 9;
    %load/vec4 v0x5c2399449170_0;
    %and;
T_61.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.25, 8;
    %load/vec4 v0x5c2399449830_0;
    %assign/vec4 v0x5c2399448ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c2399448b90_0, 0;
T_61.25 ;
T_61.6 ;
T_61.4 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5c23994479c0;
T_62 ;
Ewait_31 .event/or E_0x5c2399448320, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0x5c2399449910_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c2399449750_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c23994495d0_0, 0, 1;
    %load/vec4 v0x5c2399449910_0;
    %load/vec4 v0x5c2399449750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c2399449530_0, 0, 1;
    %load/vec4 v0x5c2399448ab0_0;
    %store/vec4 v0x5c2399449470_0, 0, 8;
    %load/vec4 v0x5c2399448b90_0;
    %store/vec4 v0x5c2399449690_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5c2399447050;
T_63 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239944b350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944c1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239944bcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239944c060_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5c239944b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944c1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239944c060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239944bcc0_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x5c239944bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944c1c0_0, 0;
    %load/vec4 v0x5c239944b830_0;
    %load/vec4 v0x5c239944bcc0_0;
    %add;
    %assign/vec4 v0x5c239944c060_0, 0;
    %load/vec4 v0x5c239944bcc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5c239944bcc0_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944c1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239944c060_0, 0;
T_63.5 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5c2399447050;
T_64 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239944b350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c239944ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944bb60_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x5c239944b4b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.4, 8;
    %load/vec4 v0x5c239944b610_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.4;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5c239944ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944bb60_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x5c239944b140_0;
    %load/vec4 v0x5c239944c120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.5, 8;
    %load/vec4 v0x5c239944ae60_0;
    %pad/u 8;
    %load/vec4 v0x5c239944b6b0_0;
    %cmp/u;
    %jmp/0xz  T_64.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944ad90_0, 0;
    %load/vec4 v0x5c239944ae60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5c239944ae60_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944ad90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944bb60_0, 0;
T_64.8 ;
T_64.5 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5c239943f020;
T_65 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239943f690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943fee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994400a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5c239943f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c239943fee0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994400a0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x5c239943f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v0x5c239943f5b0_0;
    %assign/vec4 v0x5c239943fee0_0, 0;
    %load/vec4 v0x5c239943fa80_0;
    %assign/vec4 v0x5c23994400a0_0, 0;
T_65.4 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5c239943f020;
T_66 ;
Ewait_32 .event/or E_0x5c239943f490, E_0x0;
    %wait Ewait_32;
    %load/vec4 v0x5c239943f5b0_0;
    %pad/u 16;
    %load/vec4 v0x5c239943fa80_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x5c239943fc40_0, 0, 16;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5c239943f020;
T_67 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239943f690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c239943ffc0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5c239943f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c239943ffc0_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x5c239943f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x5c239943ffc0_0;
    %load/vec4 v0x5c239943fc40_0;
    %add;
    %assign/vec4 v0x5c239943ffc0_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5c239943f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5c239943f7d0_0;
    %assign/vec4 v0x5c239943ffc0_0, 0;
T_67.6 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5c239943f020;
T_68 ;
Ewait_33 .event/or E_0x5c239943f410, E_0x0;
    %wait Ewait_33;
    %load/vec4 v0x5c239943fee0_0;
    %store/vec4 v0x5c239943fb60_0, 0, 8;
    %load/vec4 v0x5c23994400a0_0;
    %store/vec4 v0x5c239943fe00_0, 0, 8;
    %load/vec4 v0x5c239943ffc0_0;
    %store/vec4 v0x5c239943fd20_0, 0, 16;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5c2399440890;
T_69 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399440f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994416f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994418b0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5c2399441200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994416f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994418b0_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x5c2399440fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x5c2399440e20_0;
    %assign/vec4 v0x5c23994416f0_0, 0;
    %load/vec4 v0x5c23994412d0_0;
    %assign/vec4 v0x5c23994418b0_0, 0;
T_69.4 ;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5c2399440890;
T_70 ;
Ewait_34 .event/or E_0x5c2399440d00, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0x5c2399440e20_0;
    %pad/u 16;
    %load/vec4 v0x5c23994412d0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x5c2399441450_0, 0, 16;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5c2399440890;
T_71 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399440f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c23994417d0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5c2399441200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c23994417d0_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x5c2399440fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x5c23994417d0_0;
    %load/vec4 v0x5c2399441450_0;
    %add;
    %assign/vec4 v0x5c23994417d0_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x5c2399441160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x5c2399441070_0;
    %assign/vec4 v0x5c23994417d0_0, 0;
T_71.6 ;
T_71.5 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5c2399440890;
T_72 ;
Ewait_35 .event/or E_0x5c2399440c80, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0x5c23994416f0_0;
    %store/vec4 v0x5c2399441370_0, 0, 8;
    %load/vec4 v0x5c23994418b0_0;
    %store/vec4 v0x5c2399441610_0, 0, 8;
    %load/vec4 v0x5c23994417d0_0;
    %store/vec4 v0x5c2399441530_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5c23994420c0;
T_73 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994427f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399443100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994432c0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5c2399442bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399443100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c23994432c0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x5c23994428c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x5c2399442710_0;
    %assign/vec4 v0x5c2399443100_0, 0;
    %load/vec4 v0x5c2399442ca0_0;
    %assign/vec4 v0x5c23994432c0_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5c23994420c0;
T_74 ;
Ewait_36 .event/or E_0x5c23994425f0, E_0x0;
    %wait Ewait_36;
    %load/vec4 v0x5c2399442710_0;
    %pad/u 16;
    %load/vec4 v0x5c2399442ca0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x5c2399442e60_0, 0, 16;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5c23994420c0;
T_75 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c23994427f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c23994431e0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5c2399442bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c23994431e0_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x5c23994428c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %load/vec4 v0x5c23994431e0_0;
    %load/vec4 v0x5c2399442e60_0;
    %add;
    %assign/vec4 v0x5c23994431e0_0, 0;
    %jmp T_75.5;
T_75.4 ;
    %load/vec4 v0x5c2399442ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %load/vec4 v0x5c23994429b0_0;
    %assign/vec4 v0x5c23994431e0_0, 0;
T_75.6 ;
T_75.5 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5c23994420c0;
T_76 ;
Ewait_37 .event/or E_0x5c2399442570, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0x5c2399443100_0;
    %store/vec4 v0x5c2399442d80_0, 0, 8;
    %load/vec4 v0x5c23994432c0_0;
    %store/vec4 v0x5c2399443020_0, 0, 8;
    %load/vec4 v0x5c23994431e0_0;
    %store/vec4 v0x5c2399442f40_0, 0, 16;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5c2399443b20;
T_77 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399444220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399444a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399444bd0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5c2399444510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399444a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c2399444bd0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0x5c23994442c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x5c2399444140_0;
    %assign/vec4 v0x5c2399444a10_0, 0;
    %load/vec4 v0x5c23994445b0_0;
    %assign/vec4 v0x5c2399444bd0_0, 0;
T_77.4 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5c2399443b20;
T_78 ;
Ewait_38 .event/or E_0x5c2399444020, E_0x0;
    %wait Ewait_38;
    %load/vec4 v0x5c2399444140_0;
    %pad/u 16;
    %load/vec4 v0x5c23994445b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x5c2399444770_0, 0, 16;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5c2399443b20;
T_79 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c2399444220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c2399444af0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x5c2399444510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c2399444af0_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v0x5c23994442c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %load/vec4 v0x5c2399444af0_0;
    %load/vec4 v0x5c2399444770_0;
    %add;
    %assign/vec4 v0x5c2399444af0_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x5c2399444470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %load/vec4 v0x5c2399444360_0;
    %assign/vec4 v0x5c2399444af0_0, 0;
T_79.6 ;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5c2399443b20;
T_80 ;
Ewait_39 .event/or E_0x5c2399443fa0, E_0x0;
    %wait Ewait_39;
    %load/vec4 v0x5c2399444a10_0;
    %store/vec4 v0x5c2399444690_0, 0, 8;
    %load/vec4 v0x5c2399444bd0_0;
    %store/vec4 v0x5c2399444930_0, 0, 8;
    %load/vec4 v0x5c2399444af0_0;
    %store/vec4 v0x5c2399444850_0, 0, 16;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x5c23993d5550;
T_81 ;
Ewait_40 .event/or E_0x5c239930bb70, E_0x0;
    %wait Ewait_40;
    %load/vec4 v0x5c239944ce20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0x5c239944d230_0;
    %store/vec4 v0x5c239944da10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944d920_0, 0, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x5c239944ce20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_81.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944da10_0, 0, 1;
    %load/vec4 v0x5c239944d230_0;
    %store/vec4 v0x5c239944d920_0, 0, 1;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x5c23993d5550;
T_82 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239944c950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944dd30_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5c239944cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944d5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944dd30_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x5c239944cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944d5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944dd30_0, 0;
T_82.4 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5c23993d5550;
T_83 ;
    %wait E_0x5c239930c820;
    %load/vec4 v0x5c239944c950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944dba0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5c239944cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944dba0_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0x5c239944d790_0;
    %load/vec4 v0x5c239944de70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c239944dba0_0, 0;
    %jmp T_83.5;
T_83.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c239944dba0_0, 0;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5c239936eb90;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944e260_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0x5c239936eb90;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x5c239944e260_0;
    %inv;
    %store/vec4 v0x5c239944e260_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x5c239936eb90;
T_86 ;
    %vpi_call/w 3 46 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c239936eb90 {0 0 0};
    %end;
    .thread T_86;
    .scope S_0x5c239936eb90;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944e5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944e800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c239944ea70_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c239944eda0_0, 0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5c239944e320_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c239944e520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c239944e3c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5c239944e460_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5c239944e680_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5c239944eb30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c239944ec90_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5c239944ebd0_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5c239944e9d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944e930_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c239944e740_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c239944e5e0_0, 0, 1;
    %vpi_func 3 72 "$fopen" 32, "sram.mem", "r" {0 0 0};
    %store/vec4 v0x5c239944e160_0, 0, 32;
    %load/vec4 v0x5c239944e160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.0, 4;
    %vpi_call/w 3 74 "$display", "Error opening file!" {0 0 0};
    %vpi_call/w 3 75 "$finish" {0 0 0};
T_87.0 ;
T_87.2 ;
    %vpi_func 3 78 "$feof" 32, v0x5c239944e160_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_87.3, 8;
    %vpi_func 3 79 "$fscanf" 32, v0x5c239944e160_0, "%h\012", v0x5c239944f010_0 {0 0 0};
    %store/vec4 v0x5c239944f0d0_0, 0, 32;
    %load/vec4 v0x5c239944f0d0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_87.4, 4;
    %vpi_call/w 3 81 "$display", "Error reading data from file!" {0 0 0};
    %vpi_call/w 3 82 "$finish" {0 0 0};
T_87.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c239944ef70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c239944ea70_0, 0, 2;
    %load/vec4 v0x5c239944f010_0;
    %store/vec4 v0x5c239944e320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0x5c239944eda0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5c239944eda0_0, 0, 8;
    %jmp T_87.2;
T_87.3 ;
    %load/vec4 v0x5c239944eda0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5c239944e3c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944ef70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c239944eda0_0, 0, 8;
    %vpi_call/w 3 93 "$fclose", v0x5c239944e160_0 {0 0 0};
    %vpi_func 3 96 "$fopen" 32, "sram.mem", "r" {0 0 0};
    %store/vec4 v0x5c239944e160_0, 0, 32;
    %load/vec4 v0x5c239944e160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.6, 4;
    %vpi_call/w 3 98 "$display", "Error opening file!" {0 0 0};
    %vpi_call/w 3 99 "$finish" {0 0 0};
T_87.6 ;
T_87.8 ;
    %vpi_func 3 102 "$feof" 32, v0x5c239944e160_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_87.9, 8;
    %vpi_func 3 103 "$fscanf" 32, v0x5c239944e160_0, "%h\012", v0x5c239944f010_0 {0 0 0};
    %store/vec4 v0x5c239944f0d0_0, 0, 32;
    %load/vec4 v0x5c239944f0d0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_87.10, 4;
    %vpi_call/w 3 105 "$display", "Error reading data from file!" {0 0 0};
    %vpi_call/w 3 106 "$finish" {0 0 0};
T_87.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c239944ef70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c239944ea70_0, 0, 2;
    %load/vec4 v0x5c239944f010_0;
    %store/vec4 v0x5c239944e320_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0x5c239944eda0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5c239944eda0_0, 0, 8;
    %jmp T_87.8;
T_87.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c239944ef70_0, 0, 1;
    %vpi_call/w 3 115 "$fclose", v0x5c239944e160_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c239944e930_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 120 "$finish" {0 0 0};
    %end;
    .thread T_87;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "./tb_top.sv";
    "./top.sv";
    "./input_router/top.sv";
    "./input_router/address_generator.sv";
    "./input_router/controller.sv";
    "./memory/sram.sv";
    "./input_router/row_group.sv";
    "./input_router/row_router.sv";
    "./input_router/address_comparator.sv";
    "./memory/miso_fifo.sv";
    "./memory/mpp_fifo.sv";
    "./input_router/tile_reader.sv";
    "./systolic_array/systolic_array.sv";
    "./systolic_array/pe.sv";
    "weight_router.sv";
