
OMNI-BOT_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00027538  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003348  080277d8  080277d8  000287d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802ab20  0802ab20  0002c294  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802ab20  0802ab20  0002bb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802ab28  0802ab28  0002c294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802ab28  0802ab28  0002bb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802ab2c  0802ab2c  0002bb2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000294  24000000  0802ab30  0002c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001cf54  24000298  0802adc4  0002c298  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2401d1ec  0802adc4  0002d1ec  2**0
                  ALLOC
 11 .lwip_sec     00004a60  30000000  30000000  0002d000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0002c294  2**0
                  CONTENTS, READONLY
 13 .debug_info   00047924  00000000  00000000  0002c2c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a15f  00000000  00000000  00073be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000032b0  00000000  00000000  0007dd48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002757  00000000  00000000  00080ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0005321e  00000000  00000000  0008374f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00050d32  00000000  00000000  000d696d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001c7c6a  00000000  00000000  0012769f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002ef309  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000eac0  00000000  00000000  002ef34c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  002fde0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000298 	.word	0x24000298
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080277c0 	.word	0x080277c0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400029c 	.word	0x2400029c
 80002dc:	080277c0 	.word	0x080277c0

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <le_i16>:
typedef enum { WAIT_AA1, WAIT_AA2, COLLECT } st_t;
static st_t st = WAIT_AA1;
static uint8_t pkt[19];
static uint8_t k = 0;

static inline int16_t le_i16(const uint8_t *p) {
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return (int16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3301      	adds	r3, #1
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	b21b      	sxth	r3, r3
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	b21b      	sxth	r3, r3
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <wrap180f>:

static inline float wrap180f(float a) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	ed87 0a01 	vstr	s0, [r7, #4]
  while (a > 180.0f) a -= 360.0f;
 8000c86:	e007      	b.n	8000c98 <wrap180f+0x1c>
 8000c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c8c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000ce4 <wrap180f+0x68>
 8000c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c94:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c9c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ce8 <wrap180f+0x6c>
 8000ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca8:	dcee      	bgt.n	8000c88 <wrap180f+0xc>
  while (a < -180.0f) a += 360.0f;
 8000caa:	e007      	b.n	8000cbc <wrap180f+0x40>
 8000cac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000ce4 <wrap180f+0x68>
 8000cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cb8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cec <wrap180f+0x70>
 8000cc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ccc:	d4ee      	bmi.n	8000cac <wrap180f+0x30>
  return a;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	ee07 3a90 	vmov	s15, r3
}
 8000cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	43b40000 	.word	0x43b40000
 8000ce8:	43340000 	.word	0x43340000
 8000cec:	c3340000 	.word	0xc3340000

08000cf0 <BNO_RVC_Init>:

void BNO_RVC_Init(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  // Reset published sample + parser state.
  // Note: UART RX is armed in main.c (HAL_UART_Receive_IT).
  g_latest.valid = 0;
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <BNO_RVC_Init+0x28>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
  g_seq = 0;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <BNO_RVC_Init+0x2c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
  st = WAIT_AA1;
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <BNO_RVC_Init+0x30>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
  k = 0;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <BNO_RVC_Init+0x34>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	240002b4 	.word	0x240002b4
 8000d1c:	240002e0 	.word	0x240002e0
 8000d20:	240002e4 	.word	0x240002e4
 8000d24:	240002fb 	.word	0x240002fb

08000d28 <BNO_RVC_OnByte>:



// Call this from HAL_UART_RxCpltCallback when USART2 receives 1 byte
void BNO_RVC_OnByte(uint8_t b)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b094      	sub	sp, #80	@ 0x50
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  switch (st) {
 8000d32:	4b98      	ldr	r3, [pc, #608]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d023      	beq.n	8000d82 <BNO_RVC_OnByte+0x5a>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	f300 8125 	bgt.w	8000f8a <BNO_RVC_OnByte+0x262>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <BNO_RVC_OnByte+0x22>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d00b      	beq.n	8000d60 <BNO_RVC_OnByte+0x38>
        // resync for next packet
        st = WAIT_AA1;
      }
      break;
  }
}
 8000d48:	e11f      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      if (b == 0xAA) { pkt[0] = b; st = WAIT_AA2; }
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2baa      	cmp	r3, #170	@ 0xaa
 8000d4e:	f040 8119 	bne.w	8000f84 <BNO_RVC_OnByte+0x25c>
 8000d52:	4a91      	ldr	r2, [pc, #580]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	7013      	strb	r3, [r2, #0]
 8000d58:	4b8e      	ldr	r3, [pc, #568]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
      break;
 8000d5e:	e111      	b.n	8000f84 <BNO_RVC_OnByte+0x25c>
      if (b == 0xAA) { pkt[1] = b; k = 2; st = COLLECT; }
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2baa      	cmp	r3, #170	@ 0xaa
 8000d64:	d109      	bne.n	8000d7a <BNO_RVC_OnByte+0x52>
 8000d66:	4a8c      	ldr	r2, [pc, #560]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	7053      	strb	r3, [r2, #1]
 8000d6c:	4b8b      	ldr	r3, [pc, #556]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	4b88      	ldr	r3, [pc, #544]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	701a      	strb	r2, [r3, #0]
      break;
 8000d78:	e107      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      else st = WAIT_AA1;
 8000d7a:	4b86      	ldr	r3, [pc, #536]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
      break;
 8000d80:	e103      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      pkt[k++] = b;
 8000d82:	4b86      	ldr	r3, [pc, #536]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	b2d1      	uxtb	r1, r2
 8000d8a:	4a84      	ldr	r2, [pc, #528]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d8c:	7011      	strb	r1, [r2, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4a81      	ldr	r2, [pc, #516]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	5453      	strb	r3, [r2, r1]
      if (k >= sizeof(pkt)) {
 8000d96:	4b81      	ldr	r3, [pc, #516]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b12      	cmp	r3, #18
 8000d9c:	f240 80f4 	bls.w	8000f88 <BNO_RVC_OnByte+0x260>
        uint8_t sum = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        for (int i = 2; i <= 17; i++) sum = (uint8_t)(sum + pkt[i]);
 8000da6:	2302      	movs	r3, #2
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000daa:	e00b      	b.n	8000dc4 <BNO_RVC_OnByte+0x9c>
 8000dac:	4a7a      	ldr	r2, [pc, #488]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db0:	4413      	add	r3, r2
 8000db2:	781a      	ldrb	r2, [r3, #0]
 8000db4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000db8:	4413      	add	r3, r2
 8000dba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc6:	2b11      	cmp	r3, #17
 8000dc8:	ddf0      	ble.n	8000dac <BNO_RVC_OnByte+0x84>
        if (sum == pkt[18]) {
 8000dca:	4b73      	ldr	r3, [pc, #460]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dcc:	7c9b      	ldrb	r3, [r3, #18]
 8000dce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	f040 80d2 	bne.w	8000f7c <BNO_RVC_OnByte+0x254>
          bno_rvc_sample_t s = {0};
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	222c      	movs	r2, #44	@ 0x2c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f023 f951 	bl	8024088 <memset>
          s.index     = pkt[2];
 8000de6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000de8:	789b      	ldrb	r3, [r3, #2]
 8000dea:	727b      	strb	r3, [r7, #9]
          s.yaw_cdeg  = le_i16(&pkt[3]);
 8000dec:	486c      	ldr	r0, [pc, #432]	@ (8000fa0 <BNO_RVC_OnByte+0x278>)
 8000dee:	f7ff ff2f 	bl	8000c50 <le_i16>
 8000df2:	4603      	mov	r3, r0
 8000df4:	817b      	strh	r3, [r7, #10]
          s.pitch_cdeg= le_i16(&pkt[5]);
 8000df6:	486b      	ldr	r0, [pc, #428]	@ (8000fa4 <BNO_RVC_OnByte+0x27c>)
 8000df8:	f7ff ff2a 	bl	8000c50 <le_i16>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	81bb      	strh	r3, [r7, #12]
          s.roll_cdeg = le_i16(&pkt[7]);
 8000e00:	4869      	ldr	r0, [pc, #420]	@ (8000fa8 <BNO_RVC_OnByte+0x280>)
 8000e02:	f7ff ff25 	bl	8000c50 <le_i16>
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
          s.ax_mg     = le_i16(&pkt[9]);
 8000e0a:	4868      	ldr	r0, [pc, #416]	@ (8000fac <BNO_RVC_OnByte+0x284>)
 8000e0c:	f7ff ff20 	bl	8000c50 <le_i16>
 8000e10:	4603      	mov	r3, r0
 8000e12:	823b      	strh	r3, [r7, #16]
          s.ay_mg     = le_i16(&pkt[11]);
 8000e14:	4866      	ldr	r0, [pc, #408]	@ (8000fb0 <BNO_RVC_OnByte+0x288>)
 8000e16:	f7ff ff1b 	bl	8000c50 <le_i16>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	827b      	strh	r3, [r7, #18]
          s.az_mg     = le_i16(&pkt[13]);
 8000e1e:	4865      	ldr	r0, [pc, #404]	@ (8000fb4 <BNO_RVC_OnByte+0x28c>)
 8000e20:	f7ff ff16 	bl	8000c50 <le_i16>
 8000e24:	4603      	mov	r3, r0
 8000e26:	82bb      	strh	r3, [r7, #20]
          s.yaw_deg = 0.01f * (float)s.yaw_cdeg;
 8000e28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e2c:	ee07 3a90 	vmov	s15, r3
 8000e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e34:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3c:	edc7 7a06 	vstr	s15, [r7, #24]
          s.pitch_deg = 0.01f * (float)s.pitch_cdeg;
 8000e40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e54:	edc7 7a07 	vstr	s15, [r7, #28]
          s.roll_deg = 0.01f * (float)s.roll_cdeg;
 8000e58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e5c:	ee07 3a90 	vmov	s15, r3
 8000e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e64:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6c:	edc7 7a08 	vstr	s15, [r7, #32]
          const float mg_to_mps2 = 9.80665e-3f;
 8000e70:	4b52      	ldr	r3, [pc, #328]	@ (8000fbc <BNO_RVC_OnByte+0x294>)
 8000e72:	643b      	str	r3, [r7, #64]	@ 0x40
          s.ax_mps2 = mg_to_mps2 * (float)s.ax_mg;
 8000e74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e78:	ee07 3a90 	vmov	s15, r3
 8000e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e80:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e88:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
          s.ay_mps2 = mg_to_mps2 * (float)s.ay_mg;
 8000e8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e90:	ee07 3a90 	vmov	s15, r3
 8000e94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e98:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
          s.az_mps2 = mg_to_mps2 * (float)s.az_mg;
 8000ea4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
          if (have_prev) {
 8000ebc:	4b40      	ldr	r3, [pc, #256]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d036      	beq.n	8000f32 <BNO_RVC_OnByte+0x20a>
            uint8_t di = (uint8_t)(s.index - prev_idx);  // wraps naturally
 8000ec4:	7a7a      	ldrb	r2, [r7, #9]
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            if (di == 0) di = 1;                         // avoid /0 if weird
 8000ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <BNO_RVC_OnByte+0x1b6>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            float dt = 0.01f * (float)di;                // 100 Hz base period
 8000ede:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ee2:	ee07 3a90 	vmov	s15, r3
 8000ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eea:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ef2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            float dyaw_deg = wrap180f(s.yaw_deg - prev_yaw);
 8000ef6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000efa:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f04:	eeb0 0a67 	vmov.f32	s0, s15
 8000f08:	f7ff feb8 	bl	8000c7c <wrap180f>
 8000f0c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
            float yawrate_deg_s = dyaw_deg / dt;
 8000f10:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8000f14:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            s.yawrate_rad_s = yawrate_deg_s * (float)(M_PI / 180.0);
 8000f20:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f24:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000fcc <BNO_RVC_OnByte+0x2a4>
 8000f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000f30:	e005      	b.n	8000f3e <BNO_RVC_OnByte+0x216>
            s.yawrate_rad_s = 0.0f;
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
            have_prev = 1;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
          prev_idx = s.index;
 8000f3e:	7a7a      	ldrb	r2, [r7, #9]
 8000f40:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000f42:	701a      	strb	r2, [r3, #0]
          prev_yaw = s.yaw_deg;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000f48:	6013      	str	r3, [r2, #0]
          g_seq++;
 8000f4a:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f52:	6013      	str	r3, [r2, #0]
          g_latest = s;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f56:	461d      	mov	r5, r3
 8000f58:	f107 0408 	add.w	r4, r7, #8
 8000f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f64:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f68:	e885 0007 	stmia.w	r5, {r0, r1, r2}
          g_latest.valid = 1;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
          g_seq++;
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3301      	adds	r3, #1
 8000f78:	4a15      	ldr	r2, [pc, #84]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f7a:	6013      	str	r3, [r2, #0]
        st = WAIT_AA1;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
      break;
 8000f82:	e001      	b.n	8000f88 <BNO_RVC_OnByte+0x260>
      break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      break;
 8000f88:	bf00      	nop
}
 8000f8a:	bf00      	nop
 8000f8c:	3750      	adds	r7, #80	@ 0x50
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bdb0      	pop	{r4, r5, r7, pc}
 8000f92:	bf00      	nop
 8000f94:	240002e4 	.word	0x240002e4
 8000f98:	240002e8 	.word	0x240002e8
 8000f9c:	240002fb 	.word	0x240002fb
 8000fa0:	240002eb 	.word	0x240002eb
 8000fa4:	240002ed 	.word	0x240002ed
 8000fa8:	240002ef 	.word	0x240002ef
 8000fac:	240002f1 	.word	0x240002f1
 8000fb0:	240002f3 	.word	0x240002f3
 8000fb4:	240002f5 	.word	0x240002f5
 8000fb8:	3c23d70a 	.word	0x3c23d70a
 8000fbc:	3c20ac12 	.word	0x3c20ac12
 8000fc0:	240002fc 	.word	0x240002fc
 8000fc4:	240002fd 	.word	0x240002fd
 8000fc8:	24000300 	.word	0x24000300
 8000fcc:	3c8efa35 	.word	0x3c8efa35
 8000fd0:	240002e0 	.word	0x240002e0
 8000fd4:	240002b4 	.word	0x240002b4

08000fd8 <BNO_RVC_GetLatest>:

bool BNO_RVC_GetLatest(bno_rvc_sample_t *out)
{
 8000fd8:	b4b0      	push	{r4, r5, r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if (!out) return false;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e021      	b.n	800102e <BNO_RVC_GetLatest+0x56>

  // simple seq-based consistency check (avoid tearing)
  uint32_t s1, s2;
  do {
    s1 = g_seq;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	60fb      	str	r3, [r7, #12]
    *out = g_latest;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BNO_RVC_GetLatest+0x64>)
 8000ff4:	461c      	mov	r4, r3
 8000ff6:	4615      	mov	r5, r2
 8000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s2 = g_seq;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60bb      	str	r3, [r7, #8]
  } while ((s1 != s2) || (s1 & 1u));
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	429a      	cmp	r2, r3
 8001014:	d1e9      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1e4      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>

  return (out->valid != 0);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
}
 800102e:	4618      	mov	r0, r3
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	bcb0      	pop	{r4, r5, r7}
 8001036:	4770      	bx	lr
 8001038:	240002e0 	.word	0x240002e0
 800103c:	240002b4 	.word	0x240002b4

08001040 <BNO_RVC_UpdateMain>:

// Calculate linear acceleration (gravity compensated) and update main variables
void BNO_RVC_UpdateMain(double *yaw_out, double *yawrate_out, 
                        double *ax_out, double *ay_out, double *az_out)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b0ac      	sub	sp, #176	@ 0xb0
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
  bno_rvc_sample_t imu;
  if (!BNO_RVC_GetLatest(&imu)) return;
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ffc0 	bl	8000fd8 <BNO_RVC_GetLatest>
 8001058:	4603      	mov	r3, r0
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	f040 80a9 	bne.w	80011b8 <BNO_RVC_UpdateMain+0x178>
  
  // Convert angles to radians
  const double deg2rad = M_PI / 180.0;
 8001066:	a356      	add	r3, pc, #344	@ (adr r3, 80011c0 <BNO_RVC_UpdateMain+0x180>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
  const double pitch_rad = (double)imu.pitch_deg * deg2rad;
 8001070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001074:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001078:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 800107c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001080:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
  const double roll_rad = (double)imu.roll_deg * deg2rad;
 8001084:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001088:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800108c:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 8001090:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001094:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
  
  // Gravity constant (m/s^2)
  const double g = 9.80665;
 8001098:	a34b      	add	r3, pc, #300	@ (adr r3, 80011c8 <BNO_RVC_UpdateMain+0x188>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
  
  // Swap pitch/roll in calculation - sensor reports them opposite to body convention
  const double cp = cos(roll_rad);   // Use roll for pitch calc
 80010a2:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010a6:	f025 fc0f 	bl	80268c8 <cos>
 80010aa:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
  const double sp = sin(roll_rad);
 80010ae:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010b2:	f025 fc55 	bl	8026960 <sin>
 80010b6:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
  const double cr = cos(pitch_rad);  // Use pitch for roll calc
 80010ba:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010be:	f025 fc03 	bl	80268c8 <cos>
 80010c2:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78
  const double sr = sin(pitch_rad);
 80010c6:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010ca:	f025 fc49 	bl	8026960 <sin>
 80010ce:	ed87 0b1c 	vstr	d0, [r7, #112]	@ 0x70
  
  // Accelerometer measures -g rotated into body frame
  const double gx = -g * sp;
 80010d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80010d6:	eeb1 7b47 	vneg.f64	d7, d7
 80010da:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80010de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010e2:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
  const double gy = g * sr * cp;
 80010e6:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 80010ea:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80010ee:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010f2:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 80010f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010fa:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
  const double gz = g * cr * cp;
 80010fe:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001102:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001106:	ee26 7b07 	vmul.f64	d7, d6, d7
 800110a:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 800110e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001112:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
  
  // Linear acceleration = measured - gravity component
  const double ax_linear = (double)imu.ax_mps2 - gx;
 8001116:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800111a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800111e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001122:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001126:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
  const double ay_linear = (double)imu.ay_mps2 - gy;
 800112a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800112e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001132:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001136:	ee36 7b47 	vsub.f64	d7, d6, d7
 800113a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
  const double az_linear = (double)imu.az_mps2 - gz;
 800113e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001142:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001146:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800114a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800114e:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
  
  // Write to output variables
  if (yaw_out) *yaw_out = -(double)imu.yaw_deg;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <BNO_RVC_UpdateMain+0x12a>
 8001158:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800115c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001160:	eeb1 7b47 	vneg.f64	d7, d7
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	ed83 7b00 	vstr	d7, [r3]
  if (yawrate_out) *yawrate_out = -(double)imu.yawrate_rad_s;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d008      	beq.n	8001182 <BNO_RVC_UpdateMain+0x142>
 8001170:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001174:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001178:	eeb1 7b47 	vneg.f64	d7, d7
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	ed83 7b00 	vstr	d7, [r3]
  if (ax_out) *ax_out = ax_linear;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d004      	beq.n	8001192 <BNO_RVC_UpdateMain+0x152>
 8001188:	6879      	ldr	r1, [r7, #4]
 800118a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800118e:	e9c1 2300 	strd	r2, r3, [r1]
  if (ay_out) *ay_out = ay_linear;
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <BNO_RVC_UpdateMain+0x162>
 8001198:	6839      	ldr	r1, [r7, #0]
 800119a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800119e:	e9c1 2300 	strd	r2, r3, [r1]
  if (az_out) *az_out = az_linear;
 80011a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d007      	beq.n	80011ba <BNO_RVC_UpdateMain+0x17a>
 80011aa:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80011ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011b2:	e9c1 2300 	strd	r2, r3, [r1]
 80011b6:	e000      	b.n	80011ba <BNO_RVC_UpdateMain+0x17a>
  if (!BNO_RVC_GetLatest(&imu)) return;
 80011b8:	bf00      	nop
}
 80011ba:	37b0      	adds	r7, #176	@ 0xb0
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	a2529d39 	.word	0xa2529d39
 80011c4:	3f91df46 	.word	0x3f91df46
 80011c8:	3a92a305 	.word	0x3a92a305
 80011cc:	40239d01 	.word	0x40239d01

080011d0 <set_motor_dir>:
static const double BREAKAWAY_RPM = 14.0;
static const double NEG_INTEG_CAP_RATIO = 0.50;

// Helper function to set motor direction via GPIO
static inline void set_motor_dir(int motor_idx, int direction)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    GPIO_TypeDef* ports[3] = { DIR1_GPIO_Port, DIR2_GPIO_Port, DIR3_GPIO_Port };
 80011da:	4a13      	ldr	r2, [pc, #76]	@ (8001228 <set_motor_dir+0x58>)
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80011e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[3] = { DIR1_Pin, DIR2_Pin, DIR3_Pin };
 80011e6:	4a11      	ldr	r2, [pc, #68]	@ (800122c <set_motor_dir+0x5c>)
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011f0:	6018      	str	r0, [r3, #0]
 80011f2:	3304      	adds	r3, #4
 80011f4:	8019      	strh	r1, [r3, #0]
    
    // direction: +1 = forward (LOW), -1 = reverse (HIGH)
    HAL_GPIO_WritePin(ports[motor_idx], pins[motor_idx], 
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	3320      	adds	r3, #32
 80011fc:	443b      	add	r3, r7
 80011fe:	f853 0c0c 	ldr.w	r0, [r3, #-12]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	3320      	adds	r3, #32
 8001208:	443b      	add	r3, r7
 800120a:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	bfd4      	ite	le
 8001214:	2301      	movle	r3, #1
 8001216:	2300      	movgt	r3, #0
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	f00d f834 	bl	800e288 <HAL_GPIO_WritePin>
                      (direction > 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
}
 8001220:	bf00      	nop
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	080277d8 	.word	0x080277d8
 800122c:	080277e4 	.word	0x080277e4

08001230 <sign_with_deadband>:

static inline int sign_with_deadband(double x, double deadband)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	ed87 0b02 	vstr	d0, [r7, #8]
 800123a:	ed87 1b00 	vstr	d1, [r7]
    if (x >  deadband) return +1;
 800123e:	ed97 6b02 	vldr	d6, [r7, #8]
 8001242:	ed97 7b00 	vldr	d7, [r7]
 8001246:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	dd01      	ble.n	8001254 <sign_with_deadband+0x24>
 8001250:	2301      	movs	r3, #1
 8001252:	e00e      	b.n	8001272 <sign_with_deadband+0x42>
    if (x < -deadband) return -1;
 8001254:	ed97 7b00 	vldr	d7, [r7]
 8001258:	eeb1 7b47 	vneg.f64	d7, d7
 800125c:	ed97 6b02 	vldr	d6, [r7, #8]
 8001260:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001268:	d502      	bpl.n	8001270 <sign_with_deadband+0x40>
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	e000      	b.n	8001272 <sign_with_deadband+0x42>
    return 0; // inside deadband
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <PWM_SetMaxRpmLimit>:

void PWM_SetMaxRpmLimit(double max_rpm)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	ed87 0b00 	vstr	d0, [r7]
    const double min_rpm = 1.0;
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <PWM_SetMaxRpmLimit+0x48>)
 8001290:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if (max_rpm < min_rpm)
 8001294:	ed97 6b00 	vldr	d6, [r7]
 8001298:	ed97 7b02 	vldr	d7, [r7, #8]
 800129c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80012a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a4:	d505      	bpl.n	80012b2 <PWM_SetMaxRpmLimit+0x32>
    {
        s_dynamic_rpm_limit = min_rpm;
 80012a6:	4909      	ldr	r1, [pc, #36]	@ (80012cc <PWM_SetMaxRpmLimit+0x4c>)
 80012a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012ac:	e9c1 2300 	strd	r2, r3, [r1]
    }
    else
    {
        s_dynamic_rpm_limit = max_rpm;
    }
}
 80012b0:	e004      	b.n	80012bc <PWM_SetMaxRpmLimit+0x3c>
        s_dynamic_rpm_limit = max_rpm;
 80012b2:	4906      	ldr	r1, [pc, #24]	@ (80012cc <PWM_SetMaxRpmLimit+0x4c>)
 80012b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012b8:	e9c1 2300 	strd	r2, r3, [r1]
}
 80012bc:	bf00      	nop
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	3ff00000 	.word	0x3ff00000
 80012cc:	24000008 	.word	0x24000008

080012d0 <PWM>:
{
    return s_dynamic_rpm_limit;
}

void PWM(double rpm[3], double dt)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b0c4      	sub	sp, #272	@ 0x110
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80012de:	6018      	str	r0, [r3, #0]
 80012e0:	463b      	mov	r3, r7
 80012e2:	ed83 0b00 	vstr	d0, [r3]
    enum { N_MOTORS = 3 };
    const double rpm_limit = fmax(s_dynamic_rpm_limit, 1.0);
 80012e6:	4bc4      	ldr	r3, [pc, #784]	@ (80015f8 <PWM+0x328>)
 80012e8:	ed93 7b00 	vldr	d7, [r3]
 80012ec:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 80012f0:	eeb0 0b47 	vmov.f64	d0, d7
 80012f4:	f025 fb80 	bl	80269f8 <fmax>
 80012f8:	ed87 0b34 	vstr	d0, [r7, #208]	@ 0xd0
    const double breakaway_pwm = (double)PWM_RANGE * 0.045;
 80012fc:	a3b8      	add	r3, pc, #736	@ (adr r3, 80015e0 <PWM+0x310>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
    static const double MOTOR_POL[3] = { WHEEL1_SIGN, WHEEL2_SIGN, WHEEL3_SIGN };

    // Store previous *signed* duty cycle command (0 to PWM_RANGE)
    static double cmd_prev[N_MOTORS] = {0};

    const double FLIP_THRESH_RPM   = 10.0;                 // must be near-stop to reverse
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4bbc      	ldr	r3, [pc, #752]	@ (80015fc <PWM+0x32c>)
 800130c:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
    const double FLIP_THRESH_CMD   = (double)PWM_RANGE * 0.05; // must be near-zero to reverse
 8001310:	a3b5      	add	r3, pc, #724	@ (adr r3, 80015e8 <PWM+0x318>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8

    // ---------------------------------
    // 1) Direction selection / safe flip
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001320:	e0ba      	b.n	8001498 <PWM+0x1c8>
    {
        sp_rpm[i] = MOTOR_POL[i] * speed[i] * sixtyon2pi;
 8001322:	4ab7      	ldr	r2, [pc, #732]	@ (8001600 <PWM+0x330>)
 8001324:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	4413      	add	r3, r2
 800132c:	ed93 6b00 	vldr	d6, [r3]
 8001330:	4ab4      	ldr	r2, [pc, #720]	@ (8001604 <PWM+0x334>)
 8001332:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	4413      	add	r3, r2
 800133a:	ed93 7b00 	vldr	d7, [r3]
 800133e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001342:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 80015f0 <PWM+0x320>
 8001346:	ee27 7b06 	vmul.f64	d7, d7, d6
 800134a:	4aaf      	ldr	r2, [pc, #700]	@ (8001608 <PWM+0x338>)
 800134c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	4413      	add	r3, r2
 8001354:	ed83 7b00 	vstr	d7, [r3]
        if (sp_rpm[i] > rpm_limit) sp_rpm[i] = rpm_limit;
 8001358:	4aab      	ldr	r2, [pc, #684]	@ (8001608 <PWM+0x338>)
 800135a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	4413      	add	r3, r2
 8001362:	ed93 7b00 	vldr	d7, [r3]
 8001366:	ed97 6b34 	vldr	d6, [r7, #208]	@ 0xd0
 800136a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800136e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001372:	d508      	bpl.n	8001386 <PWM+0xb6>
 8001374:	4aa4      	ldr	r2, [pc, #656]	@ (8001608 <PWM+0x338>)
 8001376:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800137a:	00db      	lsls	r3, r3, #3
 800137c:	18d1      	adds	r1, r2, r3
 800137e:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8001382:	e9c1 2300 	strd	r2, r3, [r1]
        if (sp_rpm[i] < -rpm_limit) sp_rpm[i] = -rpm_limit;
 8001386:	4aa0      	ldr	r2, [pc, #640]	@ (8001608 <PWM+0x338>)
 8001388:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	4413      	add	r3, r2
 8001390:	ed93 6b00 	vldr	d6, [r3]
 8001394:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001398:	eeb1 7b47 	vneg.f64	d7, d7
 800139c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80013a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a4:	d50a      	bpl.n	80013bc <PWM+0xec>
 80013a6:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 80013aa:	eeb1 7b47 	vneg.f64	d7, d7
 80013ae:	4a96      	ldr	r2, [pc, #600]	@ (8001608 <PWM+0x338>)
 80013b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4413      	add	r3, r2
 80013b8:	ed83 7b00 	vstr	d7, [r3]

        const int req_dir = sign_with_deadband(sp_rpm[i], DB_RPM); // -1/0/+1
 80013bc:	4a92      	ldr	r2, [pc, #584]	@ (8001608 <PWM+0x338>)
 80013be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	4413      	add	r3, r2
 80013c6:	ed93 7b00 	vldr	d7, [r3]
 80013ca:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80013ce:	eeb0 1b46 	vmov.f64	d1, d6
 80013d2:	eeb0 0b47 	vmov.f64	d0, d7
 80013d6:	f7ff ff2b 	bl	8001230 <sign_with_deadband>
 80013da:	6278      	str	r0, [r7, #36]	@ 0x24
        int new_dir = dir_state[i];
 80013dc:	4a8b      	ldr	r2, [pc, #556]	@ (800160c <PWM+0x33c>)
 80013de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

        if (req_dir == 0)
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d107      	bne.n	8001400 <PWM+0x130>
        {
            new_dir = dir_state[i]; // keep last in deadband
 80013f0:	4a86      	ldr	r2, [pc, #536]	@ (800160c <PWM+0x33c>)
 80013f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80013f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80013fe:	e039      	b.n	8001474 <PWM+0x1a4>
        }
        else if (req_dir != dir_state[i])
 8001400:	4a82      	ldr	r2, [pc, #520]	@ (800160c <PWM+0x33c>)
 8001402:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800140c:	429a      	cmp	r2, r3
 800140e:	d031      	beq.n	8001474 <PWM+0x1a4>
        {
            const double wheel_rpm_mag = fabs(rpm[i]);
 8001410:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800141a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	4413      	add	r3, r2
 8001422:	ed93 7b00 	vldr	d7, [r3]
 8001426:	eeb0 7bc7 	vabs.f64	d7, d7
 800142a:	ed87 7b06 	vstr	d7, [r7, #24]
            const double prev_cmd_mag  = cmd_prev[i];
 800142e:	f107 0310 	add.w	r3, r7, #16
 8001432:	4619      	mov	r1, r3
 8001434:	4a76      	ldr	r2, [pc, #472]	@ (8001610 <PWM+0x340>)
 8001436:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	4413      	add	r3, r2
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	e9c1 2300 	strd	r2, r3, [r1]

            if (wheel_rpm_mag < FLIP_THRESH_RPM && prev_cmd_mag < FLIP_THRESH_CMD)
 8001446:	ed97 6b06 	vldr	d6, [r7, #24]
 800144a:	ed97 7b30 	vldr	d7, [r7, #192]	@ 0xc0
 800144e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	d50d      	bpl.n	8001474 <PWM+0x1a4>
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	ed93 6b00 	vldr	d6, [r3]
 8001460:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 8001464:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146c:	d502      	bpl.n	8001474 <PWM+0x1a4>
            {
                new_dir = req_dir;
 800146e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001470:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
            }
        }

        dir_state[i] = new_dir;
 8001474:	4965      	ldr	r1, [pc, #404]	@ (800160c <PWM+0x33c>)
 8001476:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800147a:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800147e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        set_motor_dir(i, new_dir);  // Set GPIO direction pin
 8001482:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8001486:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800148a:	f7ff fea1 	bl	80011d0 <set_motor_dir>
    for (int i = 0; i < N_MOTORS; i++)
 800148e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001492:	3301      	adds	r3, #1
 8001494:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001498:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800149c:	2b02      	cmp	r3, #2
 800149e:	f77f af40 	ble.w	8001322 <PWM+0x52>
    }

    // ---------------------------------
    // 2) PI + FF (magnitude), 0-100% duty cycle
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014a8:	e36c      	b.n	8001b84 <PWM+0x8b4>
    {
        const int chosen_dir = dir_state[i];
 80014aa:	4a58      	ldr	r2, [pc, #352]	@ (800160c <PWM+0x33c>)
 80014ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80014b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

        // Determine what sign the setpoint wants (if outside deadband)
        const double sp = sp_rpm[i];
 80014b8:	4a53      	ldr	r2, [pc, #332]	@ (8001608 <PWM+0x338>)
 80014ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
        const int want_dir = (fabs(sp) > DB_RPM) ? (sp >= 0.0 ? +1 : -1) : chosen_dir;
 80014ca:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 80014ce:	eeb0 7bc7 	vabs.f64	d7, d7
 80014d2:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80014d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014de:	dd0b      	ble.n	80014f8 <PWM+0x228>
 80014e0:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 80014e4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80014e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ec:	db01      	blt.n	80014f2 <PWM+0x222>
 80014ee:	2301      	movs	r3, #1
 80014f0:	e004      	b.n	80014fc <PWM+0x22c>
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	e001      	b.n	80014fc <PWM+0x22c>
 80014f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80014fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

        // If the setpoint wants opposite sign but we haven't flipped yet -> coast at zero
        double sp_mag = fabs(sp);
 8001500:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 8001504:	eeb0 7bc7 	vabs.f64	d7, d7
 8001508:	ed87 7b3e 	vstr	d7, [r7, #248]	@ 0xf8
        if (want_dir != chosen_dir)
 800150c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001510:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001514:	429a      	cmp	r2, r3
 8001516:	d005      	beq.n	8001524 <PWM+0x254>
        {
            sp_mag = 0.0; // command zero until flip allowed
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
        }

        if (sp_mag < ZERO_GUARD_RPM)
 8001524:	ed97 7b3e 	vldr	d7, [r7, #248]	@ 0xf8
 8001528:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800152c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001534:	d579      	bpl.n	800162a <PWM+0x35a>
        {
            integ[i] = 0.0;
 8001536:	4a37      	ldr	r2, [pc, #220]	@ (8001614 <PWM+0x344>)
 8001538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	18d1      	adds	r1, r2, r3
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	f04f 0300 	mov.w	r3, #0
 8001548:	e9c1 2300 	strd	r2, r3, [r1]
            cmd_prev[i] = 0.0;
 800154c:	4a30      	ldr	r2, [pc, #192]	@ (8001610 <PWM+0x340>)
 800154e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	18d1      	adds	r1, r2, r3
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	e9c1 2300 	strd	r2, r3, [r1]
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 8001562:	4a2d      	ldr	r2, [pc, #180]	@ (8001618 <PWM+0x348>)
 8001564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d104      	bne.n	800157a <PWM+0x2aa>
 8001570:	4b2a      	ldr	r3, [pc, #168]	@ (800161c <PWM+0x34c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2200      	movs	r2, #0
 8001576:	635a      	str	r2, [r3, #52]	@ 0x34
            continue;
 8001578:	e2ff      	b.n	8001b7a <PWM+0x8aa>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 800157a:	4a27      	ldr	r2, [pc, #156]	@ (8001618 <PWM+0x348>)
 800157c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001584:	2b04      	cmp	r3, #4
 8001586:	d104      	bne.n	8001592 <PWM+0x2c2>
 8001588:	4b24      	ldr	r3, [pc, #144]	@ (800161c <PWM+0x34c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2300      	movs	r3, #0
 800158e:	6393      	str	r3, [r2, #56]	@ 0x38
            continue;
 8001590:	e2f3      	b.n	8001b7a <PWM+0x8aa>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 8001592:	4a21      	ldr	r2, [pc, #132]	@ (8001618 <PWM+0x348>)
 8001594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159c:	2b08      	cmp	r3, #8
 800159e:	d104      	bne.n	80015aa <PWM+0x2da>
 80015a0:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <PWM+0x34c>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	2300      	movs	r3, #0
 80015a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            continue;
 80015a8:	e2e7      	b.n	8001b7a <PWM+0x8aa>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80015aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001618 <PWM+0x348>)
 80015ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b4:	2b0c      	cmp	r3, #12
 80015b6:	d104      	bne.n	80015c2 <PWM+0x2f2>
 80015b8:	4b18      	ldr	r3, [pc, #96]	@ (800161c <PWM+0x34c>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2300      	movs	r3, #0
 80015be:	6413      	str	r3, [r2, #64]	@ 0x40
            continue;
 80015c0:	e2db      	b.n	8001b7a <PWM+0x8aa>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80015c2:	4a15      	ldr	r2, [pc, #84]	@ (8001618 <PWM+0x348>)
 80015c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015cc:	2b10      	cmp	r3, #16
 80015ce:	d127      	bne.n	8001620 <PWM+0x350>
 80015d0:	4b12      	ldr	r3, [pc, #72]	@ (800161c <PWM+0x34c>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2300      	movs	r3, #0
 80015d6:	6593      	str	r3, [r2, #88]	@ 0x58
            continue;
 80015d8:	e2cf      	b.n	8001b7a <PWM+0x8aa>
 80015da:	bf00      	nop
 80015dc:	f3af 8000 	nop.w
 80015e0:	b851eb85 	.word	0xb851eb85
 80015e4:	4074bb1e 	.word	0x4074bb1e
 80015e8:	cccccccd 	.word	0xcccccccd
 80015ec:	407708cc 	.word	0x407708cc
 80015f0:	66ed23cc 	.word	0x66ed23cc
 80015f4:	4023193d 	.word	0x4023193d
 80015f8:	24000008 	.word	0x24000008
 80015fc:	40240000 	.word	0x40240000
 8001600:	0802a210 	.word	0x0802a210
 8001604:	24000470 	.word	0x24000470
 8001608:	24000320 	.word	0x24000320
 800160c:	24000010 	.word	0x24000010
 8001610:	24000338 	.word	0x24000338
 8001614:	24000308 	.word	0x24000308
 8001618:	0802a200 	.word	0x0802a200
 800161c:	24000684 	.word	0x24000684
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 8001620:	4bcb      	ldr	r3, [pc, #812]	@ (8001950 <PWM+0x680>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	2300      	movs	r3, #0
 8001626:	65d3      	str	r3, [r2, #92]	@ 0x5c
            continue;
 8001628:	e2a7      	b.n	8001b7a <PWM+0x8aa>
        }

        const double y_meas = fabs(rpm[i]);   // magnitude feedback
 800162a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001634:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001638:	6812      	ldr	r2, [r2, #0]
 800163a:	4413      	add	r3, r2
 800163c:	ed93 7b00 	vldr	d7, [r3]
 8001640:	eeb0 7bc7 	vabs.f64	d7, d7
 8001644:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98

        // PI on magnitude
        const double err  = sp_mag - y_meas;
 8001648:	ed97 6b3e 	vldr	d6, [r7, #248]	@ 0xf8
 800164c:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 8001650:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001654:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
        const double rpm_fs_i = fmax(fmin(RPM_FS[i], rpm_limit), 1.0);
 8001658:	4abe      	ldr	r2, [pc, #760]	@ (8001954 <PWM+0x684>)
 800165a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800165e:	00db      	lsls	r3, r3, #3
 8001660:	4413      	add	r3, r2
 8001662:	ed93 7b00 	vldr	d7, [r3]
 8001666:	eeb0 1b47 	vmov.f64	d1, d7
 800166a:	ed97 0b34 	vldr	d0, [r7, #208]	@ 0xd0
 800166e:	f025 f9e0 	bl	8026a32 <fmin>
 8001672:	eeb0 7b40 	vmov.f64	d7, d0
 8001676:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 800167a:	eeb0 0b47 	vmov.f64	d0, d7
 800167e:	f025 f9bb 	bl	80269f8 <fmax>
 8001682:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
        const double kp_eff = (fabs(err) > ERR_FAST_RPM) ? (Kp * KP_FAST_MULT) : Kp;
 8001686:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 800168a:	eeb0 7bc7 	vabs.f64	d7, d7
 800168e:	eeb3 6b02 	vmov.f64	d6, #50	@ 0x41900000  18.0
 8001692:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169a:	dd06      	ble.n	80016aa <PWM+0x3da>
 800169c:	ed9f 6ba0 	vldr	d6, [pc, #640]	@ 8001920 <PWM+0x650>
 80016a0:	ed9f 7ba1 	vldr	d7, [pc, #644]	@ 8001928 <PWM+0x658>
 80016a4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80016a8:	e001      	b.n	80016ae <PWM+0x3de>
 80016aa:	ed9f 7b9d 	vldr	d7, [pc, #628]	@ 8001920 <PWM+0x650>
 80016ae:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80
        const double ki_eff = (fabs(err) > ERR_FAST_RPM) ? (Ki * KI_FAST_MULT) : Ki;
 80016b2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80016b6:	eeb0 7bc7 	vabs.f64	d7, d7
 80016ba:	eeb3 6b02 	vmov.f64	d6, #50	@ 0x41900000  18.0
 80016be:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80016c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c6:	dd06      	ble.n	80016d6 <PWM+0x406>
 80016c8:	eeb2 6b08 	vmov.f64	d6, #40	@ 0x41400000  12.0
 80016cc:	ed9f 7b98 	vldr	d7, [pc, #608]	@ 8001930 <PWM+0x660>
 80016d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80016d4:	e001      	b.n	80016da <PWM+0x40a>
 80016d6:	eeb2 7b08 	vmov.f64	d7, #40	@ 0x41400000  12.0
 80016da:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78

        double u_ff = (sp_mag / rpm_fs_i) * (double)PWM_RANGE;
 80016de:	ed97 5b3e 	vldr	d5, [r7, #248]	@ 0xf8
 80016e2:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 80016e6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80016ea:	ed9f 6b93 	vldr	d6, [pc, #588]	@ 8001938 <PWM+0x668>
 80016ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016f2:	ed87 7b3c 	vstr	d7, [r7, #240]	@ 0xf0
        if ((sp_mag > DB_RPM) && (err > 0.0) && (y_meas < BREAKAWAY_RPM))
 80016f6:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80016fa:	ed97 7b3e 	vldr	d7, [r7, #248]	@ 0xf8
 80016fe:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	dd23      	ble.n	8001750 <PWM+0x480>
 8001708:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 800170c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001714:	dd1c      	ble.n	8001750 <PWM+0x480>
 8001716:	eeb2 6b0c 	vmov.f64	d6, #44	@ 0x41600000  14.0
 800171a:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 800171e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001726:	d513      	bpl.n	8001750 <PWM+0x480>
        {
            u_ff += breakaway_pwm * (1.0 - (y_meas / BREAKAWAY_RPM));
 8001728:	eeb2 5b0c 	vmov.f64	d5, #44	@ 0x41600000  14.0
 800172c:	ed97 6b26 	vldr	d6, [r7, #152]	@ 0x98
 8001730:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001734:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001738:	ee36 6b47 	vsub.f64	d6, d6, d7
 800173c:	ed97 7b32 	vldr	d7, [r7, #200]	@ 0xc8
 8001740:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001744:	ed97 6b3c 	vldr	d6, [r7, #240]	@ 0xf0
 8001748:	ee36 7b07 	vadd.f64	d7, d6, d7
 800174c:	ed87 7b3c 	vstr	d7, [r7, #240]	@ 0xf0
        }

        const double u_fb = kp_eff * err + ki_eff * integ[i];
 8001750:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 8001754:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8001758:	ee26 6b07 	vmul.f64	d6, d6, d7
 800175c:	4a7e      	ldr	r2, [pc, #504]	@ (8001958 <PWM+0x688>)
 800175e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	4413      	add	r3, r2
 8001766:	ed93 5b00 	vldr	d5, [r3]
 800176a:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 800176e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001772:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001776:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70

        double mag_cmd = u_ff + u_fb; // magnitude in duty cycle counts (0..PWM_RANGE)
 800177a:	ed97 6b3c 	vldr	d6, [r7, #240]	@ 0xf0
 800177e:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8001782:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001786:	ed87 7b3a 	vstr	d7, [r7, #232]	@ 0xe8

        // clamp magnitude
        if (mag_cmd < 0.0) mag_cmd = 0.0;
 800178a:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 800178e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001796:	d505      	bpl.n	80017a4 <PWM+0x4d4>
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	f04f 0300 	mov.w	r3, #0
 80017a0:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
        if (mag_cmd > (double)PWM_RANGE) mag_cmd = (double)PWM_RANGE;
 80017a4:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 80017a8:	ed9f 6b63 	vldr	d6, [pc, #396]	@ 8001938 <PWM+0x668>
 80017ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b4:	dd04      	ble.n	80017c0 <PWM+0x4f0>
 80017b6:	a360      	add	r3, pc, #384	@ (adr r3, 8001938 <PWM+0x668>)
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8

        // anti-windup: only integrate if not driving deeper into saturation
        const bool sat_lo = (mag_cmd <= 0.0);
 80017c0:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 80017c4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	bf94      	ite	ls
 80017ce:	2301      	movls	r3, #1
 80017d0:	2300      	movhi	r3, #0
 80017d2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        const bool sat_hi = (mag_cmd >= (double)PWM_RANGE);
 80017d6:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 80017da:	ed9f 6b57 	vldr	d6, [pc, #348]	@ 8001938 <PWM+0x668>
 80017de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	bfac      	ite	ge
 80017e8:	2301      	movge	r3, #1
 80017ea:	2300      	movlt	r3, #0
 80017ec:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
        const bool drives_deeper = (sat_lo && err < 0.0) || (sat_hi && err > 0.0);
 80017f0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <PWM+0x536>
 80017f8:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80017fc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	d40a      	bmi.n	800181c <PWM+0x54c>
 8001806:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800180a:	2b00      	cmp	r3, #0
 800180c:	d008      	beq.n	8001820 <PWM+0x550>
 800180e:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 8001812:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	dd01      	ble.n	8001820 <PWM+0x550>
 800181c:	2301      	movs	r3, #1
 800181e:	e000      	b.n	8001822 <PWM+0x552>
 8001820:	2300      	movs	r3, #0
 8001822:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
 8001826:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

        if (!drives_deeper)
 8001832:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001836:	f083 0301 	eor.w	r3, r3, #1
 800183a:	b2db      	uxtb	r3, r3
 800183c:	2b00      	cmp	r3, #0
 800183e:	d016      	beq.n	800186e <PWM+0x59e>
        {
            integ[i] += err * dt;
 8001840:	4a45      	ldr	r2, [pc, #276]	@ (8001958 <PWM+0x688>)
 8001842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4413      	add	r3, r2
 800184a:	ed93 6b00 	vldr	d6, [r3]
 800184e:	463b      	mov	r3, r7
 8001850:	ed97 5b24 	vldr	d5, [r7, #144]	@ 0x90
 8001854:	ed93 7b00 	vldr	d7, [r3]
 8001858:	ee25 7b07 	vmul.f64	d7, d5, d7
 800185c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001860:	4a3d      	ldr	r2, [pc, #244]	@ (8001958 <PWM+0x688>)
 8001862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4413      	add	r3, r2
 800186a:	ed83 7b00 	vstr	d7, [r3]
        }

        // cap integrator
        const double INTEG_CAP = (0.30 * (double)PWM_RANGE) / fmax(1e-6, ki_eff);
 800186e:	ed9f 1b34 	vldr	d1, [pc, #208]	@ 8001940 <PWM+0x670>
 8001872:	ed97 0b1e 	vldr	d0, [r7, #120]	@ 0x78
 8001876:	f025 f8bf 	bl	80269f8 <fmax>
 800187a:	eeb0 6b40 	vmov.f64	d6, d0
 800187e:	ed9f 5b32 	vldr	d5, [pc, #200]	@ 8001948 <PWM+0x678>
 8001882:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001886:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
        if (integ[i] >  INTEG_CAP) integ[i] =  INTEG_CAP;
 800188a:	4a33      	ldr	r2, [pc, #204]	@ (8001958 <PWM+0x688>)
 800188c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4413      	add	r3, r2
 8001894:	ed93 7b00 	vldr	d7, [r3]
 8001898:	ed97 6b18 	vldr	d6, [r7, #96]	@ 0x60
 800189c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80018a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a4:	d508      	bpl.n	80018b8 <PWM+0x5e8>
 80018a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001958 <PWM+0x688>)
 80018a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	18d1      	adds	r1, r2, r3
 80018b0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80018b4:	e9c1 2300 	strd	r2, r3, [r1]
        if (integ[i] < -NEG_INTEG_CAP_RATIO * INTEG_CAP) integ[i] = -NEG_INTEG_CAP_RATIO * INTEG_CAP;
 80018b8:	4a27      	ldr	r2, [pc, #156]	@ (8001958 <PWM+0x688>)
 80018ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	4413      	add	r3, r2
 80018c2:	ed93 6b00 	vldr	d6, [r3]
 80018c6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80018ca:	eeb1 5b47 	vneg.f64	d5, d7
 80018ce:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80018d2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80018d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	d50e      	bpl.n	80018fe <PWM+0x62e>
 80018e0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80018e4:	eeb1 6b47 	vneg.f64	d6, d7
 80018e8:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80018ec:	ee26 7b07 	vmul.f64	d7, d6, d7
 80018f0:	4a19      	ldr	r2, [pc, #100]	@ (8001958 <PWM+0x688>)
 80018f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	4413      	add	r3, r2
 80018fa:	ed83 7b00 	vstr	d7, [r3]

        // --- Slew limiting (RPM-based, magnitude domain) ---
        const double SLEW_RPM_PER_SEC = 130.0;
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	4b16      	ldr	r3, [pc, #88]	@ (800195c <PWM+0x68c>)
 8001904:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        const double dt_pos = (dt > 0.0) ? dt : 0.0;
 8001908:	463b      	mov	r3, r7
 800190a:	ed93 7b00 	vldr	d7, [r3]
 800190e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	dd23      	ble.n	8001960 <PWM+0x690>
 8001918:	463b      	mov	r3, r7
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	e023      	b.n	8001968 <PWM+0x698>
 8001920:	cccccccd 	.word	0xcccccccd
 8001924:	400ccccc 	.word	0x400ccccc
 8001928:	9999999a 	.word	0x9999999a
 800192c:	3ff59999 	.word	0x3ff59999
 8001930:	9999999a 	.word	0x9999999a
 8001934:	3ff99999 	.word	0x3ff99999
 8001938:	00000000 	.word	0x00000000
 800193c:	40bccb00 	.word	0x40bccb00
 8001940:	a0b5ed8d 	.word	0xa0b5ed8d
 8001944:	3eb0c6f7 	.word	0x3eb0c6f7
 8001948:	99999999 	.word	0x99999999
 800194c:	40a14699 	.word	0x40a14699
 8001950:	24000684 	.word	0x24000684
 8001954:	0802a1e8 	.word	0x0802a1e8
 8001958:	24000308 	.word	0x24000308
 800195c:	40604000 	.word	0x40604000
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        const double slew_rpm_step = SLEW_RPM_PER_SEC * dt_pos; // 1.3 rpm @ 10 ms
 800196c:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8001970:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8001974:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001978:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
        double slew_pwm_step = ((double)PWM_RANGE * slew_rpm_step) / rpm_limit;
 800197c:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8001980:	ed9f 6b87 	vldr	d6, [pc, #540]	@ 8001ba0 <PWM+0x8d0>
 8001984:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001988:	ed97 6b34 	vldr	d6, [r7, #208]	@ 0xd0
 800198c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001990:	ed87 7b38 	vstr	d7, [r7, #224]	@ 0xe0
        if (slew_pwm_step < 0.0) slew_pwm_step = 0.0;
 8001994:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001998:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800199c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a0:	d505      	bpl.n	80019ae <PWM+0x6de>
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	f04f 0300 	mov.w	r3, #0
 80019aa:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
        if (slew_pwm_step > (double)PWM_RANGE) slew_pwm_step = (double)PWM_RANGE;
 80019ae:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 80019b2:	ed9f 6b7b 	vldr	d6, [pc, #492]	@ 8001ba0 <PWM+0x8d0>
 80019b6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	dd04      	ble.n	80019ca <PWM+0x6fa>
 80019c0:	a377      	add	r3, pc, #476	@ (adr r3, 8001ba0 <PWM+0x8d0>)
 80019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c6:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0

        const double prev_mag = cmd_prev[i];
 80019ca:	4a77      	ldr	r2, [pc, #476]	@ (8001ba8 <PWM+0x8d8>)
 80019cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	4413      	add	r3, r2
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        const double targ_mag = mag_cmd;
 80019dc:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80019e0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double final_cmd = targ_mag;
 80019e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019e8:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8

        if (targ_mag < prev_mag)
 80019ec:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 80019f0:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80019f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d519      	bpl.n	8001a32 <PWM+0x762>
        {
            // Slew down (limit how fast duty cycle can decrease)
            const double dm = prev_mag - targ_mag;
 80019fe:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8001a02:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001a06:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a0a:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
            if (dm > slew_pwm_step)
 8001a0e:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8001a12:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001a16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	dd2a      	ble.n	8001a76 <PWM+0x7a6>
            {
                final_cmd = prev_mag - slew_pwm_step;
 8001a20:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8001a24:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001a28:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a2c:	ed87 7b36 	vstr	d7, [r7, #216]	@ 0xd8
 8001a30:	e021      	b.n	8001a76 <PWM+0x7a6>
            }
        }
        else if (targ_mag > prev_mag)
 8001a32:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8001a36:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001a3a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	dd18      	ble.n	8001a76 <PWM+0x7a6>
        {
            // Slew up (limit how fast duty cycle can increase)
            const double dm = targ_mag - prev_mag;
 8001a44:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8001a48:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001a4c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001a50:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
            if (dm > slew_pwm_step)
 8001a54:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001a58:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001a5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a64:	dd07      	ble.n	8001a76 <PWM+0x7a6>
            {
                final_cmd = prev_mag + slew_pwm_step;
 8001a66:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8001a6a:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001a6e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001a72:	ed87 7b36 	vstr	d7, [r7, #216]	@ 0xd8
            }
        }

        // Save for next loop
        cmd_prev[i] = final_cmd;
 8001a76:	4a4c      	ldr	r2, [pc, #304]	@ (8001ba8 <PWM+0x8d8>)
 8001a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	18d1      	adds	r1, r2, r3
 8001a80:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 8001a84:	e9c1 2300 	strd	r2, r3, [r1]

        // Clamp to valid range and set PWM
        if (final_cmd > (double)PWM_MAX) final_cmd = (double)PWM_MAX;
 8001a88:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001a8c:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8001ba0 <PWM+0x8d0>
 8001a90:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a98:	dd04      	ble.n	8001aa4 <PWM+0x7d4>
 8001a9a:	a341      	add	r3, pc, #260	@ (adr r3, 8001ba0 <PWM+0x8d0>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
        if (final_cmd < (double)PWM_MIN) final_cmd = (double)PWM_MIN;
 8001aa4:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001aa8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab0:	d505      	bpl.n	8001abe <PWM+0x7ee>
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
        static int counter = 0;
        /*if (counter++%10==0)
        {
        	printf("%.3f ",final_cmd);
        }*/
        __HAL_TIM_SET_COMPARE(&htim2, CH[i], (uint32_t)final_cmd);
 8001abe:	4a3b      	ldr	r2, [pc, #236]	@ (8001bac <PWM+0x8dc>)
 8001ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d109      	bne.n	8001ae0 <PWM+0x810>
 8001acc:	4b38      	ldr	r3, [pc, #224]	@ (8001bb0 <PWM+0x8e0>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001ad4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ad8:	ee17 2a90 	vmov	r2, s15
 8001adc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ade:	e04c      	b.n	8001b7a <PWM+0x8aa>
 8001ae0:	4a32      	ldr	r2, [pc, #200]	@ (8001bac <PWM+0x8dc>)
 8001ae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	d109      	bne.n	8001b02 <PWM+0x832>
 8001aee:	4b30      	ldr	r3, [pc, #192]	@ (8001bb0 <PWM+0x8e0>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001af6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001afa:	ee17 3a90 	vmov	r3, s15
 8001afe:	6393      	str	r3, [r2, #56]	@ 0x38
 8001b00:	e03b      	b.n	8001b7a <PWM+0x8aa>
 8001b02:	4a2a      	ldr	r2, [pc, #168]	@ (8001bac <PWM+0x8dc>)
 8001b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d109      	bne.n	8001b24 <PWM+0x854>
 8001b10:	4b27      	ldr	r3, [pc, #156]	@ (8001bb0 <PWM+0x8e0>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001b18:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b1c:	ee17 3a90 	vmov	r3, s15
 8001b20:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001b22:	e02a      	b.n	8001b7a <PWM+0x8aa>
 8001b24:	4a21      	ldr	r2, [pc, #132]	@ (8001bac <PWM+0x8dc>)
 8001b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b2e:	2b0c      	cmp	r3, #12
 8001b30:	d109      	bne.n	8001b46 <PWM+0x876>
 8001b32:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <PWM+0x8e0>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001b3a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b3e:	ee17 3a90 	vmov	r3, s15
 8001b42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b44:	e019      	b.n	8001b7a <PWM+0x8aa>
 8001b46:	4a19      	ldr	r2, [pc, #100]	@ (8001bac <PWM+0x8dc>)
 8001b48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b50:	2b10      	cmp	r3, #16
 8001b52:	d109      	bne.n	8001b68 <PWM+0x898>
 8001b54:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <PWM+0x8e0>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001b5c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b60:	ee17 3a90 	vmov	r3, s15
 8001b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b66:	e008      	b.n	8001b7a <PWM+0x8aa>
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <PWM+0x8e0>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001b70:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b74:	ee17 3a90 	vmov	r3, s15
 8001b78:	65d3      	str	r3, [r2, #92]	@ 0x5c
    for (int i = 0; i < N_MOTORS; i++)
 8001b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	f77f ac8e 	ble.w	80014aa <PWM+0x1da>
    }
    //printf("\n");
}
 8001b8e:	bf00      	nop
 8001b90:	bf00      	nop
 8001b92:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	f3af 8000 	nop.w
 8001ba0:	00000000 	.word	0x00000000
 8001ba4:	40bccb00 	.word	0x40bccb00
 8001ba8:	24000338 	.word	0x24000338
 8001bac:	0802a200 	.word	0x0802a200
 8001bb0:	24000684 	.word	0x24000684

08001bb4 <BatteryMonitor_Init>:
extern ADC_HandleTypeDef hadc2;

static float s_last_voltage_v = 0.0f;

void BatteryMonitor_Init(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
	s_last_voltage_v = 0.0f;
 8001bb8:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <BatteryMonitor_Init+0x18>)
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	24000350 	.word	0x24000350

08001bd0 <BatteryMonitor_ReadVoltage_V>:

float BatteryMonitor_ReadVoltage_V(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
	const uint32_t adc_full_scale = 65535u;
 8001bd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bda:	613b      	str	r3, [r7, #16]
	const float vref = 3.3f;
 8001bdc:	4b25      	ldr	r3, [pc, #148]	@ (8001c74 <BatteryMonitor_ReadVoltage_V+0xa4>)
 8001bde:	60fb      	str	r3, [r7, #12]
	const float battery_divider_scale = 11.0f;
 8001be0:	4b25      	ldr	r3, [pc, #148]	@ (8001c78 <BatteryMonitor_ReadVoltage_V+0xa8>)
 8001be2:	60bb      	str	r3, [r7, #8]

	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8001be4:	4825      	ldr	r0, [pc, #148]	@ (8001c7c <BatteryMonitor_ReadVoltage_V+0xac>)
 8001be6:	f006 fa2b 	bl	8008040 <HAL_ADC_Start>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d002      	beq.n	8001bf6 <BatteryMonitor_ReadVoltage_V+0x26>
	{
		return s_last_voltage_v;
 8001bf0:	4b23      	ldr	r3, [pc, #140]	@ (8001c80 <BatteryMonitor_ReadVoltage_V+0xb0>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	e036      	b.n	8001c64 <BatteryMonitor_ReadVoltage_V+0x94>
	}

	if (HAL_ADC_PollForConversion(&hadc2, 5u) != HAL_OK)
 8001bf6:	2105      	movs	r1, #5
 8001bf8:	4820      	ldr	r0, [pc, #128]	@ (8001c7c <BatteryMonitor_ReadVoltage_V+0xac>)
 8001bfa:	f006 fb1f 	bl	800823c <HAL_ADC_PollForConversion>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <BatteryMonitor_ReadVoltage_V+0x40>
	{
		(void)HAL_ADC_Stop(&hadc2);
 8001c04:	481d      	ldr	r0, [pc, #116]	@ (8001c7c <BatteryMonitor_ReadVoltage_V+0xac>)
 8001c06:	f006 fae5 	bl	80081d4 <HAL_ADC_Stop>
		return s_last_voltage_v;
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <BatteryMonitor_ReadVoltage_V+0xb0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	e029      	b.n	8001c64 <BatteryMonitor_ReadVoltage_V+0x94>
	}

	uint32_t raw = HAL_ADC_GetValue(&hadc2);
 8001c10:	481a      	ldr	r0, [pc, #104]	@ (8001c7c <BatteryMonitor_ReadVoltage_V+0xac>)
 8001c12:	f006 fccb 	bl	80085ac <HAL_ADC_GetValue>
 8001c16:	6178      	str	r0, [r7, #20]
	(void)HAL_ADC_Stop(&hadc2);
 8001c18:	4818      	ldr	r0, [pc, #96]	@ (8001c7c <BatteryMonitor_ReadVoltage_V+0xac>)
 8001c1a:	f006 fadb 	bl	80081d4 <HAL_ADC_Stop>

	if (raw > adc_full_scale)
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d901      	bls.n	8001c2a <BatteryMonitor_ReadVoltage_V+0x5a>
	{
		raw = adc_full_scale;
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	617b      	str	r3, [r7, #20]
	}

	const float adc_pin_v = ((float)raw * vref) / (float)adc_full_scale;
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	ee07 3a90 	vmov	s15, r3
 8001c30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c34:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	ee07 3a90 	vmov	s15, r3
 8001c42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c4a:	edc7 7a01 	vstr	s15, [r7, #4]
	s_last_voltage_v = adc_pin_v * battery_divider_scale;
 8001c4e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c52:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c5a:	4b09      	ldr	r3, [pc, #36]	@ (8001c80 <BatteryMonitor_ReadVoltage_V+0xb0>)
 8001c5c:	edc3 7a00 	vstr	s15, [r3]
	return s_last_voltage_v;
 8001c60:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <BatteryMonitor_ReadVoltage_V+0xb0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	ee07 3a90 	vmov	s15, r3
 8001c68:	eeb0 0a67 	vmov.f32	s0, s15
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40533333 	.word	0x40533333
 8001c78:	41300000 	.word	0x41300000
 8001c7c:	2400055c 	.word	0x2400055c
 8001c80:	24000350 	.word	0x24000350

08001c84 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c88:	f3bf 8f4f 	dsb	sy
}
 8001c8c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001c8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <__NVIC_SystemReset+0x24>)
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001c96:	4904      	ldr	r1, [pc, #16]	@ (8001ca8 <__NVIC_SystemReset+0x24>)
 8001c98:	4b04      	ldr	r3, [pc, #16]	@ (8001cac <__NVIC_SystemReset+0x28>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c9e:	f3bf 8f4f 	dsb	sy
}
 8001ca2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <__NVIC_SystemReset+0x20>
 8001ca8:	e000ed00 	.word	0xe000ed00
 8001cac:	05fa0004 	.word	0x05fa0004

08001cb0 <rb_next>:
static const size_t s_cmdTableCount = sizeof(s_cmdTable) / sizeof(s_cmdTable[0]);

/* ------------------------- Ring buffer helpers ------------------------ */

static inline uint16_t rb_next(uint16_t idx)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)((idx + 1u) & (CMD_RX_RING_SIZE - 1u));
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	b29b      	uxth	r3, r3
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <rb_is_empty>:
{
    return (rb_next(s_rbHead) == s_rbTail);
}

static inline bool rb_is_empty(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
    return (s_rbHead == s_rbTail);
 8001cd4:	4b07      	ldr	r3, [pc, #28]	@ (8001cf4 <rb_is_empty+0x24>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <rb_is_empty+0x28>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	bf0c      	ite	eq
 8001ce4:	2301      	moveq	r3, #1
 8001ce6:	2300      	movne	r3, #0
 8001ce8:	b2db      	uxtb	r3, r3
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	24000460 	.word	0x24000460
 8001cf8:	24000462 	.word	0x24000462

08001cfc <rb_push>:

static bool rb_push(uint8_t b)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
    uint16_t next = rb_next(s_rbHead);
 8001d06:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <rb_push+0x48>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff ffcf 	bl	8001cb0 <rb_next>
 8001d12:	4603      	mov	r3, r0
 8001d14:	81fb      	strh	r3, [r7, #14]
    if (next == s_rbTail)
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <rb_push+0x4c>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	89fa      	ldrh	r2, [r7, #14]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d101      	bne.n	8001d26 <rb_push+0x2a>
    {
        // full
        return false;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e00a      	b.n	8001d3c <rb_push+0x40>
    }
    s_rb[s_rbHead] = b;
 8001d26:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <rb_push+0x48>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4a07      	ldr	r2, [pc, #28]	@ (8001d4c <rb_push+0x50>)
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	5453      	strb	r3, [r2, r1]
    s_rbHead = next;
 8001d34:	4a03      	ldr	r2, [pc, #12]	@ (8001d44 <rb_push+0x48>)
 8001d36:	89fb      	ldrh	r3, [r7, #14]
 8001d38:	8013      	strh	r3, [r2, #0]
    return true;
 8001d3a:	2301      	movs	r3, #1
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3710      	adds	r7, #16
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	24000460 	.word	0x24000460
 8001d48:	24000462 	.word	0x24000462
 8001d4c:	24000360 	.word	0x24000360

08001d50 <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
    if (rb_is_empty()) return false;
 8001d58:	f7ff ffba 	bl	8001cd0 <rb_is_empty>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <rb_pop+0x16>
 8001d62:	2300      	movs	r3, #0
 8001d64:	e012      	b.n	8001d8c <rb_pop+0x3c>
    *out = s_rb[s_rbTail];
 8001d66:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <rb_pop+0x44>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <rb_pop+0x48>)
 8001d70:	5c9a      	ldrb	r2, [r3, r2]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	701a      	strb	r2, [r3, #0]
    s_rbTail = rb_next(s_rbTail);
 8001d76:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <rb_pop+0x44>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff97 	bl	8001cb0 <rb_next>
 8001d82:	4603      	mov	r3, r0
 8001d84:	461a      	mov	r2, r3
 8001d86:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <rb_pop+0x44>)
 8001d88:	801a      	strh	r2, [r3, #0]
    return true;
 8001d8a:	2301      	movs	r3, #1
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	24000462 	.word	0x24000462
 8001d98:	24000360 	.word	0x24000360

08001d9c <CMD_Init>:
 * If you already have HAL_UART_RxCpltCallback elsewhere, call CMD_OnUartRxByteFromISR()
 * from your callback and restart HAL_UART_Receive_IT() similarly.
 */

void CMD_Init(UART_HandleTypeDef *huart)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
    s_huart = huart;
 8001da4:	4a08      	ldr	r2, [pc, #32]	@ (8001dc8 <CMD_Init+0x2c>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6013      	str	r3, [r2, #0]

    if (s_txMutex == NULL)
 8001daa:	4b08      	ldr	r3, [pc, #32]	@ (8001dcc <CMD_Init+0x30>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d105      	bne.n	8001dbe <CMD_Init+0x22>
    {
        s_txMutex = xSemaphoreCreateMutex();
 8001db2:	2001      	movs	r0, #1
 8001db4:	f015 ffd9 	bl	8017d6a <xQueueCreateMutex>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <CMD_Init+0x30>)
 8001dbc:	6013      	str	r3, [r2, #0]
    }
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	24000354 	.word	0x24000354
 8001dcc:	2400035c 	.word	0x2400035c

08001dd0 <CMD_StartTask>:

bool CMD_StartTask(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af02      	add	r7, sp, #8
    if (s_cmdTaskHandle != NULL) return true;
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <CMD_StartTask+0x4c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <CMD_StartTask+0x12>
 8001dde:	2301      	movs	r3, #1
 8001de0:	e017      	b.n	8001e12 <CMD_StartTask+0x42>
    if (s_huart == NULL) return false;
 8001de2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <CMD_StartTask+0x50>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <CMD_StartTask+0x1e>
 8001dea:	2300      	movs	r3, #0
 8001dec:	e011      	b.n	8001e12 <CMD_StartTask+0x42>

    BaseType_t ok = xTaskCreate(
 8001dee:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <CMD_StartTask+0x4c>)
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	2302      	movs	r3, #2
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	2300      	movs	r3, #0
 8001df8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001dfc:	4909      	ldr	r1, [pc, #36]	@ (8001e24 <CMD_StartTask+0x54>)
 8001dfe:	480a      	ldr	r0, [pc, #40]	@ (8001e28 <CMD_StartTask+0x58>)
 8001e00:	f016 ffd6 	bl	8018db0 <xTaskCreate>
 8001e04:	6078      	str	r0, [r7, #4]
        NULL,
        CMD_TASK_PRIO,
        &s_cmdTaskHandle
    );

    return (ok == pdPASS);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	bf0c      	ite	eq
 8001e0c:	2301      	moveq	r3, #1
 8001e0e:	2300      	movne	r3, #0
 8001e10:	b2db      	uxtb	r3, r3
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	24000358 	.word	0x24000358
 8001e20:	24000354 	.word	0x24000354
 8001e24:	0802792c 	.word	0x0802792c
 8001e28:	08001e81 	.word	0x08001e81

08001e2c <CMD_OnUartRxByteFromISR>:

/*
 * Optional: if you want to feed bytes from another UART callback location.
 */
void CMD_OnUartRxByteFromISR(uint8_t b)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
    BaseType_t hpw = pdFALSE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
    (void)rb_push(b);               // drop on overflow
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ff5d 	bl	8001cfc <rb_push>
    if (s_cmdTaskHandle)
 8001e42:	4b0d      	ldr	r3, [pc, #52]	@ (8001e78 <CMD_OnUartRxByteFromISR+0x4c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d012      	beq.n	8001e70 <CMD_OnUartRxByteFromISR+0x44>
    {
        vTaskNotifyGiveFromISR(s_cmdTaskHandle, &hpw);
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <CMD_OnUartRxByteFromISR+0x4c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f107 020c 	add.w	r2, r7, #12
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f018 f917 	bl	801a088 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(hpw);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d007      	beq.n	8001e70 <CMD_OnUartRxByteFromISR+0x44>
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <CMD_OnUartRxByteFromISR+0x50>)
 8001e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	f3bf 8f4f 	dsb	sy
 8001e6c:	f3bf 8f6f 	isb	sy
    }
}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	24000358 	.word	0x24000358
 8001e7c:	e000ed04 	.word	0xe000ed04

08001e80 <CMD_Task>:
}
#endif
/* ------------------------------- Task --------------------------------- */

static void CMD_Task(void *argument)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b096      	sub	sp, #88	@ 0x58
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    (void)argument;

    char line[CMD_MAX_LINE + 1u];
    uint32_t lineLen = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	657b      	str	r3, [r7, #84]	@ 0x54

    for (;;)
    {
        // Sleep until we get at least one byte
        (void)ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	2001      	movs	r0, #1
 8001e92:	f018 f8ad 	bl	8019ff0 <ulTaskNotifyTake>

        // Drain ring buffer
        uint8_t b;
        while (rb_pop(&b))
 8001e96:	e023      	b.n	8001ee0 <CMD_Task+0x60>
            // Echo raw UART1 stream to the PC console (printf retarget).
            // This runs in the task context (safe), not in the ISR.
            (void)putchar((int)b);     // or: printf("%c", b);
        #endif

            if (b == '\r')
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	2b0d      	cmp	r3, #13
 8001e9c:	d01f      	beq.n	8001ede <CMD_Task+0x5e>
            {
                // keep ignoring CR for line parsing (but it already got echoed above)
                continue;
            }

            if (b == '\n')
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b0a      	cmp	r3, #10
 8001ea2:	d10d      	bne.n	8001ec0 <CMD_Task+0x40>
            {
                line[lineLen] = '\0';
 8001ea4:	f107 0210 	add.w	r2, r7, #16
 8001ea8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eaa:	4413      	add	r3, r2
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]

#if CMD_ECHO_RX
                CMD_Printf("> %s\r\n", line);
#endif

                CMD_ProcessLine(line);
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 f81d 	bl	8001ef4 <CMD_ProcessLine>
                lineLen = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	657b      	str	r3, [r7, #84]	@ 0x54
                continue;
 8001ebe:	e00f      	b.n	8001ee0 <CMD_Task+0x60>
            }

            // normal char
            if (lineLen < CMD_MAX_LINE)
 8001ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ec4:	d808      	bhi.n	8001ed8 <CMD_Task+0x58>
            {
                line[lineLen++] = (char)b;
 8001ec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec8:	1c5a      	adds	r2, r3, #1
 8001eca:	657a      	str	r2, [r7, #84]	@ 0x54
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	3358      	adds	r3, #88	@ 0x58
 8001ed0:	443b      	add	r3, r7
 8001ed2:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001ed6:	e003      	b.n	8001ee0 <CMD_Task+0x60>
            }
            else
            {
                // overflow -> reset line (or you could keep last CMD_MAX_LINE chars)
                lineLen = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	657b      	str	r3, [r7, #84]	@ 0x54
 8001edc:	e000      	b.n	8001ee0 <CMD_Task+0x60>
                continue;
 8001ede:	bf00      	nop
        while (rb_pop(&b))
 8001ee0:	f107 030f 	add.w	r3, r7, #15
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff33 	bl	8001d50 <rb_pop>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1d3      	bne.n	8001e98 <CMD_Task+0x18>
    {
 8001ef0:	e7cc      	b.n	8001e8c <CMD_Task+0xc>
	...

08001ef4 <CMD_ProcessLine>:
}

/* --------------------------- Parsing logic ---------------------------- */

static void CMD_ProcessLine(char *line)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
    char *s = CMD_Trim(line);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f887 	bl	8002010 <CMD_Trim>
 8001f02:	61f8      	str	r0, [r7, #28]
    if (s[0] == '\0') return;
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d072      	beq.n	8001ff2 <CMD_ProcessLine+0xfe>

    // Numeric-only => ID lookup
    if (CMD_IsPureNumber(s))
 8001f0c:	69f8      	ldr	r0, [r7, #28]
 8001f0e:	f000 f8b5 	bl	800207c <CMD_IsPureNumber>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d01a      	beq.n	8001f4e <CMD_ProcessLine+0x5a>
    {
        uint32_t id = (uint32_t)strtoul(s, NULL, 10);
 8001f18:	220a      	movs	r2, #10
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	69f8      	ldr	r0, [r7, #28]
 8001f1e:	f020 ffa5 	bl	8022e6c <strtoul>
 8001f22:	60f8      	str	r0, [r7, #12]
        const cmd_entry_t *e = CMD_FindById(id);
 8001f24:	68f8      	ldr	r0, [r7, #12]
 8001f26:	f000 f8d7 	bl	80020d8 <CMD_FindById>
 8001f2a:	60b8      	str	r0, [r7, #8]
        if (e && e->fn)
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d008      	beq.n	8001f44 <CMD_ProcessLine+0x50>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d004      	beq.n	8001f44 <CMD_ProcessLine+0x50>
        {
            e->fn(NULL);
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2000      	movs	r0, #0
 8001f40:	4798      	blx	r3
        {
#if CMD_PRINT_UNKNOWN
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
#endif
        }
        return;
 8001f42:	e057      	b.n	8001ff4 <CMD_ProcessLine+0x100>
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
 8001f44:	68f9      	ldr	r1, [r7, #12]
 8001f46:	482d      	ldr	r0, [pc, #180]	@ (8001ffc <CMD_ProcessLine+0x108>)
 8001f48:	f000 f952 	bl	80021f0 <CMD_Printf>
        return;
 8001f4c:	e052      	b.n	8001ff4 <CMD_ProcessLine+0x100>
    }

#if CMD_ENABLE_NAME_COMMANDS
    // Name-based: token = command, remainder = args
    char *cmd = s;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	61bb      	str	r3, [r7, #24]
    while (*s && !isspace((unsigned char)*s)) s++;
 8001f52:	e002      	b.n	8001f5a <CMD_ProcessLine+0x66>
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	3301      	adds	r3, #1
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <CMD_ProcessLine+0x82>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	4a25      	ldr	r2, [pc, #148]	@ (8002000 <CMD_ProcessLine+0x10c>)
 8001f6a:	4413      	add	r3, r2
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	f003 0308 	and.w	r3, r3, #8
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0ee      	beq.n	8001f54 <CMD_ProcessLine+0x60>
    if (*s) { *s++ = '\0'; }
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d004      	beq.n	8001f88 <CMD_ProcessLine+0x94>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	61fa      	str	r2, [r7, #28]
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
    char *args = CMD_Trim(s);
 8001f88:	69f8      	ldr	r0, [r7, #28]
 8001f8a:	f000 f841 	bl	8002010 <CMD_Trim>
 8001f8e:	6178      	str	r0, [r7, #20]

    // Special handling: if command is 'traj' and argument is '2', call cmd_traj2
    if (strcmp(cmd, "traj") == 0 && args && strcmp(args, "2") == 0)
 8001f90:	491c      	ldr	r1, [pc, #112]	@ (8002004 <CMD_ProcessLine+0x110>)
 8001f92:	69b8      	ldr	r0, [r7, #24]
 8001f94:	f7fe f9a4 	bl	80002e0 <strcmp>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10d      	bne.n	8001fba <CMD_ProcessLine+0xc6>
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00a      	beq.n	8001fba <CMD_ProcessLine+0xc6>
 8001fa4:	4918      	ldr	r1, [pc, #96]	@ (8002008 <CMD_ProcessLine+0x114>)
 8001fa6:	6978      	ldr	r0, [r7, #20]
 8001fa8:	f7fe f99a 	bl	80002e0 <strcmp>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d103      	bne.n	8001fba <CMD_ProcessLine+0xc6>
    {
        cmd_traj2(args);
 8001fb2:	6978      	ldr	r0, [r7, #20]
 8001fb4:	f000 fb12 	bl	80025dc <cmd_traj2>
 8001fb8:	e01c      	b.n	8001ff4 <CMD_ProcessLine+0x100>
    }
    else
    {
        const cmd_entry_t *e = CMD_FindByName(cmd);
 8001fba:	69b8      	ldr	r0, [r7, #24]
 8001fbc:	f000 f8b2 	bl	8002124 <CMD_FindByName>
 8001fc0:	6138      	str	r0, [r7, #16]
        if (e && e->fn)
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00f      	beq.n	8001fe8 <CMD_ProcessLine+0xf4>
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00b      	beq.n	8001fe8 <CMD_ProcessLine+0xf4>
        {
            e->fn(args[0] ? args : NULL);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <CMD_ProcessLine+0xec>
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	e000      	b.n	8001fe2 <CMD_ProcessLine+0xee>
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	4790      	blx	r2
 8001fe6:	e005      	b.n	8001ff4 <CMD_ProcessLine+0x100>
        }
        else
        {
#if CMD_PRINT_UNKNOWN
            CMD_Printf("ERR unknown cmd '%s'\r\n", cmd);
 8001fe8:	69b9      	ldr	r1, [r7, #24]
 8001fea:	4808      	ldr	r0, [pc, #32]	@ (800200c <CMD_ProcessLine+0x118>)
 8001fec:	f000 f900 	bl	80021f0 <CMD_Printf>
 8001ff0:	e000      	b.n	8001ff4 <CMD_ProcessLine+0x100>
    if (s[0] == '\0') return;
 8001ff2:	bf00      	nop
#else
#if CMD_PRINT_UNKNOWN
    CMD_Send("ERR expected numeric id\r\n");
#endif
#endif
}
 8001ff4:	3720      	adds	r7, #32
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	08027930 	.word	0x08027930
 8002000:	0802a738 	.word	0x0802a738
 8002004:	080278a0 	.word	0x080278a0
 8002008:	08027948 	.word	0x08027948
 800200c:	0802794c 	.word	0x0802794c

08002010 <CMD_Trim>:

static char *CMD_Trim(char *s)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
    while (isspace((unsigned char)*s)) s++;
 8002018:	e002      	b.n	8002020 <CMD_Trim+0x10>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3301      	adds	r3, #1
 800201e:	607b      	str	r3, [r7, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	4a14      	ldr	r2, [pc, #80]	@ (8002078 <CMD_Trim+0x68>)
 8002028:	4413      	add	r3, r2
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f2      	bne.n	800201a <CMD_Trim+0xa>

    char *end = s + strlen(s);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7fe f9b3 	bl	80003a0 <strlen>
 800203a:	4602      	mov	r2, r0
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4413      	add	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
    while (end > s && isspace((unsigned char)end[-1])) end--;
 8002042:	e002      	b.n	800204a <CMD_Trim+0x3a>
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3b01      	subs	r3, #1
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	429a      	cmp	r2, r3
 8002050:	d90a      	bls.n	8002068 <CMD_Trim+0x58>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	3b01      	subs	r3, #1
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	3301      	adds	r3, #1
 800205a:	4a07      	ldr	r2, [pc, #28]	@ (8002078 <CMD_Trim+0x68>)
 800205c:	4413      	add	r3, r2
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	f003 0308 	and.w	r3, r3, #8
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1ed      	bne.n	8002044 <CMD_Trim+0x34>
    *end = '\0';
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
    return s;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	0802a738 	.word	0x0802a738

0800207c <CMD_IsPureNumber>:

static bool CMD_IsPureNumber(const char *s)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    // allow leading/trailing spaces already trimmed; allow optional + sign
    if (*s == '+') s++;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b2b      	cmp	r3, #43	@ 0x2b
 800208a:	d102      	bne.n	8002092 <CMD_IsPureNumber+0x16>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3301      	adds	r3, #1
 8002090:	607b      	str	r3, [r7, #4]
    if (*s == '\0') return false;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d110      	bne.n	80020bc <CMD_IsPureNumber+0x40>
 800209a:	2300      	movs	r3, #0
 800209c:	e013      	b.n	80020c6 <CMD_IsPureNumber+0x4a>

    while (*s)
    {
        if (!isdigit((unsigned char)*s)) return false;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	3301      	adds	r3, #1
 80020a4:	4a0b      	ldr	r2, [pc, #44]	@ (80020d4 <CMD_IsPureNumber+0x58>)
 80020a6:	4413      	add	r3, r2
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <CMD_IsPureNumber+0x3a>
 80020b2:	2300      	movs	r3, #0
 80020b4:	e007      	b.n	80020c6 <CMD_IsPureNumber+0x4a>
        s++;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	3301      	adds	r3, #1
 80020ba:	607b      	str	r3, [r7, #4]
    while (*s)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1ec      	bne.n	800209e <CMD_IsPureNumber+0x22>
    }
    return true;
 80020c4:	2301      	movs	r3, #1
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	0802a738 	.word	0x0802a738

080020d8 <CMD_FindById>:

static const cmd_entry_t *CMD_FindById(uint32_t id)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 80020e0:	2300      	movs	r3, #0
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	e010      	b.n	8002108 <CMD_FindById+0x30>
    {
        if ((uint32_t)s_cmdTable[i].id == id) return &s_cmdTable[i];
 80020e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <CMD_FindById+0x48>)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	4413      	add	r3, r2
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d104      	bne.n	8002102 <CMD_FindById+0x2a>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	4a08      	ldr	r2, [pc, #32]	@ (8002120 <CMD_FindById+0x48>)
 80020fe:	4413      	add	r3, r2
 8002100:	e007      	b.n	8002112 <CMD_FindById+0x3a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	3301      	adds	r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	220c      	movs	r2, #12
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	4293      	cmp	r3, r2
 800210e:	d3ea      	bcc.n	80020e6 <CMD_FindById+0xe>
    }
    return NULL;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	0802a228 	.word	0x0802a228

08002124 <CMD_FindByName>:

static const cmd_entry_t *CMD_FindByName(const char *name)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800212c:	2300      	movs	r3, #0
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	e018      	b.n	8002164 <CMD_FindByName+0x40>
    {
        const char *n = s_cmdTable[i].name;
 8002132:	4a11      	ldr	r2, [pc, #68]	@ (8002178 <CMD_FindByName+0x54>)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	4413      	add	r3, r2
 800213a:	3304      	adds	r3, #4
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	60bb      	str	r3, [r7, #8]
        if (n && (strcmp(n, name) == 0)) return &s_cmdTable[i];
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00b      	beq.n	800215e <CMD_FindByName+0x3a>
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	68b8      	ldr	r0, [r7, #8]
 800214a:	f7fe f8c9 	bl	80002e0 <strcmp>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d104      	bne.n	800215e <CMD_FindByName+0x3a>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	011b      	lsls	r3, r3, #4
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <CMD_FindByName+0x54>)
 800215a:	4413      	add	r3, r2
 800215c:	e007      	b.n	800216e <CMD_FindByName+0x4a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	3301      	adds	r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	220c      	movs	r2, #12
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4293      	cmp	r3, r2
 800216a:	d3e2      	bcc.n	8002132 <CMD_FindByName+0xe>
    }
    return NULL;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	0802a228 	.word	0x0802a228

0800217c <CMD_Send>:

/* -------------------------- TX helper funcs --------------------------- */

void CMD_Send(const char *s)
{
 800217c:	b590      	push	{r4, r7, lr}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
    if (!s_huart || !s) return;
 8002184:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <CMD_Send+0x6c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d027      	beq.n	80021dc <CMD_Send+0x60>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d024      	beq.n	80021dc <CMD_Send+0x60>

    // Use 100ms timeout instead of blocking forever to prevent deadlock
    if (s_txMutex) {
 8002192:	4b16      	ldr	r3, [pc, #88]	@ (80021ec <CMD_Send+0x70>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d008      	beq.n	80021ac <CMD_Send+0x30>
        if (xSemaphoreTake(s_txMutex, pdMS_TO_TICKS(100)) != pdTRUE) {
 800219a:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <CMD_Send+0x70>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2164      	movs	r1, #100	@ 0x64
 80021a0:	4618      	mov	r0, r3
 80021a2:	f016 fa01 	bl	80185a8 <xQueueSemaphoreTake>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d119      	bne.n	80021e0 <CMD_Send+0x64>
            return;  // Timeout, skip this send
        }
    }
    (void)HAL_UART_Transmit(s_huart, (uint8_t*)s, (uint16_t)strlen(s), 100);
 80021ac:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <CMD_Send+0x6c>)
 80021ae:	681c      	ldr	r4, [r3, #0]
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f7fe f8f5 	bl	80003a0 <strlen>
 80021b6:	4603      	mov	r3, r0
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	2364      	movs	r3, #100	@ 0x64
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	4620      	mov	r0, r4
 80021c0:	f010 ff16 	bl	8012ff0 <HAL_UART_Transmit>
    if (s_txMutex) (void)xSemaphoreGive(s_txMutex);
 80021c4:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <CMD_Send+0x70>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <CMD_Send+0x66>
 80021cc:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <CMD_Send+0x70>)
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	2300      	movs	r3, #0
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	f015 fed5 	bl	8017f84 <xQueueGenericSend>
 80021da:	e002      	b.n	80021e2 <CMD_Send+0x66>
    if (!s_huart || !s) return;
 80021dc:	bf00      	nop
 80021de:	e000      	b.n	80021e2 <CMD_Send+0x66>
            return;  // Timeout, skip this send
 80021e0:	bf00      	nop
}
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd90      	pop	{r4, r7, pc}
 80021e8:	24000354 	.word	0x24000354
 80021ec:	2400035c 	.word	0x2400035c

080021f0 <CMD_Printf>:

static void CMD_Printf(const char *fmt, ...)
{
 80021f0:	b40f      	push	{r0, r1, r2, r3}
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b0a2      	sub	sp, #136	@ 0x88
 80021f6:	af00      	add	r7, sp, #0
    if (!fmt) return;
 80021f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d010      	beq.n	8002222 <CMD_Printf+0x32>

    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 8002200:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002204:	607b      	str	r3, [r7, #4]
    (void)vsnprintf(buf, sizeof(buf), fmt, ap);
 8002206:	f107 0008 	add.w	r0, r7, #8
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002210:	2180      	movs	r1, #128	@ 0x80
 8002212:	f021 fe6d 	bl	8023ef0 <vsniprintf>
    va_end(ap);

    CMD_Send(buf);
 8002216:	f107 0308 	add.w	r3, r7, #8
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ffae 	bl	800217c <CMD_Send>
 8002220:	e000      	b.n	8002224 <CMD_Printf+0x34>
    if (!fmt) return;
 8002222:	bf00      	nop
}
 8002224:	3788      	adds	r7, #136	@ 0x88
 8002226:	46bd      	mov	sp, r7
 8002228:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800222c:	b004      	add	sp, #16
 800222e:	4770      	bx	lr

08002230 <cmd_rotate>:
volatile uint8_t wheel_test_mode = 0;
volatile int8_t wheel_test_index = 0;
volatile double wheel_test_target_rpm = 38.2;
double vdes = 0;
static void cmd_rotate(const char *args)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d015      	beq.n	800226a <cmd_rotate+0x3a>

    char *end = NULL;
 800223e:	2300      	movs	r3, #0
 8002240:	60bb      	str	r3, [r7, #8]
    float wd = strtof(args, &end);
 8002242:	f107 0308 	add.w	r3, r7, #8
 8002246:	4619      	mov	r1, r3
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f020 fccd 	bl	8022be8 <strtof>
 800224e:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	d009      	beq.n	800226e <cmd_rotate+0x3e>

    yawrated = wd;
 800225a:	edd7 7a03 	vldr	s15, [r7, #12]
 800225e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002262:	4b05      	ldr	r3, [pc, #20]	@ (8002278 <cmd_rotate+0x48>)
 8002264:	ed83 7b00 	vstr	d7, [r3]
 8002268:	e002      	b.n	8002270 <cmd_rotate+0x40>
    if (!args) return;
 800226a:	bf00      	nop
 800226c:	e000      	b.n	8002270 <cmd_rotate+0x40>
    if (end == args) return;
 800226e:	bf00      	nop
}
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	24000498 	.word	0x24000498
 800227c:	00000000 	.word	0x00000000

08002280 <cmd_dir>:
static void cmd_dir(const char *args)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d040      	beq.n	8002310 <cmd_dir+0x90>

    char *end = NULL;
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
    float deg = strtof(args, &end);
 8002292:	f107 0308 	add.w	r3, r7, #8
 8002296:	4619      	mov	r1, r3
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f020 fca5 	bl	8022be8 <strtof>
 800229e:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d034      	beq.n	8002314 <cmd_dir+0x94>

    direction = deg * pion180 + 0.261799;   // radians + 15deg offset
 80022aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80022ae:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80022b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002328 <cmd_dir+0xa8>)
 80022b4:	ed93 7b00 	vldr	d7, [r3]
 80022b8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80022bc:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8002320 <cmd_dir+0xa0>
 80022c0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80022c4:	4b19      	ldr	r3, [pc, #100]	@ (800232c <cmd_dir+0xac>)
 80022c6:	ed83 7b00 	vstr	d7, [r3]
    vxd = vdes * cos(direction);
 80022ca:	4b18      	ldr	r3, [pc, #96]	@ (800232c <cmd_dir+0xac>)
 80022cc:	ed93 7b00 	vldr	d7, [r3]
 80022d0:	eeb0 0b47 	vmov.f64	d0, d7
 80022d4:	f024 faf8 	bl	80268c8 <cos>
 80022d8:	eeb0 6b40 	vmov.f64	d6, d0
 80022dc:	4b14      	ldr	r3, [pc, #80]	@ (8002330 <cmd_dir+0xb0>)
 80022de:	ed93 7b00 	vldr	d7, [r3]
 80022e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80022e6:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <cmd_dir+0xb4>)
 80022e8:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 80022ec:	4b0f      	ldr	r3, [pc, #60]	@ (800232c <cmd_dir+0xac>)
 80022ee:	ed93 7b00 	vldr	d7, [r3]
 80022f2:	eeb0 0b47 	vmov.f64	d0, d7
 80022f6:	f024 fb33 	bl	8026960 <sin>
 80022fa:	eeb0 6b40 	vmov.f64	d6, d0
 80022fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <cmd_dir+0xb0>)
 8002300:	ed93 7b00 	vldr	d7, [r3]
 8002304:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <cmd_dir+0xb8>)
 800230a:	ed83 7b00 	vstr	d7, [r3]
 800230e:	e002      	b.n	8002316 <cmd_dir+0x96>
    if (!args) return;
 8002310:	bf00      	nop
 8002312:	e000      	b.n	8002316 <cmd_dir+0x96>
    if (end == args) return;
 8002314:	bf00      	nop
}
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	f3af 8000 	nop.w
 8002320:	97c80842 	.word	0x97c80842
 8002324:	3fd0c150 	.word	0x3fd0c150
 8002328:	0802a2e8 	.word	0x0802a2e8
 800232c:	24000468 	.word	0x24000468
 8002330:	240004a8 	.word	0x240004a8
 8002334:	24000488 	.word	0x24000488
 8002338:	24000490 	.word	0x24000490
 800233c:	00000000 	.word	0x00000000

08002340 <cmd_slow>:

static void cmd_slow(const char *args)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Slow\r\n");
 8002348:	4819      	ldr	r0, [pc, #100]	@ (80023b0 <cmd_slow+0x70>)
 800234a:	f7ff ff17 	bl	800217c <CMD_Send>
    vdes = 0.3;
 800234e:	4919      	ldr	r1, [pc, #100]	@ (80023b4 <cmd_slow+0x74>)
 8002350:	a315      	add	r3, pc, #84	@ (adr r3, 80023a8 <cmd_slow+0x68>)
 8002352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002356:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 800235a:	4b17      	ldr	r3, [pc, #92]	@ (80023b8 <cmd_slow+0x78>)
 800235c:	ed93 7b00 	vldr	d7, [r3]
 8002360:	eeb0 0b47 	vmov.f64	d0, d7
 8002364:	f024 fab0 	bl	80268c8 <cos>
 8002368:	eeb0 6b40 	vmov.f64	d6, d0
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <cmd_slow+0x74>)
 800236e:	ed93 7b00 	vldr	d7, [r3]
 8002372:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002376:	4b11      	ldr	r3, [pc, #68]	@ (80023bc <cmd_slow+0x7c>)
 8002378:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 800237c:	4b0e      	ldr	r3, [pc, #56]	@ (80023b8 <cmd_slow+0x78>)
 800237e:	ed93 7b00 	vldr	d7, [r3]
 8002382:	eeb0 0b47 	vmov.f64	d0, d7
 8002386:	f024 faeb 	bl	8026960 <sin>
 800238a:	eeb0 6b40 	vmov.f64	d6, d0
 800238e:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <cmd_slow+0x74>)
 8002390:	ed93 7b00 	vldr	d7, [r3]
 8002394:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <cmd_slow+0x80>)
 800239a:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, SLOW);
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	33333333 	.word	0x33333333
 80023ac:	3fd33333 	.word	0x3fd33333
 80023b0:	08027964 	.word	0x08027964
 80023b4:	240004a8 	.word	0x240004a8
 80023b8:	24000468 	.word	0x24000468
 80023bc:	24000488 	.word	0x24000488
 80023c0:	24000490 	.word	0x24000490
 80023c4:	00000000 	.word	0x00000000

080023c8 <cmd_med>:
static void cmd_med(const char *args)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Medium\r\n");
 80023d0:	4819      	ldr	r0, [pc, #100]	@ (8002438 <cmd_med+0x70>)
 80023d2:	f7ff fed3 	bl	800217c <CMD_Send>
    vdes = 0.6;
 80023d6:	4919      	ldr	r1, [pc, #100]	@ (800243c <cmd_med+0x74>)
 80023d8:	a315      	add	r3, pc, #84	@ (adr r3, 8002430 <cmd_med+0x68>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 80023e2:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <cmd_med+0x78>)
 80023e4:	ed93 7b00 	vldr	d7, [r3]
 80023e8:	eeb0 0b47 	vmov.f64	d0, d7
 80023ec:	f024 fa6c 	bl	80268c8 <cos>
 80023f0:	eeb0 6b40 	vmov.f64	d6, d0
 80023f4:	4b11      	ldr	r3, [pc, #68]	@ (800243c <cmd_med+0x74>)
 80023f6:	ed93 7b00 	vldr	d7, [r3]
 80023fa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80023fe:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <cmd_med+0x7c>)
 8002400:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8002404:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <cmd_med+0x78>)
 8002406:	ed93 7b00 	vldr	d7, [r3]
 800240a:	eeb0 0b47 	vmov.f64	d0, d7
 800240e:	f024 faa7 	bl	8026960 <sin>
 8002412:	eeb0 6b40 	vmov.f64	d6, d0
 8002416:	4b09      	ldr	r3, [pc, #36]	@ (800243c <cmd_med+0x74>)
 8002418:	ed93 7b00 	vldr	d7, [r3]
 800241c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <cmd_med+0x80>)
 8002422:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, MED);
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	33333333 	.word	0x33333333
 8002434:	3fe33333 	.word	0x3fe33333
 8002438:	0802796c 	.word	0x0802796c
 800243c:	240004a8 	.word	0x240004a8
 8002440:	24000468 	.word	0x24000468
 8002444:	24000488 	.word	0x24000488
 8002448:	24000490 	.word	0x24000490

0800244c <cmd_stop>:

void cmd_stop(const char *args)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Stop\r\n");
 8002454:	480a      	ldr	r0, [pc, #40]	@ (8002480 <cmd_stop+0x34>)
 8002456:	f7ff fe91 	bl	800217c <CMD_Send>
    vxd = 0;
 800245a:	490a      	ldr	r1, [pc, #40]	@ (8002484 <cmd_stop+0x38>)
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	f04f 0300 	mov.w	r3, #0
 8002464:	e9c1 2300 	strd	r2, r3, [r1]
    vyd = 0;
 8002468:	4907      	ldr	r1, [pc, #28]	@ (8002488 <cmd_stop+0x3c>)
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	e9c1 2300 	strd	r2, r3, [r1]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, NEUTRAL);
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	08027978 	.word	0x08027978
 8002484:	24000488 	.word	0x24000488
 8002488:	24000490 	.word	0x24000490

0800248c <cmd_hello>:


static void cmd_hello(const char *args)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
    (void)args;
    BSP_LED_Toggle(LED_RED);
 8002494:	2002      	movs	r0, #2
 8002496:	f004 ff73 	bl	8007380 <BSP_LED_Toggle>
    CMD_Send("hello\r\n");
 800249a:	4803      	ldr	r0, [pc, #12]	@ (80024a8 <cmd_hello+0x1c>)
 800249c:	f7ff fe6e 	bl	800217c <CMD_Send>
}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	08027980 	.word	0x08027980

080024ac <cmd_reset>:

static void cmd_reset(const char *args)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
    (void)args;

    // Optional: tell the phone first
    CMD_Send("resetting...\r\n");
 80024b4:	4806      	ldr	r0, [pc, #24]	@ (80024d0 <cmd_reset+0x24>)
 80024b6:	f7ff fe61 	bl	800217c <CMD_Send>

    // Give UART a moment to flush (FreeRTOS-safe delay)
    vTaskDelay(pdMS_TO_TICKS(50));
 80024ba:	2032      	movs	r0, #50	@ 0x32
 80024bc:	f016 fe56 	bl	801916c <vTaskDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 80024c0:	f3bf 8f4f 	dsb	sy
}
 80024c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024c6:	f3bf 8f6f 	isb	sy
}
 80024ca:	bf00      	nop

    __DSB();
    __ISB();
    NVIC_SystemReset();
 80024cc:	f7ff fbda 	bl	8001c84 <__NVIC_SystemReset>
 80024d0:	08027988 	.word	0x08027988

080024d4 <cmd_help>:
}

static void cmd_help(const char *args)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Commands:\r\n");
 80024dc:	4816      	ldr	r0, [pc, #88]	@ (8002538 <cmd_help+0x64>)
 80024de:	f7ff fe4d 	bl	800217c <CMD_Send>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	e01d      	b.n	8002524 <cmd_help+0x50>
    {
        const cmd_entry_t *e = &s_cmdTable[i];
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	4a13      	ldr	r2, [pc, #76]	@ (800253c <cmd_help+0x68>)
 80024ee:	4413      	add	r3, r2
 80024f0:	60bb      	str	r3, [r7, #8]
#if CMD_ENABLE_NAME_COMMANDS
        CMD_Printf("  %u  %-8s  %s\r\n", (unsigned)e->id, (e->name ? e->name : ""), (e->help ? e->help : ""));
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	881b      	ldrh	r3, [r3, #0]
 80024f6:	4619      	mov	r1, r3
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <cmd_help+0x32>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	e000      	b.n	8002508 <cmd_help+0x34>
 8002506:	4a0e      	ldr	r2, [pc, #56]	@ (8002540 <cmd_help+0x6c>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d002      	beq.n	8002516 <cmd_help+0x42>
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	e000      	b.n	8002518 <cmd_help+0x44>
 8002516:	4b0a      	ldr	r3, [pc, #40]	@ (8002540 <cmd_help+0x6c>)
 8002518:	480a      	ldr	r0, [pc, #40]	@ (8002544 <cmd_help+0x70>)
 800251a:	f7ff fe69 	bl	80021f0 <CMD_Printf>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	3301      	adds	r3, #1
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	220c      	movs	r2, #12
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	4293      	cmp	r3, r2
 800252a:	d3dd      	bcc.n	80024e8 <cmd_help+0x14>
#else
        CMD_Printf("  %u  %s\r\n", (unsigned)e->id, (e->help ? e->help : ""));
#endif
    }
}
 800252c:	bf00      	nop
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	08027998 	.word	0x08027998
 800253c:	0802a228 	.word	0x0802a228
 8002540:	080279a4 	.word	0x080279a4
 8002544:	080279a8 	.word	0x080279a8

08002548 <cmd_traj>:

// ...existing code...
// Implementation for cmd_traj
static void cmd_traj(const char *args)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
    if (!args)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d103      	bne.n	800255e <cmd_traj+0x16>
    {
        CMD_Send("traj requires arg 0 or 1\r\n");
 8002556:	481b      	ldr	r0, [pc, #108]	@ (80025c4 <cmd_traj+0x7c>)
 8002558:	f7ff fe10 	bl	800217c <CMD_Send>
        return;
 800255c:	e02e      	b.n	80025bc <cmd_traj+0x74>
    }

    char *end = NULL;
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
    long value = strtol(args, &end, 10);
 8002562:	f107 0308 	add.w	r3, r7, #8
 8002566:	220a      	movs	r2, #10
 8002568:	4619      	mov	r1, r3
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f020 fc06 	bl	8022d7c <strtol>
 8002570:	60f8      	str	r0, [r7, #12]
    if (end == args)
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	429a      	cmp	r2, r3
 8002578:	d103      	bne.n	8002582 <cmd_traj+0x3a>
    {
        CMD_Send("traj invalid arg\r\n");
 800257a:	4813      	ldr	r0, [pc, #76]	@ (80025c8 <cmd_traj+0x80>)
 800257c:	f7ff fdfe 	bl	800217c <CMD_Send>
        return;
 8002580:	e01c      	b.n	80025bc <cmd_traj+0x74>
    }

    if (value == 1)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d109      	bne.n	800259c <cmd_traj+0x54>
    {
        traj_mode = 1u;
 8002588:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <cmd_traj+0x84>)
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
        UDP_Client_RequestCmd(CMD_START_TRAJ);
 800258e:	2001      	movs	r0, #1
 8002590:	f004 faaa 	bl	8006ae8 <UDP_Client_RequestCmd>
        CMD_Send("traj start\r\n");
 8002594:	480e      	ldr	r0, [pc, #56]	@ (80025d0 <cmd_traj+0x88>)
 8002596:	f7ff fdf1 	bl	800217c <CMD_Send>
 800259a:	e00f      	b.n	80025bc <cmd_traj+0x74>
    }
    else if (value == 0)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <cmd_traj+0x6e>
    {
        traj_mode = 0u;
 80025a2:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <cmd_traj+0x84>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
        UDP_Client_RequestCmd(CMD_STOP_TRAJ);
 80025a8:	2002      	movs	r0, #2
 80025aa:	f004 fa9d 	bl	8006ae8 <UDP_Client_RequestCmd>
        CMD_Send("traj stop\r\n");
 80025ae:	4809      	ldr	r0, [pc, #36]	@ (80025d4 <cmd_traj+0x8c>)
 80025b0:	f7ff fde4 	bl	800217c <CMD_Send>
 80025b4:	e002      	b.n	80025bc <cmd_traj+0x74>
    }
    else
    {
        CMD_Send("traj arg must be 0 or 1\r\n");
 80025b6:	4808      	ldr	r0, [pc, #32]	@ (80025d8 <cmd_traj+0x90>)
 80025b8:	f7ff fde0 	bl	800217c <CMD_Send>
    }
}
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	080279bc 	.word	0x080279bc
 80025c8:	080279d8 	.word	0x080279d8
 80025cc:	240004a0 	.word	0x240004a0
 80025d0:	080279ec 	.word	0x080279ec
 80025d4:	080279fc 	.word	0x080279fc
 80025d8:	08027a08 	.word	0x08027a08

080025dc <cmd_traj2>:

// Implementation for cmd_traj2
static void cmd_traj2(const char *args)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
    if (!args)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d103      	bne.n	80025f2 <cmd_traj2+0x16>
    {
        CMD_Send("traj2 requires arg 2\r\n");
 80025ea:	4813      	ldr	r0, [pc, #76]	@ (8002638 <cmd_traj2+0x5c>)
 80025ec:	f7ff fdc6 	bl	800217c <CMD_Send>
        return;
 80025f0:	e01e      	b.n	8002630 <cmd_traj2+0x54>
    }

    char *end = NULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
    long value = strtol(args, &end, 10);
 80025f6:	f107 0308 	add.w	r3, r7, #8
 80025fa:	220a      	movs	r2, #10
 80025fc:	4619      	mov	r1, r3
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f020 fbbc 	bl	8022d7c <strtol>
 8002604:	60f8      	str	r0, [r7, #12]
    if (end == args)
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	429a      	cmp	r2, r3
 800260c:	d103      	bne.n	8002616 <cmd_traj2+0x3a>
    {
        CMD_Send("traj2 invalid arg\r\n");
 800260e:	480b      	ldr	r0, [pc, #44]	@ (800263c <cmd_traj2+0x60>)
 8002610:	f7ff fdb4 	bl	800217c <CMD_Send>
        return;
 8002614:	e00c      	b.n	8002630 <cmd_traj2+0x54>
    }

    if (value == 2)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d106      	bne.n	800262a <cmd_traj2+0x4e>
    {
        UDP_Client_RequestCmd(CMD_START_RESTART_ROS2);
 800261c:	2003      	movs	r0, #3
 800261e:	f004 fa63 	bl	8006ae8 <UDP_Client_RequestCmd>
        CMD_Send("traj2 start/restart ros2\r\n");
 8002622:	4807      	ldr	r0, [pc, #28]	@ (8002640 <cmd_traj2+0x64>)
 8002624:	f7ff fdaa 	bl	800217c <CMD_Send>
 8002628:	e002      	b.n	8002630 <cmd_traj2+0x54>
    }
    else
    {
        CMD_Send("traj2 arg must be 2\r\n");
 800262a:	4806      	ldr	r0, [pc, #24]	@ (8002644 <cmd_traj2+0x68>)
 800262c:	f7ff fda6 	bl	800217c <CMD_Send>
    }
}
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	08027a24 	.word	0x08027a24
 800263c:	08027a3c 	.word	0x08027a3c
 8002640:	08027a50 	.word	0x08027a50
 8002644:	08027a6c 	.word	0x08027a6c

08002648 <cmd_shutdown>:

static void cmd_shutdown(const char *args)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    (void)args;
    UDP_Client_RequestCmd(CMD_SHUTDOWN_PI5);
 8002650:	2004      	movs	r0, #4
 8002652:	f004 fa49 	bl	8006ae8 <UDP_Client_RequestCmd>
    CMD_Send("shutdown request sent to pi5\r\n");
 8002656:	4803      	ldr	r0, [pc, #12]	@ (8002664 <cmd_shutdown+0x1c>)
 8002658:	f7ff fd90 	bl	800217c <CMD_Send>
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	08027a84 	.word	0x08027a84

08002668 <cmd_wtest>:

static void cmd_wtest(const char *args)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
    if (!args)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d106      	bne.n	8002684 <cmd_wtest+0x1c>
    {
        CMD_Send("wtest usage: wtest <wheel:1..3> <rpm> | wtest off\r\n");
 8002676:	4850      	ldr	r0, [pc, #320]	@ (80027b8 <cmd_wtest+0x150>)
 8002678:	f7ff fd80 	bl	800217c <CMD_Send>
        return;
 800267c:	e099      	b.n	80027b2 <cmd_wtest+0x14a>
    }

    while (isspace((unsigned char)*args)) { args++; }
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3301      	adds	r3, #1
 8002682:	607b      	str	r3, [r7, #4]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	3301      	adds	r3, #1
 800268a:	4a4c      	ldr	r2, [pc, #304]	@ (80027bc <cmd_wtest+0x154>)
 800268c:	4413      	add	r3, r2
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	f003 0308 	and.w	r3, r3, #8
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f2      	bne.n	800267e <cmd_wtest+0x16>

    if (strcmp(args, "off") == 0)
 8002698:	4949      	ldr	r1, [pc, #292]	@ (80027c0 <cmd_wtest+0x158>)
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7fd fe20 	bl	80002e0 <strcmp>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d11b      	bne.n	80026de <cmd_wtest+0x76>
    {
        wheel_test_mode = 0u;
 80026a6:	4b47      	ldr	r3, [pc, #284]	@ (80027c4 <cmd_wtest+0x15c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]
        speed[0] = 0.0;
 80026ac:	4946      	ldr	r1, [pc, #280]	@ (80027c8 <cmd_wtest+0x160>)
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	e9c1 2300 	strd	r2, r3, [r1]
        speed[1] = 0.0;
 80026ba:	4943      	ldr	r1, [pc, #268]	@ (80027c8 <cmd_wtest+0x160>)
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
        speed[2] = 0.0;
 80026c8:	493f      	ldr	r1, [pc, #252]	@ (80027c8 <cmd_wtest+0x160>)
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
        CMD_Send("wtest off\r\n");
 80026d6:	483d      	ldr	r0, [pc, #244]	@ (80027cc <cmd_wtest+0x164>)
 80026d8:	f7ff fd50 	bl	800217c <CMD_Send>
        return;
 80026dc:	e069      	b.n	80027b2 <cmd_wtest+0x14a>
    }

    char *end = NULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
    long wheel = strtol(args, &end, 10);
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	220a      	movs	r2, #10
 80026e8:	4619      	mov	r1, r3
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f020 fb46 	bl	8022d7c <strtol>
 80026f0:	61f8      	str	r0, [r7, #28]
    if (end == args)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d106      	bne.n	8002708 <cmd_wtest+0xa0>
    {
        CMD_Send("wtest invalid wheel index\r\n");
 80026fa:	4835      	ldr	r0, [pc, #212]	@ (80027d0 <cmd_wtest+0x168>)
 80026fc:	f7ff fd3e 	bl	800217c <CMD_Send>
        return;
 8002700:	e057      	b.n	80027b2 <cmd_wtest+0x14a>
    }

    while (isspace((unsigned char)*end)) { end++; }
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	3301      	adds	r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	4a2b      	ldr	r2, [pc, #172]	@ (80027bc <cmd_wtest+0x154>)
 8002710:	4413      	add	r3, r2
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1f2      	bne.n	8002702 <cmd_wtest+0x9a>

    char *end_rpm = NULL;
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]
    double target_rpm = strtod(end, &end_rpm);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f107 0208 	add.w	r2, r7, #8
 8002726:	4611      	mov	r1, r2
 8002728:	4618      	mov	r0, r3
 800272a:	f020 fa51 	bl	8022bd0 <strtod>
 800272e:	ed87 0b04 	vstr	d0, [r7, #16]
    if (end_rpm == end)
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	429a      	cmp	r2, r3
 8002738:	d103      	bne.n	8002742 <cmd_wtest+0xda>
    {
        CMD_Send("wtest invalid rpm\r\n");
 800273a:	4826      	ldr	r0, [pc, #152]	@ (80027d4 <cmd_wtest+0x16c>)
 800273c:	f7ff fd1e 	bl	800217c <CMD_Send>
        return;
 8002740:	e037      	b.n	80027b2 <cmd_wtest+0x14a>
    }

    if (wheel < 1 || wheel > 3)
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	2b00      	cmp	r3, #0
 8002746:	dd02      	ble.n	800274e <cmd_wtest+0xe6>
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b03      	cmp	r3, #3
 800274c:	dd03      	ble.n	8002756 <cmd_wtest+0xee>
    {
        CMD_Send("wtest wheel must be 1..3\r\n");
 800274e:	4822      	ldr	r0, [pc, #136]	@ (80027d8 <cmd_wtest+0x170>)
 8002750:	f7ff fd14 	bl	800217c <CMD_Send>
        return;
 8002754:	e02d      	b.n	80027b2 <cmd_wtest+0x14a>
    }

    wheel_test_index = (int8_t)(wheel - 1);
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	b2db      	uxtb	r3, r3
 800275a:	3b01      	subs	r3, #1
 800275c:	b2db      	uxtb	r3, r3
 800275e:	b25a      	sxtb	r2, r3
 8002760:	4b1e      	ldr	r3, [pc, #120]	@ (80027dc <cmd_wtest+0x174>)
 8002762:	701a      	strb	r2, [r3, #0]
    wheel_test_target_rpm = target_rpm;
 8002764:	491e      	ldr	r1, [pc, #120]	@ (80027e0 <cmd_wtest+0x178>)
 8002766:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800276a:	e9c1 2300 	strd	r2, r3, [r1]
    wheel_test_mode = 1u;
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <cmd_wtest+0x15c>)
 8002770:	2201      	movs	r2, #1
 8002772:	701a      	strb	r2, [r3, #0]

    // Keep all body velocity commands at zero while running wheel test mode.
    traj_mode = 0u;
 8002774:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <cmd_wtest+0x17c>)
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
    vxd = 0.0;
 800277a:	491b      	ldr	r1, [pc, #108]	@ (80027e8 <cmd_wtest+0x180>)
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	f04f 0300 	mov.w	r3, #0
 8002784:	e9c1 2300 	strd	r2, r3, [r1]
    vyd = 0.0;
 8002788:	4918      	ldr	r1, [pc, #96]	@ (80027ec <cmd_wtest+0x184>)
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e9c1 2300 	strd	r2, r3, [r1]
    yawrated = 0.0;
 8002796:	4916      	ldr	r1, [pc, #88]	@ (80027f0 <cmd_wtest+0x188>)
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	e9c1 2300 	strd	r2, r3, [r1]

    CMD_Printf("wtest on wheel=%ld target=%.2f rpm\r\n",
 80027a4:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <cmd_wtest+0x178>)
 80027a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027aa:	69f9      	ldr	r1, [r7, #28]
 80027ac:	4811      	ldr	r0, [pc, #68]	@ (80027f4 <cmd_wtest+0x18c>)
 80027ae:	f7ff fd1f 	bl	80021f0 <CMD_Printf>
               wheel,
               wheel_test_target_rpm);
}
 80027b2:	3720      	adds	r7, #32
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	08027aa4 	.word	0x08027aa4
 80027bc:	0802a738 	.word	0x0802a738
 80027c0:	08027ad8 	.word	0x08027ad8
 80027c4:	240004a1 	.word	0x240004a1
 80027c8:	24000470 	.word	0x24000470
 80027cc:	08027adc 	.word	0x08027adc
 80027d0:	08027ae8 	.word	0x08027ae8
 80027d4:	08027b04 	.word	0x08027b04
 80027d8:	08027b18 	.word	0x08027b18
 80027dc:	240004a2 	.word	0x240004a2
 80027e0:	24000020 	.word	0x24000020
 80027e4:	240004a0 	.word	0x240004a0
 80027e8:	24000488 	.word	0x24000488
 80027ec:	24000490 	.word	0x24000490
 80027f0:	24000498 	.word	0x24000498
 80027f4:	08027b34 	.word	0x08027b34

080027f8 <Controller_Step>:
void Controller_Step(const double           x[3],
                     const double           xd[5],
					 const double			vd[3],
					 int selector,
					 double dt)
{
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	f5ad 7d69 	sub.w	sp, sp, #932	@ 0x3a4
 80027fe:	af00      	add	r7, sp, #0
 8002800:	f507 7468 	add.w	r4, r7, #928	@ 0x3a0
 8002804:	f5a4 7463 	sub.w	r4, r4, #908	@ 0x38c
 8002808:	6020      	str	r0, [r4, #0]
 800280a:	f507 7068 	add.w	r0, r7, #928	@ 0x3a0
 800280e:	f5a0 7064 	sub.w	r0, r0, #912	@ 0x390
 8002812:	6001      	str	r1, [r0, #0]
 8002814:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002818:	f5a1 7165 	sub.w	r1, r1, #916	@ 0x394
 800281c:	600a      	str	r2, [r1, #0]
 800281e:	f507 7268 	add.w	r2, r7, #928	@ 0x3a0
 8002822:	f5a2 7266 	sub.w	r2, r2, #920	@ 0x398
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	463b      	mov	r3, r7
 800282a:	ed83 0b00 	vstr	d0, [r3]
    if (!x || !xd) return;
 800282e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002832:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	f001 81b0 	beq.w	8003b9e <Controller_Step+0x13a6>
 800283e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002842:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	f001 81a8 	beq.w	8003b9e <Controller_Step+0x13a6>
    //if (dt <= 0.0) dt = 1e-3;

    // -------------------------
    // current state
    // -------------------------
    const double pos[2] = { x[0], x[1] };
 800284e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002852:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285c:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002860:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002864:	e9c1 2300 	strd	r2, r3, [r1]
 8002868:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800286c:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3308      	adds	r3, #8
 8002874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002878:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800287c:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002880:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw    = x[2];
 8002884:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002888:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	3310      	adds	r3, #16
 8002890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002894:	e9c7 23dc 	strd	r2, r3, [r7, #880]	@ 0x370

    // desired state
    const double pos_d[2] = { xd[0], xd[1] };
 8002898:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800289c:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a6:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80028aa:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80028ae:	e9c1 2300 	strd	r2, r3, [r1]
 80028b2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028b6:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	3308      	adds	r3, #8
 80028be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c2:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80028c6:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80028ca:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw_d    = xd[2];
 80028ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028d2:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3310      	adds	r3, #16
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	e9c7 23da 	strd	r2, r3, [r7, #872]	@ 0x368
    const double vx_world = xd[3];  // Feedforward velocity from trajectory
 80028e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028e6:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	3318      	adds	r3, #24
 80028ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f2:	e9c7 23d8 	strd	r2, r3, [r7, #864]	@ 0x360
    const double vy_world = xd[4];
 80028f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80028fa:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	3320      	adds	r3, #32
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	e9c7 23d6 	strd	r2, r3, [r7, #856]	@ 0x358
    
    double v_des_body[2] = {0};
 800290a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800290e:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002912:	461a      	mov	r2, r3
 8002914:	2300      	movs	r3, #0
 8002916:	6013      	str	r3, [r2, #0]
 8002918:	6053      	str	r3, [r2, #4]
 800291a:	6093      	str	r3, [r2, #8]
 800291c:	60d3      	str	r3, [r2, #12]
    if (selector)
 800291e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002922:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8173 	beq.w	8002c14 <Controller_Step+0x41c>
    {
		// ================================
		// 1) FEEDFORWARD + ERROR CORRECTION
		// ================================
		const double c = cos(yaw);
 800292e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002932:	f023 ffc9 	bl	80268c8 <cos>
 8002936:	ed87 0bd0 	vstr	d0, [r7, #832]	@ 0x340
		const double s = sin(yaw);
 800293a:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800293e:	f024 f80f 	bl	8026960 <sin>
 8002942:	ed87 0bce 	vstr	d0, [r7, #824]	@ 0x338

		// Feedforward: convert trajectory velocity to body frame
		// R' = [ c  s; -s  c]
		double v_ff_body[2];
		v_ff_body[0] =  c * vx_world + s * vy_world;
 8002946:	ed97 6bd0 	vldr	d6, [r7, #832]	@ 0x340
 800294a:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800294e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002952:	ed97 5bce 	vldr	d5, [r7, #824]	@ 0x338
 8002956:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 800295a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800295e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002962:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002966:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800296a:	ed83 7b00 	vstr	d7, [r3]
		v_ff_body[1] = -s * vx_world + c * vy_world;
 800296e:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002972:	eeb1 6b47 	vneg.f64	d6, d7
 8002976:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800297a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800297e:	ed97 5bd0 	vldr	d5, [r7, #832]	@ 0x340
 8002982:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 8002986:	ee25 7b07 	vmul.f64	d7, d5, d7
 800298a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800298e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002992:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002996:	ed83 7b02 	vstr	d7, [r3, #8]

		// Small position error correction
		const double d_world[2] = { pos_d[0] - pos[0], pos_d[1] - pos[1] };
 800299a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800299e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80029a2:	ed93 6b00 	vldr	d6, [r3]
 80029a6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029aa:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80029ae:	ed93 7b00 	vldr	d7, [r3]
 80029b2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80029b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029ba:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80029be:	ed83 7b00 	vstr	d7, [r3]
 80029c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029c6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80029ca:	ed93 6b02 	vldr	d6, [r3, #8]
 80029ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029d2:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80029d6:	ed93 7b02 	vldr	d7, [r3, #8]
 80029da:	ee36 7b47 	vsub.f64	d7, d6, d7
 80029de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029e2:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80029e6:	ed83 7b02 	vstr	d7, [r3, #8]
		
		// d_body = R' * d_world
		double d_body[2];
		d_body[0] =  c * d_world[0] + s * d_world[1];
 80029ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80029ee:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80029f2:	ed93 6b00 	vldr	d6, [r3]
 80029f6:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 80029fa:	ee26 6b07 	vmul.f64	d6, d6, d7
 80029fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a02:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002a06:	ed93 5b02 	vldr	d5, [r3, #8]
 8002a0a:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002a0e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002a12:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002a16:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a1a:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002a1e:	ed83 7b00 	vstr	d7, [r3]
		d_body[1] = -s * d_world[0] + c * d_world[1];
 8002a22:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002a26:	eeb1 6b47 	vneg.f64	d6, d7
 8002a2a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a2e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002a32:	ed93 7b00 	vldr	d7, [r3]
 8002a36:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002a3a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a3e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002a42:	ed93 5b02 	vldr	d5, [r3, #8]
 8002a46:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 8002a4a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002a4e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002a52:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a56:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002a5a:	ed83 7b02 	vstr	d7, [r3, #8]

		// Use small P gain for position error correction only
		double v_corr_body[2];
		v_corr_body[0] = k_p * d_body[0];
 8002a5e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a62:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002a66:	ed93 6b00 	vldr	d6, [r3]
 8002a6a:	4bdf      	ldr	r3, [pc, #892]	@ (8002de8 <Controller_Step+0x5f0>)
 8002a6c:	ed93 7b00 	vldr	d7, [r3]
 8002a70:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002a74:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a78:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002a7c:	ed83 7b00 	vstr	d7, [r3]
		v_corr_body[1] = k_p * d_body[1];
 8002a80:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a84:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002a88:	ed93 6b02 	vldr	d6, [r3, #8]
 8002a8c:	4bd6      	ldr	r3, [pc, #856]	@ (8002de8 <Controller_Step+0x5f0>)
 8002a8e:	ed93 7b00 	vldr	d7, [r3]
 8002a92:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002a96:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a9a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002a9e:	ed83 7b02 	vstr	d7, [r3, #8]

		// Combined velocity (feedforward dominates)
		v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 8002aa2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002aa6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002aaa:	ed93 6b00 	vldr	d6, [r3]
 8002aae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ab2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002ab6:	ed93 7b00 	vldr	d7, [r3]
 8002aba:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002abe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ac2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002ac6:	ed83 7b00 	vstr	d7, [r3]
		v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 8002aca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ace:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002ad2:	ed93 6b02 	vldr	d6, [r3, #8]
 8002ad6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ada:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002ade:	ed93 7b02 	vldr	d7, [r3, #8]
 8002ae2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002ae6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002aea:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002aee:	ed83 7b02 	vstr	d7, [r3, #8]
 8002af2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002af6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002afa:	f107 0218 	add.w	r2, r7, #24
 8002afe:	601a      	str	r2, [r3, #0]
    const double x = v[0];
 8002b00:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002b04:	4619      	mov	r1, r3
 8002b06:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b0a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b14:	e9c1 2300 	strd	r2, r3, [r1]
    const double y = v[1];
 8002b18:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b1c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	3308      	adds	r3, #8
 8002b24:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8002b28:	4611      	mov	r1, r2
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	e941 2302 	strd	r2, r3, [r1, #-8]
    return sqrt(x*x + y*y);
 8002b32:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002b36:	ed93 7b00 	vldr	d7, [r3]
 8002b3a:	ee27 6b07 	vmul.f64	d6, d7, d7
 8002b3e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002b42:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b46:	ee27 7b07 	vmul.f64	d7, d7, d7
 8002b4a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b4e:	eeb0 0b47 	vmov.f64	d0, d7
 8002b52:	f023 fe99 	bl	8026888 <sqrt>
 8002b56:	eeb0 7b40 	vmov.f64	d7, d0

		// Limit correction to avoid fighting trajectory (max 0.1 m/s)
		const double v_corr_mag = norm2_2(v_corr_body);
 8002b5a:	ed87 7bcc 	vstr	d7, [r7, #816]	@ 0x330
		if (v_corr_mag > 0.1) {
 8002b5e:	ed97 7bcc 	vldr	d7, [r7, #816]	@ 0x330
 8002b62:	ed9f 6b95 	vldr	d6, [pc, #596]	@ 8002db8 <Controller_Step+0x5c0>
 8002b66:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6e:	f340 80a4 	ble.w	8002cba <Controller_Step+0x4c2>
			const double scale = 0.1 / v_corr_mag;
 8002b72:	ed9f 5b91 	vldr	d5, [pc, #580]	@ 8002db8 <Controller_Step+0x5c0>
 8002b76:	ed97 6bcc 	vldr	d6, [r7, #816]	@ 0x330
 8002b7a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002b7e:	ed87 7bca 	vstr	d7, [r7, #808]	@ 0x328
			v_corr_body[0] *= scale;
 8002b82:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b86:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002b8a:	ed93 6b00 	vldr	d6, [r3]
 8002b8e:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 8002b92:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002b96:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b9a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002b9e:	ed83 7b00 	vstr	d7, [r3]
			v_corr_body[1] *= scale;
 8002ba2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ba6:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002baa:	ed93 6b02 	vldr	d6, [r3, #8]
 8002bae:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 8002bb2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002bb6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bba:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002bbe:	ed83 7b02 	vstr	d7, [r3, #8]
			v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 8002bc2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bc6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002bca:	ed93 6b00 	vldr	d6, [r3]
 8002bce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bd2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002bd6:	ed93 7b00 	vldr	d7, [r3]
 8002bda:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002bde:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002be2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002be6:	ed83 7b00 	vstr	d7, [r3]
			v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 8002bea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bee:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002bf2:	ed93 6b02 	vldr	d6, [r3, #8]
 8002bf6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bfa:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002bfe:	ed93 7b02 	vldr	d7, [r3, #8]
 8002c02:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002c06:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c0a:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002c0e:	ed83 7b02 	vstr	d7, [r3, #8]
 8002c12:	e052      	b.n	8002cba <Controller_Step+0x4c2>
		}
    }
	else if (!selector)
 8002c14:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c18:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d14b      	bne.n	8002cba <Controller_Step+0x4c2>
	{
        const double c = cos(yaw);
 8002c22:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002c26:	f023 fe4f 	bl	80268c8 <cos>
 8002c2a:	ed87 0bd4 	vstr	d0, [r7, #848]	@ 0x350
        const double s = sin(yaw);
 8002c2e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002c32:	f023 fe95 	bl	8026960 <sin>
 8002c36:	ed87 0bd2 	vstr	d0, [r7, #840]	@ 0x348

        // body = R^T * world
        v_des_body[0] =  c*vd[0] + s*vd[1];
 8002c3a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c3e:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	ed93 6b00 	vldr	d6, [r3]
 8002c48:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 8002c4c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002c50:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c54:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	3308      	adds	r3, #8
 8002c5c:	ed93 5b00 	vldr	d5, [r3]
 8002c60:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 8002c64:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c68:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002c6c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c70:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002c74:	ed83 7b00 	vstr	d7, [r3]
        v_des_body[1] = -s*vd[0] + c*vd[1];
 8002c78:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 8002c7c:	eeb1 6b47 	vneg.f64	d6, d7
 8002c80:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c84:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	ed93 7b00 	vldr	d7, [r3]
 8002c8e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002c92:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c96:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3308      	adds	r3, #8
 8002c9e:	ed93 5b00 	vldr	d5, [r3]
 8002ca2:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 8002ca6:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002caa:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002cae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cb2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002cb6:	ed83 7b02 	vstr	d7, [r3, #8]
	}
    
    // No translational accel limiting - using velocity directly
    const double vx_body = v_des_body[0];
 8002cba:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cbe:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc6:	e9c7 23c8 	strd	r2, r3, [r7, #800]	@ 0x320
    const double vy_body = v_des_body[1];
 8002cca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cce:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002cd2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002cd6:	e9c7 23c6 	strd	r2, r3, [r7, #792]	@ 0x318

    // ================================
    // 3) YAW CONTROL
    // ================================
    double omega = 0;
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    if (selector)
 8002ce6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cea:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8107 	beq.w	8002f04 <Controller_Step+0x70c>
    {
		const double e = wrapPi(yaw_d - yaw);
 8002cf6:	ed97 6bda 	vldr	d6, [r7, #872]	@ 0x368
 8002cfa:	ed97 7bdc 	vldr	d7, [r7, #880]	@ 0x370
 8002cfe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002d02:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d06:	ed83 7b00 	vstr	d7, [r3]
    while (a > M_PI)  a -= TWO_PI;
 8002d0a:	e00b      	b.n	8002d24 <Controller_Step+0x52c>
 8002d0c:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8002dc0 <Controller_Step+0x5c8>
 8002d10:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d14:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002d18:	ed92 7b00 	vldr	d7, [r2]
 8002d1c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002d20:	ed83 7b00 	vstr	d7, [r3]
 8002d24:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d28:	ed93 7b00 	vldr	d7, [r3]
 8002d2c:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 8002dc8 <Controller_Step+0x5d0>
 8002d30:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d38:	dce8      	bgt.n	8002d0c <Controller_Step+0x514>
    while (a <= -M_PI) a += TWO_PI;
 8002d3a:	e00b      	b.n	8002d54 <Controller_Step+0x55c>
 8002d3c:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8002dc0 <Controller_Step+0x5c8>
 8002d40:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d44:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002d48:	ed92 7b00 	vldr	d7, [r2]
 8002d4c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002d50:	ed83 7b00 	vstr	d7, [r3]
 8002d54:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d58:	ed93 7b00 	vldr	d7, [r3]
 8002d5c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8002dd0 <Controller_Step+0x5d8>
 8002d60:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d68:	d9e8      	bls.n	8002d3c <Controller_Step+0x544>
    return a;
 8002d6a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
		const double e = wrapPi(yaw_d - yaw);
 8002d72:	e9c7 23c4 	strd	r2, r3, [r7, #784]	@ 0x310

		const double yaw_dead = (1.0 * M_PI / 180.0);  // 1 deg
 8002d76:	a318      	add	r3, pc, #96	@ (adr r3, 8002dd8 <Controller_Step+0x5e0>)
 8002d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7c:	e9c7 23c2 	strd	r2, r3, [r7, #776]	@ 0x308
		const double yaw_lin  = (6.0 * M_PI / 180.0);  // 6 deg
 8002d80:	a317      	add	r3, pc, #92	@ (adr r3, 8002de0 <Controller_Step+0x5e8>)
 8002d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d86:	e9c7 23c0 	strd	r2, r3, [r7, #768]	@ 0x300

		const double ae = fabs(e);
 8002d8a:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 8002d8e:	eeb0 7bc7 	vabs.f64	d7, d7
 8002d92:	ed87 7bbe 	vstr	d7, [r7, #760]	@ 0x2f8
		if (ae < yaw_dead) {
 8002d96:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 8002d9a:	ed97 7bc2 	vldr	d7, [r7, #776]	@ 0x308
 8002d9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	d521      	bpl.n	8002dec <Controller_Step+0x5f4>
			omega = 0.0;
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 8002db4:	e061      	b.n	8002e7a <Controller_Step+0x682>
 8002db6:	bf00      	nop
 8002db8:	9999999a 	.word	0x9999999a
 8002dbc:	3fb99999 	.word	0x3fb99999
 8002dc0:	54442d18 	.word	0x54442d18
 8002dc4:	401921fb 	.word	0x401921fb
 8002dc8:	54442d18 	.word	0x54442d18
 8002dcc:	400921fb 	.word	0x400921fb
 8002dd0:	54442d18 	.word	0x54442d18
 8002dd4:	c00921fb 	.word	0xc00921fb
 8002dd8:	a2529d39 	.word	0xa2529d39
 8002ddc:	3f91df46 	.word	0x3f91df46
 8002de0:	f37bebd5 	.word	0xf37bebd5
 8002de4:	3fbacee9 	.word	0x3fbacee9
 8002de8:	24000028 	.word	0x24000028
		} else if (ae < yaw_lin) {
 8002dec:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 8002df0:	ed97 7bc0 	vldr	d7, [r7, #768]	@ 0x300
 8002df4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfc:	d511      	bpl.n	8002e22 <Controller_Step+0x62a>
			const double k_small = wmax / yaw_lin;
 8002dfe:	4b91      	ldr	r3, [pc, #580]	@ (8003044 <Controller_Step+0x84c>)
 8002e00:	ed93 5b00 	vldr	d5, [r3]
 8002e04:	ed97 6bc0 	vldr	d6, [r7, #768]	@ 0x300
 8002e08:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002e0c:	ed87 7bbc 	vstr	d7, [r7, #752]	@ 0x2f0
			omega = k_small * e;
 8002e10:	ed97 6bbc 	vldr	d6, [r7, #752]	@ 0x2f0
 8002e14:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 8002e18:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002e1c:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
 8002e20:	e02b      	b.n	8002e7a <Controller_Step+0x682>
 8002e22:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002e26:	4619      	mov	r1, r3
 8002e28:	e9d7 23c4 	ldrd	r2, r3, [r7, #784]	@ 0x310
 8002e2c:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x > 0.0) - (x < 0.0);
 8002e30:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002e34:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002e38:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e40:	bfcc      	ite	gt
 8002e42:	2301      	movgt	r3, #1
 8002e44:	2300      	movle	r3, #0
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002e4e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002e52:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5a:	bf4c      	ite	mi
 8002e5c:	2301      	movmi	r3, #1
 8002e5e:	2300      	movpl	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	ee07 3a90 	vmov	s15, r3
 8002e68:	eeb8 6be7 	vcvt.f64.s32	d6, s15
		} else {
			omega = wmax * signum(e);
 8002e6c:	4b75      	ldr	r3, [pc, #468]	@ (8003044 <Controller_Step+0x84c>)
 8002e6e:	ed93 7b00 	vldr	d7, [r3]
 8002e72:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002e76:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
		}

		omega = clampd(omega, -wmax, wmax);
 8002e7a:	4b72      	ldr	r3, [pc, #456]	@ (8003044 <Controller_Step+0x84c>)
 8002e7c:	ed93 7b00 	vldr	d7, [r3]
 8002e80:	eeb1 7b47 	vneg.f64	d7, d7
 8002e84:	4b6f      	ldr	r3, [pc, #444]	@ (8003044 <Controller_Step+0x84c>)
 8002e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8a:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 8002e8e:	460c      	mov	r4, r1
 8002e90:	e9d7 01e6 	ldrd	r0, r1, [r7, #920]	@ 0x398
 8002e94:	e9c4 0100 	strd	r0, r1, [r4]
 8002e98:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 8002e9c:	ed01 7b02 	vstr	d7, [r1, #-8]
 8002ea0:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 8002ea4:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002ea8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002eac:	461a      	mov	r2, r3
 8002eae:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002eb2:	ed92 6b00 	vldr	d6, [r2]
 8002eb6:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002eba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec2:	d504      	bpl.n	8002ece <Controller_Step+0x6d6>
 8002ec4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ec8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002ecc:	e017      	b.n	8002efe <Controller_Step+0x706>
 8002ece:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002ed8:	ed92 6b00 	vldr	d6, [r2]
 8002edc:	ed93 7b00 	vldr	d7, [r3]
 8002ee0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee8:	dd04      	ble.n	8002ef4 <Controller_Step+0x6fc>
 8002eea:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef2:	e004      	b.n	8002efe <Controller_Step+0x706>
 8002ef4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	bf00      	nop
		omega = clampd(omega, -wmax, wmax);
 8002efe:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 8002f02:	e04f      	b.n	8002fa4 <Controller_Step+0x7ac>
    }
    else if (!selector)
 8002f04:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002f08:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d148      	bne.n	8002fa4 <Controller_Step+0x7ac>
    {
        omega = clampd(vd[2], -wmax, wmax);
 8002f12:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002f16:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3310      	adds	r3, #16
 8002f1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f22:	4b48      	ldr	r3, [pc, #288]	@ (8003044 <Controller_Step+0x84c>)
 8002f24:	ed93 7b00 	vldr	d7, [r3]
 8002f28:	eeb1 7b47 	vneg.f64	d7, d7
 8002f2c:	4b45      	ldr	r3, [pc, #276]	@ (8003044 <Controller_Step+0x84c>)
 8002f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f32:	f507 7410 	add.w	r4, r7, #576	@ 0x240
 8002f36:	e944 0102 	strd	r0, r1, [r4, #-8]
 8002f3a:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002f3e:	ed81 7b00 	vstr	d7, [r1]
 8002f42:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002f46:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002f4a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002f54:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f58:	ed93 7b00 	vldr	d7, [r3]
 8002f5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	d504      	bpl.n	8002f70 <Controller_Step+0x778>
 8002f66:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	e017      	b.n	8002fa0 <Controller_Step+0x7a8>
 8002f70:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002f74:	461a      	mov	r2, r3
 8002f76:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002f7a:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f7e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002f82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8a:	dd04      	ble.n	8002f96 <Controller_Step+0x79e>
 8002f8c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002f90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f94:	e004      	b.n	8002fa0 <Controller_Step+0x7a8>
 8002f96:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002f9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f9e:	bf00      	nop
        omega = clampd(vd[2], -wmax, wmax);
 8002fa0:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    }
    // yaw accel limit
    double domega = omega - yawrate_prev;
 8002fa4:	4b28      	ldr	r3, [pc, #160]	@ (8003048 <Controller_Step+0x850>)
 8002fa6:	ed93 7b00 	vldr	d7, [r3]
 8002faa:	ed97 6be6 	vldr	d6, [r7, #920]	@ 0x398
 8002fae:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002fb2:	ed87 7bba 	vstr	d7, [r7, #744]	@ 0x2e8
    const double domega_max = dwmax * dt;
 8002fb6:	4b25      	ldr	r3, [pc, #148]	@ (800304c <Controller_Step+0x854>)
 8002fb8:	ed93 7b00 	vldr	d7, [r3]
 8002fbc:	463b      	mov	r3, r7
 8002fbe:	ed93 6b00 	vldr	d6, [r3]
 8002fc2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002fc6:	ed87 7bb8 	vstr	d7, [r7, #736]	@ 0x2e0
    domega = clampd(domega, -domega_max, domega_max);
 8002fca:	ed97 7bb8 	vldr	d7, [r7, #736]	@ 0x2e0
 8002fce:	eeb1 7b47 	vneg.f64	d7, d7
 8002fd2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	e9d7 23ba 	ldrd	r2, r3, [r7, #744]	@ 0x2e8
 8002fdc:	e9c1 2300 	strd	r2, r3, [r1]
 8002fe0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002fe4:	ed03 7b02 	vstr	d7, [r3, #-8]
 8002fe8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002fec:	4619      	mov	r1, r3
 8002fee:	e9d7 23b8 	ldrd	r2, r3, [r7, #736]	@ 0x2e0
 8002ff2:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002ff6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8003000:	ed92 6b00 	vldr	d6, [r2]
 8003004:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003008:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800300c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003010:	d504      	bpl.n	800301c <Controller_Step+0x824>
 8003012:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8003016:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800301a:	e01e      	b.n	800305a <Controller_Step+0x862>
 800301c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8003020:	461a      	mov	r2, r3
 8003022:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003026:	ed92 6b00 	vldr	d6, [r2]
 800302a:	ed93 7b00 	vldr	d7, [r3]
 800302e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003036:	dd0b      	ble.n	8003050 <Controller_Step+0x858>
 8003038:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800303c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003040:	e00b      	b.n	800305a <Controller_Step+0x862>
 8003042:	bf00      	nop
 8003044:	24000048 	.word	0x24000048
 8003048:	240004c8 	.word	0x240004c8
 800304c:	24000050 	.word	0x24000050
 8003050:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8003054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003058:	bf00      	nop
    domega = clampd(domega, -domega_max, domega_max);
 800305a:	e9c7 23ba 	strd	r2, r3, [r7, #744]	@ 0x2e8

    omega = yawrate_prev + domega;
 800305e:	4bdc      	ldr	r3, [pc, #880]	@ (80033d0 <Controller_Step+0xbd8>)
 8003060:	ed93 7b00 	vldr	d7, [r3]
 8003064:	ed97 6bba 	vldr	d6, [r7, #744]	@ 0x2e8
 8003068:	ee36 7b07 	vadd.f64	d7, d6, d7
 800306c:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
    yawrate_prev = omega;
 8003070:	49d7      	ldr	r1, [pc, #860]	@ (80033d0 <Controller_Step+0xbd8>)
 8003072:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8003076:	e9c1 2300 	strd	r2, r3, [r1]
 800307a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800307e:	4619      	mov	r1, r3
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	f04f 0300 	mov.w	r3, #0
 8003088:	e9c1 2300 	strd	r2, r3, [r1]
 800308c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8003090:	4619      	mov	r1, r3
 8003092:	f04f 0200 	mov.w	r2, #0
 8003096:	f04f 0300 	mov.w	r3, #0
 800309a:	e941 2302 	strd	r2, r3, [r1, #-8]
 800309e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80030a2:	4619      	mov	r1, r3
 80030a4:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 80030a8:	e9c1 2300 	strd	r2, r3, [r1]
 80030ac:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80030b4:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 80030b8:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 80030ba:	4bc6      	ldr	r3, [pc, #792]	@ (80033d4 <Controller_Step+0xbdc>)
 80030bc:	ed93 6b00 	vldr	d6, [r3]
 80030c0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80030c4:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 80030c8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80030cc:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 80030d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80030d4:	4619      	mov	r1, r3
 80030d6:	4bc0      	ldr	r3, [pc, #768]	@ (80033d8 <Controller_Step+0xbe0>)
 80030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030dc:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 80030e0:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80030e4:	461a      	mov	r2, r3
 80030e6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80030ea:	ed92 6b00 	vldr	d6, [r2]
 80030ee:	ed13 7b02 	vldr	d7, [r3, #-8]
 80030f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80030f6:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80030fa:	ed13 7b02 	vldr	d7, [r3, #-8]
 80030fe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003102:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8003106:	ed93 7b00 	vldr	d7, [r3]
 800310a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800310e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003112:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 800311c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8003120:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003124:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8003128:	ee27 6b06 	vmul.f64	d6, d7, d6
 800312c:	ed9f 5ba4 	vldr	d5, [pc, #656]	@ 80033c0 <Controller_Step+0xbc8>
 8003130:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8003134:	ed93 7b00 	vldr	d7, [r3]
 8003138:	ee25 7b07 	vmul.f64	d7, d5, d7
 800313c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003140:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8003144:	461a      	mov	r2, r3
 8003146:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800314a:	ed92 5b00 	vldr	d5, [r2]
 800314e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003152:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003156:	ee36 6b07 	vadd.f64	d6, d6, d7
 800315a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800315e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	3308      	adds	r3, #8
 8003166:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 800316a:	ed92 7b00 	vldr	d7, [r2]
 800316e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003172:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8003176:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800317a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800317e:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8003182:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003186:	ed9f 5b8e 	vldr	d5, [pc, #568]	@ 80033c0 <Controller_Step+0xbc8>
 800318a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800318e:	ed93 7b00 	vldr	d7, [r3]
 8003192:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003196:	ee36 6b47 	vsub.f64	d6, d6, d7
 800319a:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 800319e:	461a      	mov	r2, r3
 80031a0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80031a4:	ed92 5b00 	vldr	d5, [r2]
 80031a8:	ed13 7b02 	vldr	d7, [r3, #-8]
 80031ac:	ee25 7b07 	vmul.f64	d7, d5, d7
 80031b0:	ee36 6b07 	vadd.f64	d6, d6, d7
 80031b4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031b8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	3310      	adds	r3, #16
 80031c0:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 80031c4:	ed92 7b00 	vldr	d7, [r2]
 80031c8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80031cc:	ed83 7b00 	vstr	d7, [r3]
}
 80031d0:	bf00      	nop
 80031d2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80031d6:	4619      	mov	r1, r3
 80031d8:	e9d7 23c8 	ldrd	r2, r3, [r7, #800]	@ 0x320
 80031dc:	e9c1 2300 	strd	r2, r3, [r1]
 80031e0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80031e4:	4619      	mov	r1, r3
 80031e6:	e9d7 23c6 	ldrd	r2, r3, [r7, #792]	@ 0x318
 80031ea:	e941 2302 	strd	r2, r3, [r1, #-8]
 80031ee:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80031f2:	4619      	mov	r1, r3
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f04f 0300 	mov.w	r3, #0
 80031fc:	e9c1 2300 	strd	r2, r3, [r1]
 8003200:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003204:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003208:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 800320c:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 800320e:	4b71      	ldr	r3, [pc, #452]	@ (80033d4 <Controller_Step+0xbdc>)
 8003210:	ed93 6b00 	vldr	d6, [r3]
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 800321c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003220:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8003224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003228:	4619      	mov	r1, r3
 800322a:	4b6b      	ldr	r3, [pc, #428]	@ (80033d8 <Controller_Step+0xbe0>)
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8003234:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003238:	461a      	mov	r2, r3
 800323a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323e:	ed92 6b00 	vldr	d6, [r2]
 8003242:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003246:	ee26 6b07 	vmul.f64	d6, d6, d7
 800324a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800324e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003252:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325a:	ed93 7b00 	vldr	d7, [r3]
 800325e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003262:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003266:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8003270:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8003274:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003278:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 800327c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003280:	ed9f 5b4f 	vldr	d5, [pc, #316]	@ 80033c0 <Controller_Step+0xbc8>
 8003284:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8003288:	ed93 7b00 	vldr	d7, [r3]
 800328c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003290:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003294:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8003298:	461a      	mov	r2, r3
 800329a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800329e:	ed92 5b00 	vldr	d5, [r2]
 80032a2:	ed13 7b02 	vldr	d7, [r3, #-8]
 80032a6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80032aa:	ee36 6b07 	vadd.f64	d6, d6, d7
 80032ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032b2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	3308      	adds	r3, #8
 80032ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032be:	ed92 7b00 	vldr	d7, [r2]
 80032c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80032c6:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 80032ca:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80032ce:	ed13 7b02 	vldr	d7, [r3, #-8]
 80032d2:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 80032d6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80032da:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 80033c0 <Controller_Step+0xbc8>
 80032de:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80032e2:	ed93 7b00 	vldr	d7, [r3]
 80032e6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80032ea:	ee36 6b47 	vsub.f64	d6, d6, d7
 80032ee:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80032f2:	461a      	mov	r2, r3
 80032f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f8:	ed92 5b00 	vldr	d5, [r2]
 80032fc:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003300:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003304:	ee36 6b07 	vadd.f64	d6, d6, d7
 8003308:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800330c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3310      	adds	r3, #16
 8003314:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003318:	ed92 7b00 	vldr	d7, [r2]
 800331c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003320:	ed83 7b00 	vstr	d7, [r3]
}
 8003324:	bf00      	nop
    double u_rot[3], u_trans[3];
    inverse_kinematics(0.0,     0.0,     omega, u_rot);
    inverse_kinematics(vx_body, vy_body, 0.0,   u_trans);

    // Find max s in [0,1] such that |u_rot + s*u_trans| <= umax for all wheels
    double s_lo = 0.0;
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
    double s_hi = 1.0;
 8003332:	f04f 0200 	mov.w	r2, #0
 8003336:	4b29      	ldr	r3, [pc, #164]	@ (80033dc <Controller_Step+0xbe4>)
 8003338:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388

    for (int i = 0; i < 3; i++) {
 800333c:	2300      	movs	r3, #0
 800333e:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8003342:	e0d2      	b.n	80034ea <Controller_Step+0xcf2>
        const double a = u_trans[i];
 8003344:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003348:	f5a3 722e 	sub.w	r2, r3, #696	@ 0x2b8
 800334c:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	4413      	add	r3, r2
 8003354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003358:	e9c7 23aa 	strd	r2, r3, [r7, #680]	@ 0x2a8
        const double b = u_rot[i];
 800335c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003360:	4619      	mov	r1, r3
 8003362:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003366:	f5a3 7228 	sub.w	r2, r3, #672	@ 0x2a0
 800336a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4413      	add	r3, r2
 8003372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003376:	e9c1 2300 	strd	r2, r3, [r1]

        if (fabs(a) < 1e-12) {
 800337a:	ed97 7baa 	vldr	d7, [r7, #680]	@ 0x2a8
 800337e:	eeb0 7bc7 	vabs.f64	d7, d7
 8003382:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 80033c8 <Controller_Step+0xbd0>
 8003386:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800338a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338e:	d52b      	bpl.n	80033e8 <Controller_Step+0xbf0>
            if (fabs(b) > umax) {
 8003390:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003394:	ed93 7b00 	vldr	d7, [r3]
 8003398:	eeb0 6bc7 	vabs.f64	d6, d7
 800339c:	4b10      	ldr	r3, [pc, #64]	@ (80033e0 <Controller_Step+0xbe8>)
 800339e:	ed93 7b00 	vldr	d7, [r3]
 80033a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80033a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033aa:	dc00      	bgt.n	80033ae <Controller_Step+0xbb6>
                s_hi = -1.0; // impossible even at s=0
            }
            continue;
 80033ac:	e098      	b.n	80034e0 <Controller_Step+0xce8>
                s_hi = -1.0; // impossible even at s=0
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	4b0c      	ldr	r3, [pc, #48]	@ (80033e4 <Controller_Step+0xbec>)
 80033b4:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
            continue;
 80033b8:	e092      	b.n	80034e0 <Controller_Step+0xce8>
 80033ba:	bf00      	nop
 80033bc:	f3af 8000 	nop.w
 80033c0:	e8584caa 	.word	0xe8584caa
 80033c4:	3febb67a 	.word	0x3febb67a
 80033c8:	812dea11 	.word	0x812dea11
 80033cc:	3d719799 	.word	0x3d719799
 80033d0:	240004c8 	.word	0x240004c8
 80033d4:	24000058 	.word	0x24000058
 80033d8:	24000060 	.word	0x24000060
 80033dc:	3ff00000 	.word	0x3ff00000
 80033e0:	24000030 	.word	0x24000030
 80033e4:	bff00000 	.word	0xbff00000
        }

        // -umax <= b + s*a <= umax
        const double s1 = (-umax - b) / a;
 80033e8:	4bd1      	ldr	r3, [pc, #836]	@ (8003730 <Controller_Step+0xf38>)
 80033ea:	ed93 7b00 	vldr	d7, [r3]
 80033ee:	eeb1 6b47 	vneg.f64	d6, d7
 80033f2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80033f6:	ed93 7b00 	vldr	d7, [r3]
 80033fa:	ee36 5b47 	vsub.f64	d5, d6, d7
 80033fe:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003402:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8003406:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800340a:	ed03 7b02 	vstr	d7, [r3, #-8]
        const double s2 = ( umax - b) / a;
 800340e:	4bc8      	ldr	r3, [pc, #800]	@ (8003730 <Controller_Step+0xf38>)
 8003410:	ed93 6b00 	vldr	d6, [r3]
 8003414:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003418:	ed93 7b00 	vldr	d7, [r3]
 800341c:	ee36 5b47 	vsub.f64	d5, d6, d7
 8003420:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8003424:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8003428:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800342c:	ed83 7b00 	vstr	d7, [r3]

        const double smin = (s1 < s2) ? s1 : s2;
 8003430:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003434:	461a      	mov	r2, r3
 8003436:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 800343a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800343e:	ed93 7b00 	vldr	d7, [r3]
 8003442:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344a:	d504      	bpl.n	8003456 <Controller_Step+0xc5e>
 800344c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003450:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003454:	e003      	b.n	800345e <Controller_Step+0xc66>
 8003456:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8003462:	e941 2302 	strd	r2, r3, [r1, #-8]
        const double smax = (s1 > s2) ? s1 : s2;
 8003466:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800346a:	461a      	mov	r2, r3
 800346c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8003470:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003474:	ed93 7b00 	vldr	d7, [r3]
 8003478:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800347c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003480:	dd04      	ble.n	800348c <Controller_Step+0xc94>
 8003482:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8003486:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800348a:	e003      	b.n	8003494 <Controller_Step+0xc9c>
 800348c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8003490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003494:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8003498:	e9c1 2300 	strd	r2, r3, [r1]

        if (smin > s_lo) s_lo = smin;
 800349c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 80034a0:	ed13 6b02 	vldr	d6, [r3, #-8]
 80034a4:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 80034a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80034ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b0:	dd05      	ble.n	80034be <Controller_Step+0xcc6>
 80034b2:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 80034b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80034ba:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
        if (smax < s_hi) s_hi = smax;
 80034be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80034c2:	ed93 6b00 	vldr	d6, [r3]
 80034c6:	ed97 7be2 	vldr	d7, [r7, #904]	@ 0x388
 80034ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80034ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d2:	d505      	bpl.n	80034e0 <Controller_Step+0xce8>
 80034d4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80034d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034dc:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
    for (int i = 0; i < 3; i++) {
 80034e0:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80034e4:	3301      	adds	r3, #1
 80034e6:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 80034ea:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	f77f af28 	ble.w	8003344 <Controller_Step+0xb4c>
    }

    double s_scale;
    if (s_hi < s_lo) {
 80034f4:	ed97 6be2 	vldr	d6, [r7, #904]	@ 0x388
 80034f8:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 80034fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003504:	d506      	bpl.n	8003514 <Controller_Step+0xd1c>
        s_scale = 0.0;                // no room for translation -> keep yaw
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	f04f 0300 	mov.w	r3, #0
 800350e:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
 8003512:	e044      	b.n	800359e <Controller_Step+0xda6>
 8003514:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003518:	4619      	mov	r1, r3
 800351a:	e9d7 23e2 	ldrd	r2, r3, [r7, #904]	@ 0x388
 800351e:	e941 2302 	strd	r2, r3, [r1, #-8]
 8003522:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003526:	4619      	mov	r1, r3
 8003528:	f04f 0200 	mov.w	r2, #0
 800352c:	f04f 0300 	mov.w	r3, #0
 8003530:	e9c1 2300 	strd	r2, r3, [r1]
 8003534:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003538:	4619      	mov	r1, r3
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	4b7d      	ldr	r3, [pc, #500]	@ (8003734 <Controller_Step+0xf3c>)
 8003540:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8003544:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003548:	461a      	mov	r2, r3
 800354a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800354e:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003552:	ed93 7b00 	vldr	d7, [r3]
 8003556:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800355a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355e:	d504      	bpl.n	800356a <Controller_Step+0xd72>
 8003560:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003568:	e017      	b.n	800359a <Controller_Step+0xda2>
 800356a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800356e:	461a      	mov	r2, r3
 8003570:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003574:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003578:	ed13 7b02 	vldr	d7, [r3, #-8]
 800357c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003584:	dd04      	ble.n	8003590 <Controller_Step+0xd98>
 8003586:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800358a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800358e:	e004      	b.n	800359a <Controller_Step+0xda2>
 8003590:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003594:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003598:	bf00      	nop
    } else {
        s_scale = clampd(s_hi, 0.0, 1.0); // largest feasible
 800359a:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
    }

    double u_des[3] = {
        u_rot[0] + s_scale * u_trans[0],
 800359e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035a2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80035a6:	ed93 6b00 	vldr	d6, [r3]
 80035aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035ae:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 80035b2:	ed93 5b00 	vldr	d5, [r3]
 80035b6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 80035ba:	ee25 7b07 	vmul.f64	d7, d5, d7
 80035be:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 80035c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035c6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80035ca:	ed83 7b00 	vstr	d7, [r3]
        u_rot[1] + s_scale * u_trans[1],
 80035ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035d2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80035d6:	ed93 6b02 	vldr	d6, [r3, #8]
 80035da:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035de:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 80035e2:	ed93 5b02 	vldr	d5, [r3, #8]
 80035e6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 80035ea:	ee25 7b07 	vmul.f64	d7, d5, d7
 80035ee:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 80035f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035f6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80035fa:	ed83 7b02 	vstr	d7, [r3, #8]
        u_rot[2] + s_scale * u_trans[2]
 80035fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003602:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003606:	ed93 6b04 	vldr	d6, [r3, #16]
 800360a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800360e:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8003612:	ed93 5b04 	vldr	d5, [r3, #16]
 8003616:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 800361a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800361e:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 8003622:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003626:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800362a:	ed83 7b04 	vstr	d7, [r3, #16]

    // ================================
    // 6) WHEEL ACCEL + JERK LIMITING
    // ================================
    double du_des[3] = {
        u_des[0] - u_prev[0],
 800362e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003632:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003636:	ed93 6b00 	vldr	d6, [r3]
 800363a:	4b3f      	ldr	r3, [pc, #252]	@ (8003738 <Controller_Step+0xf40>)
 800363c:	ed93 7b00 	vldr	d7, [r3]
 8003640:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003644:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003648:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800364c:	ed83 7b00 	vstr	d7, [r3]
        u_des[1] - u_prev[1],
 8003650:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003654:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003658:	ed93 6b02 	vldr	d6, [r3, #8]
 800365c:	4b36      	ldr	r3, [pc, #216]	@ (8003738 <Controller_Step+0xf40>)
 800365e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003662:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003666:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800366a:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800366e:	ed83 7b02 	vstr	d7, [r3, #8]
        u_des[2] - u_prev[2]
 8003672:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003676:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800367a:	ed93 6b04 	vldr	d6, [r3, #16]
 800367e:	4b2e      	ldr	r3, [pc, #184]	@ (8003738 <Controller_Step+0xf40>)
 8003680:	ed93 7b04 	vldr	d7, [r3, #16]
 8003684:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003688:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800368c:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003690:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // Accel limit (inf-norm like MATLAB)
    const double du_max = aumax * dt;
 8003694:	4b29      	ldr	r3, [pc, #164]	@ (800373c <Controller_Step+0xf44>)
 8003696:	ed93 7b00 	vldr	d7, [r3]
 800369a:	463b      	mov	r3, r7
 800369c:	ed93 6b00 	vldr	d6, [r3]
 80036a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80036a4:	ed87 7bb6 	vstr	d7, [r7, #728]	@ 0x2d8
 80036a8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80036ac:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80036b0:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 80036b4:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80036b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80036ba:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	ed93 7b00 	vldr	d7, [r3]
 80036c4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80036c8:	eeb0 7bc7 	vabs.f64	d7, d7
 80036cc:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a1 = fabs(v[1]);
 80036d0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80036d4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3308      	adds	r3, #8
 80036dc:	ed93 7b00 	vldr	d7, [r3]
 80036e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036e4:	eeb0 7bc7 	vabs.f64	d7, d7
 80036e8:	ed83 7b00 	vstr	d7, [r3]
    const double a2 = fabs(v[2]);
 80036ec:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80036f0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	3310      	adds	r3, #16
 80036f8:	ed93 7b00 	vldr	d7, [r3]
 80036fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003700:	eeb0 7bc7 	vabs.f64	d7, d7
 8003704:	ed03 7b02 	vstr	d7, [r3, #-8]
    double m = (a0 > a1) ? a0 : a1;
 8003708:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800370c:	461a      	mov	r2, r3
 800370e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003712:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003716:	ed93 7b00 	vldr	d7, [r3]
 800371a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800371e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003722:	dd0d      	ble.n	8003740 <Controller_Step+0xf48>
 8003724:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003728:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800372c:	e00c      	b.n	8003748 <Controller_Step+0xf50>
 800372e:	bf00      	nop
 8003730:	24000030 	.word	0x24000030
 8003734:	3ff00000 	.word	0x3ff00000
 8003738:	240004d0 	.word	0x240004d0
 800373c:	24000038 	.word	0x24000038
 8003740:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003748:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800374c:	e9c1 2300 	strd	r2, r3, [r1]
    return (m > a2) ? m : a2;
 8003750:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003754:	461a      	mov	r2, r3
 8003756:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800375a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800375e:	ed93 7b00 	vldr	d7, [r3]
 8003762:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800376a:	d504      	bpl.n	8003776 <Controller_Step+0xf7e>
 800376c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8003770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003774:	e003      	b.n	800377e <Controller_Step+0xf86>
 8003776:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800377a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    const double du_inf = maxabs3(du_des);
 800377e:	e9c7 23b4 	strd	r2, r3, [r7, #720]	@ 0x2d0

    double du_acc[3];
    if (du_inf > du_max && du_inf > 0.0) {
 8003782:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 8003786:	ed97 7bb6 	vldr	d7, [r7, #728]	@ 0x2d8
 800378a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800378e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003792:	dd3f      	ble.n	8003814 <Controller_Step+0x101c>
 8003794:	ed97 7bb4 	vldr	d7, [r7, #720]	@ 0x2d0
 8003798:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800379c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a0:	dd38      	ble.n	8003814 <Controller_Step+0x101c>
        const double scale = du_max / du_inf;
 80037a2:	ed97 5bb6 	vldr	d5, [r7, #728]	@ 0x2d8
 80037a6:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 80037aa:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037ae:	ed87 7bb2 	vstr	d7, [r7, #712]	@ 0x2c8
        du_acc[0] = du_des[0] * scale;
 80037b2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80037b6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80037ba:	ed93 6b00 	vldr	d6, [r3]
 80037be:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80037c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80037c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80037ca:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80037ce:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] = du_des[1] * scale;
 80037d2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80037d6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80037da:	ed93 6b02 	vldr	d6, [r3, #8]
 80037de:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80037e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80037e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80037ea:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80037ee:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] = du_des[2] * scale;
 80037f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80037f6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80037fa:	ed93 6b04 	vldr	d6, [r3, #16]
 80037fe:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 8003802:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003806:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800380a:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 800380e:	ed83 7b04 	vstr	d7, [r3, #16]
    if (du_inf > du_max && du_inf > 0.0) {
 8003812:	e023      	b.n	800385c <Controller_Step+0x1064>
    } else {
        du_acc[0] = du_des[0];
 8003814:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003818:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003820:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003824:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003828:	e9c1 2300 	strd	r2, r3, [r1]
        du_acc[1] = du_des[1];
 800382c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003830:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003834:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003838:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800383c:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003840:	e9c1 2302 	strd	r2, r3, [r1, #8]
        du_acc[2] = du_des[2];
 8003844:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003848:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800384c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003850:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003854:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003858:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }

    // Jerk limit on du (inf-norm)
    double ddu[3] = {
        du_acc[0] - du_prev[0],
 800385c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003860:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003864:	ed93 6b00 	vldr	d6, [r3]
 8003868:	4bcf      	ldr	r3, [pc, #828]	@ (8003ba8 <Controller_Step+0x13b0>)
 800386a:	ed93 7b00 	vldr	d7, [r3]
 800386e:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003872:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003876:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800387a:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] - du_prev[1],
 800387e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003882:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003886:	ed93 6b02 	vldr	d6, [r3, #8]
 800388a:	4bc7      	ldr	r3, [pc, #796]	@ (8003ba8 <Controller_Step+0x13b0>)
 800388c:	ed93 7b02 	vldr	d7, [r3, #8]
 8003890:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003894:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003898:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800389c:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] - du_prev[2]
 80038a0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80038a4:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80038a8:	ed93 6b04 	vldr	d6, [r3, #16]
 80038ac:	4bbe      	ldr	r3, [pc, #760]	@ (8003ba8 <Controller_Step+0x13b0>)
 80038ae:	ed93 7b04 	vldr	d7, [r3, #16]
 80038b2:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 80038b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80038ba:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80038be:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    const double ddu_max = jerkmax * dt;
 80038c2:	4bba      	ldr	r3, [pc, #744]	@ (8003bac <Controller_Step+0x13b4>)
 80038c4:	ed93 7b00 	vldr	d7, [r3]
 80038c8:	463b      	mov	r3, r7
 80038ca:	ed93 6b00 	vldr	d6, [r3]
 80038ce:	ee26 7b07 	vmul.f64	d7, d6, d7
 80038d2:	ed87 7bb0 	vstr	d7, [r7, #704]	@ 0x2c0
 80038d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80038da:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80038de:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80038e2:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80038e4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80038e8:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	ed93 7b00 	vldr	d7, [r3]
 80038f2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80038f6:	eeb0 7bc7 	vabs.f64	d7, d7
 80038fa:	ed83 7b00 	vstr	d7, [r3]
    const double a1 = fabs(v[1]);
 80038fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003902:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3308      	adds	r3, #8
 800390a:	ed93 7b00 	vldr	d7, [r3]
 800390e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003912:	eeb0 7bc7 	vabs.f64	d7, d7
 8003916:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a2 = fabs(v[2]);
 800391a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800391e:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	3310      	adds	r3, #16
 8003926:	ed93 7b00 	vldr	d7, [r3]
 800392a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800392e:	eeb0 7bc7 	vabs.f64	d7, d7
 8003932:	ed83 7b00 	vstr	d7, [r3]
    double m = (a0 > a1) ? a0 : a1;
 8003936:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800393a:	461a      	mov	r2, r3
 800393c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003940:	ed92 6b00 	vldr	d6, [r2]
 8003944:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003948:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800394c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003950:	dd04      	ble.n	800395c <Controller_Step+0x1164>
 8003952:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	e003      	b.n	8003964 <Controller_Step+0x116c>
 800395c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003960:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003964:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8003968:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (m > a2) ? m : a2;
 800396c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003970:	461a      	mov	r2, r3
 8003972:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003976:	ed92 6b00 	vldr	d6, [r2]
 800397a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800397e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003986:	d504      	bpl.n	8003992 <Controller_Step+0x119a>
 8003988:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800398c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003990:	e003      	b.n	800399a <Controller_Step+0x11a2>
 8003992:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003996:	e9d3 2300 	ldrd	r2, r3, [r3]
    const double ddu_inf = maxabs3(ddu);
 800399a:	e9c7 23ae 	strd	r2, r3, [r7, #696]	@ 0x2b8

    if (ddu_inf > ddu_max && ddu_inf > 0.0) {
 800399e:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80039a2:	ed97 7bb0 	vldr	d7, [r7, #704]	@ 0x2c0
 80039a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80039aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ae:	dd3e      	ble.n	8003a2e <Controller_Step+0x1236>
 80039b0:	ed97 7bae 	vldr	d7, [r7, #696]	@ 0x2b8
 80039b4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80039b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039bc:	dd37      	ble.n	8003a2e <Controller_Step+0x1236>
        const double scale = ddu_max / ddu_inf;
 80039be:	ed97 5bb0 	vldr	d5, [r7, #704]	@ 0x2c0
 80039c2:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80039c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80039ca:	ed87 7bac 	vstr	d7, [r7, #688]	@ 0x2b0
        ddu[0] *= scale;
 80039ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80039d2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80039d6:	ed93 6b00 	vldr	d6, [r3]
 80039da:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80039de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80039e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80039e6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80039ea:	ed83 7b00 	vstr	d7, [r3]
        ddu[1] *= scale;
 80039ee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80039f2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80039f6:	ed93 6b02 	vldr	d6, [r3, #8]
 80039fa:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80039fe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003a02:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a06:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a0a:	ed83 7b02 	vstr	d7, [r3, #8]
        ddu[2] *= scale;
 8003a0e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a12:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a16:	ed93 6b04 	vldr	d6, [r3, #16]
 8003a1a:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 8003a1e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003a22:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a26:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a2a:	ed83 7b04 	vstr	d7, [r3, #16]
    }

    double du[3] = {
        du_prev[0] + ddu[0],
 8003a2e:	4b5e      	ldr	r3, [pc, #376]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003a30:	ed93 6b00 	vldr	d6, [r3]
 8003a34:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a38:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a3c:	ed93 7b00 	vldr	d7, [r3]
 8003a40:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003a44:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a48:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003a4c:	ed83 7b00 	vstr	d7, [r3]
        du_prev[1] + ddu[1],
 8003a50:	4b55      	ldr	r3, [pc, #340]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003a52:	ed93 6b02 	vldr	d6, [r3, #8]
 8003a56:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a5a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a5e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003a62:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003a66:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a6a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003a6e:	ed83 7b02 	vstr	d7, [r3, #8]
        du_prev[2] + ddu[2]
 8003a72:	4b4d      	ldr	r3, [pc, #308]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003a74:	ed93 6b04 	vldr	d6, [r3, #16]
 8003a78:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a7c:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003a80:	ed93 7b04 	vldr	d7, [r3, #16]
 8003a84:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003a88:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a8c:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003a90:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    double u_cmd[3] = {
        u_prev[0] + du[0],
 8003a94:	4b46      	ldr	r3, [pc, #280]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003a96:	ed93 6b00 	vldr	d6, [r3]
 8003a9a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003a9e:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003aa2:	ed93 7b00 	vldr	d7, [r3]
 8003aa6:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 8003aaa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003aae:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003ab2:	ed83 7b00 	vstr	d7, [r3]
        u_prev[1] + du[1],
 8003ab6:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003ab8:	ed93 6b02 	vldr	d6, [r3, #8]
 8003abc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003ac0:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003ac4:	ed93 7b02 	vldr	d7, [r3, #8]
 8003ac8:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 8003acc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003ad0:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003ad4:	ed83 7b02 	vstr	d7, [r3, #8]
        u_prev[2] + du[2]
 8003ad8:	4b35      	ldr	r3, [pc, #212]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003ada:	ed93 6b04 	vldr	d6, [r3, #16]
 8003ade:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003ae2:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003ae6:	ed93 7b04 	vldr	d7, [r3, #16]
 8003aea:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 8003aee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003af2:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003af6:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // outputs
    speed[0] = u_cmd[0];
 8003afa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003afe:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b06:	492b      	ldr	r1, [pc, #172]	@ (8003bb4 <Controller_Step+0x13bc>)
 8003b08:	e9c1 2300 	strd	r2, r3, [r1]
    speed[1] = u_cmd[1];
 8003b0c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b10:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b14:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003b18:	4926      	ldr	r1, [pc, #152]	@ (8003bb4 <Controller_Step+0x13bc>)
 8003b1a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    speed[2] = u_cmd[2];
 8003b1e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b22:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b26:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003b2a:	4922      	ldr	r1, [pc, #136]	@ (8003bb4 <Controller_Step+0x13bc>)
 8003b2c:	e9c1 2304 	strd	r2, r3, [r1, #16]
        printf("Control: %.2f %.2f %.2f\n",u_cmd[0],u_cmd[1],u_cmd[2]);
        counttter = 0;
    }*/

    // update persistent state
    du_prev[0] = du[0];
 8003b30:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b34:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3c:	491a      	ldr	r1, [pc, #104]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003b3e:	e9c1 2300 	strd	r2, r3, [r1]
    du_prev[1] = du[1];
 8003b42:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b46:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003b4a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003b4e:	4916      	ldr	r1, [pc, #88]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003b50:	e9c1 2302 	strd	r2, r3, [r1, #8]
    du_prev[2] = du[2];
 8003b54:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b58:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003b5c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003b60:	4911      	ldr	r1, [pc, #68]	@ (8003ba8 <Controller_Step+0x13b0>)
 8003b62:	e9c1 2304 	strd	r2, r3, [r1, #16]

    u_prev[0]  = u_cmd[0];
 8003b66:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b6a:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b72:	490f      	ldr	r1, [pc, #60]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003b74:	e9c1 2300 	strd	r2, r3, [r1]
    u_prev[1]  = u_cmd[1];
 8003b78:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b7c:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b80:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003b84:	490a      	ldr	r1, [pc, #40]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003b86:	e9c1 2302 	strd	r2, r3, [r1, #8]
    u_prev[2]  = u_cmd[2];
 8003b8a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003b8e:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003b92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003b96:	4906      	ldr	r1, [pc, #24]	@ (8003bb0 <Controller_Step+0x13b8>)
 8003b98:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8003b9c:	e000      	b.n	8003ba0 <Controller_Step+0x13a8>
    if (!x || !xd) return;
 8003b9e:	bf00      	nop
}
 8003ba0:	f507 7769 	add.w	r7, r7, #932	@ 0x3a4
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd90      	pop	{r4, r7, pc}
 8003ba8:	240004b0 	.word	0x240004b0
 8003bac:	24000040 	.word	0x24000040
 8003bb0:	240004d0 	.word	0x240004d0
 8003bb4:	24000470 	.word	0x24000470

08003bb8 <vApplicationStackOverflowHook>:
  * @param  xTask: Task handle
  * @param  pcTaskName: Task name
  * @retval None
  */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  (void)xTask;
  printf("\r\n\r\n*** STACK OVERFLOW ***\r\n");
 8003bc2:	480c      	ldr	r0, [pc, #48]	@ (8003bf4 <vApplicationStackOverflowHook+0x3c>)
 8003bc4:	f020 f8c2 	bl	8023d4c <puts>
  printf("Task: %s\r\n", pcTaskName);
 8003bc8:	6839      	ldr	r1, [r7, #0]
 8003bca:	480b      	ldr	r0, [pc, #44]	@ (8003bf8 <vApplicationStackOverflowHook+0x40>)
 8003bcc:	f020 f856 	bl	8023c7c <iprintf>
  printf("Increase stack size for this task\r\n");
 8003bd0:	480a      	ldr	r0, [pc, #40]	@ (8003bfc <vApplicationStackOverflowHook+0x44>)
 8003bd2:	f020 f8bb 	bl	8023d4c <puts>
  printf("System halted.\r\n\r\n");
 8003bd6:	480a      	ldr	r0, [pc, #40]	@ (8003c00 <vApplicationStackOverflowHook+0x48>)
 8003bd8:	f020 f8b8 	bl	8023d4c <puts>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003bee:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  for(;;);
 8003bf0:	bf00      	nop
 8003bf2:	e7fd      	b.n	8003bf0 <vApplicationStackOverflowHook+0x38>
 8003bf4:	08027bfc 	.word	0x08027bfc
 8003bf8:	08027c18 	.word	0x08027c18
 8003bfc:	08027c24 	.word	0x08027c24
 8003c00:	08027be8 	.word	0x08027be8

08003c04 <UartRearmRxIt>:
/* USER CODE BEGIN 0 */
static uint8_t rx1_byte;
static uint8_t rx2_byte;

static void UartRearmRxIt(UART_HandleTypeDef *huart, uint8_t *byte)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  if ((huart == NULL) || (byte == NULL))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d013      	beq.n	8003c3c <UartRearmRxIt+0x38>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d010      	beq.n	8003c3c <UartRearmRxIt+0x38>
  {
    return;
  }

  if (HAL_UART_Receive_IT(huart, byte, 1) != HAL_OK)
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	6839      	ldr	r1, [r7, #0]
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f00f fa74 	bl	801310c <HAL_UART_Receive_IT>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d009      	beq.n	8003c3e <UartRearmRxIt+0x3a>
  {
    (void)HAL_UART_AbortReceive(huart);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f00f faba 	bl	80131a4 <HAL_UART_AbortReceive>
    (void)HAL_UART_Receive_IT(huart, byte, 1);
 8003c30:	2201      	movs	r2, #1
 8003c32:	6839      	ldr	r1, [r7, #0]
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f00f fa69 	bl	801310c <HAL_UART_Receive_IT>
 8003c3a:	e000      	b.n	8003c3e <UartRearmRxIt+0x3a>
    return;
 8003c3c:	bf00      	nop
  }
}
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <UartStartRx>:

void UartStartRx(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  UartRearmRxIt(&huart1, &rx1_byte);
 8003c48:	4904      	ldr	r1, [pc, #16]	@ (8003c5c <UartStartRx+0x18>)
 8003c4a:	4805      	ldr	r0, [pc, #20]	@ (8003c60 <UartStartRx+0x1c>)
 8003c4c:	f7ff ffda 	bl	8003c04 <UartRearmRxIt>
  UartRearmRxIt(&huart2, &rx2_byte);
 8003c50:	4904      	ldr	r1, [pc, #16]	@ (8003c64 <UartStartRx+0x20>)
 8003c52:	4805      	ldr	r0, [pc, #20]	@ (8003c68 <UartStartRx+0x24>)
 8003c54:	f7ff ffd6 	bl	8003c04 <UartRearmRxIt>
}
 8003c58:	bf00      	nop
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	240009a9 	.word	0x240009a9
 8003c60:	240007b4 	.word	0x240007b4
 8003c64:	240009aa 	.word	0x240009aa
 8003c68:	24000848 	.word	0x24000848

08003c6c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0f      	ldr	r2, [pc, #60]	@ (8003cb4 <HAL_UART_RxCpltCallback+0x48>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d109      	bne.n	8003c90 <HAL_UART_RxCpltCallback+0x24>
  {
    CMD_OnUartRxByteFromISR(rx1_byte);
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <HAL_UART_RxCpltCallback+0x4c>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fe f8d3 	bl	8001e2c <CMD_OnUartRxByteFromISR>
    UartRearmRxIt(&huart1, &rx1_byte);
 8003c86:	490c      	ldr	r1, [pc, #48]	@ (8003cb8 <HAL_UART_RxCpltCallback+0x4c>)
 8003c88:	480a      	ldr	r0, [pc, #40]	@ (8003cb4 <HAL_UART_RxCpltCallback+0x48>)
 8003c8a:	f7ff ffbb 	bl	8003c04 <UartRearmRxIt>
  else if (huart == &huart2)
  {
    BNO_RVC_OnByte(rx2_byte);
    UartRearmRxIt(&huart2, &rx2_byte);
  }
}
 8003c8e:	e00c      	b.n	8003caa <HAL_UART_RxCpltCallback+0x3e>
  else if (huart == &huart2)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a0a      	ldr	r2, [pc, #40]	@ (8003cbc <HAL_UART_RxCpltCallback+0x50>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d108      	bne.n	8003caa <HAL_UART_RxCpltCallback+0x3e>
    BNO_RVC_OnByte(rx2_byte);
 8003c98:	4b09      	ldr	r3, [pc, #36]	@ (8003cc0 <HAL_UART_RxCpltCallback+0x54>)
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fd f843 	bl	8000d28 <BNO_RVC_OnByte>
    UartRearmRxIt(&huart2, &rx2_byte);
 8003ca2:	4907      	ldr	r1, [pc, #28]	@ (8003cc0 <HAL_UART_RxCpltCallback+0x54>)
 8003ca4:	4805      	ldr	r0, [pc, #20]	@ (8003cbc <HAL_UART_RxCpltCallback+0x50>)
 8003ca6:	f7ff ffad 	bl	8003c04 <UartRearmRxIt>
}
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	240007b4 	.word	0x240007b4
 8003cb8:	240009a9 	.word	0x240009a9
 8003cbc:	24000848 	.word	0x24000848
 8003cc0:	240009aa 	.word	0x240009aa

08003cc4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a0a      	ldr	r2, [pc, #40]	@ (8003cf8 <HAL_UART_ErrorCallback+0x34>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d104      	bne.n	8003cde <HAL_UART_ErrorCallback+0x1a>
  {
    UartRearmRxIt(&huart1, &rx1_byte);
 8003cd4:	4909      	ldr	r1, [pc, #36]	@ (8003cfc <HAL_UART_ErrorCallback+0x38>)
 8003cd6:	4808      	ldr	r0, [pc, #32]	@ (8003cf8 <HAL_UART_ErrorCallback+0x34>)
 8003cd8:	f7ff ff94 	bl	8003c04 <UartRearmRxIt>
  }
  else if (huart == &huart2)
  {
    UartRearmRxIt(&huart2, &rx2_byte);
  }
}
 8003cdc:	e007      	b.n	8003cee <HAL_UART_ErrorCallback+0x2a>
  else if (huart == &huart2)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_UART_ErrorCallback+0x3c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d103      	bne.n	8003cee <HAL_UART_ErrorCallback+0x2a>
    UartRearmRxIt(&huart2, &rx2_byte);
 8003ce6:	4907      	ldr	r1, [pc, #28]	@ (8003d04 <HAL_UART_ErrorCallback+0x40>)
 8003ce8:	4805      	ldr	r0, [pc, #20]	@ (8003d00 <HAL_UART_ErrorCallback+0x3c>)
 8003cea:	f7ff ff8b 	bl	8003c04 <UartRearmRxIt>
}
 8003cee:	bf00      	nop
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	240007b4 	.word	0x240007b4
 8003cfc:	240009a9 	.word	0x240009a9
 8003d00:	24000848 	.word	0x24000848
 8003d04:	240009aa 	.word	0x240009aa

08003d08 <TIM_init>:
void TIM_init(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	af00      	add	r7, sp, #0
// Initialize MD20A motor drivers: 0% duty cycle and forward direction
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8003d0c:	4b23      	ldr	r3, [pc, #140]	@ (8003d9c <TIM_init+0x94>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2200      	movs	r2, #0
 8003d12:	635a      	str	r2, [r3, #52]	@ 0x34
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8003d14:	4b21      	ldr	r3, [pc, #132]	@ (8003d9c <TIM_init+0x94>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	639a      	str	r2, [r3, #56]	@ 0x38
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8003d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d9c <TIM_init+0x94>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2200      	movs	r2, #0
 8003d22:	63da      	str	r2, [r3, #60]	@ 0x3c

// Set all direction pins to forward (LOW)
HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8003d24:	2200      	movs	r2, #0
 8003d26:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d2a:	481d      	ldr	r0, [pc, #116]	@ (8003da0 <TIM_init+0x98>)
 8003d2c:	f00a faac 	bl	800e288 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8003d30:	2200      	movs	r2, #0
 8003d32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d36:	481a      	ldr	r0, [pc, #104]	@ (8003da0 <TIM_init+0x98>)
 8003d38:	f00a faa6 	bl	800e288 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR3_GPIO_Port, DIR3_Pin, GPIO_PIN_RESET);
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003d42:	4817      	ldr	r0, [pc, #92]	@ (8003da0 <TIM_init+0x98>)
 8003d44:	f00a faa0 	bl	800e288 <HAL_GPIO_WritePin>

HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003d48:	2100      	movs	r1, #0
 8003d4a:	4814      	ldr	r0, [pc, #80]	@ (8003d9c <TIM_init+0x94>)
 8003d4c:	f00e f980 	bl	8012050 <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003d50:	2104      	movs	r1, #4
 8003d52:	4812      	ldr	r0, [pc, #72]	@ (8003d9c <TIM_init+0x94>)
 8003d54:	f00e f97c 	bl	8012050 <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003d58:	2108      	movs	r1, #8
 8003d5a:	4810      	ldr	r0, [pc, #64]	@ (8003d9c <TIM_init+0x94>)
 8003d5c:	f00e f978 	bl	8012050 <HAL_TIM_PWM_Start>

HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003d60:	213c      	movs	r1, #60	@ 0x3c
 8003d62:	4810      	ldr	r0, [pc, #64]	@ (8003da4 <TIM_init+0x9c>)
 8003d64:	f00e fb28 	bl	80123b8 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 8003d68:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003da4 <TIM_init+0x9c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003d72:	213c      	movs	r1, #60	@ 0x3c
 8003d74:	480c      	ldr	r0, [pc, #48]	@ (8003da8 <TIM_init+0xa0>)
 8003d76:	f00e fb1f 	bl	80123b8 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8003d7a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <TIM_init+0xa0>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8003d84:	213c      	movs	r1, #60	@ 0x3c
 8003d86:	4809      	ldr	r0, [pc, #36]	@ (8003dac <TIM_init+0xa4>)
 8003d88:	f00e fb16 	bl	80123b8 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 8003d8c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003d90:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <TIM_init+0xa4>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003d96:	bf00      	nop
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	24000684 	.word	0x24000684
 8003da0:	58021000 	.word	0x58021000
 8003da4:	240006d0 	.word	0x240006d0
 8003da8:	2400071c 	.word	0x2400071c
 8003dac:	24000768 	.word	0x24000768

08003db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8003db6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003dba:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8003dbc:	bf00      	nop
 8003dbe:	4b5e      	ldr	r3, [pc, #376]	@ (8003f38 <main+0x188>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d004      	beq.n	8003dd4 <main+0x24>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	dcf4      	bgt.n	8003dbe <main+0xe>
  if ( timeout < 0 )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	da01      	bge.n	8003dde <main+0x2e>
  {
  Error_Handler();
 8003dda:	f001 fc7e 	bl	80056da <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003dde:	f003 fc3f 	bl	8007660 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003de2:	f000 f8c9 	bl	8003f78 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003de6:	f000 f945 	bl	8004074 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8003dea:	4b53      	ldr	r3, [pc, #332]	@ (8003f38 <main+0x188>)
 8003dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003df0:	4a51      	ldr	r2, [pc, #324]	@ (8003f38 <main+0x188>)
 8003df2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003df6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8003f38 <main+0x188>)
 8003dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e04:	603b      	str	r3, [r7, #0]
 8003e06:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8003e08:	2000      	movs	r0, #0
 8003e0a:	f00a fa95 	bl	800e338 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8003e0e:	2100      	movs	r1, #0
 8003e10:	2000      	movs	r0, #0
 8003e12:	f00a faab 	bl	800e36c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8003e16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003e1a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003e1c:	bf00      	nop
 8003e1e:	4b46      	ldr	r3, [pc, #280]	@ (8003f38 <main+0x188>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d104      	bne.n	8003e34 <main+0x84>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	1e5a      	subs	r2, r3, #1
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	dcf4      	bgt.n	8003e1e <main+0x6e>
if ( timeout < 0 )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	da01      	bge.n	8003e3e <main+0x8e>
{
Error_Handler();
 8003e3a:	f001 fc4e 	bl	80056da <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e3e:	f000 fca7 	bl	8004790 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e42:	f000 fc85 	bl	8004750 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003e46:	f000 fbe7 	bl	8004618 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8003e4a:	f000 f9d1 	bl	80041f0 <MX_TIM6_Init>
  MX_TIM2_Init();
 8003e4e:	f000 fa6d 	bl	800432c <MX_TIM2_Init>
  MX_TIM4_Init();
 8003e52:	f000 fb31 	bl	80044b8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003e56:	f000 fb85 	bl	8004564 <MX_TIM8_Init>
  MX_TIM3_Init();
 8003e5a:	f000 fad7 	bl	800440c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003e5e:	f000 fc27 	bl	80046b0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8003e62:	f000 f925 	bl	80040b0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003e66:	f000 f9f7 	bl	8004258 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  BatteryMonitor_Init();
 8003e6a:	f7fd fea3 	bl	8001bb4 <BatteryMonitor_Init>
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)s_motorCurrentAdcDmaBuf, MOTOR_CURRENT_DMA_SAMPLES) != HAL_OK)
 8003e6e:	2260      	movs	r2, #96	@ 0x60
 8003e70:	4932      	ldr	r1, [pc, #200]	@ (8003f3c <main+0x18c>)
 8003e72:	4833      	ldr	r0, [pc, #204]	@ (8003f40 <main+0x190>)
 8003e74:	f004 fad6 	bl	8008424 <HAL_ADC_Start_DMA>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <main+0xd2>
  {
    Error_Handler();
 8003e7e:	f001 fc2c 	bl	80056da <Error_Handler>
  }
  if (HAL_TIM_Base_Start(&htim6) != HAL_OK)
 8003e82:	4830      	ldr	r0, [pc, #192]	@ (8003f44 <main+0x194>)
 8003e84:	f00e f81c 	bl	8011ec0 <HAL_TIM_Base_Start>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <main+0xe2>
  {
    Error_Handler();
 8003e8e:	f001 fc24 	bl	80056da <Error_Handler>
  }
  s_motorCurrentDmaStarted = 1u;
 8003e92:	4b2d      	ldr	r3, [pc, #180]	@ (8003f48 <main+0x198>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	701a      	strb	r2, [r3, #0]
  CMD_Init(&huart1);
 8003e98:	482c      	ldr	r0, [pc, #176]	@ (8003f4c <main+0x19c>)
 8003e9a:	f7fd ff7f 	bl	8001d9c <CMD_Init>
  BNO_RVC_Init();
 8003e9e:	f7fc ff27 	bl	8000cf0 <BNO_RVC_Init>
  UartStartRx();
 8003ea2:	f7ff fecf 	bl	8003c44 <UartStartRx>
  TIM_init();
 8003ea6:	f7ff ff2f 	bl	8003d08 <TIM_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003eaa:	f012 fc03 	bl	80166b4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003eae:	4a28      	ldr	r2, [pc, #160]	@ (8003f50 <main+0x1a0>)
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	4828      	ldr	r0, [pc, #160]	@ (8003f54 <main+0x1a4>)
 8003eb4:	f012 fc5d 	bl	8016772 <osThreadNew>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	4a27      	ldr	r2, [pc, #156]	@ (8003f58 <main+0x1a8>)
 8003ebc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  CMD_StartTask();
 8003ebe:	f7fd ff87 	bl	8001dd0 <CMD_StartTask>
  remote_id = osThreadNew(remote, NULL, &remote_att);
 8003ec2:	4a26      	ldr	r2, [pc, #152]	@ (8003f5c <main+0x1ac>)
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	4826      	ldr	r0, [pc, #152]	@ (8003f60 <main+0x1b0>)
 8003ec8:	f012 fc53 	bl	8016772 <osThreadNew>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	4a25      	ldr	r2, [pc, #148]	@ (8003f64 <main+0x1b4>)
 8003ed0:	6013      	str	r3, [r2, #0]
  ethernet_id = osThreadNew(UDP_Client_Task, NULL, &ethernet_att);
 8003ed2:	4a25      	ldr	r2, [pc, #148]	@ (8003f68 <main+0x1b8>)
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4825      	ldr	r0, [pc, #148]	@ (8003f6c <main+0x1bc>)
 8003ed8:	f012 fc4b 	bl	8016772 <osThreadNew>
 8003edc:	4603      	mov	r3, r0
 8003ede:	4a24      	ldr	r2, [pc, #144]	@ (8003f70 <main+0x1c0>)
 8003ee0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	f003 f9d6 	bl	8007294 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8003ee8:	2001      	movs	r0, #1
 8003eea:	f003 f9d3 	bl	8007294 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8003eee:	2002      	movs	r0, #2
 8003ef0:	f003 f9d0 	bl	8007294 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	f003 fa6c 	bl	80073d4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8003efc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f74 <main+0x1c4>)
 8003efe:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f02:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003f04:	4b1b      	ldr	r3, [pc, #108]	@ (8003f74 <main+0x1c4>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8003f0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003f74 <main+0x1c4>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8003f10:	4b18      	ldr	r3, [pc, #96]	@ (8003f74 <main+0x1c4>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8003f16:	4b17      	ldr	r3, [pc, #92]	@ (8003f74 <main+0x1c4>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8003f1c:	4915      	ldr	r1, [pc, #84]	@ (8003f74 <main+0x1c4>)
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f003 fadc 	bl	80074dc <BSP_COM_Init>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <main+0x17e>
  {
    Error_Handler();
 8003f2a:	f001 fbd6 	bl	80056da <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8003f2e:	f012 fbe5 	bl	80166fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003f32:	bf00      	nop
 8003f34:	e7fd      	b.n	8003f32 <main+0x182>
 8003f36:	bf00      	nop
 8003f38:	58024400 	.word	0x58024400
 8003f3c:	240008e8 	.word	0x240008e8
 8003f40:	240004f8 	.word	0x240004f8
 8003f44:	24000638 	.word	0x24000638
 8003f48:	240009a8 	.word	0x240009a8
 8003f4c:	240007b4 	.word	0x240007b4
 8003f50:	0802a2f0 	.word	0x0802a2f0
 8003f54:	080056bd 	.word	0x080056bd
 8003f58:	240008dc 	.word	0x240008dc
 8003f5c:	0802a314 	.word	0x0802a314
 8003f60:	08004ef9 	.word	0x08004ef9
 8003f64:	240008e0 	.word	0x240008e0
 8003f68:	0802a338 	.word	0x0802a338
 8003f6c:	08006c11 	.word	0x08006c11
 8003f70:	240008e4 	.word	0x240008e4
 8003f74:	240004e8 	.word	0x240004e8

08003f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b09c      	sub	sp, #112	@ 0x70
 8003f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f82:	224c      	movs	r2, #76	@ 0x4c
 8003f84:	2100      	movs	r1, #0
 8003f86:	4618      	mov	r0, r3
 8003f88:	f020 f87e 	bl	8024088 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f8c:	1d3b      	adds	r3, r7, #4
 8003f8e:	2220      	movs	r2, #32
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f020 f878 	bl	8024088 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003f98:	2004      	movs	r0, #4
 8003f9a:	f00a f9fb 	bl	800e394 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	603b      	str	r3, [r7, #0]
 8003fa2:	4b32      	ldr	r3, [pc, #200]	@ (800406c <SystemClock_Config+0xf4>)
 8003fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa6:	4a31      	ldr	r2, [pc, #196]	@ (800406c <SystemClock_Config+0xf4>)
 8003fa8:	f023 0301 	bic.w	r3, r3, #1
 8003fac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003fae:	4b2f      	ldr	r3, [pc, #188]	@ (800406c <SystemClock_Config+0xf4>)
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	603b      	str	r3, [r7, #0]
 8003fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004070 <SystemClock_Config+0xf8>)
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8004070 <SystemClock_Config+0xf8>)
 8003fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fc6:	6193      	str	r3, [r2, #24]
 8003fc8:	4b29      	ldr	r3, [pc, #164]	@ (8004070 <SystemClock_Config+0xf8>)
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003fd0:	603b      	str	r3, [r7, #0]
 8003fd2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003fd4:	bf00      	nop
 8003fd6:	4b26      	ldr	r3, [pc, #152]	@ (8004070 <SystemClock_Config+0xf8>)
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe2:	d1f8      	bne.n	8003fd6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fec:	2340      	movs	r3, #64	@ 0x40
 8003fee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8003ff8:	2305      	movs	r3, #5
 8003ffa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 46;
 8003ffc:	232e      	movs	r3, #46	@ 0x2e
 8003ffe:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004000:	2302      	movs	r3, #2
 8004002:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8004004:	2305      	movs	r3, #5
 8004006:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004008:	2302      	movs	r3, #2
 800400a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800400c:	230c      	movs	r3, #12
 800400e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8004010:	2300      	movs	r3, #0
 8004012:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004014:	2300      	movs	r3, #0
 8004016:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800401c:	4618      	mov	r0, r3
 800401e:	f00a fa13 	bl	800e448 <HAL_RCC_OscConfig>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004028:	f001 fb57 	bl	80056da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800402c:	233f      	movs	r3, #63	@ 0x3f
 800402e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004030:	2303      	movs	r3, #3
 8004032:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8004038:	2308      	movs	r3, #8
 800403a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800403c:	2340      	movs	r3, #64	@ 0x40
 800403e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004040:	2340      	movs	r3, #64	@ 0x40
 8004042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004044:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004048:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800404a:	2340      	movs	r3, #64	@ 0x40
 800404c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800404e:	1d3b      	adds	r3, r7, #4
 8004050:	2102      	movs	r1, #2
 8004052:	4618      	mov	r0, r3
 8004054:	f00a fe52 	bl	800ecfc <HAL_RCC_ClockConfig>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <SystemClock_Config+0xea>
  {
    Error_Handler();
 800405e:	f001 fb3c 	bl	80056da <Error_Handler>
  }
}
 8004062:	bf00      	nop
 8004064:	3770      	adds	r7, #112	@ 0x70
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	58000400 	.word	0x58000400
 8004070:	58024800 	.word	0x58024800

08004074 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b0b0      	sub	sp, #192	@ 0xc0
 8004078:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800407a:	463b      	mov	r3, r7
 800407c:	22c0      	movs	r2, #192	@ 0xc0
 800407e:	2100      	movs	r1, #0
 8004080:	4618      	mov	r0, r3
 8004082:	f020 f801 	bl	8024088 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8004086:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8004092:	2300      	movs	r3, #0
 8004094:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004096:	463b      	mov	r3, r7
 8004098:	4618      	mov	r0, r3
 800409a:	f00b f9bb 	bl	800f414 <HAL_RCCEx_PeriphCLKConfig>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 80040a4:	f001 fb19 	bl	80056da <Error_Handler>
  }
}
 80040a8:	bf00      	nop
 80040aa:	37c0      	adds	r7, #192	@ 0xc0
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08a      	sub	sp, #40	@ 0x28
 80040b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80040b6:	f107 031c 	add.w	r3, r7, #28
 80040ba:	2200      	movs	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	605a      	str	r2, [r3, #4]
 80040c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80040c2:	463b      	mov	r3, r7
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	60da      	str	r2, [r3, #12]
 80040ce:	611a      	str	r2, [r3, #16]
 80040d0:	615a      	str	r2, [r3, #20]
 80040d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80040d4:	4b41      	ldr	r3, [pc, #260]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040d6:	4a42      	ldr	r2, [pc, #264]	@ (80041e0 <MX_ADC1_Init+0x130>)
 80040d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80040da:	4b40      	ldr	r3, [pc, #256]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040dc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80040e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80040e2:	4b3e      	ldr	r3, [pc, #248]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040e4:	2208      	movs	r2, #8
 80040e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80040e8:	4b3c      	ldr	r3, [pc, #240]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80040ee:	4b3b      	ldr	r3, [pc, #236]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040f0:	2208      	movs	r2, #8
 80040f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80040f4:	4b39      	ldr	r3, [pc, #228]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80040fa:	4b38      	ldr	r3, [pc, #224]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 3;
 8004100:	4b36      	ldr	r3, [pc, #216]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004102:	2203      	movs	r2, #3
 8004104:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004106:	4b35      	ldr	r3, [pc, #212]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004108:	2200      	movs	r2, #0
 800410a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800410c:	4b33      	ldr	r3, [pc, #204]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800410e:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004114:	4b31      	ldr	r3, [pc, #196]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004116:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800411a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800411c:	4b2f      	ldr	r3, [pc, #188]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800411e:	2203      	movs	r2, #3
 8004120:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004122:	4b2e      	ldr	r3, [pc, #184]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004124:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004128:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800412a:	4b2c      	ldr	r3, [pc, #176]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800412c:	2200      	movs	r2, #0
 800412e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004130:	4b2a      	ldr	r3, [pc, #168]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8004138:	4b28      	ldr	r3, [pc, #160]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800413a:	2201      	movs	r2, #1
 800413c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800413e:	4827      	ldr	r0, [pc, #156]	@ (80041dc <MX_ADC1_Init+0x12c>)
 8004140:	f003 fddc 	bl	8007cfc <HAL_ADC_Init>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800414a:	f001 fac6 	bl	80056da <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800414e:	2300      	movs	r3, #0
 8004150:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004152:	f107 031c 	add.w	r3, r7, #28
 8004156:	4619      	mov	r1, r3
 8004158:	4820      	ldr	r0, [pc, #128]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800415a:	f005 f8af 	bl	80092bc <HAL_ADCEx_MultiModeConfigChannel>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8004164:	f001 fab9 	bl	80056da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004168:	4b1e      	ldr	r3, [pc, #120]	@ (80041e4 <MX_ADC1_Init+0x134>)
 800416a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800416c:	2306      	movs	r3, #6
 800416e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8004170:	2306      	movs	r3, #6
 8004172:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004174:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004178:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800417a:	2304      	movs	r3, #4
 800417c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8004182:	2300      	movs	r3, #0
 8004184:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004186:	463b      	mov	r3, r7
 8004188:	4619      	mov	r1, r3
 800418a:	4814      	ldr	r0, [pc, #80]	@ (80041dc <MX_ADC1_Init+0x12c>)
 800418c:	f004 fa3a 	bl	8008604 <HAL_ADC_ConfigChannel>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8004196:	f001 faa0 	bl	80056da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800419a:	230c      	movs	r3, #12
 800419c:	607b      	str	r3, [r7, #4]
  sConfig.Channel = ADC_CHANNEL_18;
 800419e:	4b12      	ldr	r3, [pc, #72]	@ (80041e8 <MX_ADC1_Init+0x138>)
 80041a0:	603b      	str	r3, [r7, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80041a2:	463b      	mov	r3, r7
 80041a4:	4619      	mov	r1, r3
 80041a6:	480d      	ldr	r0, [pc, #52]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80041a8:	f004 fa2c 	bl	8008604 <HAL_ADC_ConfigChannel>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 80041b2:	f001 fa92 	bl	80056da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80041b6:	2312      	movs	r3, #18
 80041b8:	607b      	str	r3, [r7, #4]
  sConfig.Channel = ADC_CHANNEL_19;
 80041ba:	4b0c      	ldr	r3, [pc, #48]	@ (80041ec <MX_ADC1_Init+0x13c>)
 80041bc:	603b      	str	r3, [r7, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80041be:	463b      	mov	r3, r7
 80041c0:	4619      	mov	r1, r3
 80041c2:	4806      	ldr	r0, [pc, #24]	@ (80041dc <MX_ADC1_Init+0x12c>)
 80041c4:	f004 fa1e 	bl	8008604 <HAL_ADC_ConfigChannel>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 80041ce:	f001 fa84 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80041d2:	bf00      	nop
 80041d4:	3728      	adds	r7, #40	@ 0x28
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	240004f8 	.word	0x240004f8
 80041e0:	40022000 	.word	0x40022000
 80041e4:	2a000400 	.word	0x2a000400
 80041e8:	4b840000 	.word	0x4b840000
 80041ec:	4fb80000 	.word	0x4fb80000

080041f0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041f6:	1d3b      	adds	r3, r7, #4
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]
 80041fc:	605a      	str	r2, [r3, #4]
 80041fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004200:	4b13      	ldr	r3, [pc, #76]	@ (8004250 <MX_TIM6_Init+0x60>)
 8004202:	4a14      	ldr	r2, [pc, #80]	@ (8004254 <MX_TIM6_Init+0x64>)
 8004204:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 274;
 8004206:	4b12      	ldr	r3, [pc, #72]	@ (8004250 <MX_TIM6_Init+0x60>)
 8004208:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800420c:	605a      	str	r2, [r3, #4]
  htim6.Init.Period = 99;
 800420e:	4b10      	ldr	r3, [pc, #64]	@ (8004250 <MX_TIM6_Init+0x60>)
 8004210:	2263      	movs	r2, #99	@ 0x63
 8004212:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004214:	4b0e      	ldr	r3, [pc, #56]	@ (8004250 <MX_TIM6_Init+0x60>)
 8004216:	2200      	movs	r2, #0
 8004218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800421a:	480d      	ldr	r0, [pc, #52]	@ (8004250 <MX_TIM6_Init+0x60>)
 800421c:	f00d fdf8 	bl	8011e10 <HAL_TIM_Base_Init>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <MX_TIM6_Init+0x3a>
  {
    Error_Handler();
 8004226:	f001 fa58 	bl	80056da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800422a:	2320      	movs	r3, #32
 800422c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004232:	1d3b      	adds	r3, r7, #4
 8004234:	4619      	mov	r1, r3
 8004236:	4806      	ldr	r0, [pc, #24]	@ (8004250 <MX_TIM6_Init+0x60>)
 8004238:	f00e fdfc 	bl	8012e34 <HAL_TIMEx_MasterConfigSynchronization>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <MX_TIM6_Init+0x56>
  {
    Error_Handler();
 8004242:	f001 fa4a 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004246:	bf00      	nop
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	24000638 	.word	0x24000638
 8004254:	40001000 	.word	0x40001000

08004258 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800425e:	1d3b      	adds	r3, r7, #4
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	605a      	str	r2, [r3, #4]
 8004266:	609a      	str	r2, [r3, #8]
 8004268:	60da      	str	r2, [r3, #12]
 800426a:	611a      	str	r2, [r3, #16]
 800426c:	615a      	str	r2, [r3, #20]
 800426e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004270:	4b2b      	ldr	r3, [pc, #172]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004272:	4a2c      	ldr	r2, [pc, #176]	@ (8004324 <MX_ADC2_Init+0xcc>)
 8004274:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004276:	4b2a      	ldr	r3, [pc, #168]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004278:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800427c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800427e:	4b28      	ldr	r3, [pc, #160]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004280:	2200      	movs	r2, #0
 8004282:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004284:	4b26      	ldr	r3, [pc, #152]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004286:	2200      	movs	r2, #0
 8004288:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800428a:	4b25      	ldr	r3, [pc, #148]	@ (8004320 <MX_ADC2_Init+0xc8>)
 800428c:	2204      	movs	r2, #4
 800428e:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004290:	4b23      	ldr	r3, [pc, #140]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004292:	2200      	movs	r2, #0
 8004294:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004296:	4b22      	ldr	r3, [pc, #136]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004298:	2200      	movs	r2, #0
 800429a:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 800429c:	4b20      	ldr	r3, [pc, #128]	@ (8004320 <MX_ADC2_Init+0xc8>)
 800429e:	2201      	movs	r2, #1
 80042a0:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80042a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80042a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80042ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80042b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80042ba:	4b19      	ldr	r3, [pc, #100]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042bc:	2200      	movs	r2, #0
 80042be:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80042c0:	4b17      	ldr	r3, [pc, #92]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80042c6:	4b16      	ldr	r3, [pc, #88]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 80042ce:	4b14      	ldr	r3, [pc, #80]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80042d4:	4812      	ldr	r0, [pc, #72]	@ (8004320 <MX_ADC2_Init+0xc8>)
 80042d6:	f003 fd11 	bl	8007cfc <HAL_ADC_Init>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 80042e0:	f001 f9fb 	bl	80056da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80042e4:	4b10      	ldr	r3, [pc, #64]	@ (8004328 <MX_ADC2_Init+0xd0>)
 80042e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80042e8:	2306      	movs	r3, #6
 80042ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80042ec:	2305      	movs	r3, #5
 80042ee:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80042f0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80042f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80042f6:	2304      	movs	r3, #4
 80042f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80042fe:	2300      	movs	r3, #0
 8004300:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004302:	1d3b      	adds	r3, r7, #4
 8004304:	4619      	mov	r1, r3
 8004306:	4806      	ldr	r0, [pc, #24]	@ (8004320 <MX_ADC2_Init+0xc8>)
 8004308:	f004 f97c 	bl	8008604 <HAL_ADC_ConfigChannel>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 8004312:	f001 f9e2 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004316:	bf00      	nop
 8004318:	3720      	adds	r7, #32
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	2400055c 	.word	0x2400055c
 8004324:	40022100 	.word	0x40022100
 8004328:	14f00020 	.word	0x14f00020

0800432c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08a      	sub	sp, #40	@ 0x28
 8004330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004332:	f107 031c 	add.w	r3, r7, #28
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800433e:	463b      	mov	r3, r7
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	605a      	str	r2, [r3, #4]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	611a      	str	r2, [r3, #16]
 800434c:	615a      	str	r2, [r3, #20]
 800434e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004350:	4b2d      	ldr	r3, [pc, #180]	@ (8004408 <MX_TIM2_Init+0xdc>)
 8004352:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004356:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004358:	4b2b      	ldr	r3, [pc, #172]	@ (8004408 <MX_TIM2_Init+0xdc>)
 800435a:	2200      	movs	r2, #0
 800435c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435e:	4b2a      	ldr	r3, [pc, #168]	@ (8004408 <MX_TIM2_Init+0xdc>)
 8004360:	2200      	movs	r2, #0
 8004362:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7371;
 8004364:	4b28      	ldr	r3, [pc, #160]	@ (8004408 <MX_TIM2_Init+0xdc>)
 8004366:	f641 42cb 	movw	r2, #7371	@ 0x1ccb
 800436a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800436c:	4b26      	ldr	r3, [pc, #152]	@ (8004408 <MX_TIM2_Init+0xdc>)
 800436e:	2200      	movs	r2, #0
 8004370:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004372:	4b25      	ldr	r3, [pc, #148]	@ (8004408 <MX_TIM2_Init+0xdc>)
 8004374:	2280      	movs	r2, #128	@ 0x80
 8004376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004378:	4823      	ldr	r0, [pc, #140]	@ (8004408 <MX_TIM2_Init+0xdc>)
 800437a:	f00d fe11 	bl	8011fa0 <HAL_TIM_PWM_Init>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8004384:	f001 f9a9 	bl	80056da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004388:	2300      	movs	r3, #0
 800438a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800438c:	2300      	movs	r3, #0
 800438e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004390:	f107 031c 	add.w	r3, r7, #28
 8004394:	4619      	mov	r1, r3
 8004396:	481c      	ldr	r0, [pc, #112]	@ (8004408 <MX_TIM2_Init+0xdc>)
 8004398:	f00e fd4c 	bl	8012e34 <HAL_TIMEx_MasterConfigSynchronization>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80043a2:	f001 f99a 	bl	80056da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043a6:	2360      	movs	r3, #96	@ 0x60
 80043a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043ae:	2300      	movs	r3, #0
 80043b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043b2:	2300      	movs	r3, #0
 80043b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043b6:	463b      	mov	r3, r7
 80043b8:	2200      	movs	r2, #0
 80043ba:	4619      	mov	r1, r3
 80043bc:	4812      	ldr	r0, [pc, #72]	@ (8004408 <MX_TIM2_Init+0xdc>)
 80043be:	f00e f889 	bl	80124d4 <HAL_TIM_PWM_ConfigChannel>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80043c8:	f001 f987 	bl	80056da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043cc:	463b      	mov	r3, r7
 80043ce:	2204      	movs	r2, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	480d      	ldr	r0, [pc, #52]	@ (8004408 <MX_TIM2_Init+0xdc>)
 80043d4:	f00e f87e 	bl	80124d4 <HAL_TIM_PWM_ConfigChannel>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80043de:	f001 f97c 	bl	80056da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80043e2:	463b      	mov	r3, r7
 80043e4:	2208      	movs	r2, #8
 80043e6:	4619      	mov	r1, r3
 80043e8:	4807      	ldr	r0, [pc, #28]	@ (8004408 <MX_TIM2_Init+0xdc>)
 80043ea:	f00e f873 	bl	80124d4 <HAL_TIM_PWM_ConfigChannel>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 80043f4:	f001 f971 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80043f8:	4803      	ldr	r0, [pc, #12]	@ (8004408 <MX_TIM2_Init+0xdc>)
 80043fa:	f001 fdab 	bl	8005f54 <HAL_TIM_MspPostInit>

}
 80043fe:	bf00      	nop
 8004400:	3728      	adds	r7, #40	@ 0x28
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	24000684 	.word	0x24000684

0800440c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b08c      	sub	sp, #48	@ 0x30
 8004410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004412:	f107 030c 	add.w	r3, r7, #12
 8004416:	2224      	movs	r2, #36	@ 0x24
 8004418:	2100      	movs	r1, #0
 800441a:	4618      	mov	r0, r3
 800441c:	f01f fe34 	bl	8024088 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004420:	463b      	mov	r3, r7
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	605a      	str	r2, [r3, #4]
 8004428:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800442a:	4b21      	ldr	r3, [pc, #132]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 800442c:	4a21      	ldr	r2, [pc, #132]	@ (80044b4 <MX_TIM3_Init+0xa8>)
 800442e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004430:	4b1f      	ldr	r3, [pc, #124]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 8004432:	2200      	movs	r2, #0
 8004434:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004436:	4b1e      	ldr	r3, [pc, #120]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 8004438:	2200      	movs	r2, #0
 800443a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800443c:	4b1c      	ldr	r3, [pc, #112]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 800443e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004442:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004444:	4b1a      	ldr	r3, [pc, #104]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 8004446:	2200      	movs	r2, #0
 8004448:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800444a:	4b19      	ldr	r3, [pc, #100]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 800444c:	2200      	movs	r2, #0
 800444e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004450:	2303      	movs	r3, #3
 8004452:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004454:	2300      	movs	r3, #0
 8004456:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004458:	2301      	movs	r3, #1
 800445a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800445c:	2300      	movs	r3, #0
 800445e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8004460:	2304      	movs	r3, #4
 8004462:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004464:	2300      	movs	r3, #0
 8004466:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004468:	2301      	movs	r3, #1
 800446a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800446c:	2300      	movs	r3, #0
 800446e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8004470:	2304      	movs	r3, #4
 8004472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004474:	f107 030c 	add.w	r3, r7, #12
 8004478:	4619      	mov	r1, r3
 800447a:	480d      	ldr	r0, [pc, #52]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 800447c:	f00d fef6 	bl	801226c <HAL_TIM_Encoder_Init>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8004486:	f001 f928 	bl	80056da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800448a:	2300      	movs	r3, #0
 800448c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800448e:	2300      	movs	r3, #0
 8004490:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004492:	463b      	mov	r3, r7
 8004494:	4619      	mov	r1, r3
 8004496:	4806      	ldr	r0, [pc, #24]	@ (80044b0 <MX_TIM3_Init+0xa4>)
 8004498:	f00e fccc 	bl	8012e34 <HAL_TIMEx_MasterConfigSynchronization>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80044a2:	f001 f91a 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80044a6:	bf00      	nop
 80044a8:	3730      	adds	r7, #48	@ 0x30
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	240006d0 	.word	0x240006d0
 80044b4:	40000400 	.word	0x40000400

080044b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b08c      	sub	sp, #48	@ 0x30
 80044bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80044be:	f107 030c 	add.w	r3, r7, #12
 80044c2:	2224      	movs	r2, #36	@ 0x24
 80044c4:	2100      	movs	r1, #0
 80044c6:	4618      	mov	r0, r3
 80044c8:	f01f fdde 	bl	8024088 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044cc:	463b      	mov	r3, r7
 80044ce:	2200      	movs	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	605a      	str	r2, [r3, #4]
 80044d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80044d6:	4b21      	ldr	r3, [pc, #132]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044d8:	4a21      	ldr	r2, [pc, #132]	@ (8004560 <MX_TIM4_Init+0xa8>)
 80044da:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80044dc:	4b1f      	ldr	r3, [pc, #124]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044de:	2200      	movs	r2, #0
 80044e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044e2:	4b1e      	ldr	r3, [pc, #120]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80044e8:	4b1c      	ldr	r3, [pc, #112]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80044ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044f0:	4b1a      	ldr	r3, [pc, #104]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044f6:	4b19      	ldr	r3, [pc, #100]	@ (800455c <MX_TIM4_Init+0xa4>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80044fc:	2303      	movs	r3, #3
 80044fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004500:	2300      	movs	r3, #0
 8004502:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004504:	2301      	movs	r3, #1
 8004506:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 800450c:	2304      	movs	r3, #4
 800450e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004510:	2300      	movs	r3, #0
 8004512:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004514:	2301      	movs	r3, #1
 8004516:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004518:	2300      	movs	r3, #0
 800451a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 800451c:	2304      	movs	r3, #4
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004520:	f107 030c 	add.w	r3, r7, #12
 8004524:	4619      	mov	r1, r3
 8004526:	480d      	ldr	r0, [pc, #52]	@ (800455c <MX_TIM4_Init+0xa4>)
 8004528:	f00d fea0 	bl	801226c <HAL_TIM_Encoder_Init>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8004532:	f001 f8d2 	bl	80056da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004536:	2300      	movs	r3, #0
 8004538:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800453a:	2300      	movs	r3, #0
 800453c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800453e:	463b      	mov	r3, r7
 8004540:	4619      	mov	r1, r3
 8004542:	4806      	ldr	r0, [pc, #24]	@ (800455c <MX_TIM4_Init+0xa4>)
 8004544:	f00e fc76 	bl	8012e34 <HAL_TIMEx_MasterConfigSynchronization>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800454e:	f001 f8c4 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004552:	bf00      	nop
 8004554:	3730      	adds	r7, #48	@ 0x30
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	2400071c 	.word	0x2400071c
 8004560:	40000800 	.word	0x40000800

08004564 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08c      	sub	sp, #48	@ 0x30
 8004568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800456a:	f107 030c 	add.w	r3, r7, #12
 800456e:	2224      	movs	r2, #36	@ 0x24
 8004570:	2100      	movs	r1, #0
 8004572:	4618      	mov	r0, r3
 8004574:	f01f fd88 	bl	8024088 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004578:	463b      	mov	r3, r7
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	605a      	str	r2, [r3, #4]
 8004580:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004582:	4b23      	ldr	r3, [pc, #140]	@ (8004610 <MX_TIM8_Init+0xac>)
 8004584:	4a23      	ldr	r2, [pc, #140]	@ (8004614 <MX_TIM8_Init+0xb0>)
 8004586:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004588:	4b21      	ldr	r3, [pc, #132]	@ (8004610 <MX_TIM8_Init+0xac>)
 800458a:	2200      	movs	r2, #0
 800458c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800458e:	4b20      	ldr	r3, [pc, #128]	@ (8004610 <MX_TIM8_Init+0xac>)
 8004590:	2200      	movs	r2, #0
 8004592:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004594:	4b1e      	ldr	r3, [pc, #120]	@ (8004610 <MX_TIM8_Init+0xac>)
 8004596:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800459a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800459c:	4b1c      	ldr	r3, [pc, #112]	@ (8004610 <MX_TIM8_Init+0xac>)
 800459e:	2200      	movs	r2, #0
 80045a0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <MX_TIM8_Init+0xac>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045a8:	4b19      	ldr	r3, [pc, #100]	@ (8004610 <MX_TIM8_Init+0xac>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80045ae:	2303      	movs	r3, #3
 80045b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80045b2:	2300      	movs	r3, #0
 80045b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80045b6:	2301      	movs	r3, #1
 80045b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80045ba:	2300      	movs	r3, #0
 80045bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80045be:	2304      	movs	r3, #4
 80045c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80045c2:	2300      	movs	r3, #0
 80045c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80045c6:	2301      	movs	r3, #1
 80045c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80045ca:	2300      	movs	r3, #0
 80045cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80045ce:	2304      	movs	r3, #4
 80045d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80045d2:	f107 030c 	add.w	r3, r7, #12
 80045d6:	4619      	mov	r1, r3
 80045d8:	480d      	ldr	r0, [pc, #52]	@ (8004610 <MX_TIM8_Init+0xac>)
 80045da:	f00d fe47 	bl	801226c <HAL_TIM_Encoder_Init>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80045e4:	f001 f879 	bl	80056da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045e8:	2300      	movs	r3, #0
 80045ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80045ec:	2300      	movs	r3, #0
 80045ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80045f4:	463b      	mov	r3, r7
 80045f6:	4619      	mov	r1, r3
 80045f8:	4805      	ldr	r0, [pc, #20]	@ (8004610 <MX_TIM8_Init+0xac>)
 80045fa:	f00e fc1b 	bl	8012e34 <HAL_TIMEx_MasterConfigSynchronization>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8004604:	f001 f869 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004608:	bf00      	nop
 800460a:	3730      	adds	r7, #48	@ 0x30
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	24000768 	.word	0x24000768
 8004614:	40010400 	.word	0x40010400

08004618 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800461c:	4b22      	ldr	r3, [pc, #136]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 800461e:	4a23      	ldr	r2, [pc, #140]	@ (80046ac <MX_USART1_UART_Init+0x94>)
 8004620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004622:	4b21      	ldr	r3, [pc, #132]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800462a:	4b1f      	ldr	r3, [pc, #124]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 800462c:	2200      	movs	r2, #0
 800462e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004630:	4b1d      	ldr	r3, [pc, #116]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004632:	2200      	movs	r2, #0
 8004634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004636:	4b1c      	ldr	r3, [pc, #112]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004638:	2200      	movs	r2, #0
 800463a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800463c:	4b1a      	ldr	r3, [pc, #104]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 800463e:	220c      	movs	r2, #12
 8004640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004642:	4b19      	ldr	r3, [pc, #100]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004644:	2200      	movs	r2, #0
 8004646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004648:	4b17      	ldr	r3, [pc, #92]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 800464a:	2200      	movs	r2, #0
 800464c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800464e:	4b16      	ldr	r3, [pc, #88]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004650:	2200      	movs	r2, #0
 8004652:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004654:	4b14      	ldr	r3, [pc, #80]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004656:	2200      	movs	r2, #0
 8004658:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800465a:	4b13      	ldr	r3, [pc, #76]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 800465c:	2200      	movs	r2, #0
 800465e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004660:	4811      	ldr	r0, [pc, #68]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004662:	f00e fc75 	bl	8012f50 <HAL_UART_Init>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d001      	beq.n	8004670 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800466c:	f001 f835 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004670:	2100      	movs	r1, #0
 8004672:	480d      	ldr	r0, [pc, #52]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004674:	f011 f897 	bl	80157a6 <HAL_UARTEx_SetTxFifoThreshold>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800467e:	f001 f82c 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004682:	2100      	movs	r1, #0
 8004684:	4808      	ldr	r0, [pc, #32]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004686:	f011 f8cc 	bl	8015822 <HAL_UARTEx_SetRxFifoThreshold>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004690:	f001 f823 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004694:	4804      	ldr	r0, [pc, #16]	@ (80046a8 <MX_USART1_UART_Init+0x90>)
 8004696:	f011 f84d 	bl	8015734 <HAL_UARTEx_DisableFifoMode>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80046a0:	f001 f81b 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80046a4:	bf00      	nop
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	240007b4 	.word	0x240007b4
 80046ac:	40011000 	.word	0x40011000

080046b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80046b4:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046b6:	4a25      	ldr	r2, [pc, #148]	@ (800474c <MX_USART2_UART_Init+0x9c>)
 80046b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80046ba:	4b23      	ldr	r3, [pc, #140]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80046c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046c2:	4b21      	ldr	r3, [pc, #132]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80046ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80046d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046d6:	220c      	movs	r2, #12
 80046d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046da:	4b1b      	ldr	r3, [pc, #108]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046dc:	2200      	movs	r2, #0
 80046de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046e0:	4b19      	ldr	r3, [pc, #100]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046e6:	4b18      	ldr	r3, [pc, #96]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80046ec:	4b16      	ldr	r3, [pc, #88]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80046f2:	4b15      	ldr	r3, [pc, #84]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046f4:	2210      	movs	r2, #16
 80046f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80046f8:	4b13      	ldr	r3, [pc, #76]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 80046fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80046fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004700:	4811      	ldr	r0, [pc, #68]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 8004702:	f00e fc25 	bl	8012f50 <HAL_UART_Init>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
 800470c:	f000 ffe5 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004710:	2100      	movs	r1, #0
 8004712:	480d      	ldr	r0, [pc, #52]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 8004714:	f011 f847 	bl	80157a6 <HAL_UARTEx_SetTxFifoThreshold>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <MX_USART2_UART_Init+0x72>
  {
    Error_Handler();
 800471e:	f000 ffdc 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004722:	2100      	movs	r1, #0
 8004724:	4808      	ldr	r0, [pc, #32]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 8004726:	f011 f87c 	bl	8015822 <HAL_UARTEx_SetRxFifoThreshold>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <MX_USART2_UART_Init+0x84>
  {
    Error_Handler();
 8004730:	f000 ffd3 	bl	80056da <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004734:	4804      	ldr	r0, [pc, #16]	@ (8004748 <MX_USART2_UART_Init+0x98>)
 8004736:	f010 fffd 	bl	8015734 <HAL_UARTEx_DisableFifoMode>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <MX_USART2_UART_Init+0x94>
  {
    Error_Handler();
 8004740:	f000 ffcb 	bl	80056da <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004744:	bf00      	nop
 8004746:	bd80      	pop	{r7, pc}
 8004748:	24000848 	.word	0x24000848
 800474c:	40004400 	.word	0x40004400

08004750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004756:	4b0d      	ldr	r3, [pc, #52]	@ (800478c <MX_DMA_Init+0x3c>)
 8004758:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800475c:	4a0b      	ldr	r2, [pc, #44]	@ (800478c <MX_DMA_Init+0x3c>)
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004766:	4b09      	ldr	r3, [pc, #36]	@ (800478c <MX_DMA_Init+0x3c>)
 8004768:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	607b      	str	r3, [r7, #4]
 8004772:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8004774:	2200      	movs	r2, #0
 8004776:	2105      	movs	r1, #5
 8004778:	200b      	movs	r0, #11
 800477a:	f004 ff58 	bl	800962e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800477e:	200b      	movs	r0, #11
 8004780:	f004 ff6f 	bl	8009662 <HAL_NVIC_EnableIRQ>

}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	58024400 	.word	0x58024400

08004790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b08c      	sub	sp, #48	@ 0x30
 8004794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004796:	f107 031c 	add.w	r3, r7, #28
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	605a      	str	r2, [r3, #4]
 80047a0:	609a      	str	r2, [r3, #8]
 80047a2:	60da      	str	r2, [r3, #12]
 80047a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a6:	4b63      	ldr	r3, [pc, #396]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ac:	4a61      	ldr	r2, [pc, #388]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047ae:	f043 0304 	orr.w	r3, r3, #4
 80047b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047c4:	4b5b      	ldr	r3, [pc, #364]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ca:	4a5a      	ldr	r2, [pc, #360]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047cc:	f043 0301 	orr.w	r3, r3, #1
 80047d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047d4:	4b57      	ldr	r3, [pc, #348]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e2:	4b54      	ldr	r3, [pc, #336]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047e8:	4a52      	ldr	r2, [pc, #328]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047ea:	f043 0302 	orr.w	r3, r3, #2
 80047ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047f2:	4b50      	ldr	r3, [pc, #320]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 80047f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	613b      	str	r3, [r7, #16]
 80047fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004800:	4b4c      	ldr	r3, [pc, #304]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004806:	4a4b      	ldr	r2, [pc, #300]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004808:	f043 0310 	orr.w	r3, r3, #16
 800480c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004810:	4b48      	ldr	r3, [pc, #288]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004816:	f003 0310 	and.w	r3, r3, #16
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800481e:	4b45      	ldr	r3, [pc, #276]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004824:	4a43      	ldr	r2, [pc, #268]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004826:	f043 0308 	orr.w	r3, r3, #8
 800482a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800482e:	4b41      	ldr	r3, [pc, #260]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800483c:	4b3d      	ldr	r3, [pc, #244]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 800483e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004842:	4a3c      	ldr	r2, [pc, #240]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 8004844:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004848:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800484c:	4b39      	ldr	r3, [pc, #228]	@ (8004934 <MX_GPIO_Init+0x1a4>)
 800484e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004856:	607b      	str	r3, [r7, #4]
 8004858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IMU_INT_PIN_Pin */
  GPIO_InitStruct.Pin = IMU_INT_PIN_Pin;
 800485a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800485e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004860:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004866:	2301      	movs	r3, #1
 8004868:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IMU_INT_PIN_GPIO_Port, &GPIO_InitStruct);
 800486a:	f107 031c 	add.w	r3, r7, #28
 800486e:	4619      	mov	r1, r3
 8004870:	4831      	ldr	r0, [pc, #196]	@ (8004938 <MX_GPIO_Init+0x1a8>)
 8004872:	f009 fb59 	bl	800df28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8004876:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800487a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487c:	2302      	movs	r3, #2
 800487e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004880:	2300      	movs	r3, #0
 8004882:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004884:	2300      	movs	r3, #0
 8004886:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8004888:	230a      	movs	r3, #10
 800488a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800488c:	f107 031c 	add.w	r3, r7, #28
 8004890:	4619      	mov	r1, r3
 8004892:	482a      	ldr	r0, [pc, #168]	@ (800493c <MX_GPIO_Init+0x1ac>)
 8004894:	f009 fb48 	bl	800df28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004898:	2200      	movs	r2, #0
 800489a:	2105      	movs	r1, #5
 800489c:	2028      	movs	r0, #40	@ 0x28
 800489e:	f004 fec6 	bl	800962e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80048a2:	2028      	movs	r0, #40	@ 0x28
 80048a4:	f004 fedd 	bl	8009662 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize MD20A direction pins as outputs (default LOW for forward)
  GPIO_InitStruct.Pin = DIR1_Pin | DIR2_Pin | DIR3_Pin;
 80048a8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80048ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048ae:	2301      	movs	r3, #1
 80048b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048b6:	2300      	movs	r3, #0
 80048b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 80048ba:	f107 031c 	add.w	r3, r7, #28
 80048be:	4619      	mov	r1, r3
 80048c0:	481d      	ldr	r0, [pc, #116]	@ (8004938 <MX_GPIO_Init+0x1a8>)
 80048c2:	f009 fb31 	bl	800df28 <HAL_GPIO_Init>

  // Initialize Pololu HP MOSFET ON pins as outputs (default LOW)
  GPIO_InitStruct.Pin = MOTOR_ON1_Pin | MOTOR_ON2_Pin | MOTOR_ON3_Pin;
 80048c6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80048ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048cc:	2301      	movs	r3, #1
 80048ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80048d8:	f107 031c 	add.w	r3, r7, #28
 80048dc:	4619      	mov	r1, r3
 80048de:	4818      	ldr	r0, [pc, #96]	@ (8004940 <MX_GPIO_Init+0x1b0>)
 80048e0:	f009 fb22 	bl	800df28 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOG, MOTOR_ON1_Pin | MOTOR_ON2_Pin | MOTOR_ON3_Pin, GPIO_PIN_RESET);
 80048e4:	2200      	movs	r2, #0
 80048e6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80048ea:	4815      	ldr	r0, [pc, #84]	@ (8004940 <MX_GPIO_Init+0x1b0>)
 80048ec:	f009 fccc 	bl	800e288 <HAL_GPIO_WritePin>
  
  // Set all to forward initially (LOW)
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin | DIR2_Pin | DIR3_Pin, GPIO_PIN_RESET);
 80048f0:	2200      	movs	r2, #0
 80048f2:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80048f6:	4810      	ldr	r0, [pc, #64]	@ (8004938 <MX_GPIO_Init+0x1a8>)
 80048f8:	f009 fcc6 	bl	800e288 <HAL_GPIO_WritePin>

  // Staggered motor ON enable sequence: HIGH with 50ms delay between each
  HAL_GPIO_WritePin(MOTOR_ON1_GPIO_Port, MOTOR_ON1_Pin, GPIO_PIN_SET);
 80048fc:	2201      	movs	r2, #1
 80048fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004902:	480f      	ldr	r0, [pc, #60]	@ (8004940 <MX_GPIO_Init+0x1b0>)
 8004904:	f009 fcc0 	bl	800e288 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8004908:	2032      	movs	r0, #50	@ 0x32
 800490a:	f002 ff3b 	bl	8007784 <HAL_Delay>
  HAL_GPIO_WritePin(MOTOR_ON2_GPIO_Port, MOTOR_ON2_Pin, GPIO_PIN_SET);
 800490e:	2201      	movs	r2, #1
 8004910:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004914:	480a      	ldr	r0, [pc, #40]	@ (8004940 <MX_GPIO_Init+0x1b0>)
 8004916:	f009 fcb7 	bl	800e288 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 800491a:	2032      	movs	r0, #50	@ 0x32
 800491c:	f002 ff32 	bl	8007784 <HAL_Delay>
  HAL_GPIO_WritePin(MOTOR_ON3_GPIO_Port, MOTOR_ON3_Pin, GPIO_PIN_SET);
 8004920:	2201      	movs	r2, #1
 8004922:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004926:	4806      	ldr	r0, [pc, #24]	@ (8004940 <MX_GPIO_Init+0x1b0>)
 8004928:	f009 fcae 	bl	800e288 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800492c:	bf00      	nop
 800492e:	3730      	adds	r7, #48	@ 0x30
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	58024400 	.word	0x58024400
 8004938:	58021000 	.word	0x58021000
 800493c:	58020000 	.word	0x58020000
 8004940:	58021800 	.word	0x58021800
 8004944:	00000000 	.word	0x00000000

08004948 <BSP_PB_Callback>:

/* USER CODE BEGIN 4 */
double yaw_shifter = 0;
static double twopion60 = 2*M_PI/60;
void BSP_PB_Callback(Button_TypeDef Button)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
	static int on = 0;
	if (on == 0)
 8004952:	4b27      	ldr	r3, [pc, #156]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10d      	bne.n	8004976 <BSP_PB_Callback+0x2e>
	{
		// speed[0] = 3;
		// speed[1] = 0;
		// speed[2] = 0;
    yaw_shifter = 15*twopion60;
 800495a:	4b26      	ldr	r3, [pc, #152]	@ (80049f4 <BSP_PB_Callback+0xac>)
 800495c:	ed93 7b00 	vldr	d7, [r3]
 8004960:	eeb2 6b0e 	vmov.f64	d6, #46	@ 0x41700000  15.0
 8004964:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004968:	4b23      	ldr	r3, [pc, #140]	@ (80049f8 <BSP_PB_Callback+0xb0>)
 800496a:	ed83 7b00 	vstr	d7, [r3]
		on = 1;
 800496e:	4b20      	ldr	r3, [pc, #128]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 8004970:	2201      	movs	r2, #1
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	e031      	b.n	80049da <BSP_PB_Callback+0x92>
	}
	else if (on == 1)
 8004976:	4b1e      	ldr	r3, [pc, #120]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d10d      	bne.n	800499a <BSP_PB_Callback+0x52>
	{
		// speed[0] = 0;
		// speed[1] = 3;
		// speed[2] = 0;
    yaw_shifter = 30*twopion60;
 800497e:	4b1d      	ldr	r3, [pc, #116]	@ (80049f4 <BSP_PB_Callback+0xac>)
 8004980:	ed93 7b00 	vldr	d7, [r3]
 8004984:	eeb3 6b0e 	vmov.f64	d6, #62	@ 0x41f00000  30.0
 8004988:	ee27 7b06 	vmul.f64	d7, d7, d6
 800498c:	4b1a      	ldr	r3, [pc, #104]	@ (80049f8 <BSP_PB_Callback+0xb0>)
 800498e:	ed83 7b00 	vstr	d7, [r3]
		on = 2;
 8004992:	4b17      	ldr	r3, [pc, #92]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 8004994:	2202      	movs	r2, #2
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	e01f      	b.n	80049da <BSP_PB_Callback+0x92>
	}
	else if (on == 2)
 800499a:	4b15      	ldr	r3, [pc, #84]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d10d      	bne.n	80049be <BSP_PB_Callback+0x76>
	{
		// speed[0] = 0;
		// speed[1] = 0;
		// speed[2] = 3;
    yaw_shifter = 45*twopion60;
 80049a2:	4b14      	ldr	r3, [pc, #80]	@ (80049f4 <BSP_PB_Callback+0xac>)
 80049a4:	ed93 7b00 	vldr	d7, [r3]
 80049a8:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 80049e8 <BSP_PB_Callback+0xa0>
 80049ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 80049b0:	4b11      	ldr	r3, [pc, #68]	@ (80049f8 <BSP_PB_Callback+0xb0>)
 80049b2:	ed83 7b00 	vstr	d7, [r3]
		on = 3;
 80049b6:	4b0e      	ldr	r3, [pc, #56]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 80049b8:	2203      	movs	r2, #3
 80049ba:	601a      	str	r2, [r3, #0]
 80049bc:	e00d      	b.n	80049da <BSP_PB_Callback+0x92>
	}
  else if (on == 3)
 80049be:	4b0c      	ldr	r3, [pc, #48]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d109      	bne.n	80049da <BSP_PB_Callback+0x92>
	{
		// speed[0] = 0;
		// speed[1] = 0;
		// speed[2] = 0;
    yaw_shifter = 0;
 80049c6:	490c      	ldr	r1, [pc, #48]	@ (80049f8 <BSP_PB_Callback+0xb0>)
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	f04f 0300 	mov.w	r3, #0
 80049d0:	e9c1 2300 	strd	r2, r3, [r1]
		on = 0;
 80049d4:	4b06      	ldr	r3, [pc, #24]	@ (80049f0 <BSP_PB_Callback+0xa8>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, NEUTRAL);
		on = 0;
	}*/


	BSP_LED_Toggle(LED_RED);
 80049da:	2002      	movs	r0, #2
 80049dc:	f002 fcd0 	bl	8007380 <BSP_LED_Toggle>
}
 80049e0:	bf00      	nop
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	00000000 	.word	0x00000000
 80049ec:	40468000 	.word	0x40468000
 80049f0:	24000a38 	.word	0x24000a38
 80049f4:	24000068 	.word	0x24000068
 80049f8:	240009b0 	.word	0x240009b0
 80049fc:	00000000 	.word	0x00000000

08004a00 <enc>:
double x[3] = {0},xd[5] = {0},u_out[3] = {0};
double vd[3] = {0};
static void enc(double dt, double rpm[3])
{
 8004a00:	b480      	push	{r7}
 8004a02:	b0a3      	sub	sp, #140	@ 0x8c
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	ed87 0b02 	vstr	d0, [r7, #8]
 8004a0a:	6078      	str	r0, [r7, #4]
	int32_t cnt1	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim3);
 8004a0c:	4bb0      	ldr	r3, [pc, #704]	@ (8004cd0 <enc+0x2d0>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	677b      	str	r3, [r7, #116]	@ 0x74
	int32_t delta1 = cnt1 - CNT_MID;
 8004a14:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a1a:	1a9b      	subs	r3, r3, r2
 8004a1c:	673b      	str	r3, [r7, #112]	@ 0x70
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 8004a1e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a22:	4bab      	ldr	r3, [pc, #684]	@ (8004cd0 <enc+0x2d0>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt2	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim4);
 8004a28:	4baa      	ldr	r3, [pc, #680]	@ (8004cd4 <enc+0x2d4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	int32_t delta2 = cnt2 - CNT_MID;
 8004a30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a36:	1a9b      	subs	r3, r3, r2
 8004a38:	66bb      	str	r3, [r7, #104]	@ 0x68
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8004a3a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a3e:	4ba5      	ldr	r3, [pc, #660]	@ (8004cd4 <enc+0x2d4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt3	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim8);
 8004a44:	4ba4      	ldr	r3, [pc, #656]	@ (8004cd8 <enc+0x2d8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4a:	667b      	str	r3, [r7, #100]	@ 0x64
	int32_t delta3 = cnt3 - CNT_MID;
 8004a4c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	663b      	str	r3, [r7, #96]	@ 0x60
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 8004a56:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a5a:	4b9f      	ldr	r3, [pc, #636]	@ (8004cd8 <enc+0x2d8>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	625a      	str	r2, [r3, #36]	@ 0x24

  static double t_since_edge_s[3] = {0.0, 0.0, 0.0};
  static double rpm_period[3] = {0.0, 0.0, 0.0};
  static double rpm_filt[3] = {0.0, 0.0, 0.0};

  const int32_t delta[3] = {delta1, delta2, delta3};
 8004a60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a66:	61bb      	str	r3, [r7, #24]
 8004a68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a6a:	61fb      	str	r3, [r7, #28]
  const double rpm_per_count = 60.0 / (CPR * dt);
 8004a6c:	ed9f 6b90 	vldr	d6, [pc, #576]	@ 8004cb0 <enc+0x2b0>
 8004a70:	ed97 7b02 	vldr	d7, [r7, #8]
 8004a74:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004a78:	ed9f 5b8f 	vldr	d5, [pc, #572]	@ 8004cb8 <enc+0x2b8>
 8004a7c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004a80:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
  const double pulse_timeout_s = 0.25;
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	4b94      	ldr	r3, [pc, #592]	@ (8004cdc <enc+0x2dc>)
 8004a8a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
  const double alpha = 0.35;
 8004a8e:	a38c      	add	r3, pc, #560	@ (adr r3, 8004cc0 <enc+0x2c0>)
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

  for (int i = 0; i < 3; ++i)
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a9e:	e0f9      	b.n	8004c94 <enc+0x294>
  {
    t_since_edge_s[i] += dt;
 8004aa0:	4a8f      	ldr	r2, [pc, #572]	@ (8004ce0 <enc+0x2e0>)
 8004aa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	4413      	add	r3, r2
 8004aaa:	ed93 6b00 	vldr	d6, [r3]
 8004aae:	ed97 7b02 	vldr	d7, [r7, #8]
 8004ab2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004ab6:	4a8a      	ldr	r2, [pc, #552]	@ (8004ce0 <enc+0x2e0>)
 8004ab8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	4413      	add	r3, r2
 8004ac0:	ed83 7b00 	vstr	d7, [r3]

    const int32_t d = delta[i];
 8004ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	3388      	adds	r3, #136	@ 0x88
 8004acc:	443b      	add	r3, r7
 8004ace:	f853 3c74 	ldr.w	r3, [r3, #-116]
 8004ad2:	647b      	str	r3, [r7, #68]	@ 0x44
    double rpm_window = (double)d * rpm_per_count;
 8004ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ad6:	ee07 3a90 	vmov	s15, r3
 8004ada:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004ade:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8004ae2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004ae6:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
    double rpm_meas = rpm_window;
 8004aea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004aee:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

    if (d != 0)
 8004af2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d079      	beq.n	8004bec <enc+0x1ec>
    {
      const int32_t mag = (d >= 0) ? d : -d;
 8004af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	bfb8      	it	lt
 8004afe:	425b      	neglt	r3, r3
 8004b00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (t_since_edge_s[i] > 0.0)
 8004b02:	4a77      	ldr	r2, [pc, #476]	@ (8004ce0 <enc+0x2e0>)
 8004b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	ed93 7b00 	vldr	d7, [r3]
 8004b10:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b18:	dd1c      	ble.n	8004b54 <enc+0x154>
      {
        rpm_period[i] = ((double)d * 60.0) / (CPR * t_since_edge_s[i]);
 8004b1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004b24:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8004cb8 <enc+0x2b8>
 8004b28:	ee27 5b06 	vmul.f64	d5, d7, d6
 8004b2c:	4a6c      	ldr	r2, [pc, #432]	@ (8004ce0 <enc+0x2e0>)
 8004b2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4413      	add	r3, r2
 8004b36:	ed93 7b00 	vldr	d7, [r3]
 8004b3a:	ed9f 6b5d 	vldr	d6, [pc, #372]	@ 8004cb0 <enc+0x2b0>
 8004b3e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8004b42:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8004b46:	4a67      	ldr	r2, [pc, #412]	@ (8004ce4 <enc+0x2e4>)
 8004b48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	4413      	add	r3, r2
 8004b50:	ed83 7b00 	vstr	d7, [r3]
      }
      t_since_edge_s[i] = 0.0;
 8004b54:	4a62      	ldr	r2, [pc, #392]	@ (8004ce0 <enc+0x2e0>)
 8004b56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	18d1      	adds	r1, r2, r3
 8004b5e:	f04f 0200 	mov.w	r2, #0
 8004b62:	f04f 0300 	mov.w	r3, #0
 8004b66:	e9c1 2300 	strd	r2, r3, [r1]

      if (mag <= 1)
 8004b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	dc1e      	bgt.n	8004bae <enc+0x1ae>
      {
        const double blend_period = 0.85;
 8004b70:	a355      	add	r3, pc, #340	@ (adr r3, 8004cc8 <enc+0x2c8>)
 8004b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b76:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rpm_meas = (blend_period * rpm_period[i]) + ((1.0 - blend_period) * rpm_window);
 8004b7a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ce4 <enc+0x2e4>)
 8004b7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4413      	add	r3, r2
 8004b84:	ed93 6b00 	vldr	d6, [r3]
 8004b88:	ed97 7b08 	vldr	d7, [r7, #32]
 8004b8c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004b90:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8004b94:	ed97 7b08 	vldr	d7, [r7, #32]
 8004b98:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004b9c:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8004ba0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004ba4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004ba8:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
 8004bac:	e040      	b.n	8004c30 <enc+0x230>
      }
      else
      {
        const double blend_period = 0.35;
 8004bae:	a344      	add	r3, pc, #272	@ (adr r3, 8004cc0 <enc+0x2c0>)
 8004bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        rpm_meas = (blend_period * rpm_period[i]) + ((1.0 - blend_period) * rpm_window);
 8004bb8:	4a4a      	ldr	r2, [pc, #296]	@ (8004ce4 <enc+0x2e4>)
 8004bba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	4413      	add	r3, r2
 8004bc2:	ed93 6b00 	vldr	d6, [r3]
 8004bc6:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004bca:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004bce:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8004bd2:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004bd6:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004bda:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8004bde:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004be2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004be6:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
 8004bea:	e021      	b.n	8004c30 <enc+0x230>
      }
    }
    else
    {
      if (t_since_edge_s[i] > pulse_timeout_s)
 8004bec:	4a3c      	ldr	r2, [pc, #240]	@ (8004ce0 <enc+0x2e0>)
 8004bee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	4413      	add	r3, r2
 8004bf6:	ed93 7b00 	vldr	d7, [r3]
 8004bfa:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8004bfe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c06:	d50a      	bpl.n	8004c1e <enc+0x21e>
      {
        rpm_period[i] = 0.0;
 8004c08:	4a36      	ldr	r2, [pc, #216]	@ (8004ce4 <enc+0x2e4>)
 8004c0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c0e:	00db      	lsls	r3, r3, #3
 8004c10:	18d1      	adds	r1, r2, r3
 8004c12:	f04f 0200 	mov.w	r2, #0
 8004c16:	f04f 0300 	mov.w	r3, #0
 8004c1a:	e9c1 2300 	strd	r2, r3, [r1]
      }
      rpm_meas = rpm_period[i];
 8004c1e:	4a31      	ldr	r2, [pc, #196]	@ (8004ce4 <enc+0x2e4>)
 8004c20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	4413      	add	r3, r2
 8004c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2c:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
    }

    rpm_filt[i] += alpha * (rpm_meas - rpm_filt[i]);
 8004c30:	4a2d      	ldr	r2, [pc, #180]	@ (8004ce8 <enc+0x2e8>)
 8004c32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	4413      	add	r3, r2
 8004c3a:	ed93 6b00 	vldr	d6, [r3]
 8004c3e:	4a2a      	ldr	r2, [pc, #168]	@ (8004ce8 <enc+0x2e8>)
 8004c40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	4413      	add	r3, r2
 8004c48:	ed93 7b00 	vldr	d7, [r3]
 8004c4c:	ed97 5b1e 	vldr	d5, [r7, #120]	@ 0x78
 8004c50:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004c54:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8004c58:	ee25 7b07 	vmul.f64	d7, d5, d7
 8004c5c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8004c60:	4a21      	ldr	r2, [pc, #132]	@ (8004ce8 <enc+0x2e8>)
 8004c62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	4413      	add	r3, r2
 8004c6a:	ed83 7b00 	vstr	d7, [r3]
    rpm[i] = rpm_filt[i];
 8004c6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c72:	00db      	lsls	r3, r3, #3
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	18d1      	adds	r1, r2, r3
 8004c78:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <enc+0x2e8>)
 8004c7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	4413      	add	r3, r2
 8004c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c86:	e9c1 2300 	strd	r2, r3, [r1]
  for (int i = 0; i < 3; ++i)
 8004c8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c8e:	3301      	adds	r3, #1
 8004c90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	f77f af01 	ble.w	8004aa0 <enc+0xa0>
  }

}
 8004c9e:	bf00      	nop
 8004ca0:	bf00      	nop
 8004ca2:	378c      	adds	r7, #140	@ 0x8c
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	f3af 8000 	nop.w
 8004cb0:	cccccccd 	.word	0xcccccccd
 8004cb4:	40ae6fcc 	.word	0x40ae6fcc
 8004cb8:	00000000 	.word	0x00000000
 8004cbc:	404e0000 	.word	0x404e0000
 8004cc0:	66666666 	.word	0x66666666
 8004cc4:	3fd66666 	.word	0x3fd66666
 8004cc8:	33333333 	.word	0x33333333
 8004ccc:	3feb3333 	.word	0x3feb3333
 8004cd0:	240006d0 	.word	0x240006d0
 8004cd4:	2400071c 	.word	0x2400071c
 8004cd8:	24000768 	.word	0x24000768
 8004cdc:	3fd00000 	.word	0x3fd00000
 8004ce0:	24000a40 	.word	0x24000a40
 8004ce4:	24000a58 	.word	0x24000a58
 8004ce8:	24000a70 	.word	0x24000a70

08004cec <ReadMotorCurrentAdcRaw>:

static HAL_StatusTypeDef ReadMotorCurrentAdcRaw(uint16_t adc_raw_out[3])
{
 8004cec:	b480      	push	{r7}
 8004cee:	b087      	sub	sp, #28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  if (s_motorCurrentDmaStarted == 0u)
 8004cf4:	4b21      	ldr	r3, [pc, #132]	@ (8004d7c <ReadMotorCurrentAdcRaw+0x90>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <ReadMotorCurrentAdcRaw+0x14>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e037      	b.n	8004d70 <ReadMotorCurrentAdcRaw+0x84>
  }

  uint32_t accum[3] = {0u, 0u, 0u};
 8004d00:	2300      	movs	r3, #0
 8004d02:	60bb      	str	r3, [r7, #8]
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	2300      	movs	r3, #0
 8004d0a:	613b      	str	r3, [r7, #16]
  for (uint16_t i = 0u; i < MOTOR_CURRENT_DMA_SAMPLES; i += 3u)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	82fb      	strh	r3, [r7, #22]
 8004d10:	e019      	b.n	8004d46 <ReadMotorCurrentAdcRaw+0x5a>
  {
    accum[0] += s_motorCurrentAdcDmaBuf[i + 0u];
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	8afa      	ldrh	r2, [r7, #22]
 8004d16:	491a      	ldr	r1, [pc, #104]	@ (8004d80 <ReadMotorCurrentAdcRaw+0x94>)
 8004d18:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	60bb      	str	r3, [r7, #8]
    accum[1] += s_motorCurrentAdcDmaBuf[i + 1u];
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8afa      	ldrh	r2, [r7, #22]
 8004d24:	3201      	adds	r2, #1
 8004d26:	4916      	ldr	r1, [pc, #88]	@ (8004d80 <ReadMotorCurrentAdcRaw+0x94>)
 8004d28:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	60fb      	str	r3, [r7, #12]
    accum[2] += s_motorCurrentAdcDmaBuf[i + 2u];
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	8afa      	ldrh	r2, [r7, #22]
 8004d34:	3202      	adds	r2, #2
 8004d36:	4912      	ldr	r1, [pc, #72]	@ (8004d80 <ReadMotorCurrentAdcRaw+0x94>)
 8004d38:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	613b      	str	r3, [r7, #16]
  for (uint16_t i = 0u; i < MOTOR_CURRENT_DMA_SAMPLES; i += 3u)
 8004d40:	8afb      	ldrh	r3, [r7, #22]
 8004d42:	3303      	adds	r3, #3
 8004d44:	82fb      	strh	r3, [r7, #22]
 8004d46:	8afb      	ldrh	r3, [r7, #22]
 8004d48:	2b5f      	cmp	r3, #95	@ 0x5f
 8004d4a:	d9e2      	bls.n	8004d12 <ReadMotorCurrentAdcRaw+0x26>
  }

  adc_raw_out[0] = (uint16_t)(accum[0] / MOTOR_CURRENT_DMA_SEQUENCES);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	095b      	lsrs	r3, r3, #5
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	801a      	strh	r2, [r3, #0]
  adc_raw_out[1] = (uint16_t)(accum[1] / MOTOR_CURRENT_DMA_SEQUENCES);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	095a      	lsrs	r2, r3, #5
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	b292      	uxth	r2, r2
 8004d60:	801a      	strh	r2, [r3, #0]
  adc_raw_out[2] = (uint16_t)(accum[2] / MOTOR_CURRENT_DMA_SEQUENCES);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	095a      	lsrs	r2, r3, #5
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3304      	adds	r3, #4
 8004d6a:	b292      	uxth	r2, r2
 8004d6c:	801a      	strh	r2, [r3, #0]
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	371c      	adds	r7, #28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	240009a8 	.word	0x240009a8
 8004d80:	240008e8 	.word	0x240008e8

08004d84 <CalibrateMotorCurrentOffset>:
static const float kMotorCurrentSensitivityVPerA[3] = {0.185f, 0.185f, 0.185f};
static float s_motorCurrentOffsetRaw[3] = {2048.0f, 2048.0f, 2048.0f};
static float s_motorCurrentBiasA[3] = {0.0f, 0.0f, 0.0f};

static void CalibrateMotorCurrentOffset(uint16_t sample_count)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b088      	sub	sp, #32
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	80fb      	strh	r3, [r7, #6]
  if (sample_count == 0u)
 8004d8e:	88fb      	ldrh	r3, [r7, #6]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d062      	beq.n	8004e5a <CalibrateMotorCurrentOffset+0xd6>
  {
    return;
  }

  uint32_t accum[3] = {0u, 0u, 0u};
 8004d94:	2300      	movs	r3, #0
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]
  uint16_t adc_raw[3] = {0u, 0u, 0u};
 8004da0:	2300      	movs	r3, #0
 8004da2:	813b      	strh	r3, [r7, #8]
 8004da4:	2300      	movs	r3, #0
 8004da6:	817b      	strh	r3, [r7, #10]
 8004da8:	2300      	movs	r3, #0
 8004daa:	81bb      	strh	r3, [r7, #12]
  uint16_t valid_samples = 0u;
 8004dac:	2300      	movs	r3, #0
 8004dae:	83fb      	strh	r3, [r7, #30]

  for (uint16_t i = 0u; i < sample_count; ++i)
 8004db0:	2300      	movs	r3, #0
 8004db2:	83bb      	strh	r3, [r7, #28]
 8004db4:	e01c      	b.n	8004df0 <CalibrateMotorCurrentOffset+0x6c>
  {
    if (ReadMotorCurrentAdcRaw(adc_raw) == HAL_OK)
 8004db6:	f107 0308 	add.w	r3, r7, #8
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7ff ff96 	bl	8004cec <ReadMotorCurrentAdcRaw>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10e      	bne.n	8004de4 <CalibrateMotorCurrentOffset+0x60>
    {
      accum[0] += adc_raw[0];
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	893a      	ldrh	r2, [r7, #8]
 8004dca:	4413      	add	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
      accum[1] += adc_raw[1];
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	897a      	ldrh	r2, [r7, #10]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]
      accum[2] += adc_raw[2];
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	89ba      	ldrh	r2, [r7, #12]
 8004dda:	4413      	add	r3, r2
 8004ddc:	61bb      	str	r3, [r7, #24]
      ++valid_samples;
 8004dde:	8bfb      	ldrh	r3, [r7, #30]
 8004de0:	3301      	adds	r3, #1
 8004de2:	83fb      	strh	r3, [r7, #30]
    }

    vTaskDelay(pdMS_TO_TICKS(2));
 8004de4:	2002      	movs	r0, #2
 8004de6:	f014 f9c1 	bl	801916c <vTaskDelay>
  for (uint16_t i = 0u; i < sample_count; ++i)
 8004dea:	8bbb      	ldrh	r3, [r7, #28]
 8004dec:	3301      	adds	r3, #1
 8004dee:	83bb      	strh	r3, [r7, #28]
 8004df0:	8bba      	ldrh	r2, [r7, #28]
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d3de      	bcc.n	8004db6 <CalibrateMotorCurrentOffset+0x32>
  }

  if (valid_samples > 0u)
 8004df8:	8bfb      	ldrh	r3, [r7, #30]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d02e      	beq.n	8004e5c <CalibrateMotorCurrentOffset+0xd8>
  {
    s_motorCurrentOffsetRaw[0] = (float)accum[0] / (float)valid_samples;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	ee07 3a90 	vmov	s15, r3
 8004e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e08:	8bfb      	ldrh	r3, [r7, #30]
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e16:	4b13      	ldr	r3, [pc, #76]	@ (8004e64 <CalibrateMotorCurrentOffset+0xe0>)
 8004e18:	edc3 7a00 	vstr	s15, [r3]
    s_motorCurrentOffsetRaw[1] = (float)accum[1] / (float)valid_samples;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	ee07 3a90 	vmov	s15, r3
 8004e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e26:	8bfb      	ldrh	r3, [r7, #30]
 8004e28:	ee07 3a90 	vmov	s15, r3
 8004e2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e34:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <CalibrateMotorCurrentOffset+0xe0>)
 8004e36:	edc3 7a01 	vstr	s15, [r3, #4]
    s_motorCurrentOffsetRaw[2] = (float)accum[2] / (float)valid_samples;
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	ee07 3a90 	vmov	s15, r3
 8004e40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e44:	8bfb      	ldrh	r3, [r7, #30]
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e52:	4b04      	ldr	r3, [pc, #16]	@ (8004e64 <CalibrateMotorCurrentOffset+0xe0>)
 8004e54:	edc3 7a02 	vstr	s15, [r3, #8]
 8004e58:	e000      	b.n	8004e5c <CalibrateMotorCurrentOffset+0xd8>
    return;
 8004e5a:	bf00      	nop
  }
}
 8004e5c:	3720      	adds	r7, #32
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	24000070 	.word	0x24000070

08004e68 <MotorCurrentRawToAmps>:

static float MotorCurrentRawToAmps(uint16_t raw, uint8_t channel_index)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	4603      	mov	r3, r0
 8004e70:	460a      	mov	r2, r1
 8004e72:	80fb      	strh	r3, [r7, #6]
 8004e74:	4613      	mov	r3, r2
 8004e76:	717b      	strb	r3, [r7, #5]
  uint8_t idx = channel_index;
 8004e78:	797b      	ldrb	r3, [r7, #5]
 8004e7a:	75fb      	strb	r3, [r7, #23]
  if (idx > 2u)
 8004e7c:	7dfb      	ldrb	r3, [r7, #23]
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <MotorCurrentRawToAmps+0x1e>
  {
    idx = 2u;
 8004e82:	2302      	movs	r3, #2
 8004e84:	75fb      	strb	r3, [r7, #23]
  }

  const float adc_lsb_v = kMotorCurrentAdcVref / kMotorCurrentAdcFullScale;
 8004e86:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004ee4 <MotorCurrentRawToAmps+0x7c>
 8004e8a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004ee8 <MotorCurrentRawToAmps+0x80>
 8004e8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e92:	edc7 7a04 	vstr	s15, [r7, #16]
  const float delta_v = ((float)raw - s_motorCurrentOffsetRaw[idx]) * adc_lsb_v;
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	ee07 3a90 	vmov	s15, r3
 8004e9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ea0:	7dfb      	ldrb	r3, [r7, #23]
 8004ea2:	4a12      	ldr	r2, [pc, #72]	@ (8004eec <MotorCurrentRawToAmps+0x84>)
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4413      	add	r3, r2
 8004ea8:	edd3 7a00 	vldr	s15, [r3]
 8004eac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004eb0:	ed97 7a04 	vldr	s14, [r7, #16]
 8004eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eb8:	edc7 7a03 	vstr	s15, [r7, #12]
  return delta_v / kMotorCurrentSensitivityVPerA[idx];
 8004ebc:	7dfb      	ldrb	r3, [r7, #23]
 8004ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8004ef0 <MotorCurrentRawToAmps+0x88>)
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	edd3 7a00 	vldr	s15, [r3]
 8004ec8:	ed97 7a03 	vldr	s14, [r7, #12]
 8004ecc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004ed0:	eef0 7a66 	vmov.f32	s15, s13
}
 8004ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40533333 	.word	0x40533333
 8004ee8:	457ff000 	.word	0x457ff000
 8004eec:	24000070 	.word	0x24000070
 8004ef0:	0802a35c 	.word	0x0802a35c
 8004ef4:	00000000 	.word	0x00000000

08004ef8 <remote>:
#include "math.h"
double yaw = 0,yawrate = 0,ax = 0,ay = 0,az = 0;
static int counter = 0;
double battery_v = 24;
void remote(void *argument)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b0d4      	sub	sp, #336	@ 0x150
 8004efc:	af0a      	add	r7, sp, #40	@ 0x28
 8004efe:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8004f02:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004f06:	6018      	str	r0, [r3, #0]
	int tick = 10;
 8004f08:	230a      	movs	r3, #10
 8004f0a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	const TickType_t period = pdMS_TO_TICKS(tick); // 100 Hz
 8004f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	4aa7      	ldr	r2, [pc, #668]	@ (80051b8 <remote+0x2c0>)
 8004f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f20:	099b      	lsrs	r3, r3, #6
 8004f22:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	TickType_t lastWakeTime = xTaskGetTickCount();
 8004f26:	f014 fa73 	bl	8019410 <xTaskGetTickCount>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const TickType_t posePeriod = pdMS_TO_TICKS(200); // 5 Hz pose heartbeat
 8004f30:	23c8      	movs	r3, #200	@ 0xc8
 8004f32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  TickType_t lastPoseTick = xTaskGetTickCount();
 8004f36:	f014 fa6b 	bl	8019410 <xTaskGetTickCount>
 8004f3a:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
  const TickType_t rpmPrintPeriod = pdMS_TO_TICKS(200);
 8004f3e:	23c8      	movs	r3, #200	@ 0xc8
 8004f40:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  TickType_t lastRpmPrintTick = xTaskGetTickCount();
 8004f44:	f014 fa64 	bl	8019410 <xTaskGetTickCount>
 8004f48:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
  const TickType_t batteryPeriod = pdMS_TO_TICKS(10000);
 8004f4c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004f50:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  TickType_t lastBatteryTick = xTaskGetTickCount();
 8004f54:	f014 fa5c 	bl	8019410 <xTaskGetTickCount>
 8004f58:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c

    const float dt = (float)(period * portTICK_PERIOD_MS) * 1e-3f;
 8004f5c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004f60:	ee07 3a90 	vmov	s15, r3
 8004f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f68:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 80051bc <remote+0x2c4>
 8004f6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f70:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8
	
    //CMD_Send("Remote task started\n");
    CalibrateMotorCurrentOffset(200u);
 8004f74:	20c8      	movs	r0, #200	@ 0xc8
 8004f76:	f7ff ff05 	bl	8004d84 <CalibrateMotorCurrentOffset>
	uint16_t loop_cnt = 0;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f8a7 30f6 	strh.w	r3, [r7, #246]	@ 0xf6
	for (;;)
	{
	    vTaskDelayUntil(&lastWakeTime, period);
 8004f80:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8004f84:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f014 f86f 	bl	801906c <vTaskDelayUntil>
	    static double rpm[3] = {0};
      static uint16_t current_adc_raw[3] = {0u, 0u, 0u};
      static float current_a[3] = {0.0f, 0.0f, 0.0f};

	    // Get IMU data with linear acceleration (gravity compensated)
	    BNO_RVC_UpdateMain(&yaw, &yawrate, &ax, &ay, &az);
 8004f8e:	4b8c      	ldr	r3, [pc, #560]	@ (80051c0 <remote+0x2c8>)
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	4b8c      	ldr	r3, [pc, #560]	@ (80051c4 <remote+0x2cc>)
 8004f94:	4a8c      	ldr	r2, [pc, #560]	@ (80051c8 <remote+0x2d0>)
 8004f96:	498d      	ldr	r1, [pc, #564]	@ (80051cc <remote+0x2d4>)
 8004f98:	488d      	ldr	r0, [pc, #564]	@ (80051d0 <remote+0x2d8>)
 8004f9a:	f7fc f851 	bl	8001040 <BNO_RVC_UpdateMain>

	    enc(dt,rpm);
 8004f9e:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8004fa2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004fa6:	488b      	ldr	r0, [pc, #556]	@ (80051d4 <remote+0x2dc>)
 8004fa8:	eeb0 0b47 	vmov.f64	d0, d7
 8004fac:	f7ff fd28 	bl	8004a00 <enc>

      TickType_t nowTick = xTaskGetTickCount();
 8004fb0:	f014 fa2e 	bl	8019410 <xTaskGetTickCount>
 8004fb4:	f8c7 00f0 	str.w	r0, [r7, #240]	@ 0xf0
      if ((nowTick - lastBatteryTick) >= batteryPeriod)
 8004fb8:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8004fbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d83a      	bhi.n	8005040 <remote+0x148>
      {
        battery_v = (double)BatteryMonitor_ReadVoltage_V();
 8004fca:	f7fc fe01 	bl	8001bd0 <BatteryMonitor_ReadVoltage_V>
 8004fce:	eef0 7a40 	vmov.f32	s15, s0
 8004fd2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004fd6:	4b80      	ldr	r3, [pc, #512]	@ (80051d8 <remote+0x2e0>)
 8004fd8:	ed83 7b00 	vstr	d7, [r3]
        const double battery_scaled_max_rpm = (2.5 * battery_v) + 70.0;
 8004fdc:	4b7e      	ldr	r3, [pc, #504]	@ (80051d8 <remote+0x2e0>)
 8004fde:	ed93 7b00 	vldr	d7, [r3]
 8004fe2:	eeb0 6b04 	vmov.f64	d6, #4	@ 0x40200000  2.5
 8004fe6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fea:	ed9f 6b6d 	vldr	d6, [pc, #436]	@ 80051a0 <remote+0x2a8>
 8004fee:	ee37 7b06 	vadd.f64	d7, d7, d6
 8004ff2:	ed87 7b3a 	vstr	d7, [r7, #232]	@ 0xe8
        PWM_SetMaxRpmLimit(battery_scaled_max_rpm);
 8004ff6:	ed97 0b3a 	vldr	d0, [r7, #232]	@ 0xe8
 8004ffa:	f7fc f941 	bl	8001280 <PWM_SetMaxRpmLimit>
        lastBatteryTick = nowTick;
 8004ffe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005002:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        //printf(" Battery: %.2f V \n",battery_v);
        char battery_msg[48];
        (void)snprintf(battery_msg, sizeof(battery_msg), "Battery: %.2f V\r\n", battery_v);
 8005006:	4b74      	ldr	r3, [pc, #464]	@ (80051d8 <remote+0x2e0>)
 8005008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500c:	f107 0008 	add.w	r0, r7, #8
 8005010:	e9cd 2300 	strd	r2, r3, [sp]
 8005014:	4a71      	ldr	r2, [pc, #452]	@ (80051dc <remote+0x2e4>)
 8005016:	2130      	movs	r1, #48	@ 0x30
 8005018:	f01e fea0 	bl	8023d5c <sniprintf>
        CMD_Send(battery_msg);
 800501c:	f107 0308 	add.w	r3, r7, #8
 8005020:	4618      	mov	r0, r3
 8005022:	f7fd f8ab 	bl	800217c <CMD_Send>
        if (battery_v < 21) 
 8005026:	4b6c      	ldr	r3, [pc, #432]	@ (80051d8 <remote+0x2e0>)
 8005028:	ed93 7b00 	vldr	d7, [r3]
 800502c:	eeb3 6b05 	vmov.f64	d6, #53	@ 0x41a80000  21.0
 8005030:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005038:	d502      	bpl.n	8005040 <remote+0x148>
        {
          CMD_Send("Charge The Bot !!!\n");
 800503a:	4869      	ldr	r0, [pc, #420]	@ (80051e0 <remote+0x2e8>)
 800503c:	f7fd f89e 	bl	800217c <CMD_Send>
        }
      }

      if ((nowTick - lastRpmPrintTick) >= rpmPrintPeriod)
 8005040:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8005044:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 800504e:	429a      	cmp	r2, r3
 8005050:	d87b      	bhi.n	800514a <remote+0x252>
      {
        if (ReadMotorCurrentAdcRaw(current_adc_raw) == HAL_OK)
 8005052:	4864      	ldr	r0, [pc, #400]	@ (80051e4 <remote+0x2ec>)
 8005054:	f7ff fe4a 	bl	8004cec <ReadMotorCurrentAdcRaw>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d120      	bne.n	80050a0 <remote+0x1a8>
        {
          current_a[0] = MotorCurrentRawToAmps(current_adc_raw[0], 0u);
 800505e:	4b61      	ldr	r3, [pc, #388]	@ (80051e4 <remote+0x2ec>)
 8005060:	881b      	ldrh	r3, [r3, #0]
 8005062:	2100      	movs	r1, #0
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff feff 	bl	8004e68 <MotorCurrentRawToAmps>
 800506a:	eef0 7a40 	vmov.f32	s15, s0
 800506e:	4b5e      	ldr	r3, [pc, #376]	@ (80051e8 <remote+0x2f0>)
 8005070:	edc3 7a00 	vstr	s15, [r3]
          current_a[1] = MotorCurrentRawToAmps(current_adc_raw[1], 1u);
 8005074:	4b5b      	ldr	r3, [pc, #364]	@ (80051e4 <remote+0x2ec>)
 8005076:	885b      	ldrh	r3, [r3, #2]
 8005078:	2101      	movs	r1, #1
 800507a:	4618      	mov	r0, r3
 800507c:	f7ff fef4 	bl	8004e68 <MotorCurrentRawToAmps>
 8005080:	eef0 7a40 	vmov.f32	s15, s0
 8005084:	4b58      	ldr	r3, [pc, #352]	@ (80051e8 <remote+0x2f0>)
 8005086:	edc3 7a01 	vstr	s15, [r3, #4]
          current_a[2] = MotorCurrentRawToAmps(current_adc_raw[2], 2u);
 800508a:	4b56      	ldr	r3, [pc, #344]	@ (80051e4 <remote+0x2ec>)
 800508c:	889b      	ldrh	r3, [r3, #4]
 800508e:	2102      	movs	r1, #2
 8005090:	4618      	mov	r0, r3
 8005092:	f7ff fee9 	bl	8004e68 <MotorCurrentRawToAmps>
 8005096:	eef0 7a40 	vmov.f32	s15, s0
 800509a:	4b53      	ldr	r3, [pc, #332]	@ (80051e8 <remote+0x2f0>)
 800509c:	edc3 7a02 	vstr	s15, [r3, #8]
        }

        if (wheel_test_mode)
 80050a0:	4b52      	ldr	r3, [pc, #328]	@ (80051ec <remote+0x2f4>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d04b      	beq.n	8005142 <remote+0x24a>
        {
          int idx = (wheel_test_index >= 0 && wheel_test_index < 3) ? wheel_test_index : 0;
 80050aa:	4b51      	ldr	r3, [pc, #324]	@ (80051f0 <remote+0x2f8>)
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b25b      	sxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	db08      	blt.n	80050c6 <remote+0x1ce>
 80050b4:	4b4e      	ldr	r3, [pc, #312]	@ (80051f0 <remote+0x2f8>)
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	dc03      	bgt.n	80050c6 <remote+0x1ce>
 80050be:	4b4c      	ldr	r3, [pc, #304]	@ (80051f0 <remote+0x2f8>)
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	b25b      	sxtb	r3, r3
 80050c4:	e000      	b.n	80050c8 <remote+0x1d0>
 80050c6:	2300      	movs	r3, #0
 80050c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           double target_rpm = wheel_test_target_rpm;
 80050cc:	4b49      	ldr	r3, [pc, #292]	@ (80051f4 <remote+0x2fc>)
 80050ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d2:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
           double measured_rpm = rpm[idx];
 80050d6:	4a3f      	ldr	r2, [pc, #252]	@ (80051d4 <remote+0x2dc>)
 80050d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	4413      	add	r3, r2
 80050e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e4:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
           double err_rpm = target_rpm - measured_rpm;
 80050e8:	ed97 6b36 	vldr	d6, [r7, #216]	@ 0xd8
 80050ec:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 80050f0:	ee36 7b47 	vsub.f64	d7, d6, d7
 80050f4:	ed87 7b32 	vstr	d7, [r7, #200]	@ 0xc8
          printf("WTEST w%d target=%.2f rpm measured=%.2f rpm err=%.2f\r\n",
 80050f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fc:	1c59      	adds	r1, r3, #1
                 idx + 1,
                 target_rpm,
             measured_rpm,
                 err_rpm,
                 (double)current_a[0],
 80050fe:	4b3a      	ldr	r3, [pc, #232]	@ (80051e8 <remote+0x2f0>)
 8005100:	edd3 7a00 	vldr	s15, [r3]
          printf("WTEST w%d target=%.2f rpm measured=%.2f rpm err=%.2f\r\n",
 8005104:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 (double)current_a[1],
 8005108:	4b37      	ldr	r3, [pc, #220]	@ (80051e8 <remote+0x2f0>)
 800510a:	edd3 6a01 	vldr	s13, [r3, #4]
          printf("WTEST w%d target=%.2f rpm measured=%.2f rpm err=%.2f\r\n",
 800510e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                 (double)current_a[2]);
 8005112:	4b35      	ldr	r3, [pc, #212]	@ (80051e8 <remote+0x2f0>)
 8005114:	edd3 5a02 	vldr	s11, [r3, #8]
          printf("WTEST w%d target=%.2f rpm measured=%.2f rpm err=%.2f\r\n",
 8005118:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800511c:	ed8d 5b08 	vstr	d5, [sp, #32]
 8005120:	ed8d 6b06 	vstr	d6, [sp, #24]
 8005124:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005128:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 800512c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005130:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 8005134:	e9cd 2300 	strd	r2, r3, [sp]
 8005138:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 800513c:	482e      	ldr	r0, [pc, #184]	@ (80051f8 <remote+0x300>)
 800513e:	f01e fd9d 	bl	8023c7c <iprintf>
                 rpm[0],
                 rpm[1],
                 rpm[2],
				 yaw);*/
        }
        lastRpmPrintTick = nowTick;
 8005142:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005146:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      }
	    
      static uint8_t last_traj_mode = 0u;
      const uint8_t cur_traj_mode = traj_mode;
 800514a:	4b2c      	ldr	r3, [pc, #176]	@ (80051fc <remote+0x304>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

      const double yaw_rad = yaw * pion180 + yaw_shifter;
 8005152:	4b1f      	ldr	r3, [pc, #124]	@ (80051d0 <remote+0x2d8>)
 8005154:	ed93 7b00 	vldr	d7, [r3]
 8005158:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80051a8 <remote+0x2b0>
 800515c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8005160:	4b27      	ldr	r3, [pc, #156]	@ (8005200 <remote+0x308>)
 8005162:	ed93 7b00 	vldr	d7, [r3]
 8005166:	ee36 7b07 	vadd.f64	d7, d6, d7
 800516a:	ed87 7b2e 	vstr	d7, [r7, #184]	@ 0xb8

      // Rising edge: enter trajectory-follow mode
      if ((last_traj_mode == 0u) && (cur_traj_mode == 1u))
 800516e:	4b25      	ldr	r3, [pc, #148]	@ (8005204 <remote+0x30c>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d15c      	bne.n	8005230 <remote+0x338>
 8005176:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800517a:	2b01      	cmp	r3, #1
 800517c:	d158      	bne.n	8005230 <remote+0x338>
      {
          StateEstimator_Reset(0.0, 0.0, 0.0);
 800517e:	ed9f 2b0c 	vldr	d2, [pc, #48]	@ 80051b0 <remote+0x2b8>
 8005182:	ed9f 1b0b 	vldr	d1, [pc, #44]	@ 80051b0 <remote+0x2b8>
 8005186:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 80051b0 <remote+0x2b8>
 800518a:	f000 fae9 	bl	8005760 <StateEstimator_Reset>
          StateEstimator_ZeroImuYaw(yaw_rad);
 800518e:	ed97 0b2e 	vldr	d0, [r7, #184]	@ 0xb8
 8005192:	f000 fb11 	bl	80057b8 <StateEstimator_ZeroImuYaw>
          // Clear any stale desired state
          for (int i = 0; i < 5; i++) { xd[i] = 0.0; }
 8005196:	2300      	movs	r3, #0
 8005198:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800519c:	e044      	b.n	8005228 <remote+0x330>
 800519e:	bf00      	nop
 80051a0:	00000000 	.word	0x00000000
 80051a4:	40518000 	.word	0x40518000
 80051a8:	a226e211 	.word	0xa226e211
 80051ac:	3f91df46 	.word	0x3f91df46
	...
 80051b8:	10624dd3 	.word	0x10624dd3
 80051bc:	3a83126f 	.word	0x3a83126f
 80051c0:	24000a30 	.word	0x24000a30
 80051c4:	24000a28 	.word	0x24000a28
 80051c8:	24000a20 	.word	0x24000a20
 80051cc:	24000a18 	.word	0x24000a18
 80051d0:	24000a10 	.word	0x24000a10
 80051d4:	24000a88 	.word	0x24000a88
 80051d8:	24000080 	.word	0x24000080
 80051dc:	08027c78 	.word	0x08027c78
 80051e0:	08027c8c 	.word	0x08027c8c
 80051e4:	24000aa0 	.word	0x24000aa0
 80051e8:	24000aa8 	.word	0x24000aa8
 80051ec:	240004a1 	.word	0x240004a1
 80051f0:	240004a2 	.word	0x240004a2
 80051f4:	24000020 	.word	0x24000020
 80051f8:	08027ca0 	.word	0x08027ca0
 80051fc:	240004a0 	.word	0x240004a0
 8005200:	240009b0 	.word	0x240009b0
 8005204:	24000ab4 	.word	0x24000ab4
 8005208:	4a8d      	ldr	r2, [pc, #564]	@ (8005440 <remote+0x548>)
 800520a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	18d1      	adds	r1, r2, r3
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	e9c1 2300 	strd	r2, r3, [r1]
 800521e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005222:	3301      	adds	r3, #1
 8005224:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005228:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800522c:	2b04      	cmp	r3, #4
 800522e:	ddeb      	ble.n	8005208 <remote+0x310>
      }
      last_traj_mode = cur_traj_mode;
 8005230:	4a84      	ldr	r2, [pc, #528]	@ (8005444 <remote+0x54c>)
 8005232:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8005236:	7013      	strb	r3, [r2, #0]

      // Always run the state estimator so pose is available in both modes.
      // Convert measured wheel speeds (rpm) to rad/s for estimator.
      double w_rad_s[3];
      w_rad_s[0] = rpm[0] * twopion60;
 8005238:	4b83      	ldr	r3, [pc, #524]	@ (8005448 <remote+0x550>)
 800523a:	ed93 6b00 	vldr	d6, [r3]
 800523e:	4b83      	ldr	r3, [pc, #524]	@ (800544c <remote+0x554>)
 8005240:	ed93 7b00 	vldr	d7, [r3]
 8005244:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005248:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
      w_rad_s[1] = rpm[1] * twopion60;
 800524c:	4b7e      	ldr	r3, [pc, #504]	@ (8005448 <remote+0x550>)
 800524e:	ed93 6b02 	vldr	d6, [r3, #8]
 8005252:	4b7e      	ldr	r3, [pc, #504]	@ (800544c <remote+0x554>)
 8005254:	ed93 7b00 	vldr	d7, [r3]
 8005258:	ee26 7b07 	vmul.f64	d7, d6, d7
 800525c:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
      w_rad_s[2] = rpm[2] * twopion60;
 8005260:	4b79      	ldr	r3, [pc, #484]	@ (8005448 <remote+0x550>)
 8005262:	ed93 6b04 	vldr	d6, [r3, #16]
 8005266:	4b79      	ldr	r3, [pc, #484]	@ (800544c <remote+0x554>)
 8005268:	ed93 7b00 	vldr	d7, [r3]
 800526c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005270:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
      StateEstimator_Update(w_rad_s, (double)dt, yaw_rad, x);
 8005274:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8005278:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800527c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8005280:	4973      	ldr	r1, [pc, #460]	@ (8005450 <remote+0x558>)
 8005282:	ed97 1b2e 	vldr	d1, [r7, #184]	@ 0xb8
 8005286:	eeb0 0b47 	vmov.f64	d0, d7
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fad0 	bl	8005830 <StateEstimator_Update>

        if (wheel_test_mode)
 8005290:	4b70      	ldr	r3, [pc, #448]	@ (8005454 <remote+0x55c>)
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d035      	beq.n	8005306 <remote+0x40e>
        {
          int idx = (wheel_test_index >= 0 && wheel_test_index < 3) ? wheel_test_index : 0;
 800529a:	4b6f      	ldr	r3, [pc, #444]	@ (8005458 <remote+0x560>)
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	db08      	blt.n	80052b6 <remote+0x3be>
 80052a4:	4b6c      	ldr	r3, [pc, #432]	@ (8005458 <remote+0x560>)
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	b25b      	sxtb	r3, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	dc03      	bgt.n	80052b6 <remote+0x3be>
 80052ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005458 <remote+0x560>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	b25b      	sxtb	r3, r3
 80052b4:	e000      	b.n	80052b8 <remote+0x3c0>
 80052b6:	2300      	movs	r3, #0
 80052b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

          speed[0] = 0.0;
 80052bc:	4967      	ldr	r1, [pc, #412]	@ (800545c <remote+0x564>)
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	e9c1 2300 	strd	r2, r3, [r1]
          speed[1] = 0.0;
 80052ca:	4964      	ldr	r1, [pc, #400]	@ (800545c <remote+0x564>)
 80052cc:	f04f 0200 	mov.w	r2, #0
 80052d0:	f04f 0300 	mov.w	r3, #0
 80052d4:	e9c1 2302 	strd	r2, r3, [r1, #8]
          speed[2] = 0.0;
 80052d8:	4960      	ldr	r1, [pc, #384]	@ (800545c <remote+0x564>)
 80052da:	f04f 0200 	mov.w	r2, #0
 80052de:	f04f 0300 	mov.w	r3, #0
 80052e2:	e9c1 2304 	strd	r2, r3, [r1, #16]
          speed[idx] = (WHEEL_TEST_CMD_SIGN * wheel_test_target_rpm) * twopion60;
 80052e6:	4b5e      	ldr	r3, [pc, #376]	@ (8005460 <remote+0x568>)
 80052e8:	ed93 6b00 	vldr	d6, [r3]
 80052ec:	4b57      	ldr	r3, [pc, #348]	@ (800544c <remote+0x554>)
 80052ee:	ed93 7b00 	vldr	d7, [r3]
 80052f2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80052f6:	4a59      	ldr	r2, [pc, #356]	@ (800545c <remote+0x564>)
 80052f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	4413      	add	r3, r2
 8005300:	ed83 7b00 	vstr	d7, [r3]
 8005304:	e17c      	b.n	8005600 <remote+0x708>
        }
        else if (cur_traj_mode == 0u)
 8005306:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800530a:	2b00      	cmp	r3, #0
 800530c:	d11e      	bne.n	800534c <remote+0x454>
      {
          // =====================
          // traj 0: remote/manual
          // =====================
          vd[0] = vxd;
 800530e:	4b55      	ldr	r3, [pc, #340]	@ (8005464 <remote+0x56c>)
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	4954      	ldr	r1, [pc, #336]	@ (8005468 <remote+0x570>)
 8005316:	e9c1 2300 	strd	r2, r3, [r1]
          vd[1] = vyd;
 800531a:	4b54      	ldr	r3, [pc, #336]	@ (800546c <remote+0x574>)
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	4951      	ldr	r1, [pc, #324]	@ (8005468 <remote+0x570>)
 8005322:	e9c1 2302 	strd	r2, r3, [r1, #8]
          vd[2] = yawrated;
 8005326:	4b52      	ldr	r3, [pc, #328]	@ (8005470 <remote+0x578>)
 8005328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532c:	494e      	ldr	r1, [pc, #312]	@ (8005468 <remote+0x570>)
 800532e:	e9c1 2304 	strd	r2, r3, [r1, #16]
          Controller_Step(x, xd, vd, 0, dt);  // selector=0 for velocity control
 8005332:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8005336:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800533a:	eeb0 0b47 	vmov.f64	d0, d7
 800533e:	2300      	movs	r3, #0
 8005340:	4a49      	ldr	r2, [pc, #292]	@ (8005468 <remote+0x570>)
 8005342:	493f      	ldr	r1, [pc, #252]	@ (8005440 <remote+0x548>)
 8005344:	4842      	ldr	r0, [pc, #264]	@ (8005450 <remote+0x558>)
 8005346:	f7fd fa57 	bl	80027f8 <Controller_Step>
 800534a:	e159      	b.n	8005600 <remote+0x708>
              float yaw;
              float velocity;
          } Pi5TrajectoryKnot;

          static Pi5TrajectoryKnot knots[UDP_MAX_TRAJ_KNOTS];
          uint16_t n_knots = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
          float knot_dt = 0.0f;
 8005352:	f04f 0300 	mov.w	r3, #0
 8005356:	663b      	str	r3, [r7, #96]	@ 0x60
          uint16_t traj_flags = 0;
 8005358:	2300      	movs	r3, #0
 800535a:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
          uint32_t traj_t0_ms = 0;
 800535e:	2300      	movs	r3, #0
 8005360:	65bb      	str	r3, [r7, #88]	@ 0x58
          uint32_t traj_seq = 0;
 8005362:	2300      	movs	r3, #0
 8005364:	657b      	str	r3, [r7, #84]	@ 0x54

          bool have_traj = UDP_Client_CopyLatestTraj(knots,
 8005366:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 800536a:	f107 0266 	add.w	r2, r7, #102	@ 0x66
 800536e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005372:	9302      	str	r3, [sp, #8]
 8005374:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005378:	9301      	str	r3, [sp, #4]
 800537a:	f107 035e 	add.w	r3, r7, #94	@ 0x5e
 800537e:	9300      	str	r3, [sp, #0]
 8005380:	460b      	mov	r3, r1
 8005382:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005386:	483b      	ldr	r0, [pc, #236]	@ (8005474 <remote+0x57c>)
 8005388:	f001 fbd8 	bl	8006b3c <UDP_Client_CopyLatestTraj>
 800538c:	4603      	mov	r3, r0
 800538e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
                                                    &traj_flags,
                                                    &traj_t0_ms,
                                                    &traj_seq);

          // Default: 0'd / hold trajectory (no motion) until a valid traj arrives
          xd[0] = 0.0;
 8005392:	492b      	ldr	r1, [pc, #172]	@ (8005440 <remote+0x548>)
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	e9c1 2300 	strd	r2, r3, [r1]
          xd[1] = 0.0;
 80053a0:	4927      	ldr	r1, [pc, #156]	@ (8005440 <remote+0x548>)
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	f04f 0300 	mov.w	r3, #0
 80053aa:	e9c1 2302 	strd	r2, r3, [r1, #8]
          xd[2] = 0.0;
 80053ae:	4924      	ldr	r1, [pc, #144]	@ (8005440 <remote+0x548>)
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	e9c1 2304 	strd	r2, r3, [r1, #16]
          xd[3] = 0.0;
 80053bc:	4920      	ldr	r1, [pc, #128]	@ (8005440 <remote+0x548>)
 80053be:	f04f 0200 	mov.w	r2, #0
 80053c2:	f04f 0300 	mov.w	r3, #0
 80053c6:	e9c1 2306 	strd	r2, r3, [r1, #24]
          xd[4] = 0.0;
 80053ca:	491d      	ldr	r1, [pc, #116]	@ (8005440 <remote+0x548>)
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	f04f 0300 	mov.w	r3, #0
 80053d4:	e9c1 2308 	strd	r2, r3, [r1, #32]

          if (have_traj && (n_knots > 0u) && (knot_dt > 0.0f))
 80053d8:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8103 	beq.w	80055e8 <remote+0x6f0>
 80053e2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80fe 	beq.w	80055e8 <remote+0x6f0>
 80053ec:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80053f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f8:	f340 80f6 	ble.w	80055e8 <remote+0x6f0>
          {
              uint32_t now_ms = HAL_GetTick();
 80053fc:	f002 f9b6 	bl	800776c <HAL_GetTick>
 8005400:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
              uint32_t dt_ms = (uint32_t)(knot_dt * 1000.0f);
 8005404:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005408:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8005478 <remote+0x580>
 800540c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005410:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005414:	ee17 3a90 	vmov	r3, s15
 8005418:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
              if (dt_ms == 0u) { dt_ms = 1u; }
 800541c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005420:	2b00      	cmp	r3, #0
 8005422:	d102      	bne.n	800542a <remote+0x532>
 8005424:	2301      	movs	r3, #1
 8005426:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

              // Select knot by time since trajectory start
              uint32_t elapsed_ms = (now_ms >= traj_t0_ms) ? (now_ms - traj_t0_ms) : 0u;
 800542a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800542c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005430:	429a      	cmp	r2, r3
 8005432:	d323      	bcc.n	800547c <remote+0x584>
 8005434:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005436:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	e01f      	b.n	800547e <remote+0x586>
 800543e:	bf00      	nop
 8005440:	240009d0 	.word	0x240009d0
 8005444:	24000ab4 	.word	0x24000ab4
 8005448:	24000a88 	.word	0x24000a88
 800544c:	24000068 	.word	0x24000068
 8005450:	240009b8 	.word	0x240009b8
 8005454:	240004a1 	.word	0x240004a1
 8005458:	240004a2 	.word	0x240004a2
 800545c:	24000470 	.word	0x24000470
 8005460:	24000020 	.word	0x24000020
 8005464:	24000488 	.word	0x24000488
 8005468:	240009f8 	.word	0x240009f8
 800546c:	24000490 	.word	0x24000490
 8005470:	24000498 	.word	0x24000498
 8005474:	24000ab8 	.word	0x24000ab8
 8005478:	447a0000 	.word	0x447a0000
 800547c:	2300      	movs	r3, #0
 800547e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              uint32_t idx = elapsed_ms / dt_ms;
 8005482:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	fbb2 f3f3 	udiv	r3, r2, r3
 800548e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
              if (idx >= (uint32_t)n_knots) { idx = (uint32_t)n_knots - 1u; }
 8005492:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005496:	461a      	mov	r2, r3
 8005498:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800549c:	4293      	cmp	r3, r2
 800549e:	d304      	bcc.n	80054aa <remote+0x5b2>
 80054a0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80054a4:	3b01      	subs	r3, #1
 80054a6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

              const Pi5TrajectoryKnot *k = &knots[idx];
 80054aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	4a73      	ldr	r2, [pc, #460]	@ (8005680 <remote+0x788>)
 80054b2:	4413      	add	r3, r2
 80054b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
              xd[0] = (double)k->x;
 80054b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	ee07 3a90 	vmov	s15, r3
 80054c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80054c6:	4b6f      	ldr	r3, [pc, #444]	@ (8005684 <remote+0x78c>)
 80054c8:	ed83 7b00 	vstr	d7, [r3]
              xd[1] = (double)k->y;
 80054cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80054da:	4b6a      	ldr	r3, [pc, #424]	@ (8005684 <remote+0x78c>)
 80054dc:	ed83 7b02 	vstr	d7, [r3, #8]
              xd[2] = (double)k->yaw;
 80054e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	ee07 3a90 	vmov	s15, r3
 80054ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80054ee:	4b65      	ldr	r3, [pc, #404]	@ (8005684 <remote+0x78c>)
 80054f0:	ed83 7b04 	vstr	d7, [r3, #16]

              // Feedforward velocity in world frame
              if ((idx + 1u) < (uint32_t)n_knots)
 80054f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80054f8:	3301      	adds	r3, #1
 80054fa:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80054fe:	4293      	cmp	r3, r2
 8005500:	d23c      	bcs.n	800557c <remote+0x684>
              {
                  const Pi5TrajectoryKnot *k2 = &knots[idx + 1u];
 8005502:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005506:	3301      	adds	r3, #1
 8005508:	011b      	lsls	r3, r3, #4
 800550a:	4a5d      	ldr	r2, [pc, #372]	@ (8005680 <remote+0x788>)
 800550c:	4413      	add	r3, r2
 800550e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                  const double dtx = (double)knot_dt;
 8005512:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8005516:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800551a:	ed87 7b22 	vstr	d7, [r7, #136]	@ 0x88
                  xd[3] = ((double)k2->x - (double)k->x) / dtx;
 800551e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	ee07 3a90 	vmov	s15, r3
 8005528:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800552c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	ee07 3a90 	vmov	s15, r3
 8005536:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800553a:	ee36 5b47 	vsub.f64	d5, d6, d7
 800553e:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 8005542:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005546:	4b4f      	ldr	r3, [pc, #316]	@ (8005684 <remote+0x78c>)
 8005548:	ed83 7b06 	vstr	d7, [r3, #24]
                  xd[4] = ((double)k2->y - (double)k->y) / dtx;
 800554c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	ee07 3a90 	vmov	s15, r3
 8005556:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800555a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	ee07 3a90 	vmov	s15, r3
 8005564:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005568:	ee36 5b47 	vsub.f64	d5, d6, d7
 800556c:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 8005570:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8005574:	4b43      	ldr	r3, [pc, #268]	@ (8005684 <remote+0x78c>)
 8005576:	ed83 7b08 	vstr	d7, [r3, #32]
 800557a:	e035      	b.n	80055e8 <remote+0x6f0>
              }
              else
              {
                  const double c = cos((double)k->yaw);
 800557c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	ee07 3a90 	vmov	s15, r3
 8005586:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800558a:	eeb0 0b47 	vmov.f64	d0, d7
 800558e:	f021 f99b 	bl	80268c8 <cos>
 8005592:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
                  const double s = sin((double)k->yaw);
 8005596:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	ee07 3a90 	vmov	s15, r3
 80055a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80055a4:	eeb0 0b47 	vmov.f64	d0, d7
 80055a8:	f021 f9da 	bl	8026960 <sin>
 80055ac:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
                  xd[3] = (double)k->velocity * c;
 80055b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	ee07 3a90 	vmov	s15, r3
 80055ba:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80055be:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80055c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80055c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005684 <remote+0x78c>)
 80055c8:	ed83 7b06 	vstr	d7, [r3, #24]
                  xd[4] = (double)k->velocity * s;
 80055cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	ee07 3a90 	vmov	s15, r3
 80055d6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80055da:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80055de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80055e2:	4b28      	ldr	r3, [pc, #160]	@ (8005684 <remote+0x78c>)
 80055e4:	ed83 7b08 	vstr	d7, [r3, #32]
              }
          }

          // Use trajectory mode selector=1
          Controller_Step(x, xd, vd, 1, dt);
 80055e8:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80055ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80055f0:	eeb0 0b47 	vmov.f64	d0, d7
 80055f4:	2301      	movs	r3, #1
 80055f6:	4a24      	ldr	r2, [pc, #144]	@ (8005688 <remote+0x790>)
 80055f8:	4922      	ldr	r1, [pc, #136]	@ (8005684 <remote+0x78c>)
 80055fa:	4824      	ldr	r0, [pc, #144]	@ (800568c <remote+0x794>)
 80055fc:	f7fd f8fc 	bl	80027f8 <Controller_Step>
      }

      PWM(rpm,dt);
 8005600:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8005604:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005608:	eeb0 0b47 	vmov.f64	d0, d7
 800560c:	4820      	ldr	r0, [pc, #128]	@ (8005690 <remote+0x798>)
 800560e:	f7fb fe5f 	bl	80012d0 <PWM>

      // Push pose to Pi5 at 5 Hz to keep link alive and avoid stale data
      if ((nowTick - lastPoseTick) >= posePeriod)
 8005612:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8005616:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8005620:	429a      	cmp	r2, r3
 8005622:	f63f acad 	bhi.w	8004f80 <remote+0x88>
      {
    	    PosePayload pose;
    	    pose.pose_t_ms = HAL_GetTick();
 8005626:	f002 f8a1 	bl	800776c <HAL_GetTick>
 800562a:	4603      	mov	r3, r0
 800562c:	63bb      	str	r3, [r7, #56]	@ 0x38
          // Publish estimated pose in both manual and trajectory modes.
          pose.x = (float)x[0];
 800562e:	4b17      	ldr	r3, [pc, #92]	@ (800568c <remote+0x794>)
 8005630:	ed93 7b00 	vldr	d7, [r3]
 8005634:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005638:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
          pose.y = (float)x[1];
 800563c:	4b13      	ldr	r3, [pc, #76]	@ (800568c <remote+0x794>)
 800563e:	ed93 7b02 	vldr	d7, [r3, #8]
 8005642:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005646:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
          pose.yaw = (float)x[2];
 800564a:	4b10      	ldr	r3, [pc, #64]	@ (800568c <remote+0x794>)
 800564c:	ed93 7b04 	vldr	d7, [r3, #16]
 8005650:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005654:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    	    pose.vx = 0.0f;
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	64bb      	str	r3, [r7, #72]	@ 0x48
    	    pose.vy = 0.0f;
 800565e:	f04f 0300 	mov.w	r3, #0
 8005662:	64fb      	str	r3, [r7, #76]	@ 0x4c
    	    pose.wz = 0.0f;
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	653b      	str	r3, [r7, #80]	@ 0x50

    	    queue_pose(&pose);
 800566a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800566e:	4618      	mov	r0, r3
 8005670:	f001 f934 	bl	80068dc <queue_pose>
                         "imu yaw=%.2f yawrate=%.4f\r\n",
                         yaw,
                         yawrate);
          CMD_Send(imu_msg);*/
		  //UDP_Client_SendZeroPose();
    	  lastPoseTick = nowTick;
 8005674:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005678:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	{
 800567c:	e480      	b.n	8004f80 <remote+0x88>
 800567e:	bf00      	nop
 8005680:	24000ab8 	.word	0x24000ab8
 8005684:	240009d0 	.word	0x240009d0
 8005688:	240009f8 	.word	0x240009f8
 800568c:	240009b8 	.word	0x240009b8
 8005690:	24000a88 	.word	0x24000a88

08005694 <_write>:

		vTaskDelayUntil(&lastWakeTime, period);
	}
}

int _write(int file, char *ptr, int len) {
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t*)ptr, len, 50);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	2332      	movs	r3, #50	@ 0x32
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	4803      	ldr	r0, [pc, #12]	@ (80056b8 <_write+0x24>)
 80056aa:	f00d fca1 	bl	8012ff0 <HAL_UART_Transmit>
    return len;
 80056ae:	687b      	ldr	r3, [r7, #4]
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	2400136c 	.word	0x2400136c

080056bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80056c4:	f010 f93a 	bl	801593c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
   for(;;)
  {

	  BSP_LED_Toggle(LED_GREEN);
 80056c8:	2000      	movs	r0, #0
 80056ca:	f001 fe59 	bl	8007380 <BSP_LED_Toggle>
	  osDelay(333);
 80056ce:	f240 104d 	movw	r0, #333	@ 0x14d
 80056d2:	f011 f8e0 	bl	8016896 <osDelay>
	  BSP_LED_Toggle(LED_GREEN);
 80056d6:	bf00      	nop
 80056d8:	e7f6      	b.n	80056c8 <StartDefaultTask+0xc>

080056da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056da:	b480      	push	{r7}
 80056dc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80056de:	b672      	cpsid	i
}
 80056e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <Error_Handler+0x8>
	...

080056e8 <wrap_pi>:
static double se_imu_yaw_zero_r = 0.0;  /* subtract from IMU yaw (rad) */
static uint8_t se_inited = 0u;

/* Wrap angle to [-pi, pi]. */
static inline double wrap_pi(double a)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	ed87 0b00 	vstr	d0, [r7]
  const double two_pi = 2.0 * M_PI;
 80056f2:	a319      	add	r3, pc, #100	@ (adr r3, 8005758 <wrap_pi+0x70>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	e9c7 2302 	strd	r2, r3, [r7, #8]
  a = fmod(a + M_PI, two_pi);
 80056fc:	ed97 7b00 	vldr	d7, [r7]
 8005700:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8005750 <wrap_pi+0x68>
 8005704:	ee37 7b06 	vadd.f64	d7, d7, d6
 8005708:	ed97 1b02 	vldr	d1, [r7, #8]
 800570c:	eeb0 0b47 	vmov.f64	d0, d7
 8005710:	f021 f896 	bl	8026840 <fmod>
 8005714:	ed87 0b00 	vstr	d0, [r7]
  if (a < 0.0) { a += two_pi; }
 8005718:	ed97 7b00 	vldr	d7, [r7]
 800571c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005724:	d507      	bpl.n	8005736 <wrap_pi+0x4e>
 8005726:	ed97 6b00 	vldr	d6, [r7]
 800572a:	ed97 7b02 	vldr	d7, [r7, #8]
 800572e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005732:	ed87 7b00 	vstr	d7, [r7]
  return a - M_PI;
 8005736:	ed97 7b00 	vldr	d7, [r7]
 800573a:	ed9f 6b05 	vldr	d6, [pc, #20]	@ 8005750 <wrap_pi+0x68>
 800573e:	ee37 7b46 	vsub.f64	d7, d7, d6
}
 8005742:	eeb0 0b47 	vmov.f64	d0, d7
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	f3af 8000 	nop.w
 8005750:	54442d18 	.word	0x54442d18
 8005754:	400921fb 	.word	0x400921fb
 8005758:	54442d18 	.word	0x54442d18
 800575c:	401921fb 	.word	0x401921fb

08005760 <StateEstimator_Reset>:

/* Public API --------------------------------------------------------------- */

void StateEstimator_Reset(double x0_m, double y0_m, double yaw0_rad)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	ed87 0b04 	vstr	d0, [r7, #16]
 800576a:	ed87 1b02 	vstr	d1, [r7, #8]
 800576e:	ed87 2b00 	vstr	d2, [r7]
  se_x_m   = x0_m;
 8005772:	490d      	ldr	r1, [pc, #52]	@ (80057a8 <StateEstimator_Reset+0x48>)
 8005774:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005778:	e9c1 2300 	strd	r2, r3, [r1]
  se_y_m   = y0_m;
 800577c:	490b      	ldr	r1, [pc, #44]	@ (80057ac <StateEstimator_Reset+0x4c>)
 800577e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005782:	e9c1 2300 	strd	r2, r3, [r1]
  se_yaw_r = wrap_pi(yaw0_rad);
 8005786:	ed97 0b00 	vldr	d0, [r7]
 800578a:	f7ff ffad 	bl	80056e8 <wrap_pi>
 800578e:	eeb0 7b40 	vmov.f64	d7, d0
 8005792:	4b07      	ldr	r3, [pc, #28]	@ (80057b0 <StateEstimator_Reset+0x50>)
 8005794:	ed83 7b00 	vstr	d7, [r3]
  se_inited = 1u;
 8005798:	4b06      	ldr	r3, [pc, #24]	@ (80057b4 <StateEstimator_Reset+0x54>)
 800579a:	2201      	movs	r2, #1
 800579c:	701a      	strb	r2, [r3, #0]
}
 800579e:	bf00      	nop
 80057a0:	3718      	adds	r7, #24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	24000eb8 	.word	0x24000eb8
 80057ac:	24000ec0 	.word	0x24000ec0
 80057b0:	24000ec8 	.word	0x24000ec8
 80057b4:	24000ed8 	.word	0x24000ed8

080057b8 <StateEstimator_ZeroImuYaw>:

/* Use this if you want the IMU yaw origin to be 0 at startup.
 * Call once after IMU yaw is valid/stable.
 */
void StateEstimator_ZeroImuYaw(double imu_yaw_rad)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	ed87 0b00 	vstr	d0, [r7]
  se_imu_yaw_zero_r = imu_yaw_rad;
 80057c2:	4905      	ldr	r1, [pc, #20]	@ (80057d8 <StateEstimator_ZeroImuYaw+0x20>)
 80057c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057c8:	e9c1 2300 	strd	r2, r3, [r1]
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	24000ed0 	.word	0x24000ed0

080057dc <StateEstimator_GetPose>:

/* Get current pose without updating. */
void StateEstimator_GetPose(double pose_out[3])
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  if (!pose_out) { return; }
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d016      	beq.n	8005818 <StateEstimator_GetPose+0x3c>
  pose_out[0] = se_x_m;
 80057ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005824 <StateEstimator_GetPose+0x48>)
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	6879      	ldr	r1, [r7, #4]
 80057f2:	e9c1 2300 	strd	r2, r3, [r1]
  pose_out[1] = se_y_m;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f103 0108 	add.w	r1, r3, #8
 80057fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005828 <StateEstimator_GetPose+0x4c>)
 80057fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005802:	e9c1 2300 	strd	r2, r3, [r1]
  pose_out[2] = se_yaw_r;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f103 0110 	add.w	r1, r3, #16
 800580c:	4b07      	ldr	r3, [pc, #28]	@ (800582c <StateEstimator_GetPose+0x50>)
 800580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005812:	e9c1 2300 	strd	r2, r3, [r1]
 8005816:	e000      	b.n	800581a <StateEstimator_GetPose+0x3e>
  if (!pose_out) { return; }
 8005818:	bf00      	nop
}
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	24000eb8 	.word	0x24000eb8
 8005828:	24000ec0 	.word	0x24000ec0
 800582c:	24000ec8 	.word	0x24000ec8

08005830 <StateEstimator_Update>:
 */
void StateEstimator_Update(const double w_rad_s[3],
                           double dt_s,
                           double imu_yaw_rad,
                           double pose_out[3])
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b0a0      	sub	sp, #128	@ 0x80
 8005834:	af00      	add	r7, sp, #0
 8005836:	6178      	str	r0, [r7, #20]
 8005838:	ed87 0b02 	vstr	d0, [r7, #8]
 800583c:	ed87 1b00 	vstr	d1, [r7]
 8005840:	6139      	str	r1, [r7, #16]
  if (!se_inited)
 8005842:	4b93      	ldr	r3, [pc, #588]	@ (8005a90 <StateEstimator_Update+0x260>)
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d107      	bne.n	800585a <StateEstimator_Update+0x2a>
  {
    /* Default init if caller forgot. */
    StateEstimator_Reset(0.0, 0.0, 0.0);
 800584a:	ed9f 2b87 	vldr	d2, [pc, #540]	@ 8005a68 <StateEstimator_Update+0x238>
 800584e:	ed9f 1b86 	vldr	d1, [pc, #536]	@ 8005a68 <StateEstimator_Update+0x238>
 8005852:	ed9f 0b85 	vldr	d0, [pc, #532]	@ 8005a68 <StateEstimator_Update+0x238>
 8005856:	f7ff ff83 	bl	8005760 <StateEstimator_Reset>
  }

  if (!w_rad_s || (dt_s <= 0.0) || !isfinite(dt_s))
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d011      	beq.n	8005884 <StateEstimator_Update+0x54>
 8005860:	ed97 7b02 	vldr	d7, [r7, #8]
 8005864:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800586c:	d90a      	bls.n	8005884 <StateEstimator_Update+0x54>
 800586e:	ed97 7b02 	vldr	d7, [r7, #8]
 8005872:	eeb0 7bc7 	vabs.f64	d7, d7
 8005876:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8005a70 <StateEstimator_Update+0x240>
 800587a:	eeb4 7b46 	vcmp.f64	d7, d6
 800587e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005882:	d907      	bls.n	8005894 <StateEstimator_Update+0x64>
  {
    if (pose_out) { StateEstimator_GetPose(pose_out); }
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	2b00      	cmp	r3, #0
 8005888:	f000 80e5 	beq.w	8005a56 <StateEstimator_Update+0x226>
 800588c:	6938      	ldr	r0, [r7, #16]
 800588e:	f7ff ffa5 	bl	80057dc <StateEstimator_GetPose>
    return;
 8005892:	e0e0      	b.n	8005a56 <StateEstimator_Update+0x226>
  }

  /* Robot geometry from main.h (extern). */
  const double r = rw;
 8005894:	4b7f      	ldr	r3, [pc, #508]	@ (8005a94 <StateEstimator_Update+0x264>)
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
  const double Leff = L;
 800589e:	4b7e      	ldr	r3, [pc, #504]	@ (8005a98 <StateEstimator_Update+0x268>)
 80058a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

  /* Guard against invalid geometry. */
  if (!isfinite(r) || !isfinite(Leff) || (Leff == 0.0))
 80058a8:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 80058ac:	eeb0 7bc7 	vabs.f64	d7, d7
 80058b0:	ed9f 6b6f 	vldr	d6, [pc, #444]	@ 8005a70 <StateEstimator_Update+0x240>
 80058b4:	eeb4 7b46 	vcmp.f64	d7, d6
 80058b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058bc:	d811      	bhi.n	80058e2 <StateEstimator_Update+0xb2>
 80058be:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80058c2:	eeb0 7bc7 	vabs.f64	d7, d7
 80058c6:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8005a70 <StateEstimator_Update+0x240>
 80058ca:	eeb4 7b46 	vcmp.f64	d7, d6
 80058ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058d2:	d806      	bhi.n	80058e2 <StateEstimator_Update+0xb2>
 80058d4:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80058d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80058dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058e0:	d107      	bne.n	80058f2 <StateEstimator_Update+0xc2>
  {
    if (pose_out) { StateEstimator_GetPose(pose_out); }
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 80b8 	beq.w	8005a5a <StateEstimator_Update+0x22a>
 80058ea:	6938      	ldr	r0, [r7, #16]
 80058ec:	f7ff ff76 	bl	80057dc <StateEstimator_GetPose>
    return;
 80058f0:	e0b3      	b.n	8005a5a <StateEstimator_Update+0x22a>
  }

  /* Wheel speeds (rad/s) with optional sign correction. */
  const double w1 = STATE_EST_W1_SIGN * w_rad_s[0];
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f8:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
  const double w2 = STATE_EST_W2_SIGN * w_rad_s[1];
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	3308      	adds	r3, #8
 8005900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005904:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
  const double w3 = STATE_EST_W3_SIGN * w_rad_s[2];
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	3310      	adds	r3, #16
 800590c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005910:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

  /* Body-frame velocities (matches your MATLAB kinematics). */
  const double k_s3 = 0.57735026918962576451; /* sqrt(3)/3 */
 8005914:	a358      	add	r3, pc, #352	@ (adr r3, 8005a78 <StateEstimator_Update+0x248>)
 8005916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
  const double vx_body = r * (k_s3 * (w2 - w3));
 800591e:	ed97 6b18 	vldr	d6, [r7, #96]	@ 0x60
 8005922:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8005926:	ee36 6b47 	vsub.f64	d6, d6, d7
 800592a:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800592e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005932:	ed97 6b1e 	vldr	d6, [r7, #120]	@ 0x78
 8005936:	ee26 7b07 	vmul.f64	d7, d6, d7
 800593a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
  const double vy_body = r * ((2.0/3.0) * w1 - (1.0/3.0) * (w2 + w3));
 800593e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005942:	ed9f 6b4f 	vldr	d6, [pc, #316]	@ 8005a80 <StateEstimator_Update+0x250>
 8005946:	ee27 6b06 	vmul.f64	d6, d7, d6
 800594a:	ed97 5b18 	vldr	d5, [r7, #96]	@ 0x60
 800594e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8005952:	ee35 7b07 	vadd.f64	d7, d5, d7
 8005956:	ed9f 5b4c 	vldr	d5, [pc, #304]	@ 8005a88 <StateEstimator_Update+0x258>
 800595a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800595e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8005962:	ed97 6b1e 	vldr	d6, [r7, #120]	@ 0x78
 8005966:	ee26 7b07 	vmul.f64	d7, d6, d7
 800596a:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40

  /* Yaw is ground truth from IMU (optionally zeroed). */
  const double yaw = wrap_pi(imu_yaw_rad - se_imu_yaw_zero_r);
 800596e:	4b4b      	ldr	r3, [pc, #300]	@ (8005a9c <StateEstimator_Update+0x26c>)
 8005970:	ed93 7b00 	vldr	d7, [r3]
 8005974:	ed97 6b00 	vldr	d6, [r7]
 8005978:	ee36 7b47 	vsub.f64	d7, d6, d7
 800597c:	eeb0 0b47 	vmov.f64	d0, d7
 8005980:	f7ff feb2 	bl	80056e8 <wrap_pi>
 8005984:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
  se_yaw_r = yaw;
 8005988:	4945      	ldr	r1, [pc, #276]	@ (8005aa0 <StateEstimator_Update+0x270>)
 800598a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800598e:	e9c1 2300 	strd	r2, r3, [r1]

  /* Rotate body -> world using IMU yaw. */
  const double c = cos(yaw);
 8005992:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8005996:	f020 ff97 	bl	80268c8 <cos>
 800599a:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
  const double s = sin(yaw);
 800599e:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 80059a2:	f020 ffdd 	bl	8026960 <sin>
 80059a6:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
  const double vx_world =  vx_body * c - vy_body * s;
 80059aa:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 80059ae:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80059b2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80059b6:	ed97 5b10 	vldr	d5, [r7, #64]	@ 0x40
 80059ba:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80059be:	ee25 7b07 	vmul.f64	d7, d5, d7
 80059c2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80059c6:	ed87 7b08 	vstr	d7, [r7, #32]
  const double vy_world =  vx_body * s + vy_body * c;
 80059ca:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 80059ce:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80059d2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80059d6:	ed97 5b10 	vldr	d5, [r7, #64]	@ 0x40
 80059da:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80059de:	ee25 7b07 	vmul.f64	d7, d5, d7
 80059e2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80059e6:	ed87 7b06 	vstr	d7, [r7, #24]

  /* Integrate position (Euler). */
  se_x_m += dt_s * vx_world;
 80059ea:	ed97 6b02 	vldr	d6, [r7, #8]
 80059ee:	ed97 7b08 	vldr	d7, [r7, #32]
 80059f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80059f6:	4b2b      	ldr	r3, [pc, #172]	@ (8005aa4 <StateEstimator_Update+0x274>)
 80059f8:	ed93 7b00 	vldr	d7, [r3]
 80059fc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005a00:	4b28      	ldr	r3, [pc, #160]	@ (8005aa4 <StateEstimator_Update+0x274>)
 8005a02:	ed83 7b00 	vstr	d7, [r3]
  se_y_m += dt_s * vy_world;
 8005a06:	ed97 6b02 	vldr	d6, [r7, #8]
 8005a0a:	ed97 7b06 	vldr	d7, [r7, #24]
 8005a0e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005a12:	4b25      	ldr	r3, [pc, #148]	@ (8005aa8 <StateEstimator_Update+0x278>)
 8005a14:	ed93 7b00 	vldr	d7, [r3]
 8005a18:	ee36 7b07 	vadd.f64	d7, d6, d7
 8005a1c:	4b22      	ldr	r3, [pc, #136]	@ (8005aa8 <StateEstimator_Update+0x278>)
 8005a1e:	ed83 7b00 	vstr	d7, [r3]

  if (pose_out)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d019      	beq.n	8005a5c <StateEstimator_Update+0x22c>
  {
    pose_out[0] = se_x_m;
 8005a28:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa4 <StateEstimator_Update+0x274>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	6939      	ldr	r1, [r7, #16]
 8005a30:	e9c1 2300 	strd	r2, r3, [r1]
    pose_out[1] = se_y_m;
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	f103 0108 	add.w	r1, r3, #8
 8005a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa8 <StateEstimator_Update+0x278>)
 8005a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a40:	e9c1 2300 	strd	r2, r3, [r1]
    pose_out[2] = se_yaw_r;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f103 0110 	add.w	r1, r3, #16
 8005a4a:	4b15      	ldr	r3, [pc, #84]	@ (8005aa0 <StateEstimator_Update+0x270>)
 8005a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a50:	e9c1 2300 	strd	r2, r3, [r1]
 8005a54:	e002      	b.n	8005a5c <StateEstimator_Update+0x22c>
    return;
 8005a56:	bf00      	nop
 8005a58:	e000      	b.n	8005a5c <StateEstimator_Update+0x22c>
    return;
 8005a5a:	bf00      	nop
  }
}
 8005a5c:	3780      	adds	r7, #128	@ 0x80
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	f3af 8000 	nop.w
	...
 8005a70:	ffffffff 	.word	0xffffffff
 8005a74:	7fefffff 	.word	0x7fefffff
 8005a78:	4590331c 	.word	0x4590331c
 8005a7c:	3fe279a7 	.word	0x3fe279a7
 8005a80:	55555555 	.word	0x55555555
 8005a84:	3fe55555 	.word	0x3fe55555
 8005a88:	55555555 	.word	0x55555555
 8005a8c:	3fd55555 	.word	0x3fd55555
 8005a90:	24000ed8 	.word	0x24000ed8
 8005a94:	24000058 	.word	0x24000058
 8005a98:	24000060 	.word	0x24000060
 8005a9c:	24000ed0 	.word	0x24000ed0
 8005aa0:	24000ec8 	.word	0x24000ec8
 8005aa4:	24000eb8 	.word	0x24000eb8
 8005aa8:	24000ec0 	.word	0x24000ec0

08005aac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae4 <HAL_MspInit+0x38>)
 8005ab4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8005ae4 <HAL_MspInit+0x38>)
 8005aba:	f043 0302 	orr.w	r3, r3, #2
 8005abe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005ac2:	4b08      	ldr	r3, [pc, #32]	@ (8005ae4 <HAL_MspInit+0x38>)
 8005ac4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	607b      	str	r3, [r7, #4]
 8005ace:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	210f      	movs	r1, #15
 8005ad4:	f06f 0001 	mvn.w	r0, #1
 8005ad8:	f003 fda9 	bl	800962e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005adc:	bf00      	nop
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	58024400 	.word	0x58024400

08005ae8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b0be      	sub	sp, #248	@ 0xf8
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005af0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005af4:	2200      	movs	r2, #0
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	609a      	str	r2, [r3, #8]
 8005afc:	60da      	str	r2, [r3, #12]
 8005afe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b00:	f107 0320 	add.w	r3, r7, #32
 8005b04:	22c0      	movs	r2, #192	@ 0xc0
 8005b06:	2100      	movs	r1, #0
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f01e fabd 	bl	8024088 <memset>
  if(hadc->Instance==ADC1)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a78      	ldr	r2, [pc, #480]	@ (8005cf4 <HAL_ADC_MspInit+0x20c>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	f040 8099 	bne.w	8005c4c <HAL_ADC_MspInit+0x164>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005b1a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005b1e:	f04f 0300 	mov.w	r3, #0
 8005b22:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8005b26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005b2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b2e:	f107 0320 	add.w	r3, r7, #32
 8005b32:	4618      	mov	r0, r3
 8005b34:	f009 fc6e 	bl	800f414 <HAL_RCCEx_PeriphCLKConfig>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8005b3e:	f7ff fdcc 	bl	80056da <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005b42:	4b6d      	ldr	r3, [pc, #436]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3301      	adds	r3, #1
 8005b48:	4a6b      	ldr	r2, [pc, #428]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005b4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005b4c:	4b6a      	ldr	r3, [pc, #424]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d10e      	bne.n	8005b72 <HAL_ADC_MspInit+0x8a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005b54:	4b69      	ldr	r3, [pc, #420]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b5a:	4a68      	ldr	r2, [pc, #416]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b5c:	f043 0320 	orr.w	r3, r3, #32
 8005b60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005b64:	4b65      	ldr	r3, [pc, #404]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b6a:	f003 0320 	and.w	r3, r3, #32
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b72:	4b62      	ldr	r3, [pc, #392]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b78:	4a60      	ldr	r2, [pc, #384]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b7a:	f043 0304 	orr.w	r3, r3, #4
 8005b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005b82:	4b5e      	ldr	r3, [pc, #376]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	61bb      	str	r3, [r7, #24]
 8005b8e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b90:	4b5a      	ldr	r3, [pc, #360]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b96:	4a59      	ldr	r2, [pc, #356]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005b98:	f043 0301 	orr.w	r3, r3, #1
 8005b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ba0:	4b56      	ldr	r3, [pc, #344]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ba6:	f003 0301 	and.w	r3, r3, #1
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA4     ------> ADC1_INP18
    PA5     ------> ADC1_INP19
    */
    GPIO_InitStruct.Pin = M1curr_Pin;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(M1curr_GPIO_Port, &GPIO_InitStruct);
 8005bc0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	484e      	ldr	r0, [pc, #312]	@ (8005d00 <HAL_ADC_MspInit+0x218>)
 8005bc8:	f008 f9ae 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M2curr_Pin|M3curr_Pin;
 8005bcc:	2330      	movs	r3, #48	@ 0x30
 8005bce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bde:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005be2:	4619      	mov	r1, r3
 8005be4:	4847      	ldr	r0, [pc, #284]	@ (8005d04 <HAL_ADC_MspInit+0x21c>)
 8005be6:	f008 f99f 	bl	800df28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8005bea:	4b47      	ldr	r3, [pc, #284]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005bec:	4a47      	ldr	r2, [pc, #284]	@ (8005d0c <HAL_ADC_MspInit+0x224>)
 8005bee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005bf0:	4b45      	ldr	r3, [pc, #276]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005bf2:	2209      	movs	r2, #9
 8005bf4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005bf6:	4b44      	ldr	r3, [pc, #272]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bfc:	4b42      	ldr	r3, [pc, #264]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005bfe:	2200      	movs	r2, #0
 8005c00:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005c02:	4b41      	ldr	r3, [pc, #260]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c08:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c10:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005c12:	4b3d      	ldr	r3, [pc, #244]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005c18:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c20:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005c22:	4b39      	ldr	r3, [pc, #228]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005c28:	4b37      	ldr	r3, [pc, #220]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005c2e:	4836      	ldr	r0, [pc, #216]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c30:	f003 fd44 	bl	80096bc <HAL_DMA_Init>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_ADC_MspInit+0x156>
    {
      Error_Handler();
 8005c3a:	f7ff fd4e 	bl	80056da <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a31      	ldr	r2, [pc, #196]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c42:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005c44:	4a30      	ldr	r2, [pc, #192]	@ (8005d08 <HAL_ADC_MspInit+0x220>)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005c4a:	e04e      	b.n	8005cea <HAL_ADC_MspInit+0x202>
  else if(hadc->Instance==ADC2)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a2f      	ldr	r2, [pc, #188]	@ (8005d10 <HAL_ADC_MspInit+0x228>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d149      	bne.n	8005cea <HAL_ADC_MspInit+0x202>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005c56:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8005c62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005c66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c6a:	f107 0320 	add.w	r3, r7, #32
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f009 fbd0 	bl	800f414 <HAL_RCCEx_PeriphCLKConfig>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <HAL_ADC_MspInit+0x196>
      Error_Handler();
 8005c7a:	f7ff fd2e 	bl	80056da <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	3301      	adds	r3, #1
 8005c84:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005c86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005c88:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf8 <HAL_ADC_MspInit+0x210>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d10e      	bne.n	8005cae <HAL_ADC_MspInit+0x1c6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005c90:	4b1a      	ldr	r3, [pc, #104]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005c92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005c96:	4a19      	ldr	r2, [pc, #100]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005c98:	f043 0320 	orr.w	r3, r3, #32
 8005c9c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005ca0:	4b16      	ldr	r3, [pc, #88]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005ca2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005ca6:	f003 0320 	and.w	r3, r3, #32
 8005caa:	613b      	str	r3, [r7, #16]
 8005cac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cae:	4b13      	ldr	r3, [pc, #76]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cb4:	4a11      	ldr	r2, [pc, #68]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005cb6:	f043 0302 	orr.w	r3, r3, #2
 8005cba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8005cfc <HAL_ADC_MspInit+0x214>)
 8005cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BATT_V_Pin;
 8005ccc:	2302      	movs	r3, #2
 8005cce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(BATT_V_GPIO_Port, &GPIO_InitStruct);
 8005cde:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	480b      	ldr	r0, [pc, #44]	@ (8005d14 <HAL_ADC_MspInit+0x22c>)
 8005ce6:	f008 f91f 	bl	800df28 <HAL_GPIO_Init>
}
 8005cea:	bf00      	nop
 8005cec:	37f8      	adds	r7, #248	@ 0xf8
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	40022000 	.word	0x40022000
 8005cf8:	24000edc 	.word	0x24000edc
 8005cfc:	58024400 	.word	0x58024400
 8005d00:	58020800 	.word	0x58020800
 8005d04:	58020000 	.word	0x58020000
 8005d08:	240005c0 	.word	0x240005c0
 8005d0c:	40020010 	.word	0x40020010
 8005d10:	40022100 	.word	0x40022100
 8005d14:	58020400 	.word	0x58020400

08005d18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a0b      	ldr	r2, [pc, #44]	@ (8005d54 <HAL_TIM_Base_MspInit+0x3c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d10e      	bne.n	8005d48 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <HAL_TIM_Base_MspInit+0x40>)
 8005d2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d30:	4a09      	ldr	r2, [pc, #36]	@ (8005d58 <HAL_TIM_Base_MspInit+0x40>)
 8005d32:	f043 0310 	orr.w	r3, r3, #16
 8005d36:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005d3a:	4b07      	ldr	r3, [pc, #28]	@ (8005d58 <HAL_TIM_Base_MspInit+0x40>)
 8005d3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */

  }
}
 8005d48:	bf00      	nop
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	40001000 	.word	0x40001000
 8005d58:	58024400 	.word	0x58024400

08005d5c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6c:	d10e      	bne.n	8005d8c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d98 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d74:	4a08      	ldr	r2, [pc, #32]	@ (8005d98 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d76:	f043 0301 	orr.w	r3, r3, #1
 8005d7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005d7e:	4b06      	ldr	r3, [pc, #24]	@ (8005d98 <HAL_TIM_PWM_MspInit+0x3c>)
 8005d80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d84:	f003 0301 	and.w	r3, r3, #1
 8005d88:	60fb      	str	r3, [r7, #12]
 8005d8a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8005d8c:	bf00      	nop
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	58024400 	.word	0x58024400

08005d9c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	@ 0x38
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005da4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]
 8005dac:	605a      	str	r2, [r3, #4]
 8005dae:	609a      	str	r2, [r3, #8]
 8005db0:	60da      	str	r2, [r3, #12]
 8005db2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a5e      	ldr	r2, [pc, #376]	@ (8005f34 <HAL_TIM_Encoder_MspInit+0x198>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d14d      	bne.n	8005e5a <HAL_TIM_Encoder_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dbe:	4b5e      	ldr	r3, [pc, #376]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005dc4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dc6:	f043 0302 	orr.w	r3, r3, #2
 8005dca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005dce:	4b5a      	ldr	r3, [pc, #360]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	623b      	str	r3, [r7, #32]
 8005dda:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ddc:	4b56      	ldr	r3, [pc, #344]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005de2:	4a55      	ldr	r2, [pc, #340]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005de4:	f043 0301 	orr.w	r3, r3, #1
 8005de8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005dec:	4b52      	ldr	r3, [pc, #328]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	61fb      	str	r3, [r7, #28]
 8005df8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e00:	4a4d      	ldr	r2, [pc, #308]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e02:	f043 0302 	orr.w	r3, r3, #2
 8005e06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e0a:	4b4b      	ldr	r3, [pc, #300]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e10:	f003 0302 	and.w	r3, r3, #2
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_1_Pin;
 8005e18:	2340      	movs	r3, #64	@ 0x40
 8005e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e20:	2300      	movs	r3, #0
 8005e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e24:	2300      	movs	r3, #0
 8005e26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e28:	2302      	movs	r3, #2
 8005e2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_1_GPIO_Port, &GPIO_InitStruct);
 8005e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e30:	4619      	mov	r1, r3
 8005e32:	4842      	ldr	r0, [pc, #264]	@ (8005f3c <HAL_TIM_Encoder_MspInit+0x1a0>)
 8005e34:	f008 f878 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC1_2_Pin;
 8005e38:	2320      	movs	r3, #32
 8005e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e40:	2300      	movs	r3, #0
 8005e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e44:	2300      	movs	r3, #0
 8005e46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005e48:	2302      	movs	r3, #2
 8005e4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_2_GPIO_Port, &GPIO_InitStruct);
 8005e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e50:	4619      	mov	r1, r3
 8005e52:	483b      	ldr	r0, [pc, #236]	@ (8005f40 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8005e54:	f008 f868 	bl	800df28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005e58:	e067      	b.n	8005f2a <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM4)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a39      	ldr	r2, [pc, #228]	@ (8005f44 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d12f      	bne.n	8005ec4 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e64:	4b34      	ldr	r3, [pc, #208]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e6a:	4a33      	ldr	r2, [pc, #204]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e6c:	f043 0304 	orr.w	r3, r3, #4
 8005e70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005e74:	4b30      	ldr	r3, [pc, #192]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e7a:	f003 0304 	and.w	r3, r3, #4
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e82:	4b2d      	ldr	r3, [pc, #180]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e88:	4a2b      	ldr	r2, [pc, #172]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e8a:	f043 0308 	orr.w	r3, r3, #8
 8005e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005e92:	4b29      	ldr	r3, [pc, #164]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e98:	f003 0308 	and.w	r3, r3, #8
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC2_1_Pin|ENC2_2_Pin;
 8005ea0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8005ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005eb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4822      	ldr	r0, [pc, #136]	@ (8005f48 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8005ebe:	f008 f833 	bl	800df28 <HAL_GPIO_Init>
}
 8005ec2:	e032      	b.n	8005f2a <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM8)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a20      	ldr	r2, [pc, #128]	@ (8005f4c <HAL_TIM_Encoder_MspInit+0x1b0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d12d      	bne.n	8005f2a <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005ece:	4b1a      	ldr	r3, [pc, #104]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005ed0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ed4:	4a18      	ldr	r2, [pc, #96]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005ed6:	f043 0302 	orr.w	r3, r3, #2
 8005eda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ede:	4b16      	ldr	r3, [pc, #88]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005ee0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ee4:	f003 0302 	and.w	r3, r3, #2
 8005ee8:	60fb      	str	r3, [r7, #12]
 8005eea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005eec:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ef2:	4a11      	ldr	r2, [pc, #68]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005ef4:	f043 0304 	orr.w	r3, r3, #4
 8005ef8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005efc:	4b0e      	ldr	r3, [pc, #56]	@ (8005f38 <HAL_TIM_Encoder_MspInit+0x19c>)
 8005efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	60bb      	str	r3, [r7, #8]
 8005f08:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC3_1_Pin|ENC3_2_Pin;
 8005f0a:	23c0      	movs	r3, #192	@ 0xc0
 8005f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f16:	2300      	movs	r3, #0
 8005f18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f22:	4619      	mov	r1, r3
 8005f24:	480a      	ldr	r0, [pc, #40]	@ (8005f50 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005f26:	f007 ffff 	bl	800df28 <HAL_GPIO_Init>
}
 8005f2a:	bf00      	nop
 8005f2c:	3738      	adds	r7, #56	@ 0x38
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	40000400 	.word	0x40000400
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	58020000 	.word	0x58020000
 8005f40:	58020400 	.word	0x58020400
 8005f44:	40000800 	.word	0x40000800
 8005f48:	58020c00 	.word	0x58020c00
 8005f4c:	40010400 	.word	0x40010400
 8005f50:	58020800 	.word	0x58020800

08005f54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	@ 0x28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f5c:	f107 0314 	add.w	r3, r7, #20
 8005f60:	2200      	movs	r2, #0
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	605a      	str	r2, [r3, #4]
 8005f66:	609a      	str	r2, [r3, #8]
 8005f68:	60da      	str	r2, [r3, #12]
 8005f6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f74:	d13e      	bne.n	8005ff4 <HAL_TIM_MspPostInit+0xa0>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f76:	4b21      	ldr	r3, [pc, #132]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005f7e:	f043 0301 	orr.w	r3, r3, #1
 8005f82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005f86:	4b1d      	ldr	r3, [pc, #116]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	613b      	str	r3, [r7, #16]
 8005f92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f94:	4b19      	ldr	r3, [pc, #100]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005f9a:	4a18      	ldr	r2, [pc, #96]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005fa4:	4b15      	ldr	r3, [pc, #84]	@ (8005ffc <HAL_TIM_MspPostInit+0xa8>)
 8005fa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005faa:	f003 0302 	and.w	r3, r3, #2
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8005fc6:	f107 0314 	add.w	r3, r7, #20
 8005fca:	4619      	mov	r1, r3
 8005fcc:	480c      	ldr	r0, [pc, #48]	@ (8006000 <HAL_TIM_MspPostInit+0xac>)
 8005fce:	f007 ffab 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM2_Pin;
 8005fd2:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8005fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fd8:	2302      	movs	r3, #2
 8005fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fe8:	f107 0314 	add.w	r3, r7, #20
 8005fec:	4619      	mov	r1, r3
 8005fee:	4805      	ldr	r0, [pc, #20]	@ (8006004 <HAL_TIM_MspPostInit+0xb0>)
 8005ff0:	f007 ff9a 	bl	800df28 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005ff4:	bf00      	nop
 8005ff6:	3728      	adds	r7, #40	@ 0x28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	58024400 	.word	0x58024400
 8006000:	58020000 	.word	0x58020000
 8006004:	58020400 	.word	0x58020400

08006008 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b0be      	sub	sp, #248	@ 0xf8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006010:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	605a      	str	r2, [r3, #4]
 800601a:	609a      	str	r2, [r3, #8]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006020:	f107 0320 	add.w	r3, r7, #32
 8006024:	22c0      	movs	r2, #192	@ 0xc0
 8006026:	2100      	movs	r1, #0
 8006028:	4618      	mov	r0, r3
 800602a:	f01e f82d 	bl	8024088 <memset>
  if(huart->Instance==USART1)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a71      	ldr	r2, [pc, #452]	@ (80061f8 <HAL_UART_MspInit+0x1f0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d164      	bne.n	8006102 <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006038:	f04f 0201 	mov.w	r2, #1
 800603c:	f04f 0300 	mov.w	r3, #0
 8006040:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8006044:	2300      	movs	r3, #0
 8006046:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800604a:	f107 0320 	add.w	r3, r7, #32
 800604e:	4618      	mov	r0, r3
 8006050:	f009 f9e0 	bl	800f414 <HAL_RCCEx_PeriphCLKConfig>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800605a:	f7ff fb3e 	bl	80056da <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800605e:	4b67      	ldr	r3, [pc, #412]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006060:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006064:	4a65      	ldr	r2, [pc, #404]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006066:	f043 0310 	orr.w	r3, r3, #16
 800606a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800606e:	4b63      	ldr	r3, [pc, #396]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006070:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006074:	f003 0310 	and.w	r3, r3, #16
 8006078:	61fb      	str	r3, [r7, #28]
 800607a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800607c:	4b5f      	ldr	r3, [pc, #380]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 800607e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006082:	4a5e      	ldr	r2, [pc, #376]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006084:	f043 0302 	orr.w	r3, r3, #2
 8006088:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800608c:	4b5b      	ldr	r3, [pc, #364]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 800608e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	61bb      	str	r3, [r7, #24]
 8006098:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BT_RX_Pin;
 800609a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800609e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060a2:	2302      	movs	r3, #2
 80060a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060ae:	2300      	movs	r3, #0
 80060b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80060b4:	2304      	movs	r3, #4
 80060b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_RX_GPIO_Port, &GPIO_InitStruct);
 80060ba:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80060be:	4619      	mov	r1, r3
 80060c0:	484f      	ldr	r0, [pc, #316]	@ (8006200 <HAL_UART_MspInit+0x1f8>)
 80060c2:	f007 ff31 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BT_TX_Pin;
 80060c6:	2340      	movs	r3, #64	@ 0x40
 80060c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060cc:	2302      	movs	r3, #2
 80060ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d2:	2300      	movs	r3, #0
 80060d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060d8:	2300      	movs	r3, #0
 80060da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80060de:	2307      	movs	r3, #7
 80060e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_TX_GPIO_Port, &GPIO_InitStruct);
 80060e4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80060e8:	4619      	mov	r1, r3
 80060ea:	4845      	ldr	r0, [pc, #276]	@ (8006200 <HAL_UART_MspInit+0x1f8>)
 80060ec:	f007 ff1c 	bl	800df28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80060f0:	2200      	movs	r2, #0
 80060f2:	2105      	movs	r1, #5
 80060f4:	2025      	movs	r0, #37	@ 0x25
 80060f6:	f003 fa9a 	bl	800962e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80060fa:	2025      	movs	r0, #37	@ 0x25
 80060fc:	f003 fab1 	bl	8009662 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8006100:	e076      	b.n	80061f0 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a3f      	ldr	r2, [pc, #252]	@ (8006204 <HAL_UART_MspInit+0x1fc>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d171      	bne.n	80061f0 <HAL_UART_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800610c:	f04f 0202 	mov.w	r2, #2
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8006118:	2300      	movs	r3, #0
 800611a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800611e:	f107 0320 	add.w	r3, r7, #32
 8006122:	4618      	mov	r0, r3
 8006124:	f009 f976 	bl	800f414 <HAL_RCCEx_PeriphCLKConfig>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 800612e:	f7ff fad4 	bl	80056da <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006132:	4b32      	ldr	r3, [pc, #200]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006138:	4a30      	ldr	r2, [pc, #192]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 800613a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800613e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006142:	4b2e      	ldr	r3, [pc, #184]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006144:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614c:	617b      	str	r3, [r7, #20]
 800614e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006150:	4b2a      	ldr	r3, [pc, #168]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006156:	4a29      	ldr	r2, [pc, #164]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006158:	f043 0301 	orr.w	r3, r3, #1
 800615c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006160:	4b26      	ldr	r3, [pc, #152]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	613b      	str	r3, [r7, #16]
 800616c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800616e:	4b23      	ldr	r3, [pc, #140]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006174:	4a21      	ldr	r2, [pc, #132]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006176:	f043 0308 	orr.w	r3, r3, #8
 800617a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800617e:	4b1f      	ldr	r3, [pc, #124]	@ (80061fc <HAL_UART_MspInit+0x1f4>)
 8006180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006184:	f003 0308 	and.w	r3, r3, #8
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_RX_Pin;
 800618c:	2308      	movs	r3, #8
 800618e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006192:	2302      	movs	r3, #2
 8006194:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006198:	2300      	movs	r3, #0
 800619a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800619e:	2300      	movs	r3, #0
 80061a0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061a4:	2307      	movs	r3, #7
 80061a6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_RX_GPIO_Port, &GPIO_InitStruct);
 80061aa:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80061ae:	4619      	mov	r1, r3
 80061b0:	4815      	ldr	r0, [pc, #84]	@ (8006208 <HAL_UART_MspInit+0x200>)
 80061b2:	f007 feb9 	bl	800df28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_TX_Pin;
 80061b6:	2320      	movs	r3, #32
 80061b8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061bc:	2302      	movs	r3, #2
 80061be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061c2:	2300      	movs	r3, #0
 80061c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c8:	2300      	movs	r3, #0
 80061ca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061ce:	2307      	movs	r3, #7
 80061d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_TX_GPIO_Port, &GPIO_InitStruct);
 80061d4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80061d8:	4619      	mov	r1, r3
 80061da:	480c      	ldr	r0, [pc, #48]	@ (800620c <HAL_UART_MspInit+0x204>)
 80061dc:	f007 fea4 	bl	800df28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80061e0:	2200      	movs	r2, #0
 80061e2:	2105      	movs	r1, #5
 80061e4:	2026      	movs	r0, #38	@ 0x26
 80061e6:	f003 fa22 	bl	800962e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80061ea:	2026      	movs	r0, #38	@ 0x26
 80061ec:	f003 fa39 	bl	8009662 <HAL_NVIC_EnableIRQ>
}
 80061f0:	bf00      	nop
 80061f2:	37f8      	adds	r7, #248	@ 0xf8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	40011000 	.word	0x40011000
 80061fc:	58024400 	.word	0x58024400
 8006200:	58020400 	.word	0x58020400
 8006204:	40004400 	.word	0x40004400
 8006208:	58020000 	.word	0x58020000
 800620c:	58020c00 	.word	0x58020c00

08006210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006214:	bf00      	nop
 8006216:	e7fd      	b.n	8006214 <NMI_Handler+0x4>

08006218 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800621c:	bf00      	nop
 800621e:	e7fd      	b.n	800621c <HardFault_Handler+0x4>

08006220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <MemManage_Handler+0x4>

08006228 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800622c:	bf00      	nop
 800622e:	e7fd      	b.n	800622c <BusFault_Handler+0x4>

08006230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006234:	bf00      	nop
 8006236:	e7fd      	b.n	8006234 <UsageFault_Handler+0x4>

08006238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006238:	b480      	push	{r7}
 800623a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800623c:	bf00      	nop
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800624a:	f001 fa7b 	bl	8007744 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800624e:	f013 fd41 	bl	8019cd4 <xTaskGetSchedulerState>
 8006252:	4603      	mov	r3, r0
 8006254:	2b01      	cmp	r3, #1
 8006256:	d001      	beq.n	800625c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8006258:	f011 fb96 	bl	8017988 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800625c:	bf00      	nop
 800625e:	bd80      	pop	{r7, pc}

08006260 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006264:	4802      	ldr	r0, [pc, #8]	@ (8006270 <DMA1_Stream0_IRQHandler+0x10>)
 8006266:	f004 fd53 	bl	800ad10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800626a:	bf00      	nop
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	240005c0 	.word	0x240005c0

08006274 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006278:	4802      	ldr	r0, [pc, #8]	@ (8006284 <USART1_IRQHandler+0x10>)
 800627a:	f00d f849 	bl	8013310 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800627e:	bf00      	nop
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	240007b4 	.word	0x240007b4

08006288 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800628c:	4802      	ldr	r0, [pc, #8]	@ (8006298 <USART2_IRQHandler+0x10>)
 800628e:	f00d f83f 	bl	8013310 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006292:	bf00      	nop
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	24000848 	.word	0x24000848

0800629c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80062a0:	2000      	movs	r0, #0
 80062a2:	f001 f909 	bl	80074b8 <BSP_PB_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_PIN_Pin);
 80062a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80062aa:	f008 f820 	bl	800e2ee <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80062ae:	bf00      	nop
 80062b0:	bd80      	pop	{r7, pc}
	...

080062b4 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80062b8:	4802      	ldr	r0, [pc, #8]	@ (80062c4 <ETH_IRQHandler+0x10>)
 80062ba:	f006 fc1b 	bl	800caf4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80062be:	bf00      	nop
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	24001484 	.word	0x24001484

080062c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	af00      	add	r7, sp, #0
  return 1;
 80062cc:	2301      	movs	r3, #1
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <_kill>:

int _kill(int pid, int sig)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80062e2:	4b05      	ldr	r3, [pc, #20]	@ (80062f8 <_kill+0x20>)
 80062e4:	2216      	movs	r2, #22
 80062e6:	601a      	str	r2, [r3, #0]
  return -1;
 80062e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	2401d084 	.word	0x2401d084

080062fc <_exit>:

void _exit (int status)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006304:	f04f 31ff 	mov.w	r1, #4294967295
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7ff ffe5 	bl	80062d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <_exit+0x12>

08006312 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b086      	sub	sp, #24
 8006316:	af00      	add	r7, sp, #0
 8006318:	60f8      	str	r0, [r7, #12]
 800631a:	60b9      	str	r1, [r7, #8]
 800631c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800631e:	2300      	movs	r3, #0
 8006320:	617b      	str	r3, [r7, #20]
 8006322:	e00a      	b.n	800633a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006324:	f3af 8000 	nop.w
 8006328:	4601      	mov	r1, r0
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	60ba      	str	r2, [r7, #8]
 8006330:	b2ca      	uxtb	r2, r1
 8006332:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	3301      	adds	r3, #1
 8006338:	617b      	str	r3, [r7, #20]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	429a      	cmp	r2, r3
 8006340:	dbf0      	blt.n	8006324 <_read+0x12>
  }

  return len;
 8006342:	687b      	ldr	r3, [r7, #4]
}
 8006344:	4618      	mov	r0, r3
 8006346:	3718      	adds	r7, #24
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <_close>:
  }
  return len;
}

int _close(int file)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006354:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006358:	4618      	mov	r0, r3
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006374:	605a      	str	r2, [r3, #4]
  return 0;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <_isatty>:

int _isatty(int file)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800638c:	2301      	movs	r3, #1
}
 800638e:	4618      	mov	r0, r3
 8006390:	370c      	adds	r7, #12
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800639a:	b480      	push	{r7}
 800639c:	b085      	sub	sp, #20
 800639e:	af00      	add	r7, sp, #0
 80063a0:	60f8      	str	r0, [r7, #12]
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3714      	adds	r7, #20
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80063bc:	4a14      	ldr	r2, [pc, #80]	@ (8006410 <_sbrk+0x5c>)
 80063be:	4b15      	ldr	r3, [pc, #84]	@ (8006414 <_sbrk+0x60>)
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80063c8:	4b13      	ldr	r3, [pc, #76]	@ (8006418 <_sbrk+0x64>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d102      	bne.n	80063d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80063d0:	4b11      	ldr	r3, [pc, #68]	@ (8006418 <_sbrk+0x64>)
 80063d2:	4a12      	ldr	r2, [pc, #72]	@ (800641c <_sbrk+0x68>)
 80063d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80063d6:	4b10      	ldr	r3, [pc, #64]	@ (8006418 <_sbrk+0x64>)
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4413      	add	r3, r2
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d205      	bcs.n	80063f0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80063e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006420 <_sbrk+0x6c>)
 80063e6:	220c      	movs	r2, #12
 80063e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80063ea:	f04f 33ff 	mov.w	r3, #4294967295
 80063ee:	e009      	b.n	8006404 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80063f0:	4b09      	ldr	r3, [pc, #36]	@ (8006418 <_sbrk+0x64>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80063f6:	4b08      	ldr	r3, [pc, #32]	@ (8006418 <_sbrk+0x64>)
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4413      	add	r3, r2
 80063fe:	4a06      	ldr	r2, [pc, #24]	@ (8006418 <_sbrk+0x64>)
 8006400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006402:	68fb      	ldr	r3, [r7, #12]
}
 8006404:	4618      	mov	r0, r3
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	24080000 	.word	0x24080000
 8006414:	00000400 	.word	0x00000400
 8006418:	24000ee0 	.word	0x24000ee0
 800641c:	2401d1f0 	.word	0x2401d1f0
 8006420:	2401d084 	.word	0x2401d084

08006424 <time_elapsed>:
static volatile uint16_t s_last_traj_count = 0;
static volatile bool s_last_traj_valid = false;
static volatile uint32_t s_last_traj_seq = 0;

static bool time_elapsed(uint32_t now, uint32_t start, uint32_t interval_ms)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
    return (uint32_t)(now - start) >= interval_ms;
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	429a      	cmp	r2, r3
 800643a:	bf94      	ite	ls
 800643c:	2301      	movls	r3, #1
 800643e:	2300      	movhi	r3, #0
 8006440:	b2db      	uxtb	r3, r3
}
 8006442:	4618      	mov	r0, r3
 8006444:	3714      	adds	r7, #20
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <pack_message>:

static void pack_message(uint16_t msg_type, uint32_t seq, const void *payload, uint32_t payload_len, uint8_t *out_buffer)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b086      	sub	sp, #24
 8006452:	af00      	add	r7, sp, #0
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
 800645a:	4603      	mov	r3, r0
 800645c:	81fb      	strh	r3, [r7, #14]
    MessageHeader *hdr = (MessageHeader *)out_buffer;
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	617b      	str	r3, [r7, #20]
    hdr->magic = MAGIC;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2200      	movs	r2, #0
 8006466:	f042 0249 	orr.w	r2, r2, #73	@ 0x49
 800646a:	701a      	strb	r2, [r3, #0]
 800646c:	2200      	movs	r2, #0
 800646e:	f042 024e 	orr.w	r2, r2, #78	@ 0x4e
 8006472:	705a      	strb	r2, [r3, #1]
 8006474:	2200      	movs	r2, #0
 8006476:	f042 024d 	orr.w	r2, r2, #77	@ 0x4d
 800647a:	709a      	strb	r2, [r3, #2]
 800647c:	2200      	movs	r2, #0
 800647e:	f042 024f 	orr.w	r2, r2, #79	@ 0x4f
 8006482:	70da      	strb	r2, [r3, #3]
    hdr->version = VERSION;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	2200      	movs	r2, #0
 8006488:	f042 0201 	orr.w	r2, r2, #1
 800648c:	711a      	strb	r2, [r3, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	715a      	strb	r2, [r3, #5]
    hdr->msg_type = msg_type;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	89fa      	ldrh	r2, [r7, #14]
 8006496:	80da      	strh	r2, [r3, #6]
    hdr->seq = seq;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	609a      	str	r2, [r3, #8]
    hdr->t_ms = HAL_GetTick();
 800649e:	f001 f965 	bl	800776c <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	60da      	str	r2, [r3, #12]
    hdr->payload_len = payload_len;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	611a      	str	r2, [r3, #16]
    hdr->crc32 = 0;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2200      	movs	r2, #0
 80064b2:	751a      	strb	r2, [r3, #20]
 80064b4:	2200      	movs	r2, #0
 80064b6:	755a      	strb	r2, [r3, #21]
 80064b8:	2200      	movs	r2, #0
 80064ba:	759a      	strb	r2, [r3, #22]
 80064bc:	2200      	movs	r2, #0
 80064be:	75da      	strb	r2, [r3, #23]

    if (payload_len > 0 && payload != NULL)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d009      	beq.n	80064da <pack_message+0x8c>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d006      	beq.n	80064da <pack_message+0x8c>
    {
        memcpy(out_buffer + HEADER_SIZE, payload, payload_len);
 80064cc:	6a3b      	ldr	r3, [r7, #32]
 80064ce:	3318      	adds	r3, #24
 80064d0:	683a      	ldr	r2, [r7, #0]
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	4618      	mov	r0, r3
 80064d6:	f01d fed3 	bl	8024280 <memcpy>
    }
}
 80064da:	bf00      	nop
 80064dc:	3718      	adds	r7, #24
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <parse_message>:

static bool parse_message(const uint8_t *buffer, uint32_t len, MessageHeader *out_hdr, const uint8_t **out_payload)
{
 80064e4:	b4b0      	push	{r4, r5, r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
 80064f0:	603b      	str	r3, [r7, #0]
    if (len < HEADER_SIZE)
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2b17      	cmp	r3, #23
 80064f6:	d801      	bhi.n	80064fc <parse_message+0x18>
    {
        return false;
 80064f8:	2300      	movs	r3, #0
 80064fa:	e02f      	b.n	800655c <parse_message+0x78>
    }

    const MessageHeader *hdr = (const MessageHeader *)buffer;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	617b      	str	r3, [r7, #20]
    if (hdr->magic != MAGIC || hdr->version != VERSION)
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a18      	ldr	r2, [pc, #96]	@ (8006568 <parse_message+0x84>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d104      	bne.n	8006514 <parse_message+0x30>
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	889b      	ldrh	r3, [r3, #4]
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b01      	cmp	r3, #1
 8006512:	d001      	beq.n	8006518 <parse_message+0x34>
    {
        return false;
 8006514:	2300      	movs	r3, #0
 8006516:	e021      	b.n	800655c <parse_message+0x78>
    }

    if ((HEADER_SIZE + hdr->payload_len) > len)
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	3318      	adds	r3, #24
 800651e:	68ba      	ldr	r2, [r7, #8]
 8006520:	429a      	cmp	r2, r3
 8006522:	d201      	bcs.n	8006528 <parse_message+0x44>
    {
        return false;
 8006524:	2300      	movs	r3, #0
 8006526:	e019      	b.n	800655c <parse_message+0x78>
    }

    if (out_hdr)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00d      	beq.n	800654a <parse_message+0x66>
    {
        *out_hdr = *hdr;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	6810      	ldr	r0, [r2, #0]
 8006534:	6851      	ldr	r1, [r2, #4]
 8006536:	6895      	ldr	r5, [r2, #8]
 8006538:	68d4      	ldr	r4, [r2, #12]
 800653a:	6018      	str	r0, [r3, #0]
 800653c:	6059      	str	r1, [r3, #4]
 800653e:	609d      	str	r5, [r3, #8]
 8006540:	60dc      	str	r4, [r3, #12]
 8006542:	6910      	ldr	r0, [r2, #16]
 8006544:	6951      	ldr	r1, [r2, #20]
 8006546:	6118      	str	r0, [r3, #16]
 8006548:	6159      	str	r1, [r3, #20]
    }
    if (out_payload)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d004      	beq.n	800655a <parse_message+0x76>
    {
        *out_payload = buffer + HEADER_SIZE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f103 0218 	add.w	r2, r3, #24
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	601a      	str	r2, [r3, #0]
    }

    return true;
 800655a:	2301      	movs	r3, #1
}
 800655c:	4618      	mov	r0, r3
 800655e:	371c      	adds	r7, #28
 8006560:	46bd      	mov	sp, r7
 8006562:	bcb0      	pop	{r4, r5, r7}
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	4f4d4e49 	.word	0x4f4d4e49

0800656c <handle_traj_message>:

static void handle_traj_message(const uint8_t *payload, uint32_t payload_len)
{
 800656c:	b5b0      	push	{r4, r5, r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
    if (payload_len < sizeof(TrajectoryHeader))
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b13      	cmp	r3, #19
 800657a:	d935      	bls.n	80065e8 <handle_traj_message+0x7c>
    {
        return;
    }

    const TrajectoryHeader *hdr = (const TrajectoryHeader *)payload;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	613b      	str	r3, [r7, #16]
    uint32_t expected_size = sizeof(TrajectoryHeader) + (uint32_t)hdr->n_knots * sizeof(TrajectoryKnot);
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	891b      	ldrh	r3, [r3, #8]
 8006584:	b29b      	uxth	r3, r3
 8006586:	011b      	lsls	r3, r3, #4
 8006588:	3314      	adds	r3, #20
 800658a:	60fb      	str	r3, [r7, #12]
    if (payload_len < expected_size)
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	429a      	cmp	r2, r3
 8006592:	d32b      	bcc.n	80065ec <handle_traj_message+0x80>
    {
        return;
    }

    uint16_t count = hdr->n_knots;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	7a1a      	ldrb	r2, [r3, #8]
 8006598:	7a5b      	ldrb	r3, [r3, #9]
 800659a:	021b      	lsls	r3, r3, #8
 800659c:	4313      	orrs	r3, r2
 800659e:	82fb      	strh	r3, [r7, #22]
    if (count > UDP_MAX_TRAJ_KNOTS)
 80065a0:	8afb      	ldrh	r3, [r7, #22]
 80065a2:	2b40      	cmp	r3, #64	@ 0x40
 80065a4:	d901      	bls.n	80065aa <handle_traj_message+0x3e>
    {
        count = UDP_MAX_TRAJ_KNOTS;
 80065a6:	2340      	movs	r3, #64	@ 0x40
 80065a8:	82fb      	strh	r3, [r7, #22]
    }

    taskENTER_CRITICAL();
 80065aa:	f011 f95d 	bl	8017868 <vPortEnterCritical>
    s_last_traj_hdr = *hdr;
 80065ae:	4a11      	ldr	r2, [pc, #68]	@ (80065f4 <handle_traj_message+0x88>)
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	4614      	mov	r4, r2
 80065b4:	461d      	mov	r5, r3
 80065b6:	6828      	ldr	r0, [r5, #0]
 80065b8:	6869      	ldr	r1, [r5, #4]
 80065ba:	68aa      	ldr	r2, [r5, #8]
 80065bc:	68eb      	ldr	r3, [r5, #12]
 80065be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065c0:	6928      	ldr	r0, [r5, #16]
 80065c2:	6020      	str	r0, [r4, #0]
    memcpy(s_last_traj_knots, payload + sizeof(TrajectoryHeader), count * sizeof(TrajectoryKnot));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f103 0114 	add.w	r1, r3, #20
 80065ca:	8afb      	ldrh	r3, [r7, #22]
 80065cc:	011b      	lsls	r3, r3, #4
 80065ce:	461a      	mov	r2, r3
 80065d0:	4809      	ldr	r0, [pc, #36]	@ (80065f8 <handle_traj_message+0x8c>)
 80065d2:	f01d fe55 	bl	8024280 <memcpy>
    s_last_traj_count = count;
 80065d6:	4a09      	ldr	r2, [pc, #36]	@ (80065fc <handle_traj_message+0x90>)
 80065d8:	8afb      	ldrh	r3, [r7, #22]
 80065da:	8013      	strh	r3, [r2, #0]
    s_last_traj_valid = true;
 80065dc:	4b08      	ldr	r3, [pc, #32]	@ (8006600 <handle_traj_message+0x94>)
 80065de:	2201      	movs	r2, #1
 80065e0:	701a      	strb	r2, [r3, #0]
    taskEXIT_CRITICAL();
 80065e2:	f011 f973 	bl	80178cc <vPortExitCritical>
 80065e6:	e002      	b.n	80065ee <handle_traj_message+0x82>
        return;
 80065e8:	bf00      	nop
 80065ea:	e000      	b.n	80065ee <handle_traj_message+0x82>
        return;
 80065ec:	bf00      	nop
}
 80065ee:	3718      	adds	r7, #24
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bdb0      	pop	{r4, r5, r7, pc}
 80065f4:	24000f2c 	.word	0x24000f2c
 80065f8:	24000f40 	.word	0x24000f40
 80065fc:	24001340 	.word	0x24001340
 8006600:	24001342 	.word	0x24001342

08006604 <handle_cmd_ack>:

static void handle_cmd_ack(const MessageHeader *hdr, const uint8_t *payload, uint32_t payload_len)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
    if (payload_len < sizeof(CommandPayload))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b03      	cmp	r3, #3
 8006614:	d91a      	bls.n	800664c <handle_cmd_ack+0x48>
    {
        return;
    }

    const CommandPayload *cmd = (const CommandPayload *)payload;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	617b      	str	r3, [r7, #20]
    if (cmd->cmd_id != s_cmd_id)
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	b29a      	uxth	r2, r3
 8006620:	4b0e      	ldr	r3, [pc, #56]	@ (800665c <handle_cmd_ack+0x58>)
 8006622:	881b      	ldrh	r3, [r3, #0]
 8006624:	b29b      	uxth	r3, r3
 8006626:	429a      	cmp	r2, r3
 8006628:	d112      	bne.n	8006650 <handle_cmd_ack+0x4c>
    {
        return;
    }

    if (hdr->seq != s_cmd_seq)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	4b0c      	ldr	r3, [pc, #48]	@ (8006660 <handle_cmd_ack+0x5c>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	429a      	cmp	r2, r3
 8006634:	d10e      	bne.n	8006654 <handle_cmd_ack+0x50>
    {
        return;
    }

    taskENTER_CRITICAL();
 8006636:	f011 f917 	bl	8017868 <vPortEnterCritical>
    s_cmd_pending = false;
 800663a:	4b0a      	ldr	r3, [pc, #40]	@ (8006664 <handle_cmd_ack+0x60>)
 800663c:	2200      	movs	r2, #0
 800663e:	701a      	strb	r2, [r3, #0]
    s_cmd_retry_left = 0;
 8006640:	4b09      	ldr	r3, [pc, #36]	@ (8006668 <handle_cmd_ack+0x64>)
 8006642:	2200      	movs	r2, #0
 8006644:	601a      	str	r2, [r3, #0]
    taskEXIT_CRITICAL();
 8006646:	f011 f941 	bl	80178cc <vPortExitCritical>
 800664a:	e004      	b.n	8006656 <handle_cmd_ack+0x52>
        return;
 800664c:	bf00      	nop
 800664e:	e002      	b.n	8006656 <handle_cmd_ack+0x52>
        return;
 8006650:	bf00      	nop
 8006652:	e000      	b.n	8006656 <handle_cmd_ack+0x52>
        return;
 8006654:	bf00      	nop
}
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	24000f00 	.word	0x24000f00
 8006660:	24000efc 	.word	0x24000efc
 8006664:	24000ef8 	.word	0x24000ef8
 8006668:	24000f08 	.word	0x24000f08

0800666c <handle_received_message>:

static void handle_received_message(const MessageHeader *hdr, const uint8_t *payload, uint32_t payload_len)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
    if (hdr->msg_type == MSG_TYPE_TRAJ)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	88db      	ldrh	r3, [r3, #6]
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b0a      	cmp	r3, #10
 8006680:	d10c      	bne.n	800669c <handle_received_message+0x30>
    {
        taskENTER_CRITICAL();
 8006682:	f011 f8f1 	bl	8017868 <vPortEnterCritical>
        s_last_traj_seq = hdr->seq;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	4a0b      	ldr	r2, [pc, #44]	@ (80066b8 <handle_received_message+0x4c>)
 800668c:	6013      	str	r3, [r2, #0]
        taskEXIT_CRITICAL();
 800668e:	f011 f91d 	bl	80178cc <vPortExitCritical>
        handle_traj_message(payload, payload_len);
 8006692:	6879      	ldr	r1, [r7, #4]
 8006694:	68b8      	ldr	r0, [r7, #8]
 8006696:	f7ff ff69 	bl	800656c <handle_traj_message>
    }
    else if (hdr->msg_type == MSG_TYPE_CMD)
    {
        handle_cmd_ack(hdr, payload, payload_len);
    }
}
 800669a:	e009      	b.n	80066b0 <handle_received_message+0x44>
    else if (hdr->msg_type == MSG_TYPE_CMD)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	88db      	ldrh	r3, [r3, #6]
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	2b14      	cmp	r3, #20
 80066a4:	d104      	bne.n	80066b0 <handle_received_message+0x44>
        handle_cmd_ack(hdr, payload, payload_len);
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	68b9      	ldr	r1, [r7, #8]
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f7ff ffaa 	bl	8006604 <handle_cmd_ack>
}
 80066b0:	bf00      	nop
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	24001344 	.word	0x24001344

080066bc <udp_receive_nonblocking>:

static void udp_receive_nonblocking(void)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	f5ad 6dc5 	sub.w	sp, sp, #1576	@ 0x628
 80066c2:	af02      	add	r7, sp, #8
    if (s_udp_socket < 0)
 80066c4:	4b3f      	ldr	r3, [pc, #252]	@ (80067c4 <udp_receive_nonblocking+0x108>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	db72      	blt.n	80067b2 <udp_receive_nonblocking+0xf6>
    uint8_t temp_buf[UDP_RX_BUFFER_SIZE];

    for (;;)
    {
        struct sockaddr_in src;
        socklen_t slen = sizeof(src);
 80066cc:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 80066d0:	f5a3 63c0 	sub.w	r3, r3, #1536	@ 0x600
 80066d4:	2210      	movs	r2, #16
 80066d6:	601a      	str	r2, [r3, #0]
        int received = recvfrom(s_udp_socket, temp_buf, sizeof(temp_buf), MSG_DONTWAIT, (struct sockaddr *)&src, &slen);
 80066d8:	4b3a      	ldr	r3, [pc, #232]	@ (80067c4 <udp_receive_nonblocking+0x108>)
 80066da:	6818      	ldr	r0, [r3, #0]
 80066dc:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80066e0:	f107 0320 	add.w	r3, r7, #32
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	2308      	movs	r3, #8
 80066ee:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80066f2:	f019 fd07 	bl	8020104 <lwip_recvfrom>
 80066f6:	f8c7 0618 	str.w	r0, [r7, #1560]	@ 0x618
        if (received <= 0)
 80066fa:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dc0f      	bgt.n	8006722 <udp_receive_nonblocking+0x66>
        {
            if (received < 0)
 8006702:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8006706:	2b00      	cmp	r3, #0
 8006708:	da55      	bge.n	80067b6 <udp_receive_nonblocking+0xfa>
            {
                int err = errno;
 800670a:	4b2f      	ldr	r3, [pc, #188]	@ (80067c8 <udp_receive_nonblocking+0x10c>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f8c7 3610 	str.w	r3, [r7, #1552]	@ 0x610
                if (err == EWOULDBLOCK || err == EAGAIN)
 8006712:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 8006716:	2b0b      	cmp	r3, #11
 8006718:	d04f      	beq.n	80067ba <udp_receive_nonblocking+0xfe>
 800671a:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 800671e:	2b0b      	cmp	r3, #11
                {
                    return;
                }
            }
            return;
 8006720:	e049      	b.n	80067b6 <udp_receive_nonblocking+0xfa>
        }

        uint32_t offset = 0;
 8006722:	2300      	movs	r3, #0
 8006724:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
        while (offset + HEADER_SIZE <= (uint32_t)received)
 8006728:	e038      	b.n	800679c <udp_receive_nonblocking+0xe0>
        {
            MessageHeader hdr;
            const uint8_t *payload = NULL;
 800672a:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 800672e:	f2a3 631c 	subw	r3, r3, #1564	@ 0x61c
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]
            if (!parse_message(temp_buf + offset, (uint32_t)received - offset, &hdr, &payload))
 8006736:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800673a:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 800673e:	18d0      	adds	r0, r2, r3
 8006740:	f8d7 2618 	ldr.w	r2, [r7, #1560]	@ 0x618
 8006744:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 8006748:	1ad1      	subs	r1, r2, r3
 800674a:	1d3b      	adds	r3, r7, #4
 800674c:	f107 0208 	add.w	r2, r7, #8
 8006750:	f7ff fec8 	bl	80064e4 <parse_message>
 8006754:	4603      	mov	r3, r0
 8006756:	f083 0301 	eor.w	r3, r3, #1
 800675a:	b2db      	uxtb	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	d126      	bne.n	80067ae <udp_receive_nonblocking+0xf2>
            {
                break;
            }

            uint32_t total = HEADER_SIZE + hdr.payload_len;
 8006760:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8006764:	f5a3 63c3 	sub.w	r3, r3, #1560	@ 0x618
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	3318      	adds	r3, #24
 800676c:	f8c7 3614 	str.w	r3, [r7, #1556]	@ 0x614
            handle_received_message(&hdr, payload, hdr.payload_len);
 8006770:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8006774:	f2a3 631c 	subw	r3, r3, #1564	@ 0x61c
 8006778:	6819      	ldr	r1, [r3, #0]
 800677a:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 800677e:	f5a3 63c3 	sub.w	r3, r3, #1560	@ 0x618
 8006782:	691a      	ldr	r2, [r3, #16]
 8006784:	f107 0308 	add.w	r3, r7, #8
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff ff6f 	bl	800666c <handle_received_message>
            offset += total;
 800678e:	f8d7 261c 	ldr.w	r2, [r7, #1564]	@ 0x61c
 8006792:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 8006796:	4413      	add	r3, r2
 8006798:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
        while (offset + HEADER_SIZE <= (uint32_t)received)
 800679c:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 80067a0:	f103 0218 	add.w	r2, r3, #24
 80067a4:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d9be      	bls.n	800672a <udp_receive_nonblocking+0x6e>
 80067ac:	e78e      	b.n	80066cc <udp_receive_nonblocking+0x10>
                break;
 80067ae:	bf00      	nop
    {
 80067b0:	e78c      	b.n	80066cc <udp_receive_nonblocking+0x10>
        return;
 80067b2:	bf00      	nop
 80067b4:	e002      	b.n	80067bc <udp_receive_nonblocking+0x100>
            return;
 80067b6:	bf00      	nop
 80067b8:	e000      	b.n	80067bc <udp_receive_nonblocking+0x100>
                    return;
 80067ba:	bf00      	nop
        }
    }
}
 80067bc:	f507 67c4 	add.w	r7, r7, #1568	@ 0x620
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	24000088 	.word	0x24000088
 80067c8:	2401d084 	.word	0x2401d084

080067cc <udp_send_nonblocking>:

static void udp_send_nonblocking(const uint8_t *data, uint32_t len)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b088      	sub	sp, #32
 80067d0:	af02      	add	r7, sp, #8
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
    if (s_udp_socket < 0)
 80067d6:	4b1c      	ldr	r3, [pc, #112]	@ (8006848 <udp_send_nonblocking+0x7c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	db2e      	blt.n	800683c <udp_send_nonblocking+0x70>
        return;
    }

    static uint32_t last_err_log_ms = 0;

    int sent = sendto(s_udp_socket, data, len, MSG_DONTWAIT, (struct sockaddr *)&s_dst_addr, sizeof(s_dst_addr));
 80067de:	4b1a      	ldr	r3, [pc, #104]	@ (8006848 <udp_send_nonblocking+0x7c>)
 80067e0:	6818      	ldr	r0, [r3, #0]
 80067e2:	2310      	movs	r3, #16
 80067e4:	9301      	str	r3, [sp, #4]
 80067e6:	4b19      	ldr	r3, [pc, #100]	@ (800684c <udp_send_nonblocking+0x80>)
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	2308      	movs	r3, #8
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	f019 fcfe 	bl	80201f0 <lwip_sendto>
 80067f4:	6178      	str	r0, [r7, #20]
    if (sent < 0)
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	da22      	bge.n	8006842 <udp_send_nonblocking+0x76>
    {
        int err = errno;
 80067fc:	4b14      	ldr	r3, [pc, #80]	@ (8006850 <udp_send_nonblocking+0x84>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	613b      	str	r3, [r7, #16]
        if (err == EWOULDBLOCK || err == EAGAIN)
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	2b0b      	cmp	r3, #11
 8006806:	d01b      	beq.n	8006840 <udp_send_nonblocking+0x74>
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	2b0b      	cmp	r3, #11
 800680c:	d018      	beq.n	8006840 <udp_send_nonblocking+0x74>
        {
            return;
        }

        uint32_t now = HAL_GetTick();
 800680e:	f000 ffad 	bl	800776c <HAL_GetTick>
 8006812:	60f8      	str	r0, [r7, #12]
        if (time_elapsed(now, last_err_log_ms, 2000u))
 8006814:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <udp_send_nonblocking+0x88>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800681c:	4619      	mov	r1, r3
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f7ff fe00 	bl	8006424 <time_elapsed>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00b      	beq.n	8006842 <udp_send_nonblocking+0x76>
        {
            printf("udp: sendto failed err=%d len=%lu\r\n", err, (unsigned long)len);
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	6939      	ldr	r1, [r7, #16]
 800682e:	480a      	ldr	r0, [pc, #40]	@ (8006858 <udp_send_nonblocking+0x8c>)
 8006830:	f01d fa24 	bl	8023c7c <iprintf>
            last_err_log_ms = now;
 8006834:	4a07      	ldr	r2, [pc, #28]	@ (8006854 <udp_send_nonblocking+0x88>)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	e002      	b.n	8006842 <udp_send_nonblocking+0x76>
        return;
 800683c:	bf00      	nop
 800683e:	e000      	b.n	8006842 <udp_send_nonblocking+0x76>
            return;
 8006840:	bf00      	nop
        }
    }
}
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	24000088 	.word	0x24000088
 800684c:	24000ee4 	.word	0x24000ee4
 8006850:	2401d084 	.word	0x2401d084
 8006854:	24001348 	.word	0x24001348
 8006858:	08027cd8 	.word	0x08027cd8

0800685c <send_pose_payload>:

static void send_pose_payload(const PosePayload *pose)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b092      	sub	sp, #72	@ 0x48
 8006860:	af02      	add	r7, sp, #8
 8006862:	6078      	str	r0, [r7, #4]
    if (!pose)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d02b      	beq.n	80068c2 <send_pose_payload+0x66>
    {
        return;
    }

    if (s_udp_socket < 0 || !netif_is_link_up(&gnetif))
 800686a:	4b18      	ldr	r3, [pc, #96]	@ (80068cc <send_pose_payload+0x70>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	db06      	blt.n	8006880 <send_pose_payload+0x24>
 8006872:	4b17      	ldr	r3, [pc, #92]	@ (80068d0 <send_pose_payload+0x74>)
 8006874:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006878:	f003 0304 	and.w	r3, r3, #4
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10c      	bne.n	800689a <send_pose_payload+0x3e>
    {
        printf("udp: not sending pose, socket=%d link=%d\r\n", s_udp_socket, netif_is_link_up(&gnetif));
 8006880:	4b12      	ldr	r3, [pc, #72]	@ (80068cc <send_pose_payload+0x70>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a12      	ldr	r2, [pc, #72]	@ (80068d0 <send_pose_payload+0x74>)
 8006886:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 800688a:	0892      	lsrs	r2, r2, #2
 800688c:	f002 0201 	and.w	r2, r2, #1
 8006890:	4619      	mov	r1, r3
 8006892:	4810      	ldr	r0, [pc, #64]	@ (80068d4 <send_pose_payload+0x78>)
 8006894:	f01d f9f2 	bl	8023c7c <iprintf>
        return;
 8006898:	e014      	b.n	80068c4 <send_pose_payload+0x68>
    }

    uint8_t buffer[HEADER_SIZE + sizeof(PosePayload)];
    pack_message(MSG_TYPE_POSE, s_pose_seq++, pose, sizeof(*pose), buffer);
 800689a:	4b0f      	ldr	r3, [pc, #60]	@ (80068d8 <send_pose_payload+0x7c>)
 800689c:	6819      	ldr	r1, [r3, #0]
 800689e:	1c4b      	adds	r3, r1, #1
 80068a0:	4a0d      	ldr	r2, [pc, #52]	@ (80068d8 <send_pose_payload+0x7c>)
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	f107 030c 	add.w	r3, r7, #12
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	231c      	movs	r3, #28
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	2001      	movs	r0, #1
 80068b0:	f7ff fdcd 	bl	800644e <pack_message>

    udp_send_nonblocking(buffer, sizeof(buffer));
 80068b4:	f107 030c 	add.w	r3, r7, #12
 80068b8:	2134      	movs	r1, #52	@ 0x34
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff ff86 	bl	80067cc <udp_send_nonblocking>
 80068c0:	e000      	b.n	80068c4 <send_pose_payload+0x68>
        return;
 80068c2:	bf00      	nop
}
 80068c4:	3740      	adds	r7, #64	@ 0x40
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	24000088 	.word	0x24000088
 80068d0:	24001404 	.word	0x24001404
 80068d4:	08027cfc 	.word	0x08027cfc
 80068d8:	24000ef4 	.word	0x24000ef4

080068dc <queue_pose>:

void queue_pose(const PosePayload *pose)
{
 80068dc:	b5b0      	push	{r4, r5, r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
    if (!pose)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d014      	beq.n	8006914 <queue_pose+0x38>
    {
        return;
    }

    taskENTER_CRITICAL();
 80068ea:	f010 ffbd 	bl	8017868 <vPortEnterCritical>
    s_pending_pose = *pose;
 80068ee:	4a0b      	ldr	r2, [pc, #44]	@ (800691c <queue_pose+0x40>)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4614      	mov	r4, r2
 80068f4:	461d      	mov	r5, r3
 80068f6:	6828      	ldr	r0, [r5, #0]
 80068f8:	6869      	ldr	r1, [r5, #4]
 80068fa:	68aa      	ldr	r2, [r5, #8]
 80068fc:	68eb      	ldr	r3, [r5, #12]
 80068fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006900:	6928      	ldr	r0, [r5, #16]
 8006902:	6969      	ldr	r1, [r5, #20]
 8006904:	69aa      	ldr	r2, [r5, #24]
 8006906:	c407      	stmia	r4!, {r0, r1, r2}
    s_pose_pending = true;
 8006908:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <queue_pose+0x44>)
 800690a:	2201      	movs	r2, #1
 800690c:	701a      	strb	r2, [r3, #0]
    taskEXIT_CRITICAL();
 800690e:	f010 ffdd 	bl	80178cc <vPortExitCritical>
 8006912:	e000      	b.n	8006916 <queue_pose+0x3a>
        return;
 8006914:	bf00      	nop
}
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bdb0      	pop	{r4, r5, r7, pc}
 800691c:	24000f0c 	.word	0x24000f0c
 8006920:	24000f28 	.word	0x24000f28

08006924 <send_cmd_to_pi5>:

    queue_pose(&pose);
}

static void send_cmd_to_pi5(uint16_t cmd_id, uint32_t seq)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08c      	sub	sp, #48	@ 0x30
 8006928:	af02      	add	r7, sp, #8
 800692a:	4603      	mov	r3, r0
 800692c:	6039      	str	r1, [r7, #0]
 800692e:	80fb      	strh	r3, [r7, #6]
    CommandPayload payload;
    payload.cmd_id = cmd_id;
 8006930:	88fb      	ldrh	r3, [r7, #6]
 8006932:	84bb      	strh	r3, [r7, #36]	@ 0x24
    payload.arg_len = 0;
 8006934:	2300      	movs	r3, #0
 8006936:	84fb      	strh	r3, [r7, #38]	@ 0x26

    uint8_t buffer[HEADER_SIZE + sizeof(CommandPayload)];
    pack_message(MSG_TYPE_CMD, seq, &payload, sizeof(payload), buffer);
 8006938:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800693c:	f107 0308 	add.w	r3, r7, #8
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	2304      	movs	r3, #4
 8006944:	6839      	ldr	r1, [r7, #0]
 8006946:	2014      	movs	r0, #20
 8006948:	f7ff fd81 	bl	800644e <pack_message>

    udp_send_nonblocking(buffer, sizeof(buffer));
 800694c:	f107 0308 	add.w	r3, r7, #8
 8006950:	211c      	movs	r1, #28
 8006952:	4618      	mov	r0, r3
 8006954:	f7ff ff3a 	bl	80067cc <udp_send_nonblocking>

    if (cmd_id == CMD_START_RESTART_ROS2) {
 8006958:	88fb      	ldrh	r3, [r7, #6]
 800695a:	2b03      	cmp	r3, #3
 800695c:	d103      	bne.n	8006966 <send_cmd_to_pi5+0x42>
        // This command signals the Pi5 to start or restart the ROS2 stack
        printf("ROS2 stack start/restart command sent\r\n");
 800695e:	4807      	ldr	r0, [pc, #28]	@ (800697c <send_cmd_to_pi5+0x58>)
 8006960:	f01d f9f4 	bl	8023d4c <puts>
    } else if (cmd_id == CMD_SHUTDOWN_PI5) {
        // This command signals the Pi5 to run its shutdown script
        printf("Pi5 shutdown command sent\r\n");
    }
}
 8006964:	e005      	b.n	8006972 <send_cmd_to_pi5+0x4e>
    } else if (cmd_id == CMD_SHUTDOWN_PI5) {
 8006966:	88fb      	ldrh	r3, [r7, #6]
 8006968:	2b04      	cmp	r3, #4
 800696a:	d102      	bne.n	8006972 <send_cmd_to_pi5+0x4e>
        printf("Pi5 shutdown command sent\r\n");
 800696c:	4804      	ldr	r0, [pc, #16]	@ (8006980 <send_cmd_to_pi5+0x5c>)
 800696e:	f01d f9ed 	bl	8023d4c <puts>
}
 8006972:	bf00      	nop
 8006974:	3728      	adds	r7, #40	@ 0x28
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	08027d28 	.word	0x08027d28
 8006980:	08027d50 	.word	0x08027d50

08006984 <udp_bind_socket>:

static int udp_bind_socket(int sock)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
    struct sockaddr_in local_addr;
    memset(&local_addr, 0, sizeof(local_addr));
 800698c:	f107 0308 	add.w	r3, r7, #8
 8006990:	2210      	movs	r2, #16
 8006992:	2100      	movs	r1, #0
 8006994:	4618      	mov	r0, r3
 8006996:	f01d fb77 	bl	8024088 <memset>
    local_addr.sin_family = AF_INET;
 800699a:	2302      	movs	r3, #2
 800699c:	727b      	strb	r3, [r7, #9]
    local_addr.sin_port = 0;  // Let system assign port for sending
 800699e:	2300      	movs	r3, #0
 80069a0:	817b      	strh	r3, [r7, #10]
    local_addr.sin_addr.s_addr = INADDR_ANY;
 80069a2:	2300      	movs	r3, #0
 80069a4:	60fb      	str	r3, [r7, #12]

    if (bind(sock, (struct sockaddr *)&local_addr, sizeof(local_addr)) < 0)
 80069a6:	f107 0308 	add.w	r3, r7, #8
 80069aa:	2210      	movs	r2, #16
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f019 f9a2 	bl	801fcf8 <lwip_bind>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	da08      	bge.n	80069cc <udp_bind_socket+0x48>
    {
        printf("udp: bind failed, errno=%d\r\n", errno);
 80069ba:	4b08      	ldr	r3, [pc, #32]	@ (80069dc <udp_bind_socket+0x58>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4619      	mov	r1, r3
 80069c0:	4807      	ldr	r0, [pc, #28]	@ (80069e0 <udp_bind_socket+0x5c>)
 80069c2:	f01d f95b 	bl	8023c7c <iprintf>
        return -1;
 80069c6:	f04f 33ff 	mov.w	r3, #4294967295
 80069ca:	e003      	b.n	80069d4 <udp_bind_socket+0x50>
    }

    printf("udp: socket bound\r\n");
 80069cc:	4805      	ldr	r0, [pc, #20]	@ (80069e4 <udp_bind_socket+0x60>)
 80069ce:	f01d f9bd 	bl	8023d4c <puts>
    return 0;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3718      	adds	r7, #24
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	2401d084 	.word	0x2401d084
 80069e0:	08027d6c 	.word	0x08027d6c
 80069e4:	08027d8c 	.word	0x08027d8c

080069e8 <udp_setup_nonblocking_socket>:

static int udp_setup_nonblocking_socket(void)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08a      	sub	sp, #40	@ 0x28
 80069ec:	af02      	add	r7, sp, #8
    int sock = socket(AF_INET, SOCK_DGRAM, 0);
 80069ee:	2200      	movs	r2, #0
 80069f0:	2102      	movs	r1, #2
 80069f2:	2002      	movs	r0, #2
 80069f4:	f019 fcb4 	bl	8020360 <lwip_socket>
 80069f8:	61f8      	str	r0, [r7, #28]
    if (sock < 0)
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	da08      	bge.n	8006a12 <udp_setup_nonblocking_socket+0x2a>
    {
        printf("udp: socket creation failed, errno=%d\r\n", errno);
 8006a00:	4b27      	ldr	r3, [pc, #156]	@ (8006aa0 <udp_setup_nonblocking_socket+0xb8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4619      	mov	r1, r3
 8006a06:	4827      	ldr	r0, [pc, #156]	@ (8006aa4 <udp_setup_nonblocking_socket+0xbc>)
 8006a08:	f01d f938 	bl	8023c7c <iprintf>
        return -1;
 8006a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a10:	e042      	b.n	8006a98 <udp_setup_nonblocking_socket+0xb0>
    }

    int flags = lwip_fcntl(sock, F_GETFL, 0);
 8006a12:	2200      	movs	r2, #0
 8006a14:	2103      	movs	r1, #3
 8006a16:	69f8      	ldr	r0, [r7, #28]
 8006a18:	f01a f842 	bl	8020aa0 <lwip_fcntl>
 8006a1c:	61b8      	str	r0, [r7, #24]
    (void)lwip_fcntl(sock, F_SETFL, flags | O_NONBLOCK);
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a24:	461a      	mov	r2, r3
 8006a26:	2104      	movs	r1, #4
 8006a28:	69f8      	ldr	r0, [r7, #28]
 8006a2a:	f01a f839 	bl	8020aa0 <lwip_fcntl>

    int reuse = 1;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	617b      	str	r3, [r7, #20]
    (void)setsockopt(sock, SOL_SOCKET, SO_REUSEADDR, &reuse, sizeof(reuse));
 8006a32:	f107 0314 	add.w	r3, r7, #20
 8006a36:	2204      	movs	r2, #4
 8006a38:	9200      	str	r2, [sp, #0]
 8006a3a:	2204      	movs	r2, #4
 8006a3c:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8006a40:	69f8      	ldr	r0, [r7, #28]
 8006a42:	f019 fea3 	bl	802078c <lwip_setsockopt>

    struct timeval tv;
    tv.tv_sec = 0;
 8006a46:	f04f 0200 	mov.w	r2, #0
 8006a4a:	f04f 0300 	mov.w	r3, #0
 8006a4e:	e9c7 2300 	strd	r2, r3, [r7]
    tv.tv_usec = 200000;
 8006a52:	4b15      	ldr	r3, [pc, #84]	@ (8006aa8 <udp_setup_nonblocking_socket+0xc0>)
 8006a54:	60bb      	str	r3, [r7, #8]
    (void)setsockopt(sock, SOL_SOCKET, SO_RCVTIMEO, &tv, sizeof(tv));
 8006a56:	463b      	mov	r3, r7
 8006a58:	2210      	movs	r2, #16
 8006a5a:	9200      	str	r2, [sp, #0]
 8006a5c:	f241 0206 	movw	r2, #4102	@ 0x1006
 8006a60:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8006a64:	69f8      	ldr	r0, [r7, #28]
 8006a66:	f019 fe91 	bl	802078c <lwip_setsockopt>
    (void)setsockopt(sock, SOL_SOCKET, SO_SNDTIMEO, &tv, sizeof(tv));
 8006a6a:	463b      	mov	r3, r7
 8006a6c:	2210      	movs	r2, #16
 8006a6e:	9200      	str	r2, [sp, #0]
 8006a70:	f241 0205 	movw	r2, #4101	@ 0x1005
 8006a74:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8006a78:	69f8      	ldr	r0, [r7, #28]
 8006a7a:	f019 fe87 	bl	802078c <lwip_setsockopt>

    if (udp_bind_socket(sock) < 0)
 8006a7e:	69f8      	ldr	r0, [r7, #28]
 8006a80:	f7ff ff80 	bl	8006984 <udp_bind_socket>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	da05      	bge.n	8006a96 <udp_setup_nonblocking_socket+0xae>
    {
        lwip_close(sock);
 8006a8a:	69f8      	ldr	r0, [r7, #28]
 8006a8c:	f019 f9a2 	bl	801fdd4 <lwip_close>
        return -1;
 8006a90:	f04f 33ff 	mov.w	r3, #4294967295
 8006a94:	e000      	b.n	8006a98 <udp_setup_nonblocking_socket+0xb0>
    }

    return sock;
 8006a96:	69fb      	ldr	r3, [r7, #28]
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3720      	adds	r7, #32
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	2401d084 	.word	0x2401d084
 8006aa4:	08027da0 	.word	0x08027da0
 8006aa8:	00030d40 	.word	0x00030d40

08006aac <udp_prepare_dest_addr>:

static void udp_prepare_dest_addr(void)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	af00      	add	r7, sp, #0
    memset(&s_dst_addr, 0, sizeof(s_dst_addr));
 8006ab0:	2210      	movs	r2, #16
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	480a      	ldr	r0, [pc, #40]	@ (8006ae0 <udp_prepare_dest_addr+0x34>)
 8006ab6:	f01d fae7 	bl	8024088 <memset>
    s_dst_addr.sin_family = AF_INET;
 8006aba:	4b09      	ldr	r3, [pc, #36]	@ (8006ae0 <udp_prepare_dest_addr+0x34>)
 8006abc:	2202      	movs	r2, #2
 8006abe:	705a      	strb	r2, [r3, #1]
    s_dst_addr.sin_port = htons(PI5_PORT);
 8006ac0:	f242 3028 	movw	r0, #9000	@ 0x2328
 8006ac4:	f014 fbfa 	bl	801b2bc <lwip_htons>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	461a      	mov	r2, r3
 8006acc:	4b04      	ldr	r3, [pc, #16]	@ (8006ae0 <udp_prepare_dest_addr+0x34>)
 8006ace:	805a      	strh	r2, [r3, #2]
    s_dst_addr.sin_addr.s_addr = inet_addr(PI5_IP_ADDR);
 8006ad0:	4804      	ldr	r0, [pc, #16]	@ (8006ae4 <udp_prepare_dest_addr+0x38>)
 8006ad2:	f016 f9b6 	bl	801ce42 <ipaddr_addr>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	4a01      	ldr	r2, [pc, #4]	@ (8006ae0 <udp_prepare_dest_addr+0x34>)
 8006ada:	6053      	str	r3, [r2, #4]
}
 8006adc:	bf00      	nop
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	24000ee4 	.word	0x24000ee4
 8006ae4:	08027dc8 	.word	0x08027dc8

08006ae8 <UDP_Client_RequestCmd>:

void UDP_Client_RequestCmd(CommandID cmd_id)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	4603      	mov	r3, r0
 8006af0:	71fb      	strb	r3, [r7, #7]
    taskENTER_CRITICAL();
 8006af2:	f010 feb9 	bl	8017868 <vPortEnterCritical>
    s_cmd_id = (uint16_t)cmd_id;
 8006af6:	79fb      	ldrb	r3, [r7, #7]
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	4b0b      	ldr	r3, [pc, #44]	@ (8006b28 <UDP_Client_RequestCmd+0x40>)
 8006afc:	801a      	strh	r2, [r3, #0]
    s_cmd_seq++;
 8006afe:	4b0b      	ldr	r3, [pc, #44]	@ (8006b2c <UDP_Client_RequestCmd+0x44>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3301      	adds	r3, #1
 8006b04:	4a09      	ldr	r2, [pc, #36]	@ (8006b2c <UDP_Client_RequestCmd+0x44>)
 8006b06:	6013      	str	r3, [r2, #0]
    s_cmd_pending = true;
 8006b08:	4b09      	ldr	r3, [pc, #36]	@ (8006b30 <UDP_Client_RequestCmd+0x48>)
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	701a      	strb	r2, [r3, #0]
    s_cmd_retry_left = UDP_CMD_RETRY_COUNT;
 8006b0e:	4b09      	ldr	r3, [pc, #36]	@ (8006b34 <UDP_Client_RequestCmd+0x4c>)
 8006b10:	2203      	movs	r2, #3
 8006b12:	601a      	str	r2, [r3, #0]
    s_cmd_last_tx_ms = 0;
 8006b14:	4b08      	ldr	r3, [pc, #32]	@ (8006b38 <UDP_Client_RequestCmd+0x50>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	601a      	str	r2, [r3, #0]
    taskEXIT_CRITICAL();
 8006b1a:	f010 fed7 	bl	80178cc <vPortExitCritical>
}
 8006b1e:	bf00      	nop
 8006b20:	3708      	adds	r7, #8
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	24000f00 	.word	0x24000f00
 8006b2c:	24000efc 	.word	0x24000efc
 8006b30:	24000ef8 	.word	0x24000ef8
 8006b34:	24000f08 	.word	0x24000f08
 8006b38:	24000f04 	.word	0x24000f04

08006b3c <UDP_Client_CopyLatestTraj>:
                              uint16_t *out_knots,
                              float *out_dt,
                              uint16_t *out_flags,
                              uint32_t *out_traj_t0_ms,
                              uint32_t *out_traj_seq)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
 8006b48:	603b      	str	r3, [r7, #0]
    if (!out_buf || buf_len == 0)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d002      	beq.n	8006b56 <UDP_Client_CopyLatestTraj+0x1a>
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d101      	bne.n	8006b5a <UDP_Client_CopyLatestTraj+0x1e>
    {
        return false;
 8006b56:	2300      	movs	r3, #0
 8006b58:	e04b      	b.n	8006bf2 <UDP_Client_CopyLatestTraj+0xb6>
    }

    if (!s_last_traj_valid)
 8006b5a:	4b28      	ldr	r3, [pc, #160]	@ (8006bfc <UDP_Client_CopyLatestTraj+0xc0>)
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	f083 0301 	eor.w	r3, r3, #1
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <UDP_Client_CopyLatestTraj+0x32>
    {
        return false;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	e041      	b.n	8006bf2 <UDP_Client_CopyLatestTraj+0xb6>
    }

    taskENTER_CRITICAL();
 8006b6e:	f010 fe7b 	bl	8017868 <vPortEnterCritical>
    uint16_t count = s_last_traj_count;
 8006b72:	4b23      	ldr	r3, [pc, #140]	@ (8006c00 <UDP_Client_CopyLatestTraj+0xc4>)
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	82fb      	strh	r3, [r7, #22]
    if (count > UDP_MAX_TRAJ_KNOTS)
 8006b78:	8afb      	ldrh	r3, [r7, #22]
 8006b7a:	2b40      	cmp	r3, #64	@ 0x40
 8006b7c:	d901      	bls.n	8006b82 <UDP_Client_CopyLatestTraj+0x46>
    {
        count = UDP_MAX_TRAJ_KNOTS;
 8006b7e:	2340      	movs	r3, #64	@ 0x40
 8006b80:	82fb      	strh	r3, [r7, #22]
    }

    uint32_t bytes = (uint32_t)count * sizeof(TrajectoryKnot);
 8006b82:	8afb      	ldrh	r3, [r7, #22]
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	613b      	str	r3, [r7, #16]
    if (bytes > buf_len)
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d906      	bls.n	8006b9e <UDP_Client_CopyLatestTraj+0x62>
    {
        bytes = buf_len - (buf_len % sizeof(TrajectoryKnot));
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f023 030f 	bic.w	r3, r3, #15
 8006b96:	613b      	str	r3, [r7, #16]
        count = (uint16_t)(bytes / sizeof(TrajectoryKnot));
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	091b      	lsrs	r3, r3, #4
 8006b9c:	82fb      	strh	r3, [r7, #22]
    }

    memcpy(out_buf, s_last_traj_knots, bytes);
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	4918      	ldr	r1, [pc, #96]	@ (8006c04 <UDP_Client_CopyLatestTraj+0xc8>)
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f01d fb6c 	bl	8024280 <memcpy>
    if (out_knots)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <UDP_Client_CopyLatestTraj+0x78>
    {
        *out_knots = count;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	8afa      	ldrh	r2, [r7, #22]
 8006bb2:	801a      	strh	r2, [r3, #0]
    }
    if (out_dt)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <UDP_Client_CopyLatestTraj+0x86>
    {
        *out_dt = s_last_traj_hdr.dt;
 8006bba:	4b13      	ldr	r3, [pc, #76]	@ (8006c08 <UDP_Client_CopyLatestTraj+0xcc>)
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	601a      	str	r2, [r3, #0]
    }
    if (out_flags)
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <UDP_Client_CopyLatestTraj+0x94>
    {
        *out_flags = s_last_traj_hdr.flags;
 8006bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8006c08 <UDP_Client_CopyLatestTraj+0xcc>)
 8006bca:	895a      	ldrh	r2, [r3, #10]
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	801a      	strh	r2, [r3, #0]
    }
    if (out_traj_t0_ms)
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d003      	beq.n	8006bde <UDP_Client_CopyLatestTraj+0xa2>
    {
        *out_traj_t0_ms = s_last_traj_hdr.traj_t0_ms;
 8006bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8006c08 <UDP_Client_CopyLatestTraj+0xcc>)
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bdc:	601a      	str	r2, [r3, #0]
    }
    if (out_traj_seq)
 8006bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d003      	beq.n	8006bec <UDP_Client_CopyLatestTraj+0xb0>
    {
        *out_traj_seq = s_last_traj_seq;
 8006be4:	4b09      	ldr	r3, [pc, #36]	@ (8006c0c <UDP_Client_CopyLatestTraj+0xd0>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	601a      	str	r2, [r3, #0]
    }
    taskEXIT_CRITICAL();
 8006bec:	f010 fe6e 	bl	80178cc <vPortExitCritical>

    return true;
 8006bf0:	2301      	movs	r3, #1
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	24001342 	.word	0x24001342
 8006c00:	24001340 	.word	0x24001340
 8006c04:	24000f40 	.word	0x24000f40
 8006c08:	24000f2c 	.word	0x24000f2c
 8006c0c:	24001344 	.word	0x24001344

08006c10 <UDP_Client_Task>:

void UDP_Client_Task(void *argument)
{
 8006c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c12:	b099      	sub	sp, #100	@ 0x64
 8006c14:	af06      	add	r7, sp, #24
 8006c16:	6078      	str	r0, [r7, #4]
    (void)argument;

    uint32_t next_socket_retry = 0;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	647b      	str	r3, [r7, #68]	@ 0x44
    uint32_t retry_ms = UDP_SOCKET_RETRY_MIN_MS;
 8006c1c:	2364      	movs	r3, #100	@ 0x64
 8006c1e:	643b      	str	r3, [r7, #64]	@ 0x40
    bool last_link_up = false;
 8006c20:	2300      	movs	r3, #0
 8006c22:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    udp_prepare_dest_addr();
 8006c26:	f7ff ff41 	bl	8006aac <udp_prepare_dest_addr>

    for (;;)
    {
        uint32_t now = HAL_GetTick();
 8006c2a:	f000 fd9f 	bl	800776c <HAL_GetTick>
 8006c2e:	63b8      	str	r0, [r7, #56]	@ 0x38

        if (s_udp_socket < 0)
 8006c30:	4b7d      	ldr	r3, [pc, #500]	@ (8006e28 <UDP_Client_Task+0x218>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	da4f      	bge.n	8006cd8 <UDP_Client_Task+0xc8>
        {
            if (time_elapsed(now, next_socket_retry, 0))
 8006c38:	2200      	movs	r2, #0
 8006c3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c3c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006c3e:	f7ff fbf1 	bl	8006424 <time_elapsed>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d043      	beq.n	8006cd0 <UDP_Client_Task+0xc0>
            {
                int sock = udp_setup_nonblocking_socket();
 8006c48:	f7ff fece 	bl	80069e8 <udp_setup_nonblocking_socket>
 8006c4c:	62b8      	str	r0, [r7, #40]	@ 0x28
                if (sock >= 0)
 8006c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	db23      	blt.n	8006c9c <UDP_Client_Task+0x8c>
                {
                    s_udp_socket = sock;
 8006c54:	4a74      	ldr	r2, [pc, #464]	@ (8006e28 <UDP_Client_Task+0x218>)
 8006c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c58:	6013      	str	r3, [r2, #0]
                    retry_ms = UDP_SOCKET_RETRY_MIN_MS;
 8006c5a:	2364      	movs	r3, #100	@ 0x64
 8006c5c:	643b      	str	r3, [r7, #64]	@ 0x40
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
                           netif_is_link_up(&gnetif) ? "up" : "down",
 8006c5e:	4b73      	ldr	r3, [pc, #460]	@ (8006e2c <UDP_Client_Task+0x21c>)
 8006c60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006c64:	089b      	lsrs	r3, r3, #2
 8006c66:	f003 0301 	and.w	r3, r3, #1
 8006c6a:	b2db      	uxtb	r3, r3
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <UDP_Client_Task+0x64>
 8006c70:	496f      	ldr	r1, [pc, #444]	@ (8006e30 <UDP_Client_Task+0x220>)
 8006c72:	e000      	b.n	8006c76 <UDP_Client_Task+0x66>
 8006c74:	496f      	ldr	r1, [pc, #444]	@ (8006e34 <UDP_Client_Task+0x224>)
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8006c76:	4b70      	ldr	r3, [pc, #448]	@ (8006e38 <UDP_Client_Task+0x228>)
 8006c78:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8006c7a:	4618      	mov	r0, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8006c7c:	4b6f      	ldr	r3, [pc, #444]	@ (8006e3c <UDP_Client_Task+0x22c>)
 8006c7e:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8006c80:	461c      	mov	r4, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8006c82:	4b6f      	ldr	r3, [pc, #444]	@ (8006e40 <UDP_Client_Task+0x230>)
 8006c84:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8006c86:	461a      	mov	r2, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8006c88:	4b6e      	ldr	r3, [pc, #440]	@ (8006e44 <UDP_Client_Task+0x234>)
 8006c8a:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8006c8c:	9301      	str	r3, [sp, #4]
 8006c8e:	9200      	str	r2, [sp, #0]
 8006c90:	4623      	mov	r3, r4
 8006c92:	4602      	mov	r2, r0
 8006c94:	486c      	ldr	r0, [pc, #432]	@ (8006e48 <UDP_Client_Task+0x238>)
 8006c96:	f01c fff1 	bl	8023c7c <iprintf>
 8006c9a:	e019      	b.n	8006cd0 <UDP_Client_Task+0xc0>
                }
                else
                {
                    printf("udp: socket setup failed, errno=%d\r\n", errno);
 8006c9c:	4b6b      	ldr	r3, [pc, #428]	@ (8006e4c <UDP_Client_Task+0x23c>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	486b      	ldr	r0, [pc, #428]	@ (8006e50 <UDP_Client_Task+0x240>)
 8006ca4:	f01c ffea 	bl	8023c7c <iprintf>
                    if (retry_ms < UDP_SOCKET_RETRY_MAX_MS)
 8006ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006caa:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d80a      	bhi.n	8006cc8 <UDP_Client_Task+0xb8>
                    {
                        retry_ms *= 2u;
 8006cb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cb4:	005b      	lsls	r3, r3, #1
 8006cb6:	643b      	str	r3, [r7, #64]	@ 0x40
                        if (retry_ms > UDP_SOCKET_RETRY_MAX_MS)
 8006cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d902      	bls.n	8006cc8 <UDP_Client_Task+0xb8>
                        {
                            retry_ms = UDP_SOCKET_RETRY_MAX_MS;
 8006cc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006cc6:	643b      	str	r3, [r7, #64]	@ 0x40
                        }
                    }
                    next_socket_retry = now + retry_ms;
 8006cc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ccc:	4413      	add	r3, r2
 8006cce:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            osDelay(UDP_TASK_DELAY_MS);
 8006cd0:	2005      	movs	r0, #5
 8006cd2:	f00f fde0 	bl	8016896 <osDelay>
            continue;
 8006cd6:	e0a5      	b.n	8006e24 <UDP_Client_Task+0x214>
        }

        /* Log link state only on change and send a single gratuitous ARP on link-up. */
        bool link_up = netif_is_link_up(&gnetif);
 8006cd8:	4b54      	ldr	r3, [pc, #336]	@ (8006e2c <UDP_Client_Task+0x21c>)
 8006cda:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006cde:	089b      	lsrs	r3, r3, #2
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	bf14      	ite	ne
 8006ce8:	2301      	movne	r3, #1
 8006cea:	2300      	moveq	r3, #0
 8006cec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (link_up != last_link_up)
 8006cf0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8006cf4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d044      	beq.n	8006d86 <UDP_Client_Task+0x176>
        {
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006cfc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <UDP_Client_Task+0xf8>
 8006d04:	494a      	ldr	r1, [pc, #296]	@ (8006e30 <UDP_Client_Task+0x220>)
 8006d06:	e000      	b.n	8006d0a <UDP_Client_Task+0xfa>
 8006d08:	494a      	ldr	r1, [pc, #296]	@ (8006e34 <UDP_Client_Task+0x224>)
                   link_up ? "up" : "down",
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 8006d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8006e38 <UDP_Client_Task+0x228>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d0e:	469c      	mov	ip, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 8006d10:	4b4a      	ldr	r3, [pc, #296]	@ (8006e3c <UDP_Client_Task+0x22c>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d14:	469e      	mov	lr, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 8006d16:	4b4a      	ldr	r3, [pc, #296]	@ (8006e40 <UDP_Client_Task+0x230>)
 8006d18:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d1a:	461a      	mov	r2, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 8006d1c:	4b49      	ldr	r3, [pc, #292]	@ (8006e44 <UDP_Client_Task+0x234>)
 8006d1e:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d20:	4618      	mov	r0, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 8006d22:	4b4c      	ldr	r3, [pc, #304]	@ (8006e54 <UDP_Client_Task+0x244>)
 8006d24:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d26:	461c      	mov	r4, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 8006d28:	4b4b      	ldr	r3, [pc, #300]	@ (8006e58 <UDP_Client_Task+0x248>)
 8006d2a:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d2c:	461d      	mov	r5, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 8006d2e:	4b4b      	ldr	r3, [pc, #300]	@ (8006e5c <UDP_Client_Task+0x24c>)
 8006d30:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d32:	461e      	mov	r6, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 8006d34:	4b4a      	ldr	r3, [pc, #296]	@ (8006e60 <UDP_Client_Task+0x250>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 8006d38:	9305      	str	r3, [sp, #20]
 8006d3a:	9604      	str	r6, [sp, #16]
 8006d3c:	9503      	str	r5, [sp, #12]
 8006d3e:	9402      	str	r4, [sp, #8]
 8006d40:	9001      	str	r0, [sp, #4]
 8006d42:	9200      	str	r2, [sp, #0]
 8006d44:	4673      	mov	r3, lr
 8006d46:	4662      	mov	r2, ip
 8006d48:	4846      	ldr	r0, [pc, #280]	@ (8006e64 <UDP_Client_Task+0x254>)
 8006d4a:	f01c ff97 	bl	8023c7c <iprintf>

                if (link_up)
 8006d4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d013      	beq.n	8006d7e <UDP_Client_Task+0x16e>
                {
                    err_t arp_err = etharp_gratuitous(&gnetif);
 8006d56:	4938      	ldr	r1, [pc, #224]	@ (8006e38 <UDP_Client_Task+0x228>)
 8006d58:	4834      	ldr	r0, [pc, #208]	@ (8006e2c <UDP_Client_Task+0x21c>)
 8006d5a:	f015 fa37 	bl	801c1cc <etharp_request>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                    printf("netif gratuitous ARP sent (err=%d)\r\n", (int)arp_err);
 8006d64:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 8006d68:	4619      	mov	r1, r3
 8006d6a:	483f      	ldr	r0, [pc, #252]	@ (8006e68 <UDP_Client_Task+0x258>)
 8006d6c:	f01c ff86 	bl	8023c7c <iprintf>

                    /* Log FreeRTOS stack high-water marks to help find overflows */
                    TaskHandle_t cur = xTaskGetCurrentTaskHandle();
 8006d70:	f012 ffa0 	bl	8019cb4 <xTaskGetCurrentTaskHandle>
 8006d74:	6338      	str	r0, [r7, #48]	@ 0x30
                    if (cur != NULL)
                    {
                        // Removed stack highwater printfs
                    }

                    TaskHandle_t tcp = xTaskGetHandle("tcpip_thread");
 8006d76:	483d      	ldr	r0, [pc, #244]	@ (8006e6c <UDP_Client_Task+0x25c>)
 8006d78:	f012 fbda 	bl	8019530 <xTaskGetHandle>
 8006d7c:	62f8      	str	r0, [r7, #44]	@ 0x2c
                    // Removed stack highwater printfs
                }

            last_link_up = link_up;
 8006d7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006d82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        }

        if (s_cmd_pending)
 8006d86:	4b3a      	ldr	r3, [pc, #232]	@ (8006e70 <UDP_Client_Task+0x260>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d025      	beq.n	8006ddc <UDP_Client_Task+0x1cc>
        {
            if (s_cmd_retry_left > 0 && time_elapsed(now, s_cmd_last_tx_ms, UDP_CMD_RETRY_INTERVAL_MS))
 8006d90:	4b38      	ldr	r3, [pc, #224]	@ (8006e74 <UDP_Client_Task+0x264>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d021      	beq.n	8006ddc <UDP_Client_Task+0x1cc>
 8006d98:	4b37      	ldr	r3, [pc, #220]	@ (8006e78 <UDP_Client_Task+0x268>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2264      	movs	r2, #100	@ 0x64
 8006d9e:	4619      	mov	r1, r3
 8006da0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006da2:	f7ff fb3f 	bl	8006424 <time_elapsed>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d017      	beq.n	8006ddc <UDP_Client_Task+0x1cc>
            {
                send_cmd_to_pi5(s_cmd_id, s_cmd_seq);
 8006dac:	4b33      	ldr	r3, [pc, #204]	@ (8006e7c <UDP_Client_Task+0x26c>)
 8006dae:	881b      	ldrh	r3, [r3, #0]
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	4a33      	ldr	r2, [pc, #204]	@ (8006e80 <UDP_Client_Task+0x270>)
 8006db4:	6812      	ldr	r2, [r2, #0]
 8006db6:	4611      	mov	r1, r2
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7ff fdb3 	bl	8006924 <send_cmd_to_pi5>
                s_cmd_last_tx_ms = now;
 8006dbe:	4a2e      	ldr	r2, [pc, #184]	@ (8006e78 <UDP_Client_Task+0x268>)
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc2:	6013      	str	r3, [r2, #0]
                s_cmd_retry_left--;
 8006dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e74 <UDP_Client_Task+0x264>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	4a2a      	ldr	r2, [pc, #168]	@ (8006e74 <UDP_Client_Task+0x264>)
 8006dcc:	6013      	str	r3, [r2, #0]
                if (s_cmd_retry_left == 0)
 8006dce:	4b29      	ldr	r3, [pc, #164]	@ (8006e74 <UDP_Client_Task+0x264>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d102      	bne.n	8006ddc <UDP_Client_Task+0x1cc>
                {
                    s_cmd_pending = false;
 8006dd6:	4b26      	ldr	r3, [pc, #152]	@ (8006e70 <UDP_Client_Task+0x260>)
 8006dd8:	2200      	movs	r2, #0
 8006dda:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        /* Only this task touches the UDP socket; drain any queued pose. */
        if (link_up && s_pose_pending)
 8006ddc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d01a      	beq.n	8006e1a <UDP_Client_Task+0x20a>
 8006de4:	4b27      	ldr	r3, [pc, #156]	@ (8006e84 <UDP_Client_Task+0x274>)
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d015      	beq.n	8006e1a <UDP_Client_Task+0x20a>
        {
            PosePayload pose;
            taskENTER_CRITICAL();
 8006dee:	f010 fd3b 	bl	8017868 <vPortEnterCritical>
            pose = s_pending_pose;
 8006df2:	4b25      	ldr	r3, [pc, #148]	@ (8006e88 <UDP_Client_Task+0x278>)
 8006df4:	f107 040c 	add.w	r4, r7, #12
 8006df8:	461d      	mov	r5, r3
 8006dfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006dfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006dfe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006e02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            s_pose_pending = false;
 8006e06:	4b1f      	ldr	r3, [pc, #124]	@ (8006e84 <UDP_Client_Task+0x274>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	701a      	strb	r2, [r3, #0]
            taskEXIT_CRITICAL();
 8006e0c:	f010 fd5e 	bl	80178cc <vPortExitCritical>

            send_pose_payload(&pose);
 8006e10:	f107 030c 	add.w	r3, r7, #12
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7ff fd21 	bl	800685c <send_pose_payload>
        }

        udp_receive_nonblocking();
 8006e1a:	f7ff fc4f 	bl	80066bc <udp_receive_nonblocking>
        osDelay(UDP_TASK_DELAY_MS);
 8006e1e:	2005      	movs	r0, #5
 8006e20:	f00f fd39 	bl	8016896 <osDelay>
    {
 8006e24:	e701      	b.n	8006c2a <UDP_Client_Task+0x1a>
 8006e26:	bf00      	nop
 8006e28:	24000088 	.word	0x24000088
 8006e2c:	24001404 	.word	0x24001404
 8006e30:	08027dd8 	.word	0x08027dd8
 8006e34:	08027ddc 	.word	0x08027ddc
 8006e38:	24001408 	.word	0x24001408
 8006e3c:	24001409 	.word	0x24001409
 8006e40:	2400140a 	.word	0x2400140a
 8006e44:	2400140b 	.word	0x2400140b
 8006e48:	08027de4 	.word	0x08027de4
 8006e4c:	2401d084 	.word	0x2401d084
 8006e50:	08027e20 	.word	0x08027e20
 8006e54:	24001410 	.word	0x24001410
 8006e58:	24001411 	.word	0x24001411
 8006e5c:	24001412 	.word	0x24001412
 8006e60:	24001413 	.word	0x24001413
 8006e64:	08027e48 	.word	0x08027e48
 8006e68:	08027e78 	.word	0x08027e78
 8006e6c:	08027ea0 	.word	0x08027ea0
 8006e70:	24000ef8 	.word	0x24000ef8
 8006e74:	24000f08 	.word	0x24000f08
 8006e78:	24000f04 	.word	0x24000f04
 8006e7c:	24000f00 	.word	0x24000f00
 8006e80:	24000efc 	.word	0x24000efc
 8006e84:	24000f28 	.word	0x24000f28
 8006e88:	24000f0c 	.word	0x24000f0c

08006e8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8006e8c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8006ec8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8006e90:	f7f9 fec6 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006e94:	f7f9 fe16 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006e98:	480c      	ldr	r0, [pc, #48]	@ (8006ecc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006e9a:	490d      	ldr	r1, [pc, #52]	@ (8006ed0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ea0:	e002      	b.n	8006ea8 <LoopCopyDataInit>

08006ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006ea6:	3304      	adds	r3, #4

08006ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006eac:	d3f9      	bcc.n	8006ea2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006eae:	4a0a      	ldr	r2, [pc, #40]	@ (8006ed8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006eb0:	4c0a      	ldr	r4, [pc, #40]	@ (8006edc <LoopFillZerobss+0x22>)
  movs r3, #0
 8006eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006eb4:	e001      	b.n	8006eba <LoopFillZerobss>

08006eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006eb8:	3204      	adds	r2, #4

08006eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ebc:	d3fb      	bcc.n	8006eb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006ebe:	f01d f9bb 	bl	8024238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ec2:	f7fc ff75 	bl	8003db0 <main>
  bx  lr
 8006ec6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006ec8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8006ecc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006ed0:	24000294 	.word	0x24000294
  ldr r2, =_sidata
 8006ed4:	0802ab30 	.word	0x0802ab30
  ldr r2, =_sbss
 8006ed8:	24000298 	.word	0x24000298
  ldr r4, =_ebss
 8006edc:	2401d1ec 	.word	0x2401d1ec

08006ee0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006ee0:	e7fe      	b.n	8006ee0 <ADC3_IRQHandler>

08006ee2 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d105      	bne.n	8006efc <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8006ef0:	b672      	cpsid	i
}
 8006ef2:	bf00      	nop
 8006ef4:	f7fe fbf1 	bl	80056da <Error_Handler>
 8006ef8:	bf00      	nop
 8006efa:	e7fd      	b.n	8006ef8 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8006efc:	2300      	movs	r3, #0
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	e007      	b.n	8006f12 <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	2100      	movs	r1, #0
 8006f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d9f4      	bls.n	8006f02 <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	721a      	strb	r2, [r3, #8]
}
 8006f1e:	bf00      	nop
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b084      	sub	sp, #16
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d105      	bne.n	8006f40 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8006f34:	b672      	cpsid	i
}
 8006f36:	bf00      	nop
 8006f38:	f7fe fbcf 	bl	80056da <Error_Handler>
 8006f3c:	bf00      	nop
 8006f3e:	e7fd      	b.n	8006f3c <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	7a1b      	ldrb	r3, [r3, #8]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d905      	bls.n	8006f54 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8006f48:	b672      	cpsid	i
}
 8006f4a:	bf00      	nop
 8006f4c:	f7fe fbc5 	bl	80056da <Error_Handler>
 8006f50:	bf00      	nop
 8006f52:	e7fd      	b.n	8006f50 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	7a1b      	ldrb	r3, [r3, #8]
 8006f58:	1c5a      	adds	r2, r3, #1
 8006f5a:	b2d1      	uxtb	r1, r2
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	7211      	strb	r1, [r2, #8]
 8006f60:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f62:	f3ef 8211 	mrs	r2, BASEPRI
 8006f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6a:	f383 8811 	msr	BASEPRI, r3
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	60fa      	str	r2, [r7, #12]
 8006f78:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8006f82:	bf00      	nop
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b084      	sub	sp, #16
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d105      	bne.n	8006fa4 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8006f98:	b672      	cpsid	i
}
 8006f9a:	bf00      	nop
 8006f9c:	f7fe fb9d 	bl	80056da <Error_Handler>
 8006fa0:	bf00      	nop
 8006fa2:	e7fd      	b.n	8006fa0 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	7a1b      	ldrb	r3, [r3, #8]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	b2da      	uxtb	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	7a1b      	ldrb	r3, [r3, #8]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d905      	bls.n	8006fc4 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8006fb8:	b672      	cpsid	i
}
 8006fba:	bf00      	nop
 8006fbc:	f7fe fb8d 	bl	80056da <Error_Handler>
 8006fc0:	bf00      	nop
 8006fc2:	e7fd      	b.n	8006fc0 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	7a1b      	ldrb	r3, [r3, #8]
 8006fc8:	461a      	mov	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fd8:	bf00      	nop
}
 8006fda:	bf00      	nop
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d103      	bne.n	8006ffa <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 8006ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8007030 <__retarget_lock_init_recursive+0x4c>)
 8006ff4:	2216      	movs	r2, #22
 8006ff6:	601a      	str	r2, [r3, #0]
    return;
 8006ff8:	e016      	b.n	8007028 <__retarget_lock_init_recursive+0x44>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8006ffa:	200c      	movs	r0, #12
 8006ffc:	f01a ff3a 	bl	8021e74 <malloc>
 8007000:	4603      	mov	r3, r0
 8007002:	461a      	mov	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d005      	beq.n	800701c <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4618      	mov	r0, r3
 8007016:	f7ff ff64 	bl	8006ee2 <stm32_lock_init>
    return;
 800701a:	e005      	b.n	8007028 <__retarget_lock_init_recursive+0x44>
  __ASM volatile ("cpsid i" : : : "memory");
 800701c:	b672      	cpsid	i
}
 800701e:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8007020:	f7fe fb5b 	bl	80056da <Error_Handler>
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <__retarget_lock_init_recursive+0x40>
}
 8007028:	3708      	adds	r7, #8
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	2401d084 	.word	0x2401d084

08007034 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d105      	bne.n	800704e <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8007042:	b672      	cpsid	i
}
 8007044:	bf00      	nop
 8007046:	f7fe fb48 	bl	80056da <Error_Handler>
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4618      	mov	r0, r3
 8007052:	f7ff ff68 	bl	8006f26 <stm32_lock_acquire>
}
 8007056:	bf00      	nop
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b082      	sub	sp, #8
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d105      	bne.n	8007078 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800706c:	b672      	cpsid	i
}
 800706e:	bf00      	nop
 8007070:	f7fe fb33 	bl	80056da <Error_Handler>
 8007074:	bf00      	nop
 8007076:	e7fd      	b.n	8007074 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4618      	mov	r0, r3
 800707c:	f7ff ff85 	bl	8006f8a <stm32_lock_release>
}
 8007080:	bf00      	nop
 8007082:	3708      	adds	r7, #8
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <LAN8742_RegisterBusIO+0x28>
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d007      	beq.n	80070b0 <LAN8742_RegisterBusIO+0x28>
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d003      	beq.n	80070b0 <LAN8742_RegisterBusIO+0x28>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d102      	bne.n	80070b6 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80070b0:	f04f 33ff 	mov.w	r3, #4294967295
 80070b4:	e014      	b.n	80070e0 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	68da      	ldr	r2, [r3, #12]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	691a      	ldr	r2, [r3, #16]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80070f4:	2300      	movs	r3, #0
 80070f6:	60fb      	str	r3, [r7, #12]
 80070f8:	2300      	movs	r3, #0
 80070fa:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d139      	bne.n	800717c <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d002      	beq.n	8007116 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2220      	movs	r2, #32
 800711a:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800711c:	2300      	movs	r3, #0
 800711e:	617b      	str	r3, [r7, #20]
 8007120:	e01c      	b.n	800715c <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	f107 020c 	add.w	r2, r7, #12
 800712a:	2112      	movs	r1, #18
 800712c:	6978      	ldr	r0, [r7, #20]
 800712e:	4798      	blx	r3
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	da03      	bge.n	800713e <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8007136:	f06f 0304 	mvn.w	r3, #4
 800713a:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800713c:	e00b      	b.n	8007156 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f003 031f 	and.w	r3, r3, #31
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	429a      	cmp	r2, r3
 8007148:	d105      	bne.n	8007156 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8007150:	2300      	movs	r3, #0
 8007152:	613b      	str	r3, [r7, #16]
         break;
 8007154:	e005      	b.n	8007162 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	3301      	adds	r3, #1
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	2b1f      	cmp	r3, #31
 8007160:	d9df      	bls.n	8007122 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b1f      	cmp	r3, #31
 8007168:	d902      	bls.n	8007170 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800716a:	f06f 0302 	mvn.w	r3, #2
 800716e:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d102      	bne.n	800717c <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800717c:	693b      	ldr	r3, [r7, #16]
 }
 800717e:	4618      	mov	r0, r3
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b084      	sub	sp, #16
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800718e:	2300      	movs	r3, #0
 8007190:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	6810      	ldr	r0, [r2, #0]
 800719a:	f107 020c 	add.w	r2, r7, #12
 800719e:	2101      	movs	r1, #1
 80071a0:	4798      	blx	r3
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	da02      	bge.n	80071ae <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80071a8:	f06f 0304 	mvn.w	r3, #4
 80071ac:	e06e      	b.n	800728c <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	6810      	ldr	r0, [r2, #0]
 80071b6:	f107 020c 	add.w	r2, r7, #12
 80071ba:	2101      	movs	r1, #1
 80071bc:	4798      	blx	r3
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	da02      	bge.n	80071ca <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80071c4:	f06f 0304 	mvn.w	r3, #4
 80071c8:	e060      	b.n	800728c <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f003 0304 	and.w	r3, r3, #4
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e059      	b.n	800728c <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	6810      	ldr	r0, [r2, #0]
 80071e0:	f107 020c 	add.w	r2, r7, #12
 80071e4:	2100      	movs	r1, #0
 80071e6:	4798      	blx	r3
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	da02      	bge.n	80071f4 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80071ee:	f06f 0304 	mvn.w	r3, #4
 80071f2:	e04b      	b.n	800728c <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d11b      	bne.n	8007236 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d006      	beq.n	8007216 <LAN8742_GetLinkState+0x90>
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8007212:	2302      	movs	r3, #2
 8007214:	e03a      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8007220:	2303      	movs	r3, #3
 8007222:	e033      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800722e:	2304      	movs	r3, #4
 8007230:	e02c      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8007232:	2305      	movs	r3, #5
 8007234:	e02a      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6810      	ldr	r0, [r2, #0]
 800723e:	f107 020c 	add.w	r2, r7, #12
 8007242:	211f      	movs	r1, #31
 8007244:	4798      	blx	r3
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	da02      	bge.n	8007252 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800724c:	f06f 0304 	mvn.w	r3, #4
 8007250:	e01c      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d101      	bne.n	8007260 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800725c:	2306      	movs	r3, #6
 800725e:	e015      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f003 031c 	and.w	r3, r3, #28
 8007266:	2b18      	cmp	r3, #24
 8007268:	d101      	bne.n	800726e <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800726a:	2302      	movs	r3, #2
 800726c:	e00e      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f003 031c 	and.w	r3, r3, #28
 8007274:	2b08      	cmp	r3, #8
 8007276:	d101      	bne.n	800727c <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8007278:	2303      	movs	r3, #3
 800727a:	e007      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f003 031c 	and.w	r3, r3, #28
 8007282:	2b14      	cmp	r3, #20
 8007284:	d101      	bne.n	800728a <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8007286:	2304      	movs	r3, #4
 8007288:	e000      	b.n	800728c <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800728a:	2305      	movs	r3, #5
    }
  }
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b08c      	sub	sp, #48	@ 0x30
 8007298:	af00      	add	r7, sp, #0
 800729a:	4603      	mov	r3, r0
 800729c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800729e:	2300      	movs	r3, #0
 80072a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80072a2:	79fb      	ldrb	r3, [r7, #7]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d009      	beq.n	80072bc <BSP_LED_Init+0x28>
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d006      	beq.n	80072bc <BSP_LED_Init+0x28>
 80072ae:	79fb      	ldrb	r3, [r7, #7]
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d003      	beq.n	80072bc <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80072b4:	f06f 0301 	mvn.w	r3, #1
 80072b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072ba:	e055      	b.n	8007368 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10f      	bne.n	80072e2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80072c2:	4b2c      	ldr	r3, [pc, #176]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072c8:	4a2a      	ldr	r2, [pc, #168]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072ca:	f043 0302 	orr.w	r3, r3, #2
 80072ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80072d2:	4b28      	ldr	r3, [pc, #160]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	617b      	str	r3, [r7, #20]
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	e021      	b.n	8007326 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80072e2:	79fb      	ldrb	r3, [r7, #7]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d10f      	bne.n	8007308 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80072e8:	4b22      	ldr	r3, [pc, #136]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072ee:	4a21      	ldr	r2, [pc, #132]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072f0:	f043 0310 	orr.w	r3, r3, #16
 80072f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80072f8:	4b1e      	ldr	r3, [pc, #120]	@ (8007374 <BSP_LED_Init+0xe0>)
 80072fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072fe:	f003 0310 	and.w	r3, r3, #16
 8007302:	613b      	str	r3, [r7, #16]
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	e00e      	b.n	8007326 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8007308:	4b1a      	ldr	r3, [pc, #104]	@ (8007374 <BSP_LED_Init+0xe0>)
 800730a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800730e:	4a19      	ldr	r2, [pc, #100]	@ (8007374 <BSP_LED_Init+0xe0>)
 8007310:	f043 0302 	orr.w	r3, r3, #2
 8007314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007318:	4b16      	ldr	r3, [pc, #88]	@ (8007374 <BSP_LED_Init+0xe0>)
 800731a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800731e:	f003 0302 	and.w	r3, r3, #2
 8007322:	60fb      	str	r3, [r7, #12]
 8007324:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8007326:	79fb      	ldrb	r3, [r7, #7]
 8007328:	4a13      	ldr	r2, [pc, #76]	@ (8007378 <BSP_LED_Init+0xe4>)
 800732a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800732e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8007330:	2301      	movs	r3, #1
 8007332:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8007334:	2300      	movs	r3, #0
 8007336:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007338:	2303      	movs	r3, #3
 800733a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800733c:	79fb      	ldrb	r3, [r7, #7]
 800733e:	4a0f      	ldr	r2, [pc, #60]	@ (800737c <BSP_LED_Init+0xe8>)
 8007340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007344:	f107 0218 	add.w	r2, r7, #24
 8007348:	4611      	mov	r1, r2
 800734a:	4618      	mov	r0, r3
 800734c:	f006 fdec 	bl	800df28 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8007350:	79fb      	ldrb	r3, [r7, #7]
 8007352:	4a0a      	ldr	r2, [pc, #40]	@ (800737c <BSP_LED_Init+0xe8>)
 8007354:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007358:	79fb      	ldrb	r3, [r7, #7]
 800735a:	4a07      	ldr	r2, [pc, #28]	@ (8007378 <BSP_LED_Init+0xe4>)
 800735c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007360:	2200      	movs	r2, #0
 8007362:	4619      	mov	r1, r3
 8007364:	f006 ff90 	bl	800e288 <HAL_GPIO_WritePin>
  }

  return ret;
 8007368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800736a:	4618      	mov	r0, r3
 800736c:	3730      	adds	r7, #48	@ 0x30
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	58024400 	.word	0x58024400
 8007378:	0802a368 	.word	0x0802a368
 800737c:	24000090 	.word	0x24000090

08007380 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800738a:	2300      	movs	r3, #0
 800738c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800738e:	79fb      	ldrb	r3, [r7, #7]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d009      	beq.n	80073a8 <BSP_LED_Toggle+0x28>
 8007394:	79fb      	ldrb	r3, [r7, #7]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d006      	beq.n	80073a8 <BSP_LED_Toggle+0x28>
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	2b02      	cmp	r3, #2
 800739e:	d003      	beq.n	80073a8 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80073a0:	f06f 0301 	mvn.w	r3, #1
 80073a4:	60fb      	str	r3, [r7, #12]
 80073a6:	e00b      	b.n	80073c0 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80073a8:	79fb      	ldrb	r3, [r7, #7]
 80073aa:	4a08      	ldr	r2, [pc, #32]	@ (80073cc <BSP_LED_Toggle+0x4c>)
 80073ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80073b0:	79fb      	ldrb	r3, [r7, #7]
 80073b2:	4907      	ldr	r1, [pc, #28]	@ (80073d0 <BSP_LED_Toggle+0x50>)
 80073b4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80073b8:	4619      	mov	r1, r3
 80073ba:	4610      	mov	r0, r2
 80073bc:	f006 ff7d 	bl	800e2ba <HAL_GPIO_TogglePin>
  }

  return ret;
 80073c0:	68fb      	ldr	r3, [r7, #12]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	24000090 	.word	0x24000090
 80073d0:	0802a368 	.word	0x0802a368

080073d4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b088      	sub	sp, #32
 80073d8:	af00      	add	r7, sp, #0
 80073da:	4603      	mov	r3, r0
 80073dc:	460a      	mov	r2, r1
 80073de:	71fb      	strb	r3, [r7, #7]
 80073e0:	4613      	mov	r3, r2
 80073e2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80073e4:	4b2e      	ldr	r3, [pc, #184]	@ (80074a0 <BSP_PB_Init+0xcc>)
 80073e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073ea:	4a2d      	ldr	r2, [pc, #180]	@ (80074a0 <BSP_PB_Init+0xcc>)
 80073ec:	f043 0304 	orr.w	r3, r3, #4
 80073f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80073f4:	4b2a      	ldr	r3, [pc, #168]	@ (80074a0 <BSP_PB_Init+0xcc>)
 80073f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80073fa:	f003 0304 	and.w	r3, r3, #4
 80073fe:	60bb      	str	r3, [r7, #8]
 8007400:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8007402:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007406:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8007408:	2302      	movs	r3, #2
 800740a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800740c:	2302      	movs	r3, #2
 800740e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8007410:	79bb      	ldrb	r3, [r7, #6]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10c      	bne.n	8007430 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8007416:	2300      	movs	r3, #0
 8007418:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800741a:	79fb      	ldrb	r3, [r7, #7]
 800741c:	4a21      	ldr	r2, [pc, #132]	@ (80074a4 <BSP_PB_Init+0xd0>)
 800741e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007422:	f107 020c 	add.w	r2, r7, #12
 8007426:	4611      	mov	r1, r2
 8007428:	4618      	mov	r0, r3
 800742a:	f006 fd7d 	bl	800df28 <HAL_GPIO_Init>
 800742e:	e031      	b.n	8007494 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8007430:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007434:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8007436:	79fb      	ldrb	r3, [r7, #7]
 8007438:	4a1a      	ldr	r2, [pc, #104]	@ (80074a4 <BSP_PB_Init+0xd0>)
 800743a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800743e:	f107 020c 	add.w	r2, r7, #12
 8007442:	4611      	mov	r1, r2
 8007444:	4618      	mov	r0, r3
 8007446:	f006 fd6f 	bl	800df28 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800744a:	79fb      	ldrb	r3, [r7, #7]
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	4a16      	ldr	r2, [pc, #88]	@ (80074a8 <BSP_PB_Init+0xd4>)
 8007450:	441a      	add	r2, r3
 8007452:	79fb      	ldrb	r3, [r7, #7]
 8007454:	4915      	ldr	r1, [pc, #84]	@ (80074ac <BSP_PB_Init+0xd8>)
 8007456:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800745a:	4619      	mov	r1, r3
 800745c:	4610      	mov	r0, r2
 800745e:	f006 fd12 	bl	800de86 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8007462:	79fb      	ldrb	r3, [r7, #7]
 8007464:	00db      	lsls	r3, r3, #3
 8007466:	4a10      	ldr	r2, [pc, #64]	@ (80074a8 <BSP_PB_Init+0xd4>)
 8007468:	1898      	adds	r0, r3, r2
 800746a:	79fb      	ldrb	r3, [r7, #7]
 800746c:	4a10      	ldr	r2, [pc, #64]	@ (80074b0 <BSP_PB_Init+0xdc>)
 800746e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007472:	461a      	mov	r2, r3
 8007474:	2100      	movs	r1, #0
 8007476:	f006 fce7 	bl	800de48 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800747a:	2028      	movs	r0, #40	@ 0x28
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	4a0d      	ldr	r2, [pc, #52]	@ (80074b4 <BSP_PB_Init+0xe0>)
 8007480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007484:	2200      	movs	r2, #0
 8007486:	4619      	mov	r1, r3
 8007488:	f002 f8d1 	bl	800962e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800748c:	2328      	movs	r3, #40	@ 0x28
 800748e:	4618      	mov	r0, r3
 8007490:	f002 f8e7 	bl	8009662 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3720      	adds	r7, #32
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	58024400 	.word	0x58024400
 80074a4:	2400009c 	.word	0x2400009c
 80074a8:	24001364 	.word	0x24001364
 80074ac:	0802a370 	.word	0x0802a370
 80074b0:	240000a0 	.word	0x240000a0
 80074b4:	240000a4 	.word	0x240000a4

080074b8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	4603      	mov	r3, r0
 80074c0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80074c2:	79fb      	ldrb	r3, [r7, #7]
 80074c4:	00db      	lsls	r3, r3, #3
 80074c6:	4a04      	ldr	r2, [pc, #16]	@ (80074d8 <BSP_PB_IRQHandler+0x20>)
 80074c8:	4413      	add	r3, r2
 80074ca:	4618      	mov	r0, r3
 80074cc:	f006 fcf0 	bl	800deb0 <HAL_EXTI_IRQHandler>
}
 80074d0:	bf00      	nop
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	24001364 	.word	0x24001364

080074dc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	4603      	mov	r3, r0
 80074e4:	6039      	str	r1, [r7, #0]
 80074e6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80074e8:	2300      	movs	r3, #0
 80074ea:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 80074ec:	79fb      	ldrb	r3, [r7, #7]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d003      	beq.n	80074fa <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80074f2:	f06f 0301 	mvn.w	r3, #1
 80074f6:	60fb      	str	r3, [r7, #12]
 80074f8:	e018      	b.n	800752c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80074fa:	79fb      	ldrb	r3, [r7, #7]
 80074fc:	2294      	movs	r2, #148	@ 0x94
 80074fe:	fb02 f303 	mul.w	r3, r2, r3
 8007502:	4a0d      	ldr	r2, [pc, #52]	@ (8007538 <BSP_COM_Init+0x5c>)
 8007504:	4413      	add	r3, r2
 8007506:	4618      	mov	r0, r3
 8007508:	f000 f852 	bl	80075b0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800750c:	79fb      	ldrb	r3, [r7, #7]
 800750e:	2294      	movs	r2, #148	@ 0x94
 8007510:	fb02 f303 	mul.w	r3, r2, r3
 8007514:	4a08      	ldr	r2, [pc, #32]	@ (8007538 <BSP_COM_Init+0x5c>)
 8007516:	4413      	add	r3, r2
 8007518:	6839      	ldr	r1, [r7, #0]
 800751a:	4618      	mov	r0, r3
 800751c:	f000 f80e 	bl	800753c <MX_USART3_Init>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d002      	beq.n	800752c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8007526:	f06f 0303 	mvn.w	r3, #3
 800752a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800752c:	68fb      	ldr	r3, [r7, #12]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	2400136c 	.word	0x2400136c

0800753c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8007546:	4b15      	ldr	r3, [pc, #84]	@ (800759c <MX_USART3_Init+0x60>)
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	220c      	movs	r2, #12
 800755a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	895b      	ldrh	r3, [r3, #10]
 8007560:	461a      	mov	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685a      	ldr	r2, [r3, #4]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	891b      	ldrh	r3, [r3, #8]
 8007572:	461a      	mov	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	899b      	ldrh	r3, [r3, #12]
 800757c:	461a      	mov	r2, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007588:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f00b fce0 	bl	8012f50 <HAL_UART_Init>
 8007590:	4603      	mov	r3, r0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3708      	adds	r7, #8
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	2400008c 	.word	0x2400008c

080075a0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80075a4:	2000      	movs	r0, #0
 80075a6:	f7fd f9cf 	bl	8004948 <BSP_PB_Callback>
}
 80075aa:	bf00      	nop
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b08a      	sub	sp, #40	@ 0x28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80075b8:	4b27      	ldr	r3, [pc, #156]	@ (8007658 <COM1_MspInit+0xa8>)
 80075ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075be:	4a26      	ldr	r2, [pc, #152]	@ (8007658 <COM1_MspInit+0xa8>)
 80075c0:	f043 0308 	orr.w	r3, r3, #8
 80075c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80075c8:	4b23      	ldr	r3, [pc, #140]	@ (8007658 <COM1_MspInit+0xa8>)
 80075ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	613b      	str	r3, [r7, #16]
 80075d4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80075d6:	4b20      	ldr	r3, [pc, #128]	@ (8007658 <COM1_MspInit+0xa8>)
 80075d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075dc:	4a1e      	ldr	r2, [pc, #120]	@ (8007658 <COM1_MspInit+0xa8>)
 80075de:	f043 0308 	orr.w	r3, r3, #8
 80075e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80075e6:	4b1c      	ldr	r3, [pc, #112]	@ (8007658 <COM1_MspInit+0xa8>)
 80075e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	60fb      	str	r3, [r7, #12]
 80075f2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80075f4:	4b18      	ldr	r3, [pc, #96]	@ (8007658 <COM1_MspInit+0xa8>)
 80075f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80075fa:	4a17      	ldr	r2, [pc, #92]	@ (8007658 <COM1_MspInit+0xa8>)
 80075fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007600:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007604:	4b14      	ldr	r3, [pc, #80]	@ (8007658 <COM1_MspInit+0xa8>)
 8007606:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800760a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800760e:	60bb      	str	r3, [r7, #8]
 8007610:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8007612:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007616:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8007618:	2302      	movs	r3, #2
 800761a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800761c:	2302      	movs	r3, #2
 800761e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8007620:	2301      	movs	r3, #1
 8007622:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8007624:	2307      	movs	r3, #7
 8007626:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8007628:	f107 0314 	add.w	r3, r7, #20
 800762c:	4619      	mov	r1, r3
 800762e:	480b      	ldr	r0, [pc, #44]	@ (800765c <COM1_MspInit+0xac>)
 8007630:	f006 fc7a 	bl	800df28 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8007634:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007638:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800763a:	2302      	movs	r3, #2
 800763c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800763e:	2307      	movs	r3, #7
 8007640:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8007642:	f107 0314 	add.w	r3, r7, #20
 8007646:	4619      	mov	r1, r3
 8007648:	4804      	ldr	r0, [pc, #16]	@ (800765c <COM1_MspInit+0xac>)
 800764a:	f006 fc6d 	bl	800df28 <HAL_GPIO_Init>
}
 800764e:	bf00      	nop
 8007650:	3728      	adds	r7, #40	@ 0x28
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	58024400 	.word	0x58024400
 800765c:	58020c00 	.word	0x58020c00

08007660 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007666:	2003      	movs	r0, #3
 8007668:	f001 ffd6 	bl	8009618 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800766c:	f007 fcfc 	bl	800f068 <HAL_RCC_GetSysClockFreq>
 8007670:	4602      	mov	r2, r0
 8007672:	4b15      	ldr	r3, [pc, #84]	@ (80076c8 <HAL_Init+0x68>)
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	0a1b      	lsrs	r3, r3, #8
 8007678:	f003 030f 	and.w	r3, r3, #15
 800767c:	4913      	ldr	r1, [pc, #76]	@ (80076cc <HAL_Init+0x6c>)
 800767e:	5ccb      	ldrb	r3, [r1, r3]
 8007680:	f003 031f 	and.w	r3, r3, #31
 8007684:	fa22 f303 	lsr.w	r3, r2, r3
 8007688:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800768a:	4b0f      	ldr	r3, [pc, #60]	@ (80076c8 <HAL_Init+0x68>)
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	f003 030f 	and.w	r3, r3, #15
 8007692:	4a0e      	ldr	r2, [pc, #56]	@ (80076cc <HAL_Init+0x6c>)
 8007694:	5cd3      	ldrb	r3, [r2, r3]
 8007696:	f003 031f 	and.w	r3, r3, #31
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	fa22 f303 	lsr.w	r3, r2, r3
 80076a0:	4a0b      	ldr	r2, [pc, #44]	@ (80076d0 <HAL_Init+0x70>)
 80076a2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80076a4:	4a0b      	ldr	r2, [pc, #44]	@ (80076d4 <HAL_Init+0x74>)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80076aa:	200f      	movs	r0, #15
 80076ac:	f000 f814 	bl	80076d8 <HAL_InitTick>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d001      	beq.n	80076ba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e002      	b.n	80076c0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80076ba:	f7fe f9f7 	bl	8005aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3708      	adds	r7, #8
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	58024400 	.word	0x58024400
 80076cc:	0802a1d4 	.word	0x0802a1d4
 80076d0:	24000004 	.word	0x24000004
 80076d4:	24000000 	.word	0x24000000

080076d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80076e0:	4b15      	ldr	r3, [pc, #84]	@ (8007738 <HAL_InitTick+0x60>)
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d101      	bne.n	80076ec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e021      	b.n	8007730 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80076ec:	4b13      	ldr	r3, [pc, #76]	@ (800773c <HAL_InitTick+0x64>)
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	4b11      	ldr	r3, [pc, #68]	@ (8007738 <HAL_InitTick+0x60>)
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	4619      	mov	r1, r3
 80076f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80076fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80076fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007702:	4618      	mov	r0, r3
 8007704:	f001 ffbb 	bl	800967e <HAL_SYSTICK_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d001      	beq.n	8007712 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e00e      	b.n	8007730 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2b0f      	cmp	r3, #15
 8007716:	d80a      	bhi.n	800772e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007718:	2200      	movs	r2, #0
 800771a:	6879      	ldr	r1, [r7, #4]
 800771c:	f04f 30ff 	mov.w	r0, #4294967295
 8007720:	f001 ff85 	bl	800962e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007724:	4a06      	ldr	r2, [pc, #24]	@ (8007740 <HAL_InitTick+0x68>)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800772a:	2300      	movs	r3, #0
 800772c:	e000      	b.n	8007730 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
}
 8007730:	4618      	mov	r0, r3
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}
 8007738:	240000ac 	.word	0x240000ac
 800773c:	24000000 	.word	0x24000000
 8007740:	240000a8 	.word	0x240000a8

08007744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007744:	b480      	push	{r7}
 8007746:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007748:	4b06      	ldr	r3, [pc, #24]	@ (8007764 <HAL_IncTick+0x20>)
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	461a      	mov	r2, r3
 800774e:	4b06      	ldr	r3, [pc, #24]	@ (8007768 <HAL_IncTick+0x24>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4413      	add	r3, r2
 8007754:	4a04      	ldr	r2, [pc, #16]	@ (8007768 <HAL_IncTick+0x24>)
 8007756:	6013      	str	r3, [r2, #0]
}
 8007758:	bf00      	nop
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop
 8007764:	240000ac 	.word	0x240000ac
 8007768:	24001400 	.word	0x24001400

0800776c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
  return uwTick;
 8007770:	4b03      	ldr	r3, [pc, #12]	@ (8007780 <HAL_GetTick+0x14>)
 8007772:	681b      	ldr	r3, [r3, #0]
}
 8007774:	4618      	mov	r0, r3
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	24001400 	.word	0x24001400

08007784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800778c:	f7ff ffee 	bl	800776c <HAL_GetTick>
 8007790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779c:	d005      	beq.n	80077aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800779e:	4b0a      	ldr	r3, [pc, #40]	@ (80077c8 <HAL_Delay+0x44>)
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	461a      	mov	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	4413      	add	r3, r2
 80077a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80077aa:	bf00      	nop
 80077ac:	f7ff ffde 	bl	800776c <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d8f7      	bhi.n	80077ac <HAL_Delay+0x28>
  {
  }
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	240000ac 	.word	0x240000ac

080077cc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80077d0:	4b03      	ldr	r3, [pc, #12]	@ (80077e0 <HAL_GetREVID+0x14>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	0c1b      	lsrs	r3, r3, #16
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr
 80077e0:	5c001000 	.word	0x5c001000

080077e4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b083      	sub	sp, #12
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80077ec:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80077f4:	4904      	ldr	r1, [pc, #16]	@ (8007808 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	604b      	str	r3, [r1, #4]
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr
 8007808:	58000400 	.word	0x58000400

0800780c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	431a      	orrs	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	609a      	str	r2, [r3, #8]
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007832:	b480      	push	{r7}
 8007834:	b083      	sub	sp, #12
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	431a      	orrs	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	609a      	str	r2, [r3, #8]
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007868:	4618      	mov	r0, r3
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007874:	b480      	push	{r7}
 8007876:	b087      	sub	sp, #28
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007884:	2b00      	cmp	r3, #0
 8007886:	d107      	bne.n	8007898 <LL_ADC_SetChannelPreselection+0x24>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	0e9b      	lsrs	r3, r3, #26
 800788c:	f003 031f 	and.w	r3, r3, #31
 8007890:	2201      	movs	r2, #1
 8007892:	fa02 f303 	lsl.w	r3, r2, r3
 8007896:	e015      	b.n	80078c4 <LL_ADC_SetChannelPreselection+0x50>
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	fa93 f3a3 	rbit	r3, r3
 80078a2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80078ae:	2320      	movs	r3, #32
 80078b0:	e003      	b.n	80078ba <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	fab3 f383 	clz	r3, r3
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	f003 031f 	and.w	r3, r3, #31
 80078be:	2201      	movs	r2, #1
 80078c0:	fa02 f303 	lsl.w	r3, r2, r3
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	69d2      	ldr	r2, [r2, #28]
 80078c8:	431a      	orrs	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80078ce:	bf00      	nop
 80078d0:	371c      	adds	r7, #28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr

080078da <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80078da:	b480      	push	{r7}
 80078dc:	b087      	sub	sp, #28
 80078de:	af00      	add	r7, sp, #0
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	607a      	str	r2, [r7, #4]
 80078e6:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	3360      	adds	r3, #96	@ 0x60
 80078ec:	461a      	mov	r2, r3
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4413      	add	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	430b      	orrs	r3, r1
 8007908:	431a      	orrs	r2, r3
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800790e:	bf00      	nop
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800791a:	b480      	push	{r7}
 800791c:	b085      	sub	sp, #20
 800791e:	af00      	add	r7, sp, #0
 8007920:	60f8      	str	r0, [r7, #12]
 8007922:	60b9      	str	r1, [r7, #8]
 8007924:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	f003 031f 	and.w	r3, r3, #31
 8007934:	6879      	ldr	r1, [r7, #4]
 8007936:	fa01 f303 	lsl.w	r3, r1, r3
 800793a:	431a      	orrs	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	611a      	str	r2, [r3, #16]
}
 8007940:	bf00      	nop
 8007942:	3714      	adds	r7, #20
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	3360      	adds	r3, #96	@ 0x60
 800795c:	461a      	mov	r2, r3
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4413      	add	r3, r2
 8007964:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	431a      	orrs	r2, r3
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	601a      	str	r2, [r3, #0]
  }
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007992:	2b00      	cmp	r3, #0
 8007994:	d101      	bne.n	800799a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007996:	2301      	movs	r3, #1
 8007998:	e000      	b.n	800799c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	3330      	adds	r3, #48	@ 0x30
 80079b8:	461a      	mov	r2, r3
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	0a1b      	lsrs	r3, r3, #8
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	f003 030c 	and.w	r3, r3, #12
 80079c4:	4413      	add	r3, r2
 80079c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	f003 031f 	and.w	r3, r3, #31
 80079d2:	211f      	movs	r1, #31
 80079d4:	fa01 f303 	lsl.w	r3, r1, r3
 80079d8:	43db      	mvns	r3, r3
 80079da:	401a      	ands	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	0e9b      	lsrs	r3, r3, #26
 80079e0:	f003 011f 	and.w	r1, r3, #31
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	f003 031f 	and.w	r3, r3, #31
 80079ea:	fa01 f303 	lsl.w	r3, r1, r3
 80079ee:	431a      	orrs	r2, r3
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80079f4:	bf00      	nop
 80079f6:	371c      	adds	r7, #28
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f023 0203 	bic.w	r2, r3, #3
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	431a      	orrs	r2, r3
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	60da      	str	r2, [r3, #12]
}
 8007a1a:	bf00      	nop
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b087      	sub	sp, #28
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	60f8      	str	r0, [r7, #12]
 8007a2e:	60b9      	str	r1, [r7, #8]
 8007a30:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	3314      	adds	r3, #20
 8007a36:	461a      	mov	r2, r3
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	0e5b      	lsrs	r3, r3, #25
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	f003 0304 	and.w	r3, r3, #4
 8007a42:	4413      	add	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	0d1b      	lsrs	r3, r3, #20
 8007a4e:	f003 031f 	and.w	r3, r3, #31
 8007a52:	2107      	movs	r1, #7
 8007a54:	fa01 f303 	lsl.w	r3, r1, r3
 8007a58:	43db      	mvns	r3, r3
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	0d1b      	lsrs	r3, r3, #20
 8007a60:	f003 031f 	and.w	r3, r3, #31
 8007a64:	6879      	ldr	r1, [r7, #4]
 8007a66:	fa01 f303 	lsl.w	r3, r1, r3
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007a70:	bf00      	nop
 8007a72:	371c      	adds	r7, #28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a94:	43db      	mvns	r3, r3
 8007a96:	401a      	ands	r2, r3
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f003 0318 	and.w	r3, r3, #24
 8007a9e:	4908      	ldr	r1, [pc, #32]	@ (8007ac0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007aa0:	40d9      	lsrs	r1, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	400b      	ands	r3, r1
 8007aa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007aaa:	431a      	orrs	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8007ab2:	bf00      	nop
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	000fffff 	.word	0x000fffff

08007ac4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f003 031f 	and.w	r3, r3, #31
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689a      	ldr	r2, [r3, #8]
 8007b08:	4b04      	ldr	r3, [pc, #16]	@ (8007b1c <LL_ADC_DisableDeepPowerDown+0x20>)
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	687a      	ldr	r2, [r7, #4]
 8007b0e:	6093      	str	r3, [r2, #8]
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	5fffffc0 	.word	0x5fffffc0

08007b20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b34:	d101      	bne.n	8007b3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e000      	b.n	8007b3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	4b05      	ldr	r3, [pc, #20]	@ (8007b6c <LL_ADC_EnableInternalRegulator+0x24>)
 8007b56:	4013      	ands	r3, r2
 8007b58:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	6fffffc0 	.word	0x6fffffc0

08007b70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b84:	d101      	bne.n	8007b8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	370c      	adds	r7, #12
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b083      	sub	sp, #12
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	689a      	ldr	r2, [r3, #8]
 8007ba4:	4b05      	ldr	r3, [pc, #20]	@ (8007bbc <LL_ADC_Enable+0x24>)
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	f043 0201 	orr.w	r2, r3, #1
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	7fffffc0 	.word	0x7fffffc0

08007bc0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	689a      	ldr	r2, [r3, #8]
 8007bcc:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <LL_ADC_Disable+0x24>)
 8007bce:	4013      	ands	r3, r2
 8007bd0:	f043 0202 	orr.w	r2, r3, #2
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	7fffffc0 	.word	0x7fffffc0

08007be8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <LL_ADC_IsEnabled+0x18>
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e000      	b.n	8007c02 <LL_ADC_IsEnabled+0x1a>
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b083      	sub	sp, #12
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	d101      	bne.n	8007c26 <LL_ADC_IsDisableOngoing+0x18>
 8007c22:	2301      	movs	r3, #1
 8007c24:	e000      	b.n	8007c28 <LL_ADC_IsDisableOngoing+0x1a>
 8007c26:	2300      	movs	r3, #0
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689a      	ldr	r2, [r3, #8]
 8007c40:	4b05      	ldr	r3, [pc, #20]	@ (8007c58 <LL_ADC_REG_StartConversion+0x24>)
 8007c42:	4013      	ands	r3, r2
 8007c44:	f043 0204 	orr.w	r2, r3, #4
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	7fffffc0 	.word	0x7fffffc0

08007c5c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	689a      	ldr	r2, [r3, #8]
 8007c68:	4b05      	ldr	r3, [pc, #20]	@ (8007c80 <LL_ADC_REG_StopConversion+0x24>)
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	f043 0210 	orr.w	r2, r3, #16
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	7fffffc0 	.word	0x7fffffc0

08007c84 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f003 0304 	and.w	r3, r3, #4
 8007c94:	2b04      	cmp	r3, #4
 8007c96:	d101      	bne.n	8007c9c <LL_ADC_REG_IsConversionOngoing+0x18>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e000      	b.n	8007c9e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	370c      	adds	r7, #12
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
	...

08007cac <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689a      	ldr	r2, [r3, #8]
 8007cb8:	4b05      	ldr	r3, [pc, #20]	@ (8007cd0 <LL_ADC_INJ_StopConversion+0x24>)
 8007cba:	4013      	ands	r3, r2
 8007cbc:	f043 0220 	orr.w	r2, r3, #32
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8007cc4:	bf00      	nop
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	7fffffc0 	.word	0x7fffffc0

08007cd4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	f003 0308 	and.w	r3, r3, #8
 8007ce4:	2b08      	cmp	r3, #8
 8007ce6:	d101      	bne.n	8007cec <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e000      	b.n	8007cee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	370c      	adds	r7, #12
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
	...

08007cfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007cfc:	b590      	push	{r4, r7, lr}
 8007cfe:	b089      	sub	sp, #36	@ 0x24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d04:	2300      	movs	r3, #0
 8007d06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e18f      	b.n	8008036 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d109      	bne.n	8007d38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f7fd fedf 	bl	8005ae8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f7ff feef 	bl	8007b20 <LL_ADC_IsDeepPowerDownEnabled>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d004      	beq.n	8007d52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f7ff fed5 	bl	8007afc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff ff0a 	bl	8007b70 <LL_ADC_IsInternalRegulatorEnabled>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d114      	bne.n	8007d8c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7ff feee 	bl	8007b48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007d6c:	4b87      	ldr	r3, [pc, #540]	@ (8007f8c <HAL_ADC_Init+0x290>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	099b      	lsrs	r3, r3, #6
 8007d72:	4a87      	ldr	r2, [pc, #540]	@ (8007f90 <HAL_ADC_Init+0x294>)
 8007d74:	fba2 2303 	umull	r2, r3, r2, r3
 8007d78:	099b      	lsrs	r3, r3, #6
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007d7e:	e002      	b.n	8007d86 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1f9      	bne.n	8007d80 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7ff feed 	bl	8007b70 <LL_ADC_IsInternalRegulatorEnabled>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10d      	bne.n	8007db8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da0:	f043 0210 	orr.w	r2, r3, #16
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dac:	f043 0201 	orr.w	r2, r3, #1
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f7ff ff61 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8007dc2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dc8:	f003 0310 	and.w	r3, r3, #16
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f040 8129 	bne.w	8008024 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f040 8125 	bne.w	8008024 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dde:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007de2:	f043 0202 	orr.w	r2, r3, #2
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff fefa 	bl	8007be8 <LL_ADC_IsEnabled>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d136      	bne.n	8007e68 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a65      	ldr	r2, [pc, #404]	@ (8007f94 <HAL_ADC_Init+0x298>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d004      	beq.n	8007e0e <HAL_ADC_Init+0x112>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a63      	ldr	r2, [pc, #396]	@ (8007f98 <HAL_ADC_Init+0x29c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d10e      	bne.n	8007e2c <HAL_ADC_Init+0x130>
 8007e0e:	4861      	ldr	r0, [pc, #388]	@ (8007f94 <HAL_ADC_Init+0x298>)
 8007e10:	f7ff feea 	bl	8007be8 <LL_ADC_IsEnabled>
 8007e14:	4604      	mov	r4, r0
 8007e16:	4860      	ldr	r0, [pc, #384]	@ (8007f98 <HAL_ADC_Init+0x29c>)
 8007e18:	f7ff fee6 	bl	8007be8 <LL_ADC_IsEnabled>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	4323      	orrs	r3, r4
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	bf0c      	ite	eq
 8007e24:	2301      	moveq	r3, #1
 8007e26:	2300      	movne	r3, #0
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	e008      	b.n	8007e3e <HAL_ADC_Init+0x142>
 8007e2c:	485b      	ldr	r0, [pc, #364]	@ (8007f9c <HAL_ADC_Init+0x2a0>)
 8007e2e:	f7ff fedb 	bl	8007be8 <LL_ADC_IsEnabled>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	bf0c      	ite	eq
 8007e38:	2301      	moveq	r3, #1
 8007e3a:	2300      	movne	r3, #0
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d012      	beq.n	8007e68 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a53      	ldr	r2, [pc, #332]	@ (8007f94 <HAL_ADC_Init+0x298>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d004      	beq.n	8007e56 <HAL_ADC_Init+0x15a>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a51      	ldr	r2, [pc, #324]	@ (8007f98 <HAL_ADC_Init+0x29c>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d101      	bne.n	8007e5a <HAL_ADC_Init+0x15e>
 8007e56:	4a52      	ldr	r2, [pc, #328]	@ (8007fa0 <HAL_ADC_Init+0x2a4>)
 8007e58:	e000      	b.n	8007e5c <HAL_ADC_Init+0x160>
 8007e5a:	4a52      	ldr	r2, [pc, #328]	@ (8007fa4 <HAL_ADC_Init+0x2a8>)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	4619      	mov	r1, r3
 8007e62:	4610      	mov	r0, r2
 8007e64:	f7ff fcd2 	bl	800780c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007e68:	f7ff fcb0 	bl	80077cc <HAL_GetREVID>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d914      	bls.n	8007ea0 <HAL_ADC_Init+0x1a4>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	2b10      	cmp	r3, #16
 8007e7c:	d110      	bne.n	8007ea0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	7d5b      	ldrb	r3, [r3, #21]
 8007e82:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007e88:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007e8e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	7f1b      	ldrb	r3, [r3, #28]
 8007e94:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8007e96:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007e98:	f043 030c 	orr.w	r3, r3, #12
 8007e9c:	61bb      	str	r3, [r7, #24]
 8007e9e:	e00d      	b.n	8007ebc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	7d5b      	ldrb	r3, [r3, #21]
 8007ea4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007eaa:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007eb0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	7f1b      	ldrb	r3, [r3, #28]
 8007eb6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	7f1b      	ldrb	r3, [r3, #28]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d106      	bne.n	8007ed2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	045b      	lsls	r3, r3, #17
 8007ecc:	69ba      	ldr	r2, [r7, #24]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d009      	beq.n	8007eee <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ede:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007ee8:	69ba      	ldr	r2, [r7, #24]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68da      	ldr	r2, [r3, #12]
 8007ef4:	4b2c      	ldr	r3, [pc, #176]	@ (8007fa8 <HAL_ADC_Init+0x2ac>)
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	6812      	ldr	r2, [r2, #0]
 8007efc:	69b9      	ldr	r1, [r7, #24]
 8007efe:	430b      	orrs	r3, r1
 8007f00:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f7ff febc 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8007f0c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7ff fede 	bl	8007cd4 <LL_ADC_INJ_IsConversionOngoing>
 8007f18:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d15f      	bne.n	8007fe0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d15c      	bne.n	8007fe0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	7d1b      	ldrb	r3, [r3, #20]
 8007f2a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8007f30:	4313      	orrs	r3, r2
 8007f32:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	68da      	ldr	r2, [r3, #12]
 8007f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8007fac <HAL_ADC_Init+0x2b0>)
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	6812      	ldr	r2, [r2, #0]
 8007f42:	69b9      	ldr	r1, [r7, #24]
 8007f44:	430b      	orrs	r3, r1
 8007f46:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d130      	bne.n	8007fb4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f56:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	691a      	ldr	r2, [r3, #16]
 8007f5e:	4b14      	ldr	r3, [pc, #80]	@ (8007fb0 <HAL_ADC_Init+0x2b4>)
 8007f60:	4013      	ands	r3, r2
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007f66:	3a01      	subs	r2, #1
 8007f68:	0411      	lsls	r1, r2, #16
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007f6e:	4311      	orrs	r1, r2
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007f74:	4311      	orrs	r1, r2
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007f7a:	430a      	orrs	r2, r1
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f042 0201 	orr.w	r2, r2, #1
 8007f86:	611a      	str	r2, [r3, #16]
 8007f88:	e01c      	b.n	8007fc4 <HAL_ADC_Init+0x2c8>
 8007f8a:	bf00      	nop
 8007f8c:	24000000 	.word	0x24000000
 8007f90:	053e2d63 	.word	0x053e2d63
 8007f94:	40022000 	.word	0x40022000
 8007f98:	40022100 	.word	0x40022100
 8007f9c:	58026000 	.word	0x58026000
 8007fa0:	40022300 	.word	0x40022300
 8007fa4:	58026300 	.word	0x58026300
 8007fa8:	fff0c003 	.word	0xfff0c003
 8007fac:	ffffbffc 	.word	0xffffbffc
 8007fb0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	691a      	ldr	r2, [r3, #16]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 0201 	bic.w	r2, r2, #1
 8007fc2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f001 f83c 	bl	8009058 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d10c      	bne.n	8008002 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fee:	f023 010f 	bic.w	r1, r3, #15
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	699b      	ldr	r3, [r3, #24]
 8007ff6:	1e5a      	subs	r2, r3, #1
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	430a      	orrs	r2, r1
 8007ffe:	631a      	str	r2, [r3, #48]	@ 0x30
 8008000:	e007      	b.n	8008012 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f022 020f 	bic.w	r2, r2, #15
 8008010:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008016:	f023 0303 	bic.w	r3, r3, #3
 800801a:	f043 0201 	orr.w	r2, r3, #1
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	655a      	str	r2, [r3, #84]	@ 0x54
 8008022:	e007      	b.n	8008034 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008028:	f043 0210 	orr.w	r2, r3, #16
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008034:	7ffb      	ldrb	r3, [r7, #31]
}
 8008036:	4618      	mov	r0, r3
 8008038:	3724      	adds	r7, #36	@ 0x24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd90      	pop	{r4, r7, pc}
 800803e:	bf00      	nop

08008040 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a5c      	ldr	r2, [pc, #368]	@ (80081c0 <HAL_ADC_Start+0x180>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d004      	beq.n	800805c <HAL_ADC_Start+0x1c>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a5b      	ldr	r2, [pc, #364]	@ (80081c4 <HAL_ADC_Start+0x184>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d101      	bne.n	8008060 <HAL_ADC_Start+0x20>
 800805c:	4b5a      	ldr	r3, [pc, #360]	@ (80081c8 <HAL_ADC_Start+0x188>)
 800805e:	e000      	b.n	8008062 <HAL_ADC_Start+0x22>
 8008060:	4b5a      	ldr	r3, [pc, #360]	@ (80081cc <HAL_ADC_Start+0x18c>)
 8008062:	4618      	mov	r0, r3
 8008064:	f7ff fd2e 	bl	8007ac4 <LL_ADC_GetMultimode>
 8008068:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f7ff fe08 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	f040 809a 	bne.w	80081b0 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008082:	2b01      	cmp	r3, #1
 8008084:	d101      	bne.n	800808a <HAL_ADC_Start+0x4a>
 8008086:	2302      	movs	r3, #2
 8008088:	e095      	b.n	80081b6 <HAL_ADC_Start+0x176>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 fe62 	bl	8008d5c <ADC_Enable>
 8008098:	4603      	mov	r3, r0
 800809a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800809c:	7dfb      	ldrb	r3, [r7, #23]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f040 8081 	bne.w	80081a6 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080a8:	4b49      	ldr	r3, [pc, #292]	@ (80081d0 <HAL_ADC_Start+0x190>)
 80080aa:	4013      	ands	r3, r2
 80080ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a42      	ldr	r2, [pc, #264]	@ (80081c4 <HAL_ADC_Start+0x184>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d002      	beq.n	80080c4 <HAL_ADC_Start+0x84>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	e000      	b.n	80080c6 <HAL_ADC_Start+0x86>
 80080c4:	4b3e      	ldr	r3, [pc, #248]	@ (80081c0 <HAL_ADC_Start+0x180>)
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d002      	beq.n	80080d4 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d105      	bne.n	80080e0 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ec:	d106      	bne.n	80080fc <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f2:	f023 0206 	bic.w	r2, r3, #6
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	659a      	str	r2, [r3, #88]	@ 0x58
 80080fa:	e002      	b.n	8008102 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	221c      	movs	r2, #28
 8008108:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a2b      	ldr	r2, [pc, #172]	@ (80081c4 <HAL_ADC_Start+0x184>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d002      	beq.n	8008122 <HAL_ADC_Start+0xe2>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	e000      	b.n	8008124 <HAL_ADC_Start+0xe4>
 8008122:	4b27      	ldr	r3, [pc, #156]	@ (80081c0 <HAL_ADC_Start+0x180>)
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6812      	ldr	r2, [r2, #0]
 8008128:	4293      	cmp	r3, r2
 800812a:	d008      	beq.n	800813e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d005      	beq.n	800813e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	2b05      	cmp	r3, #5
 8008136:	d002      	beq.n	800813e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	2b09      	cmp	r3, #9
 800813c:	d114      	bne.n	8008168 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d007      	beq.n	800815c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008150:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008154:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4618      	mov	r0, r3
 8008162:	f7ff fd67 	bl	8007c34 <LL_ADC_REG_StartConversion>
 8008166:	e025      	b.n	80081b4 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800816c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a12      	ldr	r2, [pc, #72]	@ (80081c4 <HAL_ADC_Start+0x184>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d002      	beq.n	8008184 <HAL_ADC_Start+0x144>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	e000      	b.n	8008186 <HAL_ADC_Start+0x146>
 8008184:	4b0e      	ldr	r3, [pc, #56]	@ (80081c0 <HAL_ADC_Start+0x180>)
 8008186:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00f      	beq.n	80081b4 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008198:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800819c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80081a4:	e006      	b.n	80081b4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80081ae:	e001      	b.n	80081b4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80081b0:	2302      	movs	r3, #2
 80081b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3718      	adds	r7, #24
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	40022000 	.word	0x40022000
 80081c4:	40022100 	.word	0x40022100
 80081c8:	40022300 	.word	0x40022300
 80081cc:	58026300 	.word	0x58026300
 80081d0:	fffff0fe 	.word	0xfffff0fe

080081d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d101      	bne.n	80081ea <HAL_ADC_Stop+0x16>
 80081e6:	2302      	movs	r3, #2
 80081e8:	e021      	b.n	800822e <HAL_ADC_Stop+0x5a>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80081f2:	2103      	movs	r1, #3
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fcf5 	bl	8008be4 <ADC_ConversionStop>
 80081fa:	4603      	mov	r3, r0
 80081fc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80081fe:	7bfb      	ldrb	r3, [r7, #15]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10f      	bne.n	8008224 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 fe33 	bl	8008e70 <ADC_Disable>
 800820a:	4603      	mov	r3, r0
 800820c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800820e:	7bfb      	ldrb	r3, [r7, #15]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d107      	bne.n	8008224 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008218:	4b07      	ldr	r3, [pc, #28]	@ (8008238 <HAL_ADC_Stop+0x64>)
 800821a:	4013      	ands	r3, r2
 800821c:	f043 0201 	orr.w	r2, r3, #1
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800822c:	7bfb      	ldrb	r3, [r7, #15]
}
 800822e:	4618      	mov	r0, r3
 8008230:	3710      	adds	r7, #16
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	ffffeefe 	.word	0xffffeefe

0800823c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b088      	sub	sp, #32
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a72      	ldr	r2, [pc, #456]	@ (8008414 <HAL_ADC_PollForConversion+0x1d8>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d004      	beq.n	800825a <HAL_ADC_PollForConversion+0x1e>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a70      	ldr	r2, [pc, #448]	@ (8008418 <HAL_ADC_PollForConversion+0x1dc>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d101      	bne.n	800825e <HAL_ADC_PollForConversion+0x22>
 800825a:	4b70      	ldr	r3, [pc, #448]	@ (800841c <HAL_ADC_PollForConversion+0x1e0>)
 800825c:	e000      	b.n	8008260 <HAL_ADC_PollForConversion+0x24>
 800825e:	4b70      	ldr	r3, [pc, #448]	@ (8008420 <HAL_ADC_PollForConversion+0x1e4>)
 8008260:	4618      	mov	r0, r3
 8008262:	f7ff fc2f 	bl	8007ac4 <LL_ADC_GetMultimode>
 8008266:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	2b08      	cmp	r3, #8
 800826e:	d102      	bne.n	8008276 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008270:	2308      	movs	r3, #8
 8008272:	61fb      	str	r3, [r7, #28]
 8008274:	e037      	b.n	80082e6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	2b05      	cmp	r3, #5
 8008280:	d002      	beq.n	8008288 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2b09      	cmp	r3, #9
 8008286:	d111      	bne.n	80082ac <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	2b00      	cmp	r3, #0
 8008294:	d007      	beq.n	80082a6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800829a:	f043 0220 	orr.w	r2, r3, #32
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e0b1      	b.n	800840a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80082a6:	2304      	movs	r3, #4
 80082a8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80082aa:	e01c      	b.n	80082e6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a58      	ldr	r2, [pc, #352]	@ (8008414 <HAL_ADC_PollForConversion+0x1d8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <HAL_ADC_PollForConversion+0x84>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a57      	ldr	r2, [pc, #348]	@ (8008418 <HAL_ADC_PollForConversion+0x1dc>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d101      	bne.n	80082c4 <HAL_ADC_PollForConversion+0x88>
 80082c0:	4b56      	ldr	r3, [pc, #344]	@ (800841c <HAL_ADC_PollForConversion+0x1e0>)
 80082c2:	e000      	b.n	80082c6 <HAL_ADC_PollForConversion+0x8a>
 80082c4:	4b56      	ldr	r3, [pc, #344]	@ (8008420 <HAL_ADC_PollForConversion+0x1e4>)
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7ff fc0a 	bl	8007ae0 <LL_ADC_GetMultiDMATransfer>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d007      	beq.n	80082e2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d6:	f043 0220 	orr.w	r2, r3, #32
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e093      	b.n	800840a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80082e2:	2304      	movs	r3, #4
 80082e4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80082e6:	f7ff fa41 	bl	800776c <HAL_GetTick>
 80082ea:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80082ec:	e021      	b.n	8008332 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f4:	d01d      	beq.n	8008332 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80082f6:	f7ff fa39 	bl	800776c <HAL_GetTick>
 80082fa:	4602      	mov	r2, r0
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	683a      	ldr	r2, [r7, #0]
 8008302:	429a      	cmp	r2, r3
 8008304:	d302      	bcc.n	800830c <HAL_ADC_PollForConversion+0xd0>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d112      	bne.n	8008332 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	4013      	ands	r3, r2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10b      	bne.n	8008332 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800831e:	f043 0204 	orr.w	r2, r3, #4
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e06b      	b.n	800840a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	4013      	ands	r3, r2
 800833c:	2b00      	cmp	r3, #0
 800833e:	d0d6      	beq.n	80082ee <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4618      	mov	r0, r3
 8008352:	f7ff fb16 	bl	8007982 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d01c      	beq.n	8008396 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	7d5b      	ldrb	r3, [r3, #21]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d118      	bne.n	8008396 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0308 	and.w	r3, r3, #8
 800836e:	2b08      	cmp	r3, #8
 8008370:	d111      	bne.n	8008396 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008376:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008382:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d105      	bne.n	8008396 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800838e:	f043 0201 	orr.w	r2, r3, #1
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a1f      	ldr	r2, [pc, #124]	@ (8008418 <HAL_ADC_PollForConversion+0x1dc>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d002      	beq.n	80083a6 <HAL_ADC_PollForConversion+0x16a>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	e000      	b.n	80083a8 <HAL_ADC_PollForConversion+0x16c>
 80083a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008414 <HAL_ADC_PollForConversion+0x1d8>)
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6812      	ldr	r2, [r2, #0]
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d008      	beq.n	80083c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d005      	beq.n	80083c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b05      	cmp	r3, #5
 80083ba:	d002      	beq.n	80083c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	2b09      	cmp	r3, #9
 80083c0:	d104      	bne.n	80083cc <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	61bb      	str	r3, [r7, #24]
 80083ca:	e00c      	b.n	80083e6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a11      	ldr	r2, [pc, #68]	@ (8008418 <HAL_ADC_PollForConversion+0x1dc>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d002      	beq.n	80083dc <HAL_ADC_PollForConversion+0x1a0>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	e000      	b.n	80083de <HAL_ADC_PollForConversion+0x1a2>
 80083dc:	4b0d      	ldr	r3, [pc, #52]	@ (8008414 <HAL_ADC_PollForConversion+0x1d8>)
 80083de:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d104      	bne.n	80083f6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2208      	movs	r2, #8
 80083f2:	601a      	str	r2, [r3, #0]
 80083f4:	e008      	b.n	8008408 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d103      	bne.n	8008408 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	220c      	movs	r2, #12
 8008406:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3720      	adds	r7, #32
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	40022000 	.word	0x40022000
 8008418:	40022100 	.word	0x40022100
 800841c:	40022300 	.word	0x40022300
 8008420:	58026300 	.word	0x58026300

08008424 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b086      	sub	sp, #24
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a55      	ldr	r2, [pc, #340]	@ (800858c <HAL_ADC_Start_DMA+0x168>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d004      	beq.n	8008444 <HAL_ADC_Start_DMA+0x20>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a54      	ldr	r2, [pc, #336]	@ (8008590 <HAL_ADC_Start_DMA+0x16c>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d101      	bne.n	8008448 <HAL_ADC_Start_DMA+0x24>
 8008444:	4b53      	ldr	r3, [pc, #332]	@ (8008594 <HAL_ADC_Start_DMA+0x170>)
 8008446:	e000      	b.n	800844a <HAL_ADC_Start_DMA+0x26>
 8008448:	4b53      	ldr	r3, [pc, #332]	@ (8008598 <HAL_ADC_Start_DMA+0x174>)
 800844a:	4618      	mov	r0, r3
 800844c:	f7ff fb3a 	bl	8007ac4 <LL_ADC_GetMultimode>
 8008450:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4618      	mov	r0, r3
 8008458:	f7ff fc14 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	f040 808c 	bne.w	800857c <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800846a:	2b01      	cmp	r3, #1
 800846c:	d101      	bne.n	8008472 <HAL_ADC_Start_DMA+0x4e>
 800846e:	2302      	movs	r3, #2
 8008470:	e087      	b.n	8008582 <HAL_ADC_Start_DMA+0x15e>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d005      	beq.n	800848c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	2b05      	cmp	r3, #5
 8008484:	d002      	beq.n	800848c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	2b09      	cmp	r3, #9
 800848a:	d170      	bne.n	800856e <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f000 fc65 	bl	8008d5c <ADC_Enable>
 8008492:	4603      	mov	r3, r0
 8008494:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008496:	7dfb      	ldrb	r3, [r7, #23]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d163      	bne.n	8008564 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084a0:	4b3e      	ldr	r3, [pc, #248]	@ (800859c <HAL_ADC_Start_DMA+0x178>)
 80084a2:	4013      	ands	r3, r2
 80084a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a37      	ldr	r2, [pc, #220]	@ (8008590 <HAL_ADC_Start_DMA+0x16c>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d002      	beq.n	80084bc <HAL_ADC_Start_DMA+0x98>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	e000      	b.n	80084be <HAL_ADC_Start_DMA+0x9a>
 80084bc:	4b33      	ldr	r3, [pc, #204]	@ (800858c <HAL_ADC_Start_DMA+0x168>)
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	6812      	ldr	r2, [r2, #0]
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d002      	beq.n	80084cc <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d105      	bne.n	80084d8 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d006      	beq.n	80084f2 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e8:	f023 0206 	bic.w	r2, r3, #6
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80084f0:	e002      	b.n	80084f8 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084fc:	4a28      	ldr	r2, [pc, #160]	@ (80085a0 <HAL_ADC_Start_DMA+0x17c>)
 80084fe:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008504:	4a27      	ldr	r2, [pc, #156]	@ (80085a4 <HAL_ADC_Start_DMA+0x180>)
 8008506:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800850c:	4a26      	ldr	r2, [pc, #152]	@ (80085a8 <HAL_ADC_Start_DMA+0x184>)
 800850e:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	221c      	movs	r2, #28
 8008516:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2200      	movs	r2, #0
 800851c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f042 0210 	orr.w	r2, r2, #16
 800852e:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008538:	4619      	mov	r1, r3
 800853a:	4610      	mov	r0, r2
 800853c:	f7ff fa60 	bl	8007a00 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3340      	adds	r3, #64	@ 0x40
 800854a:	4619      	mov	r1, r3
 800854c:	68ba      	ldr	r2, [r7, #8]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f001 fc10 	bl	8009d74 <HAL_DMA_Start_IT>
 8008554:	4603      	mov	r3, r0
 8008556:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4618      	mov	r0, r3
 800855e:	f7ff fb69 	bl	8007c34 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8008562:	e00d      	b.n	8008580 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800856c:	e008      	b.n	8008580 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800857a:	e001      	b.n	8008580 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800857c:	2302      	movs	r3, #2
 800857e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008580:	7dfb      	ldrb	r3, [r7, #23]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3718      	adds	r7, #24
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	40022000 	.word	0x40022000
 8008590:	40022100 	.word	0x40022100
 8008594:	40022300 	.word	0x40022300
 8008598:	58026300 	.word	0x58026300
 800859c:	fffff0fe 	.word	0xfffff0fe
 80085a0:	08008f2f 	.word	0x08008f2f
 80085a4:	08009007 	.word	0x08009007
 80085a8:	08009023 	.word	0x08009023

080085ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	370c      	adds	r7, #12
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr

080085c6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80085c6:	b480      	push	{r7}
 80085c8:	b083      	sub	sp, #12
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80085ce:	bf00      	nop
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80085da:	b480      	push	{r7}
 80085dc:	b083      	sub	sp, #12
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80085e2:	bf00      	nop
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80085f6:	bf00      	nop
 80085f8:	370c      	adds	r7, #12
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr
	...

08008604 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008604:	b590      	push	{r4, r7, lr}
 8008606:	b08d      	sub	sp, #52	@ 0x34
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800860e:	2300      	movs	r3, #0
 8008610:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	4a65      	ldr	r2, [pc, #404]	@ (80087b4 <HAL_ADC_ConfigChannel+0x1b0>)
 800861e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008626:	2b01      	cmp	r3, #1
 8008628:	d101      	bne.n	800862e <HAL_ADC_ConfigChannel+0x2a>
 800862a:	2302      	movs	r3, #2
 800862c:	e2c7      	b.n	8008bbe <HAL_ADC_ConfigChannel+0x5ba>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2201      	movs	r2, #1
 8008632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4618      	mov	r0, r3
 800863c:	f7ff fb22 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	f040 82ac 	bne.w	8008ba0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	db2c      	blt.n	80086aa <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008658:	2b00      	cmp	r3, #0
 800865a:	d108      	bne.n	800866e <HAL_ADC_ConfigChannel+0x6a>
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	0e9b      	lsrs	r3, r3, #26
 8008662:	f003 031f 	and.w	r3, r3, #31
 8008666:	2201      	movs	r2, #1
 8008668:	fa02 f303 	lsl.w	r3, r2, r3
 800866c:	e016      	b.n	800869c <HAL_ADC_ConfigChannel+0x98>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	fa93 f3a3 	rbit	r3, r3
 800867a:	613b      	str	r3, [r7, #16]
  return result;
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d101      	bne.n	800868a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8008686:	2320      	movs	r3, #32
 8008688:	e003      	b.n	8008692 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	fab3 f383 	clz	r3, r3
 8008690:	b2db      	uxtb	r3, r3
 8008692:	f003 031f 	and.w	r3, r3, #31
 8008696:	2201      	movs	r2, #1
 8008698:	fa02 f303 	lsl.w	r3, r2, r3
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	6812      	ldr	r2, [r2, #0]
 80086a0:	69d1      	ldr	r1, [r2, #28]
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	6812      	ldr	r2, [r2, #0]
 80086a6:	430b      	orrs	r3, r1
 80086a8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6818      	ldr	r0, [r3, #0]
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	6859      	ldr	r1, [r3, #4]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	f7ff f976 	bl	80079a8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7ff fadf 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 80086c6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fb01 	bl	8007cd4 <LL_ADC_INJ_IsConversionOngoing>
 80086d2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80086d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	f040 80b8 	bne.w	800884c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80086dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f040 80b4 	bne.w	800884c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6818      	ldr	r0, [r3, #0]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	6819      	ldr	r1, [r3, #0]
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	461a      	mov	r2, r3
 80086f2:	f7ff f998 	bl	8007a26 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80086f6:	4b30      	ldr	r3, [pc, #192]	@ (80087b8 <HAL_ADC_ConfigChannel+0x1b4>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80086fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008702:	d10b      	bne.n	800871c <HAL_ADC_ConfigChannel+0x118>
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	695a      	ldr	r2, [r3, #20]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	089b      	lsrs	r3, r3, #2
 8008710:	f003 0307 	and.w	r3, r3, #7
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	fa02 f303 	lsl.w	r3, r2, r3
 800871a:	e01d      	b.n	8008758 <HAL_ADC_ConfigChannel+0x154>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	f003 0310 	and.w	r3, r3, #16
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10b      	bne.n	8008742 <HAL_ADC_ConfigChannel+0x13e>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	695a      	ldr	r2, [r3, #20]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	089b      	lsrs	r3, r3, #2
 8008736:	f003 0307 	and.w	r3, r3, #7
 800873a:	005b      	lsls	r3, r3, #1
 800873c:	fa02 f303 	lsl.w	r3, r2, r3
 8008740:	e00a      	b.n	8008758 <HAL_ADC_ConfigChannel+0x154>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	695a      	ldr	r2, [r3, #20]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	089b      	lsrs	r3, r3, #2
 800874e:	f003 0304 	and.w	r3, r3, #4
 8008752:	005b      	lsls	r3, r3, #1
 8008754:	fa02 f303 	lsl.w	r3, r2, r3
 8008758:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	691b      	ldr	r3, [r3, #16]
 800875e:	2b04      	cmp	r3, #4
 8008760:	d02c      	beq.n	80087bc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6818      	ldr	r0, [r3, #0]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	6919      	ldr	r1, [r3, #16]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	f7ff f8b3 	bl	80078da <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6818      	ldr	r0, [r3, #0]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	6919      	ldr	r1, [r3, #16]
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	7e5b      	ldrb	r3, [r3, #25]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d102      	bne.n	800878a <HAL_ADC_ConfigChannel+0x186>
 8008784:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008788:	e000      	b.n	800878c <HAL_ADC_ConfigChannel+0x188>
 800878a:	2300      	movs	r3, #0
 800878c:	461a      	mov	r2, r3
 800878e:	f7ff f8dd 	bl	800794c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6818      	ldr	r0, [r3, #0]
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	6919      	ldr	r1, [r3, #16]
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	7e1b      	ldrb	r3, [r3, #24]
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d102      	bne.n	80087a8 <HAL_ADC_ConfigChannel+0x1a4>
 80087a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80087a6:	e000      	b.n	80087aa <HAL_ADC_ConfigChannel+0x1a6>
 80087a8:	2300      	movs	r3, #0
 80087aa:	461a      	mov	r2, r3
 80087ac:	f7ff f8b5 	bl	800791a <LL_ADC_SetDataRightShift>
 80087b0:	e04c      	b.n	800884c <HAL_ADC_ConfigChannel+0x248>
 80087b2:	bf00      	nop
 80087b4:	47ff0000 	.word	0x47ff0000
 80087b8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	069b      	lsls	r3, r3, #26
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d107      	bne.n	80087e0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80087de:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	069b      	lsls	r3, r3, #26
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d107      	bne.n	8008804 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008802:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800880a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	069b      	lsls	r3, r3, #26
 8008814:	429a      	cmp	r2, r3
 8008816:	d107      	bne.n	8008828 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008826:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800882e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	069b      	lsls	r3, r3, #26
 8008838:	429a      	cmp	r2, r3
 800883a:	d107      	bne.n	800884c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800884a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4618      	mov	r0, r3
 8008852:	f7ff f9c9 	bl	8007be8 <LL_ADC_IsEnabled>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	f040 81aa 	bne.w	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6818      	ldr	r0, [r3, #0]
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	6819      	ldr	r1, [r3, #0]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	461a      	mov	r2, r3
 800886c:	f7ff f906 	bl	8007a7c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	4a87      	ldr	r2, [pc, #540]	@ (8008a94 <HAL_ADC_ConfigChannel+0x490>)
 8008876:	4293      	cmp	r3, r2
 8008878:	f040 809a 	bne.w	80089b0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4984      	ldr	r1, [pc, #528]	@ (8008a98 <HAL_ADC_ConfigChannel+0x494>)
 8008886:	428b      	cmp	r3, r1
 8008888:	d147      	bne.n	800891a <HAL_ADC_ConfigChannel+0x316>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4983      	ldr	r1, [pc, #524]	@ (8008a9c <HAL_ADC_ConfigChannel+0x498>)
 8008890:	428b      	cmp	r3, r1
 8008892:	d040      	beq.n	8008916 <HAL_ADC_ConfigChannel+0x312>
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4981      	ldr	r1, [pc, #516]	@ (8008aa0 <HAL_ADC_ConfigChannel+0x49c>)
 800889a:	428b      	cmp	r3, r1
 800889c:	d039      	beq.n	8008912 <HAL_ADC_ConfigChannel+0x30e>
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4980      	ldr	r1, [pc, #512]	@ (8008aa4 <HAL_ADC_ConfigChannel+0x4a0>)
 80088a4:	428b      	cmp	r3, r1
 80088a6:	d032      	beq.n	800890e <HAL_ADC_ConfigChannel+0x30a>
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	497e      	ldr	r1, [pc, #504]	@ (8008aa8 <HAL_ADC_ConfigChannel+0x4a4>)
 80088ae:	428b      	cmp	r3, r1
 80088b0:	d02b      	beq.n	800890a <HAL_ADC_ConfigChannel+0x306>
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	497d      	ldr	r1, [pc, #500]	@ (8008aac <HAL_ADC_ConfigChannel+0x4a8>)
 80088b8:	428b      	cmp	r3, r1
 80088ba:	d024      	beq.n	8008906 <HAL_ADC_ConfigChannel+0x302>
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	497b      	ldr	r1, [pc, #492]	@ (8008ab0 <HAL_ADC_ConfigChannel+0x4ac>)
 80088c2:	428b      	cmp	r3, r1
 80088c4:	d01d      	beq.n	8008902 <HAL_ADC_ConfigChannel+0x2fe>
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	497a      	ldr	r1, [pc, #488]	@ (8008ab4 <HAL_ADC_ConfigChannel+0x4b0>)
 80088cc:	428b      	cmp	r3, r1
 80088ce:	d016      	beq.n	80088fe <HAL_ADC_ConfigChannel+0x2fa>
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4978      	ldr	r1, [pc, #480]	@ (8008ab8 <HAL_ADC_ConfigChannel+0x4b4>)
 80088d6:	428b      	cmp	r3, r1
 80088d8:	d00f      	beq.n	80088fa <HAL_ADC_ConfigChannel+0x2f6>
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4977      	ldr	r1, [pc, #476]	@ (8008abc <HAL_ADC_ConfigChannel+0x4b8>)
 80088e0:	428b      	cmp	r3, r1
 80088e2:	d008      	beq.n	80088f6 <HAL_ADC_ConfigChannel+0x2f2>
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4975      	ldr	r1, [pc, #468]	@ (8008ac0 <HAL_ADC_ConfigChannel+0x4bc>)
 80088ea:	428b      	cmp	r3, r1
 80088ec:	d101      	bne.n	80088f2 <HAL_ADC_ConfigChannel+0x2ee>
 80088ee:	4b75      	ldr	r3, [pc, #468]	@ (8008ac4 <HAL_ADC_ConfigChannel+0x4c0>)
 80088f0:	e05a      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80088f2:	2300      	movs	r3, #0
 80088f4:	e058      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80088f6:	4b74      	ldr	r3, [pc, #464]	@ (8008ac8 <HAL_ADC_ConfigChannel+0x4c4>)
 80088f8:	e056      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80088fa:	4b74      	ldr	r3, [pc, #464]	@ (8008acc <HAL_ADC_ConfigChannel+0x4c8>)
 80088fc:	e054      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80088fe:	4b6e      	ldr	r3, [pc, #440]	@ (8008ab8 <HAL_ADC_ConfigChannel+0x4b4>)
 8008900:	e052      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008902:	4b6c      	ldr	r3, [pc, #432]	@ (8008ab4 <HAL_ADC_ConfigChannel+0x4b0>)
 8008904:	e050      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008906:	4b72      	ldr	r3, [pc, #456]	@ (8008ad0 <HAL_ADC_ConfigChannel+0x4cc>)
 8008908:	e04e      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800890a:	4b72      	ldr	r3, [pc, #456]	@ (8008ad4 <HAL_ADC_ConfigChannel+0x4d0>)
 800890c:	e04c      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800890e:	4b72      	ldr	r3, [pc, #456]	@ (8008ad8 <HAL_ADC_ConfigChannel+0x4d4>)
 8008910:	e04a      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008912:	4b72      	ldr	r3, [pc, #456]	@ (8008adc <HAL_ADC_ConfigChannel+0x4d8>)
 8008914:	e048      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008916:	2301      	movs	r3, #1
 8008918:	e046      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4970      	ldr	r1, [pc, #448]	@ (8008ae0 <HAL_ADC_ConfigChannel+0x4dc>)
 8008920:	428b      	cmp	r3, r1
 8008922:	d140      	bne.n	80089a6 <HAL_ADC_ConfigChannel+0x3a2>
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	495c      	ldr	r1, [pc, #368]	@ (8008a9c <HAL_ADC_ConfigChannel+0x498>)
 800892a:	428b      	cmp	r3, r1
 800892c:	d039      	beq.n	80089a2 <HAL_ADC_ConfigChannel+0x39e>
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	495b      	ldr	r1, [pc, #364]	@ (8008aa0 <HAL_ADC_ConfigChannel+0x49c>)
 8008934:	428b      	cmp	r3, r1
 8008936:	d032      	beq.n	800899e <HAL_ADC_ConfigChannel+0x39a>
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4959      	ldr	r1, [pc, #356]	@ (8008aa4 <HAL_ADC_ConfigChannel+0x4a0>)
 800893e:	428b      	cmp	r3, r1
 8008940:	d02b      	beq.n	800899a <HAL_ADC_ConfigChannel+0x396>
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4958      	ldr	r1, [pc, #352]	@ (8008aa8 <HAL_ADC_ConfigChannel+0x4a4>)
 8008948:	428b      	cmp	r3, r1
 800894a:	d024      	beq.n	8008996 <HAL_ADC_ConfigChannel+0x392>
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4956      	ldr	r1, [pc, #344]	@ (8008aac <HAL_ADC_ConfigChannel+0x4a8>)
 8008952:	428b      	cmp	r3, r1
 8008954:	d01d      	beq.n	8008992 <HAL_ADC_ConfigChannel+0x38e>
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4955      	ldr	r1, [pc, #340]	@ (8008ab0 <HAL_ADC_ConfigChannel+0x4ac>)
 800895c:	428b      	cmp	r3, r1
 800895e:	d016      	beq.n	800898e <HAL_ADC_ConfigChannel+0x38a>
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4953      	ldr	r1, [pc, #332]	@ (8008ab4 <HAL_ADC_ConfigChannel+0x4b0>)
 8008966:	428b      	cmp	r3, r1
 8008968:	d00f      	beq.n	800898a <HAL_ADC_ConfigChannel+0x386>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4952      	ldr	r1, [pc, #328]	@ (8008ab8 <HAL_ADC_ConfigChannel+0x4b4>)
 8008970:	428b      	cmp	r3, r1
 8008972:	d008      	beq.n	8008986 <HAL_ADC_ConfigChannel+0x382>
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4951      	ldr	r1, [pc, #324]	@ (8008ac0 <HAL_ADC_ConfigChannel+0x4bc>)
 800897a:	428b      	cmp	r3, r1
 800897c:	d101      	bne.n	8008982 <HAL_ADC_ConfigChannel+0x37e>
 800897e:	4b51      	ldr	r3, [pc, #324]	@ (8008ac4 <HAL_ADC_ConfigChannel+0x4c0>)
 8008980:	e012      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008982:	2300      	movs	r3, #0
 8008984:	e010      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008986:	4b51      	ldr	r3, [pc, #324]	@ (8008acc <HAL_ADC_ConfigChannel+0x4c8>)
 8008988:	e00e      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800898a:	4b4b      	ldr	r3, [pc, #300]	@ (8008ab8 <HAL_ADC_ConfigChannel+0x4b4>)
 800898c:	e00c      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800898e:	4b49      	ldr	r3, [pc, #292]	@ (8008ab4 <HAL_ADC_ConfigChannel+0x4b0>)
 8008990:	e00a      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008992:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad0 <HAL_ADC_ConfigChannel+0x4cc>)
 8008994:	e008      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 8008996:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad4 <HAL_ADC_ConfigChannel+0x4d0>)
 8008998:	e006      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800899a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad8 <HAL_ADC_ConfigChannel+0x4d4>)
 800899c:	e004      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 800899e:	4b4f      	ldr	r3, [pc, #316]	@ (8008adc <HAL_ADC_ConfigChannel+0x4d8>)
 80089a0:	e002      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e000      	b.n	80089a8 <HAL_ADC_ConfigChannel+0x3a4>
 80089a6:	2300      	movs	r3, #0
 80089a8:	4619      	mov	r1, r3
 80089aa:	4610      	mov	r0, r2
 80089ac:	f7fe ff62 	bl	8007874 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f280 80fc 	bge.w	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4a36      	ldr	r2, [pc, #216]	@ (8008a98 <HAL_ADC_ConfigChannel+0x494>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d004      	beq.n	80089ce <HAL_ADC_ConfigChannel+0x3ca>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a45      	ldr	r2, [pc, #276]	@ (8008ae0 <HAL_ADC_ConfigChannel+0x4dc>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d101      	bne.n	80089d2 <HAL_ADC_ConfigChannel+0x3ce>
 80089ce:	4b45      	ldr	r3, [pc, #276]	@ (8008ae4 <HAL_ADC_ConfigChannel+0x4e0>)
 80089d0:	e000      	b.n	80089d4 <HAL_ADC_ConfigChannel+0x3d0>
 80089d2:	4b45      	ldr	r3, [pc, #276]	@ (8008ae8 <HAL_ADC_ConfigChannel+0x4e4>)
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7fe ff3f 	bl	8007858 <LL_ADC_GetCommonPathInternalCh>
 80089da:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008a98 <HAL_ADC_ConfigChannel+0x494>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d004      	beq.n	80089f0 <HAL_ADC_ConfigChannel+0x3ec>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a3d      	ldr	r2, [pc, #244]	@ (8008ae0 <HAL_ADC_ConfigChannel+0x4dc>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d10e      	bne.n	8008a0e <HAL_ADC_ConfigChannel+0x40a>
 80089f0:	4829      	ldr	r0, [pc, #164]	@ (8008a98 <HAL_ADC_ConfigChannel+0x494>)
 80089f2:	f7ff f8f9 	bl	8007be8 <LL_ADC_IsEnabled>
 80089f6:	4604      	mov	r4, r0
 80089f8:	4839      	ldr	r0, [pc, #228]	@ (8008ae0 <HAL_ADC_ConfigChannel+0x4dc>)
 80089fa:	f7ff f8f5 	bl	8007be8 <LL_ADC_IsEnabled>
 80089fe:	4603      	mov	r3, r0
 8008a00:	4323      	orrs	r3, r4
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	bf0c      	ite	eq
 8008a06:	2301      	moveq	r3, #1
 8008a08:	2300      	movne	r3, #0
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	e008      	b.n	8008a20 <HAL_ADC_ConfigChannel+0x41c>
 8008a0e:	4837      	ldr	r0, [pc, #220]	@ (8008aec <HAL_ADC_ConfigChannel+0x4e8>)
 8008a10:	f7ff f8ea 	bl	8007be8 <LL_ADC_IsEnabled>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	bf0c      	ite	eq
 8008a1a:	2301      	moveq	r3, #1
 8008a1c:	2300      	movne	r3, #0
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 80b3 	beq.w	8008b8c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a31      	ldr	r2, [pc, #196]	@ (8008af0 <HAL_ADC_ConfigChannel+0x4ec>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d165      	bne.n	8008afc <HAL_ADC_ConfigChannel+0x4f8>
 8008a30:	69fb      	ldr	r3, [r7, #28]
 8008a32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d160      	bne.n	8008afc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a2b      	ldr	r2, [pc, #172]	@ (8008aec <HAL_ADC_ConfigChannel+0x4e8>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	f040 80b6 	bne.w	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a13      	ldr	r2, [pc, #76]	@ (8008a98 <HAL_ADC_ConfigChannel+0x494>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d004      	beq.n	8008a5a <HAL_ADC_ConfigChannel+0x456>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a22      	ldr	r2, [pc, #136]	@ (8008ae0 <HAL_ADC_ConfigChannel+0x4dc>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d101      	bne.n	8008a5e <HAL_ADC_ConfigChannel+0x45a>
 8008a5a:	4a22      	ldr	r2, [pc, #136]	@ (8008ae4 <HAL_ADC_ConfigChannel+0x4e0>)
 8008a5c:	e000      	b.n	8008a60 <HAL_ADC_ConfigChannel+0x45c>
 8008a5e:	4a22      	ldr	r2, [pc, #136]	@ (8008ae8 <HAL_ADC_ConfigChannel+0x4e4>)
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008a66:	4619      	mov	r1, r3
 8008a68:	4610      	mov	r0, r2
 8008a6a:	f7fe fee2 	bl	8007832 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008a6e:	4b21      	ldr	r3, [pc, #132]	@ (8008af4 <HAL_ADC_ConfigChannel+0x4f0>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	099b      	lsrs	r3, r3, #6
 8008a74:	4a20      	ldr	r2, [pc, #128]	@ (8008af8 <HAL_ADC_ConfigChannel+0x4f4>)
 8008a76:	fba2 2303 	umull	r2, r3, r2, r3
 8008a7a:	099b      	lsrs	r3, r3, #6
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	005b      	lsls	r3, r3, #1
 8008a80:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8008a82:	e002      	b.n	8008a8a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	3b01      	subs	r3, #1
 8008a88:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1f9      	bne.n	8008a84 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008a90:	e08f      	b.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
 8008a92:	bf00      	nop
 8008a94:	47ff0000 	.word	0x47ff0000
 8008a98:	40022000 	.word	0x40022000
 8008a9c:	04300002 	.word	0x04300002
 8008aa0:	08600004 	.word	0x08600004
 8008aa4:	0c900008 	.word	0x0c900008
 8008aa8:	10c00010 	.word	0x10c00010
 8008aac:	14f00020 	.word	0x14f00020
 8008ab0:	2a000400 	.word	0x2a000400
 8008ab4:	2e300800 	.word	0x2e300800
 8008ab8:	32601000 	.word	0x32601000
 8008abc:	43210000 	.word	0x43210000
 8008ac0:	4b840000 	.word	0x4b840000
 8008ac4:	4fb80000 	.word	0x4fb80000
 8008ac8:	47520000 	.word	0x47520000
 8008acc:	36902000 	.word	0x36902000
 8008ad0:	25b00200 	.word	0x25b00200
 8008ad4:	21800100 	.word	0x21800100
 8008ad8:	1d500080 	.word	0x1d500080
 8008adc:	19200040 	.word	0x19200040
 8008ae0:	40022100 	.word	0x40022100
 8008ae4:	40022300 	.word	0x40022300
 8008ae8:	58026300 	.word	0x58026300
 8008aec:	58026000 	.word	0x58026000
 8008af0:	cb840000 	.word	0xcb840000
 8008af4:	24000000 	.word	0x24000000
 8008af8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a31      	ldr	r2, [pc, #196]	@ (8008bc8 <HAL_ADC_ConfigChannel+0x5c4>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d11e      	bne.n	8008b44 <HAL_ADC_ConfigChannel+0x540>
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d119      	bne.n	8008b44 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a2d      	ldr	r2, [pc, #180]	@ (8008bcc <HAL_ADC_ConfigChannel+0x5c8>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d14b      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8008bd0 <HAL_ADC_ConfigChannel+0x5cc>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d004      	beq.n	8008b2e <HAL_ADC_ConfigChannel+0x52a>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a2a      	ldr	r2, [pc, #168]	@ (8008bd4 <HAL_ADC_ConfigChannel+0x5d0>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d101      	bne.n	8008b32 <HAL_ADC_ConfigChannel+0x52e>
 8008b2e:	4a2a      	ldr	r2, [pc, #168]	@ (8008bd8 <HAL_ADC_ConfigChannel+0x5d4>)
 8008b30:	e000      	b.n	8008b34 <HAL_ADC_ConfigChannel+0x530>
 8008b32:	4a2a      	ldr	r2, [pc, #168]	@ (8008bdc <HAL_ADC_ConfigChannel+0x5d8>)
 8008b34:	69fb      	ldr	r3, [r7, #28]
 8008b36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	f7fe fe78 	bl	8007832 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008b42:	e036      	b.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a25      	ldr	r2, [pc, #148]	@ (8008be0 <HAL_ADC_ConfigChannel+0x5dc>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d131      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d12c      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008bcc <HAL_ADC_ConfigChannel+0x5c8>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d127      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a1a      	ldr	r2, [pc, #104]	@ (8008bd0 <HAL_ADC_ConfigChannel+0x5cc>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d004      	beq.n	8008b76 <HAL_ADC_ConfigChannel+0x572>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a18      	ldr	r2, [pc, #96]	@ (8008bd4 <HAL_ADC_ConfigChannel+0x5d0>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d101      	bne.n	8008b7a <HAL_ADC_ConfigChannel+0x576>
 8008b76:	4a18      	ldr	r2, [pc, #96]	@ (8008bd8 <HAL_ADC_ConfigChannel+0x5d4>)
 8008b78:	e000      	b.n	8008b7c <HAL_ADC_ConfigChannel+0x578>
 8008b7a:	4a18      	ldr	r2, [pc, #96]	@ (8008bdc <HAL_ADC_ConfigChannel+0x5d8>)
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008b82:	4619      	mov	r1, r3
 8008b84:	4610      	mov	r0, r2
 8008b86:	f7fe fe54 	bl	8007832 <LL_ADC_SetCommonPathInternalCh>
 8008b8a:	e012      	b.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b90:	f043 0220 	orr.w	r2, r3, #32
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b9e:	e008      	b.n	8008bb2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ba4:	f043 0220 	orr.w	r2, r3, #32
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8008bba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3734      	adds	r7, #52	@ 0x34
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd90      	pop	{r4, r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	c7520000 	.word	0xc7520000
 8008bcc:	58026000 	.word	0x58026000
 8008bd0:	40022000 	.word	0x40022000
 8008bd4:	40022100 	.word	0x40022100
 8008bd8:	40022300 	.word	0x40022300
 8008bdc:	58026300 	.word	0x58026300
 8008be0:	cfb80000 	.word	0xcfb80000

08008be4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b088      	sub	sp, #32
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7ff f842 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8008c00:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7ff f864 	bl	8007cd4 <LL_ADC_INJ_IsConversionOngoing>
 8008c0c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d103      	bne.n	8008c1c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 8098 	beq.w	8008d4c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	68db      	ldr	r3, [r3, #12]
 8008c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d02a      	beq.n	8008c80 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	7d5b      	ldrb	r3, [r3, #21]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d126      	bne.n	8008c80 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	7d1b      	ldrb	r3, [r3, #20]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d122      	bne.n	8008c80 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008c3e:	e014      	b.n	8008c6a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	4a45      	ldr	r2, [pc, #276]	@ (8008d58 <ADC_ConversionStop+0x174>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d90d      	bls.n	8008c64 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c4c:	f043 0210 	orr.w	r2, r3, #16
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c58:	f043 0201 	orr.w	r2, r3, #1
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	e074      	b.n	8008d4e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	3301      	adds	r3, #1
 8008c68:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c74:	2b40      	cmp	r3, #64	@ 0x40
 8008c76:	d1e3      	bne.n	8008c40 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2240      	movs	r2, #64	@ 0x40
 8008c7e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008c80:	69bb      	ldr	r3, [r7, #24]
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d014      	beq.n	8008cb0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7fe fffa 	bl	8007c84 <LL_ADC_REG_IsConversionOngoing>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00c      	beq.n	8008cb0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7fe ffb7 	bl	8007c0e <LL_ADC_IsDisableOngoing>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d104      	bne.n	8008cb0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f7fe ffd6 	bl	8007c5c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d014      	beq.n	8008ce0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7ff f80a 	bl	8007cd4 <LL_ADC_INJ_IsConversionOngoing>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00c      	beq.n	8008ce0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7fe ff9f 	bl	8007c0e <LL_ADC_IsDisableOngoing>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d104      	bne.n	8008ce0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7fe ffe6 	bl	8007cac <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d005      	beq.n	8008cf2 <ADC_ConversionStop+0x10e>
 8008ce6:	69bb      	ldr	r3, [r7, #24]
 8008ce8:	2b03      	cmp	r3, #3
 8008cea:	d105      	bne.n	8008cf8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8008cec:	230c      	movs	r3, #12
 8008cee:	617b      	str	r3, [r7, #20]
        break;
 8008cf0:	e005      	b.n	8008cfe <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8008cf2:	2308      	movs	r3, #8
 8008cf4:	617b      	str	r3, [r7, #20]
        break;
 8008cf6:	e002      	b.n	8008cfe <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8008cf8:	2304      	movs	r3, #4
 8008cfa:	617b      	str	r3, [r7, #20]
        break;
 8008cfc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8008cfe:	f7fe fd35 	bl	800776c <HAL_GetTick>
 8008d02:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008d04:	e01b      	b.n	8008d3e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008d06:	f7fe fd31 	bl	800776c <HAL_GetTick>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	2b05      	cmp	r3, #5
 8008d12:	d914      	bls.n	8008d3e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689a      	ldr	r2, [r3, #8]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d00d      	beq.n	8008d3e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d26:	f043 0210 	orr.w	r2, r3, #16
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d32:	f043 0201 	orr.w	r2, r3, #1
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e007      	b.n	8008d4e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	689a      	ldr	r2, [r3, #8]
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d1dc      	bne.n	8008d06 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3720      	adds	r7, #32
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	000cdbff 	.word	0x000cdbff

08008d5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b084      	sub	sp, #16
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7fe ff3d 	bl	8007be8 <LL_ADC_IsEnabled>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d16e      	bne.n	8008e52 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	689a      	ldr	r2, [r3, #8]
 8008d7a:	4b38      	ldr	r3, [pc, #224]	@ (8008e5c <ADC_Enable+0x100>)
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00d      	beq.n	8008d9e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d86:	f043 0210 	orr.w	r2, r3, #16
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d92:	f043 0201 	orr.w	r2, r3, #1
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e05a      	b.n	8008e54 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fef8 	bl	8007b98 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008da8:	f7fe fce0 	bl	800776c <HAL_GetTick>
 8008dac:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a2b      	ldr	r2, [pc, #172]	@ (8008e60 <ADC_Enable+0x104>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d004      	beq.n	8008dc2 <ADC_Enable+0x66>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a29      	ldr	r2, [pc, #164]	@ (8008e64 <ADC_Enable+0x108>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d101      	bne.n	8008dc6 <ADC_Enable+0x6a>
 8008dc2:	4b29      	ldr	r3, [pc, #164]	@ (8008e68 <ADC_Enable+0x10c>)
 8008dc4:	e000      	b.n	8008dc8 <ADC_Enable+0x6c>
 8008dc6:	4b29      	ldr	r3, [pc, #164]	@ (8008e6c <ADC_Enable+0x110>)
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7fe fe7b 	bl	8007ac4 <LL_ADC_GetMultimode>
 8008dce:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a23      	ldr	r2, [pc, #140]	@ (8008e64 <ADC_Enable+0x108>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d002      	beq.n	8008de0 <ADC_Enable+0x84>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	e000      	b.n	8008de2 <ADC_Enable+0x86>
 8008de0:	4b1f      	ldr	r3, [pc, #124]	@ (8008e60 <ADC_Enable+0x104>)
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	6812      	ldr	r2, [r2, #0]
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d02c      	beq.n	8008e44 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d130      	bne.n	8008e52 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008df0:	e028      	b.n	8008e44 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7fe fef6 	bl	8007be8 <LL_ADC_IsEnabled>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d104      	bne.n	8008e0c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7fe fec6 	bl	8007b98 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008e0c:	f7fe fcae 	bl	800776c <HAL_GetTick>
 8008e10:	4602      	mov	r2, r0
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	2b02      	cmp	r3, #2
 8008e18:	d914      	bls.n	8008e44 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0301 	and.w	r3, r3, #1
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d00d      	beq.n	8008e44 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e2c:	f043 0210 	orr.w	r2, r3, #16
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e38:	f043 0201 	orr.w	r2, r3, #1
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e007      	b.n	8008e54 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d1cf      	bne.n	8008df2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3710      	adds	r7, #16
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	8000003f 	.word	0x8000003f
 8008e60:	40022000 	.word	0x40022000
 8008e64:	40022100 	.word	0x40022100
 8008e68:	40022300 	.word	0x40022300
 8008e6c:	58026300 	.word	0x58026300

08008e70 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7fe fec6 	bl	8007c0e <LL_ADC_IsDisableOngoing>
 8008e82:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7fe fead 	bl	8007be8 <LL_ADC_IsEnabled>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d047      	beq.n	8008f24 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d144      	bne.n	8008f24 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f003 030d 	and.w	r3, r3, #13
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d10c      	bne.n	8008ec2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7fe fe87 	bl	8007bc0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2203      	movs	r2, #3
 8008eb8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008eba:	f7fe fc57 	bl	800776c <HAL_GetTick>
 8008ebe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008ec0:	e029      	b.n	8008f16 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ec6:	f043 0210 	orr.w	r2, r3, #16
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ed2:	f043 0201 	orr.w	r2, r3, #1
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	e023      	b.n	8008f26 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008ede:	f7fe fc45 	bl	800776c <HAL_GetTick>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	1ad3      	subs	r3, r2, r3
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	d914      	bls.n	8008f16 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f003 0301 	and.w	r3, r3, #1
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00d      	beq.n	8008f16 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008efe:	f043 0210 	orr.w	r2, r3, #16
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f0a:	f043 0201 	orr.w	r2, r3, #1
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	e007      	b.n	8008f26 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f003 0301 	and.w	r3, r3, #1
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1dc      	bne.n	8008ede <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b084      	sub	sp, #16
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f40:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d14b      	bne.n	8008fe0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f4c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 0308 	and.w	r3, r3, #8
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d021      	beq.n	8008fa6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe fd0b 	bl	8007982 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d032      	beq.n	8008fd8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d12b      	bne.n	8008fd8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d11f      	bne.n	8008fd8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f9c:	f043 0201 	orr.w	r2, r3, #1
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	655a      	str	r2, [r3, #84]	@ 0x54
 8008fa4:	e018      	b.n	8008fd8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	f003 0303 	and.w	r3, r3, #3
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d111      	bne.n	8008fd8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d105      	bne.n	8008fd8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fd0:	f043 0201 	orr.w	r2, r3, #1
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f7ff faf4 	bl	80085c6 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008fde:	e00e      	b.n	8008ffe <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fe4:	f003 0310 	and.w	r3, r3, #16
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d003      	beq.n	8008ff4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f7ff fafe 	bl	80085ee <HAL_ADC_ErrorCallback>
}
 8008ff2:	e004      	b.n	8008ffe <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	4798      	blx	r3
}
 8008ffe:	bf00      	nop
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009012:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009014:	68f8      	ldr	r0, [r7, #12]
 8009016:	f7ff fae0 	bl	80085da <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800901a:	bf00      	nop
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b084      	sub	sp, #16
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800902e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009034:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009040:	f043 0204 	orr.w	r2, r3, #4
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f7ff fad0 	bl	80085ee <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800904e:	bf00      	nop
 8009050:	3710      	adds	r7, #16
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a7a      	ldr	r2, [pc, #488]	@ (8009250 <ADC_ConfigureBoostMode+0x1f8>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d004      	beq.n	8009074 <ADC_ConfigureBoostMode+0x1c>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a79      	ldr	r2, [pc, #484]	@ (8009254 <ADC_ConfigureBoostMode+0x1fc>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d109      	bne.n	8009088 <ADC_ConfigureBoostMode+0x30>
 8009074:	4b78      	ldr	r3, [pc, #480]	@ (8009258 <ADC_ConfigureBoostMode+0x200>)
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800907c:	2b00      	cmp	r3, #0
 800907e:	bf14      	ite	ne
 8009080:	2301      	movne	r3, #1
 8009082:	2300      	moveq	r3, #0
 8009084:	b2db      	uxtb	r3, r3
 8009086:	e008      	b.n	800909a <ADC_ConfigureBoostMode+0x42>
 8009088:	4b74      	ldr	r3, [pc, #464]	@ (800925c <ADC_ConfigureBoostMode+0x204>)
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009090:	2b00      	cmp	r3, #0
 8009092:	bf14      	ite	ne
 8009094:	2301      	movne	r3, #1
 8009096:	2300      	moveq	r3, #0
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b00      	cmp	r3, #0
 800909c:	d01c      	beq.n	80090d8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800909e:	f006 f95d 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 80090a2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090ac:	d010      	beq.n	80090d0 <ADC_ConfigureBoostMode+0x78>
 80090ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090b2:	d873      	bhi.n	800919c <ADC_ConfigureBoostMode+0x144>
 80090b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090b8:	d002      	beq.n	80090c0 <ADC_ConfigureBoostMode+0x68>
 80090ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090be:	d16d      	bne.n	800919c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80090cc:	60fb      	str	r3, [r7, #12]
        break;
 80090ce:	e068      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	089b      	lsrs	r3, r3, #2
 80090d4:	60fb      	str	r3, [r7, #12]
        break;
 80090d6:	e064      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80090d8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80090dc:	f04f 0100 	mov.w	r1, #0
 80090e0:	f007 fba2 	bl	8010828 <HAL_RCCEx_GetPeriphCLKFreq>
 80090e4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80090ee:	d051      	beq.n	8009194 <ADC_ConfigureBoostMode+0x13c>
 80090f0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80090f4:	d854      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 80090f6:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80090fa:	d047      	beq.n	800918c <ADC_ConfigureBoostMode+0x134>
 80090fc:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8009100:	d84e      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 8009102:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8009106:	d03d      	beq.n	8009184 <ADC_ConfigureBoostMode+0x12c>
 8009108:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800910c:	d848      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 800910e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009112:	d033      	beq.n	800917c <ADC_ConfigureBoostMode+0x124>
 8009114:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009118:	d842      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 800911a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800911e:	d029      	beq.n	8009174 <ADC_ConfigureBoostMode+0x11c>
 8009120:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8009124:	d83c      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 8009126:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800912a:	d01a      	beq.n	8009162 <ADC_ConfigureBoostMode+0x10a>
 800912c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009130:	d836      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 8009132:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009136:	d014      	beq.n	8009162 <ADC_ConfigureBoostMode+0x10a>
 8009138:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800913c:	d830      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 800913e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009142:	d00e      	beq.n	8009162 <ADC_ConfigureBoostMode+0x10a>
 8009144:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009148:	d82a      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 800914a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800914e:	d008      	beq.n	8009162 <ADC_ConfigureBoostMode+0x10a>
 8009150:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009154:	d824      	bhi.n	80091a0 <ADC_ConfigureBoostMode+0x148>
 8009156:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800915a:	d002      	beq.n	8009162 <ADC_ConfigureBoostMode+0x10a>
 800915c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009160:	d11e      	bne.n	80091a0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	0c9b      	lsrs	r3, r3, #18
 8009168:	005b      	lsls	r3, r3, #1
 800916a:	68fa      	ldr	r2, [r7, #12]
 800916c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009170:	60fb      	str	r3, [r7, #12]
        break;
 8009172:	e016      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	091b      	lsrs	r3, r3, #4
 8009178:	60fb      	str	r3, [r7, #12]
        break;
 800917a:	e012      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	095b      	lsrs	r3, r3, #5
 8009180:	60fb      	str	r3, [r7, #12]
        break;
 8009182:	e00e      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	099b      	lsrs	r3, r3, #6
 8009188:	60fb      	str	r3, [r7, #12]
        break;
 800918a:	e00a      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	09db      	lsrs	r3, r3, #7
 8009190:	60fb      	str	r3, [r7, #12]
        break;
 8009192:	e006      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	0a1b      	lsrs	r3, r3, #8
 8009198:	60fb      	str	r3, [r7, #12]
        break;
 800919a:	e002      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
        break;
 800919c:	bf00      	nop
 800919e:	e000      	b.n	80091a2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80091a0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80091a2:	f7fe fb13 	bl	80077cc <HAL_GetREVID>
 80091a6:	4603      	mov	r3, r0
 80091a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d815      	bhi.n	80091dc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	4a2b      	ldr	r2, [pc, #172]	@ (8009260 <ADC_ConfigureBoostMode+0x208>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d908      	bls.n	80091ca <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689a      	ldr	r2, [r3, #8]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80091c6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80091c8:	e03e      	b.n	8009248 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	689a      	ldr	r2, [r3, #8]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091d8:	609a      	str	r2, [r3, #8]
}
 80091da:	e035      	b.n	8009248 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	085b      	lsrs	r3, r3, #1
 80091e0:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	4a1f      	ldr	r2, [pc, #124]	@ (8009264 <ADC_ConfigureBoostMode+0x20c>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d808      	bhi.n	80091fc <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	689a      	ldr	r2, [r3, #8]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80091f8:	609a      	str	r2, [r3, #8]
}
 80091fa:	e025      	b.n	8009248 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	4a1a      	ldr	r2, [pc, #104]	@ (8009268 <ADC_ConfigureBoostMode+0x210>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d80a      	bhi.n	800921a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009216:	609a      	str	r2, [r3, #8]
}
 8009218:	e016      	b.n	8009248 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	4a13      	ldr	r2, [pc, #76]	@ (800926c <ADC_ConfigureBoostMode+0x214>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d80a      	bhi.n	8009238 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009234:	609a      	str	r2, [r3, #8]
}
 8009236:	e007      	b.n	8009248 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	689a      	ldr	r2, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8009246:	609a      	str	r2, [r3, #8]
}
 8009248:	bf00      	nop
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	40022000 	.word	0x40022000
 8009254:	40022100 	.word	0x40022100
 8009258:	40022300 	.word	0x40022300
 800925c:	58026300 	.word	0x58026300
 8009260:	01312d00 	.word	0x01312d00
 8009264:	005f5e10 	.word	0x005f5e10
 8009268:	00bebc20 	.word	0x00bebc20
 800926c:	017d7840 	.word	0x017d7840

08009270 <LL_ADC_IsEnabled>:
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	f003 0301 	and.w	r3, r3, #1
 8009280:	2b01      	cmp	r3, #1
 8009282:	d101      	bne.n	8009288 <LL_ADC_IsEnabled+0x18>
 8009284:	2301      	movs	r3, #1
 8009286:	e000      	b.n	800928a <LL_ADC_IsEnabled+0x1a>
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <LL_ADC_REG_IsConversionOngoing>:
{
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	689b      	ldr	r3, [r3, #8]
 80092a2:	f003 0304 	and.w	r3, r3, #4
 80092a6:	2b04      	cmp	r3, #4
 80092a8:	d101      	bne.n	80092ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80092aa:	2301      	movs	r3, #1
 80092ac:	e000      	b.n	80092b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80092bc:	b590      	push	{r4, r7, lr}
 80092be:	b09f      	sub	sp, #124	@ 0x7c
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80092c6:	2300      	movs	r3, #0
 80092c8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d101      	bne.n	80092da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80092d6:	2302      	movs	r3, #2
 80092d8:	e0be      	b.n	8009458 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80092e2:	2300      	movs	r3, #0
 80092e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80092e6:	2300      	movs	r3, #0
 80092e8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a5c      	ldr	r2, [pc, #368]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d102      	bne.n	80092fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80092f4:	4b5b      	ldr	r3, [pc, #364]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80092f6:	60bb      	str	r3, [r7, #8]
 80092f8:	e001      	b.n	80092fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80092fa:	2300      	movs	r3, #0
 80092fc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d10b      	bne.n	800931c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009308:	f043 0220 	orr.w	r2, r3, #32
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8009318:	2301      	movs	r3, #1
 800931a:	e09d      	b.n	8009458 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	4618      	mov	r0, r3
 8009320:	f7ff ffb9 	bl	8009296 <LL_ADC_REG_IsConversionOngoing>
 8009324:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4618      	mov	r0, r3
 800932c:	f7ff ffb3 	bl	8009296 <LL_ADC_REG_IsConversionOngoing>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d17f      	bne.n	8009436 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8009336:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009338:	2b00      	cmp	r3, #0
 800933a:	d17c      	bne.n	8009436 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a47      	ldr	r2, [pc, #284]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d004      	beq.n	8009350 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4a46      	ldr	r2, [pc, #280]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d101      	bne.n	8009354 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8009350:	4b45      	ldr	r3, [pc, #276]	@ (8009468 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8009352:	e000      	b.n	8009356 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8009354:	4b45      	ldr	r3, [pc, #276]	@ (800946c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8009356:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d039      	beq.n	80093d4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8009360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	431a      	orrs	r2, r3
 800936e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009370:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a3a      	ldr	r2, [pc, #232]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d004      	beq.n	8009386 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a38      	ldr	r2, [pc, #224]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d10e      	bne.n	80093a4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8009386:	4836      	ldr	r0, [pc, #216]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8009388:	f7ff ff72 	bl	8009270 <LL_ADC_IsEnabled>
 800938c:	4604      	mov	r4, r0
 800938e:	4835      	ldr	r0, [pc, #212]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8009390:	f7ff ff6e 	bl	8009270 <LL_ADC_IsEnabled>
 8009394:	4603      	mov	r3, r0
 8009396:	4323      	orrs	r3, r4
 8009398:	2b00      	cmp	r3, #0
 800939a:	bf0c      	ite	eq
 800939c:	2301      	moveq	r3, #1
 800939e:	2300      	movne	r3, #0
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	e008      	b.n	80093b6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80093a4:	4832      	ldr	r0, [pc, #200]	@ (8009470 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80093a6:	f7ff ff63 	bl	8009270 <LL_ADC_IsEnabled>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	bf0c      	ite	eq
 80093b0:	2301      	moveq	r3, #1
 80093b2:	2300      	movne	r3, #0
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d047      	beq.n	800944a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80093ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093bc:	689a      	ldr	r2, [r3, #8]
 80093be:	4b2d      	ldr	r3, [pc, #180]	@ (8009474 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80093c0:	4013      	ands	r3, r2
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	6811      	ldr	r1, [r2, #0]
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	6892      	ldr	r2, [r2, #8]
 80093ca:	430a      	orrs	r2, r1
 80093cc:	431a      	orrs	r2, r3
 80093ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093d0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80093d2:	e03a      	b.n	800944a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80093d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80093dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093de:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a1e      	ldr	r2, [pc, #120]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d004      	beq.n	80093f4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d10e      	bne.n	8009412 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80093f4:	481a      	ldr	r0, [pc, #104]	@ (8009460 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80093f6:	f7ff ff3b 	bl	8009270 <LL_ADC_IsEnabled>
 80093fa:	4604      	mov	r4, r0
 80093fc:	4819      	ldr	r0, [pc, #100]	@ (8009464 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80093fe:	f7ff ff37 	bl	8009270 <LL_ADC_IsEnabled>
 8009402:	4603      	mov	r3, r0
 8009404:	4323      	orrs	r3, r4
 8009406:	2b00      	cmp	r3, #0
 8009408:	bf0c      	ite	eq
 800940a:	2301      	moveq	r3, #1
 800940c:	2300      	movne	r3, #0
 800940e:	b2db      	uxtb	r3, r3
 8009410:	e008      	b.n	8009424 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009412:	4817      	ldr	r0, [pc, #92]	@ (8009470 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8009414:	f7ff ff2c 	bl	8009270 <LL_ADC_IsEnabled>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	bf0c      	ite	eq
 800941e:	2301      	moveq	r3, #1
 8009420:	2300      	movne	r3, #0
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b00      	cmp	r3, #0
 8009426:	d010      	beq.n	800944a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800942a:	689a      	ldr	r2, [r3, #8]
 800942c:	4b11      	ldr	r3, [pc, #68]	@ (8009474 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800942e:	4013      	ands	r3, r2
 8009430:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009432:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8009434:	e009      	b.n	800944a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800943a:	f043 0220 	orr.w	r2, r3, #32
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8009442:	2301      	movs	r3, #1
 8009444:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8009448:	e000      	b.n	800944c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800944a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2200      	movs	r2, #0
 8009450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8009454:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8009458:	4618      	mov	r0, r3
 800945a:	377c      	adds	r7, #124	@ 0x7c
 800945c:	46bd      	mov	sp, r7
 800945e:	bd90      	pop	{r4, r7, pc}
 8009460:	40022000 	.word	0x40022000
 8009464:	40022100 	.word	0x40022100
 8009468:	40022300 	.word	0x40022300
 800946c:	58026300 	.word	0x58026300
 8009470:	58026000 	.word	0x58026000
 8009474:	fffff0e0 	.word	0xfffff0e0

08009478 <__NVIC_SetPriorityGrouping>:
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f003 0307 	and.w	r3, r3, #7
 8009486:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009488:	4b0b      	ldr	r3, [pc, #44]	@ (80094b8 <__NVIC_SetPriorityGrouping+0x40>)
 800948a:	68db      	ldr	r3, [r3, #12]
 800948c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009494:	4013      	ands	r3, r2
 8009496:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80094a0:	4b06      	ldr	r3, [pc, #24]	@ (80094bc <__NVIC_SetPriorityGrouping+0x44>)
 80094a2:	4313      	orrs	r3, r2
 80094a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80094a6:	4a04      	ldr	r2, [pc, #16]	@ (80094b8 <__NVIC_SetPriorityGrouping+0x40>)
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	60d3      	str	r3, [r2, #12]
}
 80094ac:	bf00      	nop
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr
 80094b8:	e000ed00 	.word	0xe000ed00
 80094bc:	05fa0000 	.word	0x05fa0000

080094c0 <__NVIC_GetPriorityGrouping>:
{
 80094c0:	b480      	push	{r7}
 80094c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80094c4:	4b04      	ldr	r3, [pc, #16]	@ (80094d8 <__NVIC_GetPriorityGrouping+0x18>)
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	0a1b      	lsrs	r3, r3, #8
 80094ca:	f003 0307 	and.w	r3, r3, #7
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr
 80094d8:	e000ed00 	.word	0xe000ed00

080094dc <__NVIC_EnableIRQ>:
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	4603      	mov	r3, r0
 80094e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80094e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	db0b      	blt.n	8009506 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80094ee:	88fb      	ldrh	r3, [r7, #6]
 80094f0:	f003 021f 	and.w	r2, r3, #31
 80094f4:	4907      	ldr	r1, [pc, #28]	@ (8009514 <__NVIC_EnableIRQ+0x38>)
 80094f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80094fa:	095b      	lsrs	r3, r3, #5
 80094fc:	2001      	movs	r0, #1
 80094fe:	fa00 f202 	lsl.w	r2, r0, r2
 8009502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009506:	bf00      	nop
 8009508:	370c      	adds	r7, #12
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr
 8009512:	bf00      	nop
 8009514:	e000e100 	.word	0xe000e100

08009518 <__NVIC_SetPriority>:
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	4603      	mov	r3, r0
 8009520:	6039      	str	r1, [r7, #0]
 8009522:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009524:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009528:	2b00      	cmp	r3, #0
 800952a:	db0a      	blt.n	8009542 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	b2da      	uxtb	r2, r3
 8009530:	490c      	ldr	r1, [pc, #48]	@ (8009564 <__NVIC_SetPriority+0x4c>)
 8009532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009536:	0112      	lsls	r2, r2, #4
 8009538:	b2d2      	uxtb	r2, r2
 800953a:	440b      	add	r3, r1
 800953c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009540:	e00a      	b.n	8009558 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	b2da      	uxtb	r2, r3
 8009546:	4908      	ldr	r1, [pc, #32]	@ (8009568 <__NVIC_SetPriority+0x50>)
 8009548:	88fb      	ldrh	r3, [r7, #6]
 800954a:	f003 030f 	and.w	r3, r3, #15
 800954e:	3b04      	subs	r3, #4
 8009550:	0112      	lsls	r2, r2, #4
 8009552:	b2d2      	uxtb	r2, r2
 8009554:	440b      	add	r3, r1
 8009556:	761a      	strb	r2, [r3, #24]
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr
 8009564:	e000e100 	.word	0xe000e100
 8009568:	e000ed00 	.word	0xe000ed00

0800956c <NVIC_EncodePriority>:
{
 800956c:	b480      	push	{r7}
 800956e:	b089      	sub	sp, #36	@ 0x24
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f003 0307 	and.w	r3, r3, #7
 800957e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	f1c3 0307 	rsb	r3, r3, #7
 8009586:	2b04      	cmp	r3, #4
 8009588:	bf28      	it	cs
 800958a:	2304      	movcs	r3, #4
 800958c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800958e:	69fb      	ldr	r3, [r7, #28]
 8009590:	3304      	adds	r3, #4
 8009592:	2b06      	cmp	r3, #6
 8009594:	d902      	bls.n	800959c <NVIC_EncodePriority+0x30>
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	3b03      	subs	r3, #3
 800959a:	e000      	b.n	800959e <NVIC_EncodePriority+0x32>
 800959c:	2300      	movs	r3, #0
 800959e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80095a0:	f04f 32ff 	mov.w	r2, #4294967295
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	fa02 f303 	lsl.w	r3, r2, r3
 80095aa:	43da      	mvns	r2, r3
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	401a      	ands	r2, r3
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80095b4:	f04f 31ff 	mov.w	r1, #4294967295
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	fa01 f303 	lsl.w	r3, r1, r3
 80095be:	43d9      	mvns	r1, r3
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80095c4:	4313      	orrs	r3, r2
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3724      	adds	r7, #36	@ 0x24
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr
	...

080095d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	3b01      	subs	r3, #1
 80095e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095e4:	d301      	bcc.n	80095ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80095e6:	2301      	movs	r3, #1
 80095e8:	e00f      	b.n	800960a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80095ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009614 <SysTick_Config+0x40>)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	3b01      	subs	r3, #1
 80095f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80095f2:	210f      	movs	r1, #15
 80095f4:	f04f 30ff 	mov.w	r0, #4294967295
 80095f8:	f7ff ff8e 	bl	8009518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80095fc:	4b05      	ldr	r3, [pc, #20]	@ (8009614 <SysTick_Config+0x40>)
 80095fe:	2200      	movs	r2, #0
 8009600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009602:	4b04      	ldr	r3, [pc, #16]	@ (8009614 <SysTick_Config+0x40>)
 8009604:	2207      	movs	r2, #7
 8009606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop
 8009614:	e000e010 	.word	0xe000e010

08009618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7ff ff29 	bl	8009478 <__NVIC_SetPriorityGrouping>
}
 8009626:	bf00      	nop
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b086      	sub	sp, #24
 8009632:	af00      	add	r7, sp, #0
 8009634:	4603      	mov	r3, r0
 8009636:	60b9      	str	r1, [r7, #8]
 8009638:	607a      	str	r2, [r7, #4]
 800963a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800963c:	f7ff ff40 	bl	80094c0 <__NVIC_GetPriorityGrouping>
 8009640:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	68b9      	ldr	r1, [r7, #8]
 8009646:	6978      	ldr	r0, [r7, #20]
 8009648:	f7ff ff90 	bl	800956c <NVIC_EncodePriority>
 800964c:	4602      	mov	r2, r0
 800964e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009652:	4611      	mov	r1, r2
 8009654:	4618      	mov	r0, r3
 8009656:	f7ff ff5f 	bl	8009518 <__NVIC_SetPriority>
}
 800965a:	bf00      	nop
 800965c:	3718      	adds	r7, #24
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	4603      	mov	r3, r0
 800966a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800966c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009670:	4618      	mov	r0, r3
 8009672:	f7ff ff33 	bl	80094dc <__NVIC_EnableIRQ>
}
 8009676:	bf00      	nop
 8009678:	3708      	adds	r7, #8
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800967e:	b580      	push	{r7, lr}
 8009680:	b082      	sub	sp, #8
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7ff ffa4 	bl	80095d4 <SysTick_Config>
 800968c:	4603      	mov	r3, r0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
	...

08009698 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8009698:	b480      	push	{r7}
 800969a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 800969c:	4b06      	ldr	r3, [pc, #24]	@ (80096b8 <HAL_GetCurrentCPUID+0x20>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80096a4:	2b70      	cmp	r3, #112	@ 0x70
 80096a6:	d101      	bne.n	80096ac <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 80096a8:	2303      	movs	r3, #3
 80096aa:	e000      	b.n	80096ae <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 80096ac:	2301      	movs	r3, #1
  }
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr
 80096b8:	e000ed00 	.word	0xe000ed00

080096bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80096c4:	f7fe f852 	bl	800776c <HAL_GetTick>
 80096c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e316      	b.n	8009d02 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a66      	ldr	r2, [pc, #408]	@ (8009874 <HAL_DMA_Init+0x1b8>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d04a      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a65      	ldr	r2, [pc, #404]	@ (8009878 <HAL_DMA_Init+0x1bc>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d045      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a63      	ldr	r2, [pc, #396]	@ (800987c <HAL_DMA_Init+0x1c0>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d040      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a62      	ldr	r2, [pc, #392]	@ (8009880 <HAL_DMA_Init+0x1c4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d03b      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a60      	ldr	r2, [pc, #384]	@ (8009884 <HAL_DMA_Init+0x1c8>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d036      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a5f      	ldr	r2, [pc, #380]	@ (8009888 <HAL_DMA_Init+0x1cc>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d031      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a5d      	ldr	r2, [pc, #372]	@ (800988c <HAL_DMA_Init+0x1d0>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d02c      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a5c      	ldr	r2, [pc, #368]	@ (8009890 <HAL_DMA_Init+0x1d4>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d027      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a5a      	ldr	r2, [pc, #360]	@ (8009894 <HAL_DMA_Init+0x1d8>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d022      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a59      	ldr	r2, [pc, #356]	@ (8009898 <HAL_DMA_Init+0x1dc>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d01d      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a57      	ldr	r2, [pc, #348]	@ (800989c <HAL_DMA_Init+0x1e0>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d018      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a56      	ldr	r2, [pc, #344]	@ (80098a0 <HAL_DMA_Init+0x1e4>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d013      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a54      	ldr	r2, [pc, #336]	@ (80098a4 <HAL_DMA_Init+0x1e8>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d00e      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a53      	ldr	r2, [pc, #332]	@ (80098a8 <HAL_DMA_Init+0x1ec>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d009      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a51      	ldr	r2, [pc, #324]	@ (80098ac <HAL_DMA_Init+0x1f0>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d004      	beq.n	8009774 <HAL_DMA_Init+0xb8>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	4a50      	ldr	r2, [pc, #320]	@ (80098b0 <HAL_DMA_Init+0x1f4>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d101      	bne.n	8009778 <HAL_DMA_Init+0xbc>
 8009774:	2301      	movs	r3, #1
 8009776:	e000      	b.n	800977a <HAL_DMA_Init+0xbe>
 8009778:	2300      	movs	r3, #0
 800977a:	2b00      	cmp	r3, #0
 800977c:	f000 813b 	beq.w	80099f6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a37      	ldr	r2, [pc, #220]	@ (8009874 <HAL_DMA_Init+0x1b8>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d04a      	beq.n	8009830 <HAL_DMA_Init+0x174>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a36      	ldr	r2, [pc, #216]	@ (8009878 <HAL_DMA_Init+0x1bc>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d045      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a34      	ldr	r2, [pc, #208]	@ (800987c <HAL_DMA_Init+0x1c0>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d040      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a33      	ldr	r2, [pc, #204]	@ (8009880 <HAL_DMA_Init+0x1c4>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d03b      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a31      	ldr	r2, [pc, #196]	@ (8009884 <HAL_DMA_Init+0x1c8>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d036      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a30      	ldr	r2, [pc, #192]	@ (8009888 <HAL_DMA_Init+0x1cc>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d031      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a2e      	ldr	r2, [pc, #184]	@ (800988c <HAL_DMA_Init+0x1d0>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d02c      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a2d      	ldr	r2, [pc, #180]	@ (8009890 <HAL_DMA_Init+0x1d4>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d027      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a2b      	ldr	r2, [pc, #172]	@ (8009894 <HAL_DMA_Init+0x1d8>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d022      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a2a      	ldr	r2, [pc, #168]	@ (8009898 <HAL_DMA_Init+0x1dc>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d01d      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a28      	ldr	r2, [pc, #160]	@ (800989c <HAL_DMA_Init+0x1e0>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d018      	beq.n	8009830 <HAL_DMA_Init+0x174>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a27      	ldr	r2, [pc, #156]	@ (80098a0 <HAL_DMA_Init+0x1e4>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d013      	beq.n	8009830 <HAL_DMA_Init+0x174>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a25      	ldr	r2, [pc, #148]	@ (80098a4 <HAL_DMA_Init+0x1e8>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d00e      	beq.n	8009830 <HAL_DMA_Init+0x174>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a24      	ldr	r2, [pc, #144]	@ (80098a8 <HAL_DMA_Init+0x1ec>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d009      	beq.n	8009830 <HAL_DMA_Init+0x174>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a22      	ldr	r2, [pc, #136]	@ (80098ac <HAL_DMA_Init+0x1f0>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d004      	beq.n	8009830 <HAL_DMA_Init+0x174>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	4a21      	ldr	r2, [pc, #132]	@ (80098b0 <HAL_DMA_Init+0x1f4>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d108      	bne.n	8009842 <HAL_DMA_Init+0x186>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f022 0201 	bic.w	r2, r2, #1
 800983e:	601a      	str	r2, [r3, #0]
 8009840:	e007      	b.n	8009852 <HAL_DMA_Init+0x196>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f022 0201 	bic.w	r2, r2, #1
 8009850:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009852:	e02f      	b.n	80098b4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009854:	f7fd ff8a 	bl	800776c <HAL_GetTick>
 8009858:	4602      	mov	r2, r0
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	1ad3      	subs	r3, r2, r3
 800985e:	2b05      	cmp	r3, #5
 8009860:	d928      	bls.n	80098b4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2220      	movs	r2, #32
 8009866:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2203      	movs	r2, #3
 800986c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	e246      	b.n	8009d02 <HAL_DMA_Init+0x646>
 8009874:	40020010 	.word	0x40020010
 8009878:	40020028 	.word	0x40020028
 800987c:	40020040 	.word	0x40020040
 8009880:	40020058 	.word	0x40020058
 8009884:	40020070 	.word	0x40020070
 8009888:	40020088 	.word	0x40020088
 800988c:	400200a0 	.word	0x400200a0
 8009890:	400200b8 	.word	0x400200b8
 8009894:	40020410 	.word	0x40020410
 8009898:	40020428 	.word	0x40020428
 800989c:	40020440 	.word	0x40020440
 80098a0:	40020458 	.word	0x40020458
 80098a4:	40020470 	.word	0x40020470
 80098a8:	40020488 	.word	0x40020488
 80098ac:	400204a0 	.word	0x400204a0
 80098b0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1c8      	bne.n	8009854 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	4b83      	ldr	r3, [pc, #524]	@ (8009adc <HAL_DMA_Init+0x420>)
 80098ce:	4013      	ands	r3, r2
 80098d0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80098da:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	691b      	ldr	r3, [r3, #16]
 80098e0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80098e6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80098f2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	4313      	orrs	r3, r2
 80098fe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009904:	2b04      	cmp	r3, #4
 8009906:	d107      	bne.n	8009918 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009910:	4313      	orrs	r3, r2
 8009912:	697a      	ldr	r2, [r7, #20]
 8009914:	4313      	orrs	r3, r2
 8009916:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8009918:	4b71      	ldr	r3, [pc, #452]	@ (8009ae0 <HAL_DMA_Init+0x424>)
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	4b71      	ldr	r3, [pc, #452]	@ (8009ae4 <HAL_DMA_Init+0x428>)
 800991e:	4013      	ands	r3, r2
 8009920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009924:	d328      	bcc.n	8009978 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	2b28      	cmp	r3, #40	@ 0x28
 800992c:	d903      	bls.n	8009936 <HAL_DMA_Init+0x27a>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	2b2e      	cmp	r3, #46	@ 0x2e
 8009934:	d917      	bls.n	8009966 <HAL_DMA_Init+0x2aa>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	2b3e      	cmp	r3, #62	@ 0x3e
 800993c:	d903      	bls.n	8009946 <HAL_DMA_Init+0x28a>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	2b42      	cmp	r3, #66	@ 0x42
 8009944:	d90f      	bls.n	8009966 <HAL_DMA_Init+0x2aa>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	2b46      	cmp	r3, #70	@ 0x46
 800994c:	d903      	bls.n	8009956 <HAL_DMA_Init+0x29a>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2b48      	cmp	r3, #72	@ 0x48
 8009954:	d907      	bls.n	8009966 <HAL_DMA_Init+0x2aa>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	2b4e      	cmp	r3, #78	@ 0x4e
 800995c:	d905      	bls.n	800996a <HAL_DMA_Init+0x2ae>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	2b52      	cmp	r3, #82	@ 0x52
 8009964:	d801      	bhi.n	800996a <HAL_DMA_Init+0x2ae>
 8009966:	2301      	movs	r3, #1
 8009968:	e000      	b.n	800996c <HAL_DMA_Init+0x2b0>
 800996a:	2300      	movs	r3, #0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d003      	beq.n	8009978 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009976:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	697a      	ldr	r2, [r7, #20]
 800997e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	695b      	ldr	r3, [r3, #20]
 8009986:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	f023 0307 	bic.w	r3, r3, #7
 800998e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009994:	697a      	ldr	r2, [r7, #20]
 8009996:	4313      	orrs	r3, r2
 8009998:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800999e:	2b04      	cmp	r3, #4
 80099a0:	d117      	bne.n	80099d2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a6:	697a      	ldr	r2, [r7, #20]
 80099a8:	4313      	orrs	r3, r2
 80099aa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00e      	beq.n	80099d2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f002 fb3f 	bl	800c038 <DMA_CheckFifoParam>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d008      	beq.n	80099d2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2240      	movs	r2, #64	@ 0x40
 80099c4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e197      	b.n	8009d02 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	697a      	ldr	r2, [r7, #20]
 80099d8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f002 fa7a 	bl	800bed4 <DMA_CalcBaseAndBitshift>
 80099e0:	4603      	mov	r3, r0
 80099e2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099e8:	f003 031f 	and.w	r3, r3, #31
 80099ec:	223f      	movs	r2, #63	@ 0x3f
 80099ee:	409a      	lsls	r2, r3
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	609a      	str	r2, [r3, #8]
 80099f4:	e0cd      	b.n	8009b92 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a3b      	ldr	r2, [pc, #236]	@ (8009ae8 <HAL_DMA_Init+0x42c>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d022      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a39      	ldr	r2, [pc, #228]	@ (8009aec <HAL_DMA_Init+0x430>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d01d      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a38      	ldr	r2, [pc, #224]	@ (8009af0 <HAL_DMA_Init+0x434>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d018      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a36      	ldr	r2, [pc, #216]	@ (8009af4 <HAL_DMA_Init+0x438>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d013      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a35      	ldr	r2, [pc, #212]	@ (8009af8 <HAL_DMA_Init+0x43c>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d00e      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a33      	ldr	r2, [pc, #204]	@ (8009afc <HAL_DMA_Init+0x440>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d009      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a32      	ldr	r2, [pc, #200]	@ (8009b00 <HAL_DMA_Init+0x444>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d004      	beq.n	8009a46 <HAL_DMA_Init+0x38a>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a30      	ldr	r2, [pc, #192]	@ (8009b04 <HAL_DMA_Init+0x448>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d101      	bne.n	8009a4a <HAL_DMA_Init+0x38e>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e000      	b.n	8009a4c <HAL_DMA_Init+0x390>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 8097 	beq.w	8009b80 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a24      	ldr	r2, [pc, #144]	@ (8009ae8 <HAL_DMA_Init+0x42c>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d021      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a22      	ldr	r2, [pc, #136]	@ (8009aec <HAL_DMA_Init+0x430>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d01c      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a21      	ldr	r2, [pc, #132]	@ (8009af0 <HAL_DMA_Init+0x434>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d017      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a1f      	ldr	r2, [pc, #124]	@ (8009af4 <HAL_DMA_Init+0x438>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d012      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8009af8 <HAL_DMA_Init+0x43c>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d00d      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4a1c      	ldr	r2, [pc, #112]	@ (8009afc <HAL_DMA_Init+0x440>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d008      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a1b      	ldr	r2, [pc, #108]	@ (8009b00 <HAL_DMA_Init+0x444>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d003      	beq.n	8009aa0 <HAL_DMA_Init+0x3e4>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a19      	ldr	r2, [pc, #100]	@ (8009b04 <HAL_DMA_Init+0x448>)
 8009a9e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8009ab8:	697a      	ldr	r2, [r7, #20]
 8009aba:	4b13      	ldr	r3, [pc, #76]	@ (8009b08 <HAL_DMA_Init+0x44c>)
 8009abc:	4013      	ands	r3, r2
 8009abe:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	2b40      	cmp	r3, #64	@ 0x40
 8009ac6:	d021      	beq.n	8009b0c <HAL_DMA_Init+0x450>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	2b80      	cmp	r3, #128	@ 0x80
 8009ace:	d102      	bne.n	8009ad6 <HAL_DMA_Init+0x41a>
 8009ad0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009ad4:	e01b      	b.n	8009b0e <HAL_DMA_Init+0x452>
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	e019      	b.n	8009b0e <HAL_DMA_Init+0x452>
 8009ada:	bf00      	nop
 8009adc:	fe10803f 	.word	0xfe10803f
 8009ae0:	5c001000 	.word	0x5c001000
 8009ae4:	ffff0000 	.word	0xffff0000
 8009ae8:	58025408 	.word	0x58025408
 8009aec:	5802541c 	.word	0x5802541c
 8009af0:	58025430 	.word	0x58025430
 8009af4:	58025444 	.word	0x58025444
 8009af8:	58025458 	.word	0x58025458
 8009afc:	5802546c 	.word	0x5802546c
 8009b00:	58025480 	.word	0x58025480
 8009b04:	58025494 	.word	0x58025494
 8009b08:	fffe000f 	.word	0xfffe000f
 8009b0c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	68d2      	ldr	r2, [r2, #12]
 8009b12:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009b14:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	691b      	ldr	r3, [r3, #16]
 8009b1a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8009b1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	695b      	ldr	r3, [r3, #20]
 8009b22:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009b24:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8009b2c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	69db      	ldr	r3, [r3, #28]
 8009b32:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009b34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6a1b      	ldr	r3, [r3, #32]
 8009b3a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8009b3c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	697a      	ldr	r2, [r7, #20]
 8009b4a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	461a      	mov	r2, r3
 8009b52:	4b6e      	ldr	r3, [pc, #440]	@ (8009d0c <HAL_DMA_Init+0x650>)
 8009b54:	4413      	add	r3, r2
 8009b56:	4a6e      	ldr	r2, [pc, #440]	@ (8009d10 <HAL_DMA_Init+0x654>)
 8009b58:	fba2 2303 	umull	r2, r3, r2, r3
 8009b5c:	091b      	lsrs	r3, r3, #4
 8009b5e:	009a      	lsls	r2, r3, #2
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f002 f9b5 	bl	800bed4 <DMA_CalcBaseAndBitshift>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b72:	f003 031f 	and.w	r3, r3, #31
 8009b76:	2201      	movs	r2, #1
 8009b78:	409a      	lsls	r2, r3
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	605a      	str	r2, [r3, #4]
 8009b7e:	e008      	b.n	8009b92 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2240      	movs	r2, #64	@ 0x40
 8009b84:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2203      	movs	r2, #3
 8009b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e0b7      	b.n	8009d02 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a5f      	ldr	r2, [pc, #380]	@ (8009d14 <HAL_DMA_Init+0x658>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d072      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a5d      	ldr	r2, [pc, #372]	@ (8009d18 <HAL_DMA_Init+0x65c>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d06d      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a5c      	ldr	r2, [pc, #368]	@ (8009d1c <HAL_DMA_Init+0x660>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d068      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a5a      	ldr	r2, [pc, #360]	@ (8009d20 <HAL_DMA_Init+0x664>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d063      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a59      	ldr	r2, [pc, #356]	@ (8009d24 <HAL_DMA_Init+0x668>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d05e      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a57      	ldr	r2, [pc, #348]	@ (8009d28 <HAL_DMA_Init+0x66c>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d059      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a56      	ldr	r2, [pc, #344]	@ (8009d2c <HAL_DMA_Init+0x670>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d054      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a54      	ldr	r2, [pc, #336]	@ (8009d30 <HAL_DMA_Init+0x674>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d04f      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a53      	ldr	r2, [pc, #332]	@ (8009d34 <HAL_DMA_Init+0x678>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d04a      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	4a51      	ldr	r2, [pc, #324]	@ (8009d38 <HAL_DMA_Init+0x67c>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d045      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a50      	ldr	r2, [pc, #320]	@ (8009d3c <HAL_DMA_Init+0x680>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d040      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a4e      	ldr	r2, [pc, #312]	@ (8009d40 <HAL_DMA_Init+0x684>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d03b      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a4d      	ldr	r2, [pc, #308]	@ (8009d44 <HAL_DMA_Init+0x688>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d036      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a4b      	ldr	r2, [pc, #300]	@ (8009d48 <HAL_DMA_Init+0x68c>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d031      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a4a      	ldr	r2, [pc, #296]	@ (8009d4c <HAL_DMA_Init+0x690>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d02c      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a48      	ldr	r2, [pc, #288]	@ (8009d50 <HAL_DMA_Init+0x694>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d027      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a47      	ldr	r2, [pc, #284]	@ (8009d54 <HAL_DMA_Init+0x698>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d022      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a45      	ldr	r2, [pc, #276]	@ (8009d58 <HAL_DMA_Init+0x69c>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d01d      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a44      	ldr	r2, [pc, #272]	@ (8009d5c <HAL_DMA_Init+0x6a0>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d018      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4a42      	ldr	r2, [pc, #264]	@ (8009d60 <HAL_DMA_Init+0x6a4>)
 8009c56:	4293      	cmp	r3, r2
 8009c58:	d013      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4a41      	ldr	r2, [pc, #260]	@ (8009d64 <HAL_DMA_Init+0x6a8>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d00e      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a3f      	ldr	r2, [pc, #252]	@ (8009d68 <HAL_DMA_Init+0x6ac>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d009      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4a3e      	ldr	r2, [pc, #248]	@ (8009d6c <HAL_DMA_Init+0x6b0>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d004      	beq.n	8009c82 <HAL_DMA_Init+0x5c6>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a3c      	ldr	r2, [pc, #240]	@ (8009d70 <HAL_DMA_Init+0x6b4>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	d101      	bne.n	8009c86 <HAL_DMA_Init+0x5ca>
 8009c82:	2301      	movs	r3, #1
 8009c84:	e000      	b.n	8009c88 <HAL_DMA_Init+0x5cc>
 8009c86:	2300      	movs	r3, #0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d032      	beq.n	8009cf2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f002 fa4f 	bl	800c130 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	2b80      	cmp	r3, #128	@ 0x80
 8009c98:	d102      	bne.n	8009ca0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	685a      	ldr	r2, [r3, #4]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ca8:	b2d2      	uxtb	r2, r2
 8009caa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009cb4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d010      	beq.n	8009ce0 <HAL_DMA_Init+0x624>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	2b08      	cmp	r3, #8
 8009cc4:	d80c      	bhi.n	8009ce0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f002 facc 	bl	800c264 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009cdc:	605a      	str	r2, [r3, #4]
 8009cde:	e008      	b.n	8009cf2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3718      	adds	r7, #24
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	a7fdabf8 	.word	0xa7fdabf8
 8009d10:	cccccccd 	.word	0xcccccccd
 8009d14:	40020010 	.word	0x40020010
 8009d18:	40020028 	.word	0x40020028
 8009d1c:	40020040 	.word	0x40020040
 8009d20:	40020058 	.word	0x40020058
 8009d24:	40020070 	.word	0x40020070
 8009d28:	40020088 	.word	0x40020088
 8009d2c:	400200a0 	.word	0x400200a0
 8009d30:	400200b8 	.word	0x400200b8
 8009d34:	40020410 	.word	0x40020410
 8009d38:	40020428 	.word	0x40020428
 8009d3c:	40020440 	.word	0x40020440
 8009d40:	40020458 	.word	0x40020458
 8009d44:	40020470 	.word	0x40020470
 8009d48:	40020488 	.word	0x40020488
 8009d4c:	400204a0 	.word	0x400204a0
 8009d50:	400204b8 	.word	0x400204b8
 8009d54:	58025408 	.word	0x58025408
 8009d58:	5802541c 	.word	0x5802541c
 8009d5c:	58025430 	.word	0x58025430
 8009d60:	58025444 	.word	0x58025444
 8009d64:	58025458 	.word	0x58025458
 8009d68:	5802546c 	.word	0x5802546c
 8009d6c:	58025480 	.word	0x58025480
 8009d70:	58025494 	.word	0x58025494

08009d74 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
 8009d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d82:	2300      	movs	r3, #0
 8009d84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d101      	bne.n	8009d90 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e226      	b.n	800a1de <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009d96:	2b01      	cmp	r3, #1
 8009d98:	d101      	bne.n	8009d9e <HAL_DMA_Start_IT+0x2a>
 8009d9a:	2302      	movs	r3, #2
 8009d9c:	e21f      	b.n	800a1de <HAL_DMA_Start_IT+0x46a>
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	f040 820a 	bne.w	800a1c8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	2202      	movs	r2, #2
 8009db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4a68      	ldr	r2, [pc, #416]	@ (8009f68 <HAL_DMA_Start_IT+0x1f4>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d04a      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a66      	ldr	r2, [pc, #408]	@ (8009f6c <HAL_DMA_Start_IT+0x1f8>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d045      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	4a65      	ldr	r2, [pc, #404]	@ (8009f70 <HAL_DMA_Start_IT+0x1fc>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d040      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a63      	ldr	r2, [pc, #396]	@ (8009f74 <HAL_DMA_Start_IT+0x200>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d03b      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a62      	ldr	r2, [pc, #392]	@ (8009f78 <HAL_DMA_Start_IT+0x204>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d036      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a60      	ldr	r2, [pc, #384]	@ (8009f7c <HAL_DMA_Start_IT+0x208>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d031      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4a5f      	ldr	r2, [pc, #380]	@ (8009f80 <HAL_DMA_Start_IT+0x20c>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d02c      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a5d      	ldr	r2, [pc, #372]	@ (8009f84 <HAL_DMA_Start_IT+0x210>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d027      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a5c      	ldr	r2, [pc, #368]	@ (8009f88 <HAL_DMA_Start_IT+0x214>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d022      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4a5a      	ldr	r2, [pc, #360]	@ (8009f8c <HAL_DMA_Start_IT+0x218>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d01d      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a59      	ldr	r2, [pc, #356]	@ (8009f90 <HAL_DMA_Start_IT+0x21c>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d018      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a57      	ldr	r2, [pc, #348]	@ (8009f94 <HAL_DMA_Start_IT+0x220>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d013      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a56      	ldr	r2, [pc, #344]	@ (8009f98 <HAL_DMA_Start_IT+0x224>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d00e      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a54      	ldr	r2, [pc, #336]	@ (8009f9c <HAL_DMA_Start_IT+0x228>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d009      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a53      	ldr	r2, [pc, #332]	@ (8009fa0 <HAL_DMA_Start_IT+0x22c>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d004      	beq.n	8009e62 <HAL_DMA_Start_IT+0xee>
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a51      	ldr	r2, [pc, #324]	@ (8009fa4 <HAL_DMA_Start_IT+0x230>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d108      	bne.n	8009e74 <HAL_DMA_Start_IT+0x100>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f022 0201 	bic.w	r2, r2, #1
 8009e70:	601a      	str	r2, [r3, #0]
 8009e72:	e007      	b.n	8009e84 <HAL_DMA_Start_IT+0x110>
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f022 0201 	bic.w	r2, r2, #1
 8009e82:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	687a      	ldr	r2, [r7, #4]
 8009e88:	68b9      	ldr	r1, [r7, #8]
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f001 fe76 	bl	800bb7c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a34      	ldr	r2, [pc, #208]	@ (8009f68 <HAL_DMA_Start_IT+0x1f4>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d04a      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a33      	ldr	r2, [pc, #204]	@ (8009f6c <HAL_DMA_Start_IT+0x1f8>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d045      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a31      	ldr	r2, [pc, #196]	@ (8009f70 <HAL_DMA_Start_IT+0x1fc>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d040      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a30      	ldr	r2, [pc, #192]	@ (8009f74 <HAL_DMA_Start_IT+0x200>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d03b      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a2e      	ldr	r2, [pc, #184]	@ (8009f78 <HAL_DMA_Start_IT+0x204>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d036      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a2d      	ldr	r2, [pc, #180]	@ (8009f7c <HAL_DMA_Start_IT+0x208>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d031      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a2b      	ldr	r2, [pc, #172]	@ (8009f80 <HAL_DMA_Start_IT+0x20c>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d02c      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a2a      	ldr	r2, [pc, #168]	@ (8009f84 <HAL_DMA_Start_IT+0x210>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d027      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a28      	ldr	r2, [pc, #160]	@ (8009f88 <HAL_DMA_Start_IT+0x214>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d022      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a27      	ldr	r2, [pc, #156]	@ (8009f8c <HAL_DMA_Start_IT+0x218>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d01d      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a25      	ldr	r2, [pc, #148]	@ (8009f90 <HAL_DMA_Start_IT+0x21c>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d018      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a24      	ldr	r2, [pc, #144]	@ (8009f94 <HAL_DMA_Start_IT+0x220>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d013      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a22      	ldr	r2, [pc, #136]	@ (8009f98 <HAL_DMA_Start_IT+0x224>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d00e      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a21      	ldr	r2, [pc, #132]	@ (8009f9c <HAL_DMA_Start_IT+0x228>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d009      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a1f      	ldr	r2, [pc, #124]	@ (8009fa0 <HAL_DMA_Start_IT+0x22c>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d004      	beq.n	8009f30 <HAL_DMA_Start_IT+0x1bc>
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8009fa4 <HAL_DMA_Start_IT+0x230>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d101      	bne.n	8009f34 <HAL_DMA_Start_IT+0x1c0>
 8009f30:	2301      	movs	r3, #1
 8009f32:	e000      	b.n	8009f36 <HAL_DMA_Start_IT+0x1c2>
 8009f34:	2300      	movs	r3, #0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d036      	beq.n	8009fa8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f023 021e 	bic.w	r2, r3, #30
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f042 0216 	orr.w	r2, r2, #22
 8009f4c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d03e      	beq.n	8009fd4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f042 0208 	orr.w	r2, r2, #8
 8009f64:	601a      	str	r2, [r3, #0]
 8009f66:	e035      	b.n	8009fd4 <HAL_DMA_Start_IT+0x260>
 8009f68:	40020010 	.word	0x40020010
 8009f6c:	40020028 	.word	0x40020028
 8009f70:	40020040 	.word	0x40020040
 8009f74:	40020058 	.word	0x40020058
 8009f78:	40020070 	.word	0x40020070
 8009f7c:	40020088 	.word	0x40020088
 8009f80:	400200a0 	.word	0x400200a0
 8009f84:	400200b8 	.word	0x400200b8
 8009f88:	40020410 	.word	0x40020410
 8009f8c:	40020428 	.word	0x40020428
 8009f90:	40020440 	.word	0x40020440
 8009f94:	40020458 	.word	0x40020458
 8009f98:	40020470 	.word	0x40020470
 8009f9c:	40020488 	.word	0x40020488
 8009fa0:	400204a0 	.word	0x400204a0
 8009fa4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f023 020e 	bic.w	r2, r3, #14
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f042 020a 	orr.w	r2, r2, #10
 8009fba:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d007      	beq.n	8009fd4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f042 0204 	orr.w	r2, r2, #4
 8009fd2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	4a83      	ldr	r2, [pc, #524]	@ (800a1e8 <HAL_DMA_Start_IT+0x474>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d072      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4a82      	ldr	r2, [pc, #520]	@ (800a1ec <HAL_DMA_Start_IT+0x478>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d06d      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a80      	ldr	r2, [pc, #512]	@ (800a1f0 <HAL_DMA_Start_IT+0x47c>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d068      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a7f      	ldr	r2, [pc, #508]	@ (800a1f4 <HAL_DMA_Start_IT+0x480>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d063      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a7d      	ldr	r2, [pc, #500]	@ (800a1f8 <HAL_DMA_Start_IT+0x484>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d05e      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a7c      	ldr	r2, [pc, #496]	@ (800a1fc <HAL_DMA_Start_IT+0x488>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d059      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a7a      	ldr	r2, [pc, #488]	@ (800a200 <HAL_DMA_Start_IT+0x48c>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d054      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a79      	ldr	r2, [pc, #484]	@ (800a204 <HAL_DMA_Start_IT+0x490>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d04f      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a77      	ldr	r2, [pc, #476]	@ (800a208 <HAL_DMA_Start_IT+0x494>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d04a      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a76      	ldr	r2, [pc, #472]	@ (800a20c <HAL_DMA_Start_IT+0x498>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d045      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a74      	ldr	r2, [pc, #464]	@ (800a210 <HAL_DMA_Start_IT+0x49c>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d040      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a73      	ldr	r2, [pc, #460]	@ (800a214 <HAL_DMA_Start_IT+0x4a0>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d03b      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a71      	ldr	r2, [pc, #452]	@ (800a218 <HAL_DMA_Start_IT+0x4a4>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d036      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4a70      	ldr	r2, [pc, #448]	@ (800a21c <HAL_DMA_Start_IT+0x4a8>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d031      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4a6e      	ldr	r2, [pc, #440]	@ (800a220 <HAL_DMA_Start_IT+0x4ac>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d02c      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	4a6d      	ldr	r2, [pc, #436]	@ (800a224 <HAL_DMA_Start_IT+0x4b0>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d027      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a6b      	ldr	r2, [pc, #428]	@ (800a228 <HAL_DMA_Start_IT+0x4b4>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d022      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a6a      	ldr	r2, [pc, #424]	@ (800a22c <HAL_DMA_Start_IT+0x4b8>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d01d      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a68      	ldr	r2, [pc, #416]	@ (800a230 <HAL_DMA_Start_IT+0x4bc>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d018      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	4a67      	ldr	r2, [pc, #412]	@ (800a234 <HAL_DMA_Start_IT+0x4c0>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d013      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a65      	ldr	r2, [pc, #404]	@ (800a238 <HAL_DMA_Start_IT+0x4c4>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d00e      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a64      	ldr	r2, [pc, #400]	@ (800a23c <HAL_DMA_Start_IT+0x4c8>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d009      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4a62      	ldr	r2, [pc, #392]	@ (800a240 <HAL_DMA_Start_IT+0x4cc>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d004      	beq.n	800a0c4 <HAL_DMA_Start_IT+0x350>
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a61      	ldr	r2, [pc, #388]	@ (800a244 <HAL_DMA_Start_IT+0x4d0>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d101      	bne.n	800a0c8 <HAL_DMA_Start_IT+0x354>
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e000      	b.n	800a0ca <HAL_DMA_Start_IT+0x356>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d01a      	beq.n	800a104 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d007      	beq.n	800a0ec <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0ea:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d007      	beq.n	800a104 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f8:	681a      	ldr	r2, [r3, #0]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a102:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a37      	ldr	r2, [pc, #220]	@ (800a1e8 <HAL_DMA_Start_IT+0x474>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d04a      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a36      	ldr	r2, [pc, #216]	@ (800a1ec <HAL_DMA_Start_IT+0x478>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d045      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a34      	ldr	r2, [pc, #208]	@ (800a1f0 <HAL_DMA_Start_IT+0x47c>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d040      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a33      	ldr	r2, [pc, #204]	@ (800a1f4 <HAL_DMA_Start_IT+0x480>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d03b      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a31      	ldr	r2, [pc, #196]	@ (800a1f8 <HAL_DMA_Start_IT+0x484>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d036      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a30      	ldr	r2, [pc, #192]	@ (800a1fc <HAL_DMA_Start_IT+0x488>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d031      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a2e      	ldr	r2, [pc, #184]	@ (800a200 <HAL_DMA_Start_IT+0x48c>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d02c      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a2d      	ldr	r2, [pc, #180]	@ (800a204 <HAL_DMA_Start_IT+0x490>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d027      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a2b      	ldr	r2, [pc, #172]	@ (800a208 <HAL_DMA_Start_IT+0x494>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d022      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a2a      	ldr	r2, [pc, #168]	@ (800a20c <HAL_DMA_Start_IT+0x498>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d01d      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4a28      	ldr	r2, [pc, #160]	@ (800a210 <HAL_DMA_Start_IT+0x49c>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d018      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4a27      	ldr	r2, [pc, #156]	@ (800a214 <HAL_DMA_Start_IT+0x4a0>)
 800a178:	4293      	cmp	r3, r2
 800a17a:	d013      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a25      	ldr	r2, [pc, #148]	@ (800a218 <HAL_DMA_Start_IT+0x4a4>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d00e      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a24      	ldr	r2, [pc, #144]	@ (800a21c <HAL_DMA_Start_IT+0x4a8>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d009      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a22      	ldr	r2, [pc, #136]	@ (800a220 <HAL_DMA_Start_IT+0x4ac>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d004      	beq.n	800a1a4 <HAL_DMA_Start_IT+0x430>
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a21      	ldr	r2, [pc, #132]	@ (800a224 <HAL_DMA_Start_IT+0x4b0>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d108      	bne.n	800a1b6 <HAL_DMA_Start_IT+0x442>
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f042 0201 	orr.w	r2, r2, #1
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	e012      	b.n	800a1dc <HAL_DMA_Start_IT+0x468>
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f042 0201 	orr.w	r2, r2, #1
 800a1c4:	601a      	str	r2, [r3, #0]
 800a1c6:	e009      	b.n	800a1dc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a1ce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a1dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3718      	adds	r7, #24
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop
 800a1e8:	40020010 	.word	0x40020010
 800a1ec:	40020028 	.word	0x40020028
 800a1f0:	40020040 	.word	0x40020040
 800a1f4:	40020058 	.word	0x40020058
 800a1f8:	40020070 	.word	0x40020070
 800a1fc:	40020088 	.word	0x40020088
 800a200:	400200a0 	.word	0x400200a0
 800a204:	400200b8 	.word	0x400200b8
 800a208:	40020410 	.word	0x40020410
 800a20c:	40020428 	.word	0x40020428
 800a210:	40020440 	.word	0x40020440
 800a214:	40020458 	.word	0x40020458
 800a218:	40020470 	.word	0x40020470
 800a21c:	40020488 	.word	0x40020488
 800a220:	400204a0 	.word	0x400204a0
 800a224:	400204b8 	.word	0x400204b8
 800a228:	58025408 	.word	0x58025408
 800a22c:	5802541c 	.word	0x5802541c
 800a230:	58025430 	.word	0x58025430
 800a234:	58025444 	.word	0x58025444
 800a238:	58025458 	.word	0x58025458
 800a23c:	5802546c 	.word	0x5802546c
 800a240:	58025480 	.word	0x58025480
 800a244:	58025494 	.word	0x58025494

0800a248 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800a250:	f7fd fa8c 	bl	800776c <HAL_GetTick>
 800a254:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d101      	bne.n	800a260 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e2dc      	b.n	800a81a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a266:	b2db      	uxtb	r3, r3
 800a268:	2b02      	cmp	r3, #2
 800a26a:	d008      	beq.n	800a27e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2280      	movs	r2, #128	@ 0x80
 800a270:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2200      	movs	r2, #0
 800a276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800a27a:	2301      	movs	r3, #1
 800a27c:	e2cd      	b.n	800a81a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a76      	ldr	r2, [pc, #472]	@ (800a45c <HAL_DMA_Abort+0x214>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d04a      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a74      	ldr	r2, [pc, #464]	@ (800a460 <HAL_DMA_Abort+0x218>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d045      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a73      	ldr	r2, [pc, #460]	@ (800a464 <HAL_DMA_Abort+0x21c>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d040      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a71      	ldr	r2, [pc, #452]	@ (800a468 <HAL_DMA_Abort+0x220>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d03b      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4a70      	ldr	r2, [pc, #448]	@ (800a46c <HAL_DMA_Abort+0x224>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d036      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	4a6e      	ldr	r2, [pc, #440]	@ (800a470 <HAL_DMA_Abort+0x228>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d031      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a6d      	ldr	r2, [pc, #436]	@ (800a474 <HAL_DMA_Abort+0x22c>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d02c      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a6b      	ldr	r2, [pc, #428]	@ (800a478 <HAL_DMA_Abort+0x230>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d027      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a6a      	ldr	r2, [pc, #424]	@ (800a47c <HAL_DMA_Abort+0x234>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d022      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a68      	ldr	r2, [pc, #416]	@ (800a480 <HAL_DMA_Abort+0x238>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d01d      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a67      	ldr	r2, [pc, #412]	@ (800a484 <HAL_DMA_Abort+0x23c>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d018      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a65      	ldr	r2, [pc, #404]	@ (800a488 <HAL_DMA_Abort+0x240>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d013      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a64      	ldr	r2, [pc, #400]	@ (800a48c <HAL_DMA_Abort+0x244>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d00e      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a62      	ldr	r2, [pc, #392]	@ (800a490 <HAL_DMA_Abort+0x248>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d009      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a61      	ldr	r2, [pc, #388]	@ (800a494 <HAL_DMA_Abort+0x24c>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d004      	beq.n	800a31e <HAL_DMA_Abort+0xd6>
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a5f      	ldr	r2, [pc, #380]	@ (800a498 <HAL_DMA_Abort+0x250>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d101      	bne.n	800a322 <HAL_DMA_Abort+0xda>
 800a31e:	2301      	movs	r3, #1
 800a320:	e000      	b.n	800a324 <HAL_DMA_Abort+0xdc>
 800a322:	2300      	movs	r3, #0
 800a324:	2b00      	cmp	r3, #0
 800a326:	d013      	beq.n	800a350 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	681a      	ldr	r2, [r3, #0]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f022 021e 	bic.w	r2, r2, #30
 800a336:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	695a      	ldr	r2, [r3, #20]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a346:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	617b      	str	r3, [r7, #20]
 800a34e:	e00a      	b.n	800a366 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f022 020e 	bic.w	r2, r2, #14
 800a35e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	4a3c      	ldr	r2, [pc, #240]	@ (800a45c <HAL_DMA_Abort+0x214>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d072      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a3a      	ldr	r2, [pc, #232]	@ (800a460 <HAL_DMA_Abort+0x218>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d06d      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a39      	ldr	r2, [pc, #228]	@ (800a464 <HAL_DMA_Abort+0x21c>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d068      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a37      	ldr	r2, [pc, #220]	@ (800a468 <HAL_DMA_Abort+0x220>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d063      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a36      	ldr	r2, [pc, #216]	@ (800a46c <HAL_DMA_Abort+0x224>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d05e      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a34      	ldr	r2, [pc, #208]	@ (800a470 <HAL_DMA_Abort+0x228>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d059      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a33      	ldr	r2, [pc, #204]	@ (800a474 <HAL_DMA_Abort+0x22c>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d054      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a31      	ldr	r2, [pc, #196]	@ (800a478 <HAL_DMA_Abort+0x230>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d04f      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a30      	ldr	r2, [pc, #192]	@ (800a47c <HAL_DMA_Abort+0x234>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d04a      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a2e      	ldr	r2, [pc, #184]	@ (800a480 <HAL_DMA_Abort+0x238>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d045      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a2d      	ldr	r2, [pc, #180]	@ (800a484 <HAL_DMA_Abort+0x23c>)
 800a3d0:	4293      	cmp	r3, r2
 800a3d2:	d040      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	4a2b      	ldr	r2, [pc, #172]	@ (800a488 <HAL_DMA_Abort+0x240>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d03b      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a2a      	ldr	r2, [pc, #168]	@ (800a48c <HAL_DMA_Abort+0x244>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d036      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a28      	ldr	r2, [pc, #160]	@ (800a490 <HAL_DMA_Abort+0x248>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d031      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a27      	ldr	r2, [pc, #156]	@ (800a494 <HAL_DMA_Abort+0x24c>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d02c      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a25      	ldr	r2, [pc, #148]	@ (800a498 <HAL_DMA_Abort+0x250>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d027      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a24      	ldr	r2, [pc, #144]	@ (800a49c <HAL_DMA_Abort+0x254>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d022      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a22      	ldr	r2, [pc, #136]	@ (800a4a0 <HAL_DMA_Abort+0x258>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d01d      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a21      	ldr	r2, [pc, #132]	@ (800a4a4 <HAL_DMA_Abort+0x25c>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d018      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a1f      	ldr	r2, [pc, #124]	@ (800a4a8 <HAL_DMA_Abort+0x260>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d013      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a1e      	ldr	r2, [pc, #120]	@ (800a4ac <HAL_DMA_Abort+0x264>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d00e      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a1c      	ldr	r2, [pc, #112]	@ (800a4b0 <HAL_DMA_Abort+0x268>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d009      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a1b      	ldr	r2, [pc, #108]	@ (800a4b4 <HAL_DMA_Abort+0x26c>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d004      	beq.n	800a456 <HAL_DMA_Abort+0x20e>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a19      	ldr	r2, [pc, #100]	@ (800a4b8 <HAL_DMA_Abort+0x270>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d132      	bne.n	800a4bc <HAL_DMA_Abort+0x274>
 800a456:	2301      	movs	r3, #1
 800a458:	e031      	b.n	800a4be <HAL_DMA_Abort+0x276>
 800a45a:	bf00      	nop
 800a45c:	40020010 	.word	0x40020010
 800a460:	40020028 	.word	0x40020028
 800a464:	40020040 	.word	0x40020040
 800a468:	40020058 	.word	0x40020058
 800a46c:	40020070 	.word	0x40020070
 800a470:	40020088 	.word	0x40020088
 800a474:	400200a0 	.word	0x400200a0
 800a478:	400200b8 	.word	0x400200b8
 800a47c:	40020410 	.word	0x40020410
 800a480:	40020428 	.word	0x40020428
 800a484:	40020440 	.word	0x40020440
 800a488:	40020458 	.word	0x40020458
 800a48c:	40020470 	.word	0x40020470
 800a490:	40020488 	.word	0x40020488
 800a494:	400204a0 	.word	0x400204a0
 800a498:	400204b8 	.word	0x400204b8
 800a49c:	58025408 	.word	0x58025408
 800a4a0:	5802541c 	.word	0x5802541c
 800a4a4:	58025430 	.word	0x58025430
 800a4a8:	58025444 	.word	0x58025444
 800a4ac:	58025458 	.word	0x58025458
 800a4b0:	5802546c 	.word	0x5802546c
 800a4b4:	58025480 	.word	0x58025480
 800a4b8:	58025494 	.word	0x58025494
 800a4bc:	2300      	movs	r3, #0
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d007      	beq.n	800a4d2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a4d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a6d      	ldr	r2, [pc, #436]	@ (800a68c <HAL_DMA_Abort+0x444>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d04a      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a6b      	ldr	r2, [pc, #428]	@ (800a690 <HAL_DMA_Abort+0x448>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d045      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a6a      	ldr	r2, [pc, #424]	@ (800a694 <HAL_DMA_Abort+0x44c>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d040      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a68      	ldr	r2, [pc, #416]	@ (800a698 <HAL_DMA_Abort+0x450>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d03b      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a67      	ldr	r2, [pc, #412]	@ (800a69c <HAL_DMA_Abort+0x454>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d036      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a65      	ldr	r2, [pc, #404]	@ (800a6a0 <HAL_DMA_Abort+0x458>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d031      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a64      	ldr	r2, [pc, #400]	@ (800a6a4 <HAL_DMA_Abort+0x45c>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d02c      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a62      	ldr	r2, [pc, #392]	@ (800a6a8 <HAL_DMA_Abort+0x460>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d027      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a61      	ldr	r2, [pc, #388]	@ (800a6ac <HAL_DMA_Abort+0x464>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d022      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a5f      	ldr	r2, [pc, #380]	@ (800a6b0 <HAL_DMA_Abort+0x468>)
 800a532:	4293      	cmp	r3, r2
 800a534:	d01d      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4a5e      	ldr	r2, [pc, #376]	@ (800a6b4 <HAL_DMA_Abort+0x46c>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d018      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a5c      	ldr	r2, [pc, #368]	@ (800a6b8 <HAL_DMA_Abort+0x470>)
 800a546:	4293      	cmp	r3, r2
 800a548:	d013      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	4a5b      	ldr	r2, [pc, #364]	@ (800a6bc <HAL_DMA_Abort+0x474>)
 800a550:	4293      	cmp	r3, r2
 800a552:	d00e      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4a59      	ldr	r2, [pc, #356]	@ (800a6c0 <HAL_DMA_Abort+0x478>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d009      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	4a58      	ldr	r2, [pc, #352]	@ (800a6c4 <HAL_DMA_Abort+0x47c>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d004      	beq.n	800a572 <HAL_DMA_Abort+0x32a>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a56      	ldr	r2, [pc, #344]	@ (800a6c8 <HAL_DMA_Abort+0x480>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d108      	bne.n	800a584 <HAL_DMA_Abort+0x33c>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f022 0201 	bic.w	r2, r2, #1
 800a580:	601a      	str	r2, [r3, #0]
 800a582:	e007      	b.n	800a594 <HAL_DMA_Abort+0x34c>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681a      	ldr	r2, [r3, #0]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f022 0201 	bic.w	r2, r2, #1
 800a592:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800a594:	e013      	b.n	800a5be <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a596:	f7fd f8e9 	bl	800776c <HAL_GetTick>
 800a59a:	4602      	mov	r2, r0
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	2b05      	cmp	r3, #5
 800a5a2:	d90c      	bls.n	800a5be <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2220      	movs	r2, #32
 800a5a8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2203      	movs	r2, #3
 800a5ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e12d      	b.n	800a81a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f003 0301 	and.w	r3, r3, #1
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d1e5      	bne.n	800a596 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4a2f      	ldr	r2, [pc, #188]	@ (800a68c <HAL_DMA_Abort+0x444>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d04a      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4a2d      	ldr	r2, [pc, #180]	@ (800a690 <HAL_DMA_Abort+0x448>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d045      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	4a2c      	ldr	r2, [pc, #176]	@ (800a694 <HAL_DMA_Abort+0x44c>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d040      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a2a      	ldr	r2, [pc, #168]	@ (800a698 <HAL_DMA_Abort+0x450>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d03b      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a29      	ldr	r2, [pc, #164]	@ (800a69c <HAL_DMA_Abort+0x454>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d036      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a27      	ldr	r2, [pc, #156]	@ (800a6a0 <HAL_DMA_Abort+0x458>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d031      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4a26      	ldr	r2, [pc, #152]	@ (800a6a4 <HAL_DMA_Abort+0x45c>)
 800a60c:	4293      	cmp	r3, r2
 800a60e:	d02c      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a24      	ldr	r2, [pc, #144]	@ (800a6a8 <HAL_DMA_Abort+0x460>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d027      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4a23      	ldr	r2, [pc, #140]	@ (800a6ac <HAL_DMA_Abort+0x464>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d022      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	4a21      	ldr	r2, [pc, #132]	@ (800a6b0 <HAL_DMA_Abort+0x468>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d01d      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a20      	ldr	r2, [pc, #128]	@ (800a6b4 <HAL_DMA_Abort+0x46c>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d018      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a1e      	ldr	r2, [pc, #120]	@ (800a6b8 <HAL_DMA_Abort+0x470>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d013      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a1d      	ldr	r2, [pc, #116]	@ (800a6bc <HAL_DMA_Abort+0x474>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d00e      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a1b      	ldr	r2, [pc, #108]	@ (800a6c0 <HAL_DMA_Abort+0x478>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d009      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a1a      	ldr	r2, [pc, #104]	@ (800a6c4 <HAL_DMA_Abort+0x47c>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d004      	beq.n	800a66a <HAL_DMA_Abort+0x422>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a18      	ldr	r2, [pc, #96]	@ (800a6c8 <HAL_DMA_Abort+0x480>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d101      	bne.n	800a66e <HAL_DMA_Abort+0x426>
 800a66a:	2301      	movs	r3, #1
 800a66c:	e000      	b.n	800a670 <HAL_DMA_Abort+0x428>
 800a66e:	2300      	movs	r3, #0
 800a670:	2b00      	cmp	r3, #0
 800a672:	d02b      	beq.n	800a6cc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a678:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a67e:	f003 031f 	and.w	r3, r3, #31
 800a682:	223f      	movs	r2, #63	@ 0x3f
 800a684:	409a      	lsls	r2, r3
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	609a      	str	r2, [r3, #8]
 800a68a:	e02a      	b.n	800a6e2 <HAL_DMA_Abort+0x49a>
 800a68c:	40020010 	.word	0x40020010
 800a690:	40020028 	.word	0x40020028
 800a694:	40020040 	.word	0x40020040
 800a698:	40020058 	.word	0x40020058
 800a69c:	40020070 	.word	0x40020070
 800a6a0:	40020088 	.word	0x40020088
 800a6a4:	400200a0 	.word	0x400200a0
 800a6a8:	400200b8 	.word	0x400200b8
 800a6ac:	40020410 	.word	0x40020410
 800a6b0:	40020428 	.word	0x40020428
 800a6b4:	40020440 	.word	0x40020440
 800a6b8:	40020458 	.word	0x40020458
 800a6bc:	40020470 	.word	0x40020470
 800a6c0:	40020488 	.word	0x40020488
 800a6c4:	400204a0 	.word	0x400204a0
 800a6c8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6d0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6d6:	f003 031f 	and.w	r3, r3, #31
 800a6da:	2201      	movs	r2, #1
 800a6dc:	409a      	lsls	r2, r3
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a4f      	ldr	r2, [pc, #316]	@ (800a824 <HAL_DMA_Abort+0x5dc>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d072      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a4d      	ldr	r2, [pc, #308]	@ (800a828 <HAL_DMA_Abort+0x5e0>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d06d      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a4c      	ldr	r2, [pc, #304]	@ (800a82c <HAL_DMA_Abort+0x5e4>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d068      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a4a      	ldr	r2, [pc, #296]	@ (800a830 <HAL_DMA_Abort+0x5e8>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d063      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a49      	ldr	r2, [pc, #292]	@ (800a834 <HAL_DMA_Abort+0x5ec>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d05e      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a47      	ldr	r2, [pc, #284]	@ (800a838 <HAL_DMA_Abort+0x5f0>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d059      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a46      	ldr	r2, [pc, #280]	@ (800a83c <HAL_DMA_Abort+0x5f4>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d054      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a44      	ldr	r2, [pc, #272]	@ (800a840 <HAL_DMA_Abort+0x5f8>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d04f      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a43      	ldr	r2, [pc, #268]	@ (800a844 <HAL_DMA_Abort+0x5fc>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d04a      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a41      	ldr	r2, [pc, #260]	@ (800a848 <HAL_DMA_Abort+0x600>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d045      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	4a40      	ldr	r2, [pc, #256]	@ (800a84c <HAL_DMA_Abort+0x604>)
 800a74c:	4293      	cmp	r3, r2
 800a74e:	d040      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a3e      	ldr	r2, [pc, #248]	@ (800a850 <HAL_DMA_Abort+0x608>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d03b      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a3d      	ldr	r2, [pc, #244]	@ (800a854 <HAL_DMA_Abort+0x60c>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d036      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a3b      	ldr	r2, [pc, #236]	@ (800a858 <HAL_DMA_Abort+0x610>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d031      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a3a      	ldr	r2, [pc, #232]	@ (800a85c <HAL_DMA_Abort+0x614>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d02c      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4a38      	ldr	r2, [pc, #224]	@ (800a860 <HAL_DMA_Abort+0x618>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d027      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a37      	ldr	r2, [pc, #220]	@ (800a864 <HAL_DMA_Abort+0x61c>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d022      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a35      	ldr	r2, [pc, #212]	@ (800a868 <HAL_DMA_Abort+0x620>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d01d      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4a34      	ldr	r2, [pc, #208]	@ (800a86c <HAL_DMA_Abort+0x624>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d018      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a32      	ldr	r2, [pc, #200]	@ (800a870 <HAL_DMA_Abort+0x628>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d013      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4a31      	ldr	r2, [pc, #196]	@ (800a874 <HAL_DMA_Abort+0x62c>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d00e      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4a2f      	ldr	r2, [pc, #188]	@ (800a878 <HAL_DMA_Abort+0x630>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d009      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4a2e      	ldr	r2, [pc, #184]	@ (800a87c <HAL_DMA_Abort+0x634>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d004      	beq.n	800a7d2 <HAL_DMA_Abort+0x58a>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a2c      	ldr	r2, [pc, #176]	@ (800a880 <HAL_DMA_Abort+0x638>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d101      	bne.n	800a7d6 <HAL_DMA_Abort+0x58e>
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e000      	b.n	800a7d8 <HAL_DMA_Abort+0x590>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d015      	beq.n	800a808 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a7e4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00c      	beq.n	800a808 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a7fc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a806:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3718      	adds	r7, #24
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
 800a822:	bf00      	nop
 800a824:	40020010 	.word	0x40020010
 800a828:	40020028 	.word	0x40020028
 800a82c:	40020040 	.word	0x40020040
 800a830:	40020058 	.word	0x40020058
 800a834:	40020070 	.word	0x40020070
 800a838:	40020088 	.word	0x40020088
 800a83c:	400200a0 	.word	0x400200a0
 800a840:	400200b8 	.word	0x400200b8
 800a844:	40020410 	.word	0x40020410
 800a848:	40020428 	.word	0x40020428
 800a84c:	40020440 	.word	0x40020440
 800a850:	40020458 	.word	0x40020458
 800a854:	40020470 	.word	0x40020470
 800a858:	40020488 	.word	0x40020488
 800a85c:	400204a0 	.word	0x400204a0
 800a860:	400204b8 	.word	0x400204b8
 800a864:	58025408 	.word	0x58025408
 800a868:	5802541c 	.word	0x5802541c
 800a86c:	58025430 	.word	0x58025430
 800a870:	58025444 	.word	0x58025444
 800a874:	58025458 	.word	0x58025458
 800a878:	5802546c 	.word	0x5802546c
 800a87c:	58025480 	.word	0x58025480
 800a880:	58025494 	.word	0x58025494

0800a884 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d101      	bne.n	800a896 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	e237      	b.n	800ad06 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d004      	beq.n	800a8ac <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2280      	movs	r2, #128	@ 0x80
 800a8a6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e22c      	b.n	800ad06 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4a5c      	ldr	r2, [pc, #368]	@ (800aa24 <HAL_DMA_Abort_IT+0x1a0>)
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	d04a      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	4a5b      	ldr	r2, [pc, #364]	@ (800aa28 <HAL_DMA_Abort_IT+0x1a4>)
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d045      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4a59      	ldr	r2, [pc, #356]	@ (800aa2c <HAL_DMA_Abort_IT+0x1a8>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d040      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	4a58      	ldr	r2, [pc, #352]	@ (800aa30 <HAL_DMA_Abort_IT+0x1ac>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d03b      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	4a56      	ldr	r2, [pc, #344]	@ (800aa34 <HAL_DMA_Abort_IT+0x1b0>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d036      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a55      	ldr	r2, [pc, #340]	@ (800aa38 <HAL_DMA_Abort_IT+0x1b4>)
 800a8e4:	4293      	cmp	r3, r2
 800a8e6:	d031      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a53      	ldr	r2, [pc, #332]	@ (800aa3c <HAL_DMA_Abort_IT+0x1b8>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d02c      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	4a52      	ldr	r2, [pc, #328]	@ (800aa40 <HAL_DMA_Abort_IT+0x1bc>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d027      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a50      	ldr	r2, [pc, #320]	@ (800aa44 <HAL_DMA_Abort_IT+0x1c0>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d022      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a4f      	ldr	r2, [pc, #316]	@ (800aa48 <HAL_DMA_Abort_IT+0x1c4>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d01d      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	4a4d      	ldr	r2, [pc, #308]	@ (800aa4c <HAL_DMA_Abort_IT+0x1c8>)
 800a916:	4293      	cmp	r3, r2
 800a918:	d018      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4a4c      	ldr	r2, [pc, #304]	@ (800aa50 <HAL_DMA_Abort_IT+0x1cc>)
 800a920:	4293      	cmp	r3, r2
 800a922:	d013      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4a4a      	ldr	r2, [pc, #296]	@ (800aa54 <HAL_DMA_Abort_IT+0x1d0>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d00e      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4a49      	ldr	r2, [pc, #292]	@ (800aa58 <HAL_DMA_Abort_IT+0x1d4>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d009      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a47      	ldr	r2, [pc, #284]	@ (800aa5c <HAL_DMA_Abort_IT+0x1d8>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d004      	beq.n	800a94c <HAL_DMA_Abort_IT+0xc8>
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4a46      	ldr	r2, [pc, #280]	@ (800aa60 <HAL_DMA_Abort_IT+0x1dc>)
 800a948:	4293      	cmp	r3, r2
 800a94a:	d101      	bne.n	800a950 <HAL_DMA_Abort_IT+0xcc>
 800a94c:	2301      	movs	r3, #1
 800a94e:	e000      	b.n	800a952 <HAL_DMA_Abort_IT+0xce>
 800a950:	2300      	movs	r3, #0
 800a952:	2b00      	cmp	r3, #0
 800a954:	f000 8086 	beq.w	800aa64 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2204      	movs	r2, #4
 800a95c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a2f      	ldr	r2, [pc, #188]	@ (800aa24 <HAL_DMA_Abort_IT+0x1a0>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d04a      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a2e      	ldr	r2, [pc, #184]	@ (800aa28 <HAL_DMA_Abort_IT+0x1a4>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d045      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	4a2c      	ldr	r2, [pc, #176]	@ (800aa2c <HAL_DMA_Abort_IT+0x1a8>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d040      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	4a2b      	ldr	r2, [pc, #172]	@ (800aa30 <HAL_DMA_Abort_IT+0x1ac>)
 800a984:	4293      	cmp	r3, r2
 800a986:	d03b      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a29      	ldr	r2, [pc, #164]	@ (800aa34 <HAL_DMA_Abort_IT+0x1b0>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d036      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	4a28      	ldr	r2, [pc, #160]	@ (800aa38 <HAL_DMA_Abort_IT+0x1b4>)
 800a998:	4293      	cmp	r3, r2
 800a99a:	d031      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a26      	ldr	r2, [pc, #152]	@ (800aa3c <HAL_DMA_Abort_IT+0x1b8>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d02c      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	4a25      	ldr	r2, [pc, #148]	@ (800aa40 <HAL_DMA_Abort_IT+0x1bc>)
 800a9ac:	4293      	cmp	r3, r2
 800a9ae:	d027      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a23      	ldr	r2, [pc, #140]	@ (800aa44 <HAL_DMA_Abort_IT+0x1c0>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d022      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	4a22      	ldr	r2, [pc, #136]	@ (800aa48 <HAL_DMA_Abort_IT+0x1c4>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d01d      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a20      	ldr	r2, [pc, #128]	@ (800aa4c <HAL_DMA_Abort_IT+0x1c8>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d018      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a1f      	ldr	r2, [pc, #124]	@ (800aa50 <HAL_DMA_Abort_IT+0x1cc>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d013      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4a1d      	ldr	r2, [pc, #116]	@ (800aa54 <HAL_DMA_Abort_IT+0x1d0>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d00e      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a1c      	ldr	r2, [pc, #112]	@ (800aa58 <HAL_DMA_Abort_IT+0x1d4>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d009      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a1a      	ldr	r2, [pc, #104]	@ (800aa5c <HAL_DMA_Abort_IT+0x1d8>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d004      	beq.n	800aa00 <HAL_DMA_Abort_IT+0x17c>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	4a19      	ldr	r2, [pc, #100]	@ (800aa60 <HAL_DMA_Abort_IT+0x1dc>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d108      	bne.n	800aa12 <HAL_DMA_Abort_IT+0x18e>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f022 0201 	bic.w	r2, r2, #1
 800aa0e:	601a      	str	r2, [r3, #0]
 800aa10:	e178      	b.n	800ad04 <HAL_DMA_Abort_IT+0x480>
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f022 0201 	bic.w	r2, r2, #1
 800aa20:	601a      	str	r2, [r3, #0]
 800aa22:	e16f      	b.n	800ad04 <HAL_DMA_Abort_IT+0x480>
 800aa24:	40020010 	.word	0x40020010
 800aa28:	40020028 	.word	0x40020028
 800aa2c:	40020040 	.word	0x40020040
 800aa30:	40020058 	.word	0x40020058
 800aa34:	40020070 	.word	0x40020070
 800aa38:	40020088 	.word	0x40020088
 800aa3c:	400200a0 	.word	0x400200a0
 800aa40:	400200b8 	.word	0x400200b8
 800aa44:	40020410 	.word	0x40020410
 800aa48:	40020428 	.word	0x40020428
 800aa4c:	40020440 	.word	0x40020440
 800aa50:	40020458 	.word	0x40020458
 800aa54:	40020470 	.word	0x40020470
 800aa58:	40020488 	.word	0x40020488
 800aa5c:	400204a0 	.word	0x400204a0
 800aa60:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f022 020e 	bic.w	r2, r2, #14
 800aa72:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a6c      	ldr	r2, [pc, #432]	@ (800ac2c <HAL_DMA_Abort_IT+0x3a8>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d04a      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a6b      	ldr	r2, [pc, #428]	@ (800ac30 <HAL_DMA_Abort_IT+0x3ac>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d045      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a69      	ldr	r2, [pc, #420]	@ (800ac34 <HAL_DMA_Abort_IT+0x3b0>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d040      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4a68      	ldr	r2, [pc, #416]	@ (800ac38 <HAL_DMA_Abort_IT+0x3b4>)
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d03b      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4a66      	ldr	r2, [pc, #408]	@ (800ac3c <HAL_DMA_Abort_IT+0x3b8>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d036      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a65      	ldr	r2, [pc, #404]	@ (800ac40 <HAL_DMA_Abort_IT+0x3bc>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d031      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4a63      	ldr	r2, [pc, #396]	@ (800ac44 <HAL_DMA_Abort_IT+0x3c0>)
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d02c      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4a62      	ldr	r2, [pc, #392]	@ (800ac48 <HAL_DMA_Abort_IT+0x3c4>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d027      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a60      	ldr	r2, [pc, #384]	@ (800ac4c <HAL_DMA_Abort_IT+0x3c8>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d022      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a5f      	ldr	r2, [pc, #380]	@ (800ac50 <HAL_DMA_Abort_IT+0x3cc>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d01d      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a5d      	ldr	r2, [pc, #372]	@ (800ac54 <HAL_DMA_Abort_IT+0x3d0>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d018      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a5c      	ldr	r2, [pc, #368]	@ (800ac58 <HAL_DMA_Abort_IT+0x3d4>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d013      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a5a      	ldr	r2, [pc, #360]	@ (800ac5c <HAL_DMA_Abort_IT+0x3d8>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d00e      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a59      	ldr	r2, [pc, #356]	@ (800ac60 <HAL_DMA_Abort_IT+0x3dc>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d009      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a57      	ldr	r2, [pc, #348]	@ (800ac64 <HAL_DMA_Abort_IT+0x3e0>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	d004      	beq.n	800ab14 <HAL_DMA_Abort_IT+0x290>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a56      	ldr	r2, [pc, #344]	@ (800ac68 <HAL_DMA_Abort_IT+0x3e4>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d108      	bne.n	800ab26 <HAL_DMA_Abort_IT+0x2a2>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f022 0201 	bic.w	r2, r2, #1
 800ab22:	601a      	str	r2, [r3, #0]
 800ab24:	e007      	b.n	800ab36 <HAL_DMA_Abort_IT+0x2b2>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	f022 0201 	bic.w	r2, r2, #1
 800ab34:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a3c      	ldr	r2, [pc, #240]	@ (800ac2c <HAL_DMA_Abort_IT+0x3a8>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d072      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a3a      	ldr	r2, [pc, #232]	@ (800ac30 <HAL_DMA_Abort_IT+0x3ac>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d06d      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a39      	ldr	r2, [pc, #228]	@ (800ac34 <HAL_DMA_Abort_IT+0x3b0>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d068      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a37      	ldr	r2, [pc, #220]	@ (800ac38 <HAL_DMA_Abort_IT+0x3b4>)
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d063      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4a36      	ldr	r2, [pc, #216]	@ (800ac3c <HAL_DMA_Abort_IT+0x3b8>)
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d05e      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a34      	ldr	r2, [pc, #208]	@ (800ac40 <HAL_DMA_Abort_IT+0x3bc>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d059      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a33      	ldr	r2, [pc, #204]	@ (800ac44 <HAL_DMA_Abort_IT+0x3c0>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d054      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a31      	ldr	r2, [pc, #196]	@ (800ac48 <HAL_DMA_Abort_IT+0x3c4>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d04f      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	4a30      	ldr	r2, [pc, #192]	@ (800ac4c <HAL_DMA_Abort_IT+0x3c8>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d04a      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4a2e      	ldr	r2, [pc, #184]	@ (800ac50 <HAL_DMA_Abort_IT+0x3cc>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d045      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	4a2d      	ldr	r2, [pc, #180]	@ (800ac54 <HAL_DMA_Abort_IT+0x3d0>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d040      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4a2b      	ldr	r2, [pc, #172]	@ (800ac58 <HAL_DMA_Abort_IT+0x3d4>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d03b      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a2a      	ldr	r2, [pc, #168]	@ (800ac5c <HAL_DMA_Abort_IT+0x3d8>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d036      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4a28      	ldr	r2, [pc, #160]	@ (800ac60 <HAL_DMA_Abort_IT+0x3dc>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d031      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a27      	ldr	r2, [pc, #156]	@ (800ac64 <HAL_DMA_Abort_IT+0x3e0>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d02c      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a25      	ldr	r2, [pc, #148]	@ (800ac68 <HAL_DMA_Abort_IT+0x3e4>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d027      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a24      	ldr	r2, [pc, #144]	@ (800ac6c <HAL_DMA_Abort_IT+0x3e8>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d022      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a22      	ldr	r2, [pc, #136]	@ (800ac70 <HAL_DMA_Abort_IT+0x3ec>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d01d      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a21      	ldr	r2, [pc, #132]	@ (800ac74 <HAL_DMA_Abort_IT+0x3f0>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d018      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a1f      	ldr	r2, [pc, #124]	@ (800ac78 <HAL_DMA_Abort_IT+0x3f4>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d013      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a1e      	ldr	r2, [pc, #120]	@ (800ac7c <HAL_DMA_Abort_IT+0x3f8>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d00e      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a1c      	ldr	r2, [pc, #112]	@ (800ac80 <HAL_DMA_Abort_IT+0x3fc>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d009      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a1b      	ldr	r2, [pc, #108]	@ (800ac84 <HAL_DMA_Abort_IT+0x400>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d004      	beq.n	800ac26 <HAL_DMA_Abort_IT+0x3a2>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a19      	ldr	r2, [pc, #100]	@ (800ac88 <HAL_DMA_Abort_IT+0x404>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d132      	bne.n	800ac8c <HAL_DMA_Abort_IT+0x408>
 800ac26:	2301      	movs	r3, #1
 800ac28:	e031      	b.n	800ac8e <HAL_DMA_Abort_IT+0x40a>
 800ac2a:	bf00      	nop
 800ac2c:	40020010 	.word	0x40020010
 800ac30:	40020028 	.word	0x40020028
 800ac34:	40020040 	.word	0x40020040
 800ac38:	40020058 	.word	0x40020058
 800ac3c:	40020070 	.word	0x40020070
 800ac40:	40020088 	.word	0x40020088
 800ac44:	400200a0 	.word	0x400200a0
 800ac48:	400200b8 	.word	0x400200b8
 800ac4c:	40020410 	.word	0x40020410
 800ac50:	40020428 	.word	0x40020428
 800ac54:	40020440 	.word	0x40020440
 800ac58:	40020458 	.word	0x40020458
 800ac5c:	40020470 	.word	0x40020470
 800ac60:	40020488 	.word	0x40020488
 800ac64:	400204a0 	.word	0x400204a0
 800ac68:	400204b8 	.word	0x400204b8
 800ac6c:	58025408 	.word	0x58025408
 800ac70:	5802541c 	.word	0x5802541c
 800ac74:	58025430 	.word	0x58025430
 800ac78:	58025444 	.word	0x58025444
 800ac7c:	58025458 	.word	0x58025458
 800ac80:	5802546c 	.word	0x5802546c
 800ac84:	58025480 	.word	0x58025480
 800ac88:	58025494 	.word	0x58025494
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d028      	beq.n	800ace4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aca0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aca6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acac:	f003 031f 	and.w	r3, r3, #31
 800acb0:	2201      	movs	r2, #1
 800acb2:	409a      	lsls	r2, r3
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acbc:	687a      	ldr	r2, [r7, #4]
 800acbe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800acc0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00c      	beq.n	800ace4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800acd8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acde:	687a      	ldr	r2, [r7, #4]
 800ace0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ace2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2201      	movs	r2, #1
 800ace8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d003      	beq.n	800ad04 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3710      	adds	r7, #16
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop

0800ad10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b08a      	sub	sp, #40	@ 0x28
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ad1c:	4b67      	ldr	r3, [pc, #412]	@ (800aebc <HAL_DMA_IRQHandler+0x1ac>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a67      	ldr	r2, [pc, #412]	@ (800aec0 <HAL_DMA_IRQHandler+0x1b0>)
 800ad22:	fba2 2303 	umull	r2, r3, r2, r3
 800ad26:	0a9b      	lsrs	r3, r3, #10
 800ad28:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad2e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad34:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800ad36:	6a3b      	ldr	r3, [r7, #32]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800ad3c:	69fb      	ldr	r3, [r7, #28]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a5f      	ldr	r2, [pc, #380]	@ (800aec4 <HAL_DMA_IRQHandler+0x1b4>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d04a      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a5d      	ldr	r2, [pc, #372]	@ (800aec8 <HAL_DMA_IRQHandler+0x1b8>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d045      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a5c      	ldr	r2, [pc, #368]	@ (800aecc <HAL_DMA_IRQHandler+0x1bc>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d040      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a5a      	ldr	r2, [pc, #360]	@ (800aed0 <HAL_DMA_IRQHandler+0x1c0>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d03b      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a59      	ldr	r2, [pc, #356]	@ (800aed4 <HAL_DMA_IRQHandler+0x1c4>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d036      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a57      	ldr	r2, [pc, #348]	@ (800aed8 <HAL_DMA_IRQHandler+0x1c8>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d031      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4a56      	ldr	r2, [pc, #344]	@ (800aedc <HAL_DMA_IRQHandler+0x1cc>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d02c      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a54      	ldr	r2, [pc, #336]	@ (800aee0 <HAL_DMA_IRQHandler+0x1d0>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d027      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a53      	ldr	r2, [pc, #332]	@ (800aee4 <HAL_DMA_IRQHandler+0x1d4>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d022      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a51      	ldr	r2, [pc, #324]	@ (800aee8 <HAL_DMA_IRQHandler+0x1d8>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d01d      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a50      	ldr	r2, [pc, #320]	@ (800aeec <HAL_DMA_IRQHandler+0x1dc>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d018      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a4e      	ldr	r2, [pc, #312]	@ (800aef0 <HAL_DMA_IRQHandler+0x1e0>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d013      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a4d      	ldr	r2, [pc, #308]	@ (800aef4 <HAL_DMA_IRQHandler+0x1e4>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d00e      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a4b      	ldr	r2, [pc, #300]	@ (800aef8 <HAL_DMA_IRQHandler+0x1e8>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d009      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a4a      	ldr	r2, [pc, #296]	@ (800aefc <HAL_DMA_IRQHandler+0x1ec>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d004      	beq.n	800ade2 <HAL_DMA_IRQHandler+0xd2>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4a48      	ldr	r2, [pc, #288]	@ (800af00 <HAL_DMA_IRQHandler+0x1f0>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d101      	bne.n	800ade6 <HAL_DMA_IRQHandler+0xd6>
 800ade2:	2301      	movs	r3, #1
 800ade4:	e000      	b.n	800ade8 <HAL_DMA_IRQHandler+0xd8>
 800ade6:	2300      	movs	r3, #0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	f000 842b 	beq.w	800b644 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800adf2:	f003 031f 	and.w	r3, r3, #31
 800adf6:	2208      	movs	r2, #8
 800adf8:	409a      	lsls	r2, r3
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	4013      	ands	r3, r2
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f000 80a2 	beq.w	800af48 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a2e      	ldr	r2, [pc, #184]	@ (800aec4 <HAL_DMA_IRQHandler+0x1b4>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d04a      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a2d      	ldr	r2, [pc, #180]	@ (800aec8 <HAL_DMA_IRQHandler+0x1b8>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d045      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a2b      	ldr	r2, [pc, #172]	@ (800aecc <HAL_DMA_IRQHandler+0x1bc>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d040      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	4a2a      	ldr	r2, [pc, #168]	@ (800aed0 <HAL_DMA_IRQHandler+0x1c0>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d03b      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a28      	ldr	r2, [pc, #160]	@ (800aed4 <HAL_DMA_IRQHandler+0x1c4>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d036      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a27      	ldr	r2, [pc, #156]	@ (800aed8 <HAL_DMA_IRQHandler+0x1c8>)
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d031      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4a25      	ldr	r2, [pc, #148]	@ (800aedc <HAL_DMA_IRQHandler+0x1cc>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d02c      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	4a24      	ldr	r2, [pc, #144]	@ (800aee0 <HAL_DMA_IRQHandler+0x1d0>)
 800ae50:	4293      	cmp	r3, r2
 800ae52:	d027      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a22      	ldr	r2, [pc, #136]	@ (800aee4 <HAL_DMA_IRQHandler+0x1d4>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d022      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4a21      	ldr	r2, [pc, #132]	@ (800aee8 <HAL_DMA_IRQHandler+0x1d8>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d01d      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a1f      	ldr	r2, [pc, #124]	@ (800aeec <HAL_DMA_IRQHandler+0x1dc>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d018      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a1e      	ldr	r2, [pc, #120]	@ (800aef0 <HAL_DMA_IRQHandler+0x1e0>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d013      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a1c      	ldr	r2, [pc, #112]	@ (800aef4 <HAL_DMA_IRQHandler+0x1e4>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d00e      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	4a1b      	ldr	r2, [pc, #108]	@ (800aef8 <HAL_DMA_IRQHandler+0x1e8>)
 800ae8c:	4293      	cmp	r3, r2
 800ae8e:	d009      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a19      	ldr	r2, [pc, #100]	@ (800aefc <HAL_DMA_IRQHandler+0x1ec>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d004      	beq.n	800aea4 <HAL_DMA_IRQHandler+0x194>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a18      	ldr	r2, [pc, #96]	@ (800af00 <HAL_DMA_IRQHandler+0x1f0>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d12f      	bne.n	800af04 <HAL_DMA_IRQHandler+0x1f4>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f003 0304 	and.w	r3, r3, #4
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	bf14      	ite	ne
 800aeb2:	2301      	movne	r3, #1
 800aeb4:	2300      	moveq	r3, #0
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	e02e      	b.n	800af18 <HAL_DMA_IRQHandler+0x208>
 800aeba:	bf00      	nop
 800aebc:	24000000 	.word	0x24000000
 800aec0:	1b4e81b5 	.word	0x1b4e81b5
 800aec4:	40020010 	.word	0x40020010
 800aec8:	40020028 	.word	0x40020028
 800aecc:	40020040 	.word	0x40020040
 800aed0:	40020058 	.word	0x40020058
 800aed4:	40020070 	.word	0x40020070
 800aed8:	40020088 	.word	0x40020088
 800aedc:	400200a0 	.word	0x400200a0
 800aee0:	400200b8 	.word	0x400200b8
 800aee4:	40020410 	.word	0x40020410
 800aee8:	40020428 	.word	0x40020428
 800aeec:	40020440 	.word	0x40020440
 800aef0:	40020458 	.word	0x40020458
 800aef4:	40020470 	.word	0x40020470
 800aef8:	40020488 	.word	0x40020488
 800aefc:	400204a0 	.word	0x400204a0
 800af00:	400204b8 	.word	0x400204b8
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f003 0308 	and.w	r3, r3, #8
 800af0e:	2b00      	cmp	r3, #0
 800af10:	bf14      	ite	ne
 800af12:	2301      	movne	r3, #1
 800af14:	2300      	moveq	r3, #0
 800af16:	b2db      	uxtb	r3, r3
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d015      	beq.n	800af48 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f022 0204 	bic.w	r2, r2, #4
 800af2a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af30:	f003 031f 	and.w	r3, r3, #31
 800af34:	2208      	movs	r2, #8
 800af36:	409a      	lsls	r2, r3
 800af38:	6a3b      	ldr	r3, [r7, #32]
 800af3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af40:	f043 0201 	orr.w	r2, r3, #1
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af4c:	f003 031f 	and.w	r3, r3, #31
 800af50:	69ba      	ldr	r2, [r7, #24]
 800af52:	fa22 f303 	lsr.w	r3, r2, r3
 800af56:	f003 0301 	and.w	r3, r3, #1
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d06e      	beq.n	800b03c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4a69      	ldr	r2, [pc, #420]	@ (800b108 <HAL_DMA_IRQHandler+0x3f8>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d04a      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a67      	ldr	r2, [pc, #412]	@ (800b10c <HAL_DMA_IRQHandler+0x3fc>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d045      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	4a66      	ldr	r2, [pc, #408]	@ (800b110 <HAL_DMA_IRQHandler+0x400>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d040      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a64      	ldr	r2, [pc, #400]	@ (800b114 <HAL_DMA_IRQHandler+0x404>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d03b      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a63      	ldr	r2, [pc, #396]	@ (800b118 <HAL_DMA_IRQHandler+0x408>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d036      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a61      	ldr	r2, [pc, #388]	@ (800b11c <HAL_DMA_IRQHandler+0x40c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d031      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	4a60      	ldr	r2, [pc, #384]	@ (800b120 <HAL_DMA_IRQHandler+0x410>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d02c      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a5e      	ldr	r2, [pc, #376]	@ (800b124 <HAL_DMA_IRQHandler+0x414>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d027      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a5d      	ldr	r2, [pc, #372]	@ (800b128 <HAL_DMA_IRQHandler+0x418>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d022      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a5b      	ldr	r2, [pc, #364]	@ (800b12c <HAL_DMA_IRQHandler+0x41c>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d01d      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a5a      	ldr	r2, [pc, #360]	@ (800b130 <HAL_DMA_IRQHandler+0x420>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d018      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a58      	ldr	r2, [pc, #352]	@ (800b134 <HAL_DMA_IRQHandler+0x424>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d013      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a57      	ldr	r2, [pc, #348]	@ (800b138 <HAL_DMA_IRQHandler+0x428>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d00e      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4a55      	ldr	r2, [pc, #340]	@ (800b13c <HAL_DMA_IRQHandler+0x42c>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d009      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a54      	ldr	r2, [pc, #336]	@ (800b140 <HAL_DMA_IRQHandler+0x430>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d004      	beq.n	800affe <HAL_DMA_IRQHandler+0x2ee>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a52      	ldr	r2, [pc, #328]	@ (800b144 <HAL_DMA_IRQHandler+0x434>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d10a      	bne.n	800b014 <HAL_DMA_IRQHandler+0x304>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	695b      	ldr	r3, [r3, #20]
 800b004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b008:	2b00      	cmp	r3, #0
 800b00a:	bf14      	ite	ne
 800b00c:	2301      	movne	r3, #1
 800b00e:	2300      	moveq	r3, #0
 800b010:	b2db      	uxtb	r3, r3
 800b012:	e003      	b.n	800b01c <HAL_DMA_IRQHandler+0x30c>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	2300      	movs	r3, #0
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d00d      	beq.n	800b03c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b024:	f003 031f 	and.w	r3, r3, #31
 800b028:	2201      	movs	r2, #1
 800b02a:	409a      	lsls	r2, r3
 800b02c:	6a3b      	ldr	r3, [r7, #32]
 800b02e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b034:	f043 0202 	orr.w	r2, r3, #2
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b040:	f003 031f 	and.w	r3, r3, #31
 800b044:	2204      	movs	r2, #4
 800b046:	409a      	lsls	r2, r3
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	4013      	ands	r3, r2
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f000 808f 	beq.w	800b170 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4a2c      	ldr	r2, [pc, #176]	@ (800b108 <HAL_DMA_IRQHandler+0x3f8>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d04a      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a2a      	ldr	r2, [pc, #168]	@ (800b10c <HAL_DMA_IRQHandler+0x3fc>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d045      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4a29      	ldr	r2, [pc, #164]	@ (800b110 <HAL_DMA_IRQHandler+0x400>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d040      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4a27      	ldr	r2, [pc, #156]	@ (800b114 <HAL_DMA_IRQHandler+0x404>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d03b      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4a26      	ldr	r2, [pc, #152]	@ (800b118 <HAL_DMA_IRQHandler+0x408>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d036      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	4a24      	ldr	r2, [pc, #144]	@ (800b11c <HAL_DMA_IRQHandler+0x40c>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d031      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a23      	ldr	r2, [pc, #140]	@ (800b120 <HAL_DMA_IRQHandler+0x410>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d02c      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a21      	ldr	r2, [pc, #132]	@ (800b124 <HAL_DMA_IRQHandler+0x414>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d027      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a20      	ldr	r2, [pc, #128]	@ (800b128 <HAL_DMA_IRQHandler+0x418>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d022      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a1e      	ldr	r2, [pc, #120]	@ (800b12c <HAL_DMA_IRQHandler+0x41c>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d01d      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a1d      	ldr	r2, [pc, #116]	@ (800b130 <HAL_DMA_IRQHandler+0x420>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d018      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	4a1b      	ldr	r2, [pc, #108]	@ (800b134 <HAL_DMA_IRQHandler+0x424>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d013      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a1a      	ldr	r2, [pc, #104]	@ (800b138 <HAL_DMA_IRQHandler+0x428>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d00e      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	4a18      	ldr	r2, [pc, #96]	@ (800b13c <HAL_DMA_IRQHandler+0x42c>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d009      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4a17      	ldr	r2, [pc, #92]	@ (800b140 <HAL_DMA_IRQHandler+0x430>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d004      	beq.n	800b0f2 <HAL_DMA_IRQHandler+0x3e2>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a15      	ldr	r2, [pc, #84]	@ (800b144 <HAL_DMA_IRQHandler+0x434>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d12a      	bne.n	800b148 <HAL_DMA_IRQHandler+0x438>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f003 0302 	and.w	r3, r3, #2
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	bf14      	ite	ne
 800b100:	2301      	movne	r3, #1
 800b102:	2300      	moveq	r3, #0
 800b104:	b2db      	uxtb	r3, r3
 800b106:	e023      	b.n	800b150 <HAL_DMA_IRQHandler+0x440>
 800b108:	40020010 	.word	0x40020010
 800b10c:	40020028 	.word	0x40020028
 800b110:	40020040 	.word	0x40020040
 800b114:	40020058 	.word	0x40020058
 800b118:	40020070 	.word	0x40020070
 800b11c:	40020088 	.word	0x40020088
 800b120:	400200a0 	.word	0x400200a0
 800b124:	400200b8 	.word	0x400200b8
 800b128:	40020410 	.word	0x40020410
 800b12c:	40020428 	.word	0x40020428
 800b130:	40020440 	.word	0x40020440
 800b134:	40020458 	.word	0x40020458
 800b138:	40020470 	.word	0x40020470
 800b13c:	40020488 	.word	0x40020488
 800b140:	400204a0 	.word	0x400204a0
 800b144:	400204b8 	.word	0x400204b8
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	2300      	movs	r3, #0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d00d      	beq.n	800b170 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b158:	f003 031f 	and.w	r3, r3, #31
 800b15c:	2204      	movs	r2, #4
 800b15e:	409a      	lsls	r2, r3
 800b160:	6a3b      	ldr	r3, [r7, #32]
 800b162:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b168:	f043 0204 	orr.w	r2, r3, #4
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b174:	f003 031f 	and.w	r3, r3, #31
 800b178:	2210      	movs	r2, #16
 800b17a:	409a      	lsls	r2, r3
 800b17c:	69bb      	ldr	r3, [r7, #24]
 800b17e:	4013      	ands	r3, r2
 800b180:	2b00      	cmp	r3, #0
 800b182:	f000 80a6 	beq.w	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4a85      	ldr	r2, [pc, #532]	@ (800b3a0 <HAL_DMA_IRQHandler+0x690>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d04a      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a83      	ldr	r2, [pc, #524]	@ (800b3a4 <HAL_DMA_IRQHandler+0x694>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d045      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	4a82      	ldr	r2, [pc, #520]	@ (800b3a8 <HAL_DMA_IRQHandler+0x698>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d040      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a80      	ldr	r2, [pc, #512]	@ (800b3ac <HAL_DMA_IRQHandler+0x69c>)
 800b1aa:	4293      	cmp	r3, r2
 800b1ac:	d03b      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a7f      	ldr	r2, [pc, #508]	@ (800b3b0 <HAL_DMA_IRQHandler+0x6a0>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d036      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	4a7d      	ldr	r2, [pc, #500]	@ (800b3b4 <HAL_DMA_IRQHandler+0x6a4>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d031      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	4a7c      	ldr	r2, [pc, #496]	@ (800b3b8 <HAL_DMA_IRQHandler+0x6a8>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d02c      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a7a      	ldr	r2, [pc, #488]	@ (800b3bc <HAL_DMA_IRQHandler+0x6ac>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d027      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a79      	ldr	r2, [pc, #484]	@ (800b3c0 <HAL_DMA_IRQHandler+0x6b0>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d022      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4a77      	ldr	r2, [pc, #476]	@ (800b3c4 <HAL_DMA_IRQHandler+0x6b4>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d01d      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	4a76      	ldr	r2, [pc, #472]	@ (800b3c8 <HAL_DMA_IRQHandler+0x6b8>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d018      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	4a74      	ldr	r2, [pc, #464]	@ (800b3cc <HAL_DMA_IRQHandler+0x6bc>)
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d013      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a73      	ldr	r2, [pc, #460]	@ (800b3d0 <HAL_DMA_IRQHandler+0x6c0>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d00e      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4a71      	ldr	r2, [pc, #452]	@ (800b3d4 <HAL_DMA_IRQHandler+0x6c4>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d009      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4a70      	ldr	r2, [pc, #448]	@ (800b3d8 <HAL_DMA_IRQHandler+0x6c8>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d004      	beq.n	800b226 <HAL_DMA_IRQHandler+0x516>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a6e      	ldr	r2, [pc, #440]	@ (800b3dc <HAL_DMA_IRQHandler+0x6cc>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d10a      	bne.n	800b23c <HAL_DMA_IRQHandler+0x52c>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	f003 0308 	and.w	r3, r3, #8
 800b230:	2b00      	cmp	r3, #0
 800b232:	bf14      	ite	ne
 800b234:	2301      	movne	r3, #1
 800b236:	2300      	moveq	r3, #0
 800b238:	b2db      	uxtb	r3, r3
 800b23a:	e009      	b.n	800b250 <HAL_DMA_IRQHandler+0x540>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f003 0304 	and.w	r3, r3, #4
 800b246:	2b00      	cmp	r3, #0
 800b248:	bf14      	ite	ne
 800b24a:	2301      	movne	r3, #1
 800b24c:	2300      	moveq	r3, #0
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	2b00      	cmp	r3, #0
 800b252:	d03e      	beq.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b258:	f003 031f 	and.w	r3, r3, #31
 800b25c:	2210      	movs	r2, #16
 800b25e:	409a      	lsls	r2, r3
 800b260:	6a3b      	ldr	r3, [r7, #32]
 800b262:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d018      	beq.n	800b2a4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d108      	bne.n	800b292 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b284:	2b00      	cmp	r3, #0
 800b286:	d024      	beq.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	4798      	blx	r3
 800b290:	e01f      	b.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b296:	2b00      	cmp	r3, #0
 800b298:	d01b      	beq.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	4798      	blx	r3
 800b2a2:	e016      	b.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d107      	bne.n	800b2c2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f022 0208 	bic.w	r2, r2, #8
 800b2c0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d003      	beq.n	800b2d2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2d6:	f003 031f 	and.w	r3, r3, #31
 800b2da:	2220      	movs	r2, #32
 800b2dc:	409a      	lsls	r2, r3
 800b2de:	69bb      	ldr	r3, [r7, #24]
 800b2e0:	4013      	ands	r3, r2
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	f000 8110 	beq.w	800b508 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a2c      	ldr	r2, [pc, #176]	@ (800b3a0 <HAL_DMA_IRQHandler+0x690>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d04a      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4a2b      	ldr	r2, [pc, #172]	@ (800b3a4 <HAL_DMA_IRQHandler+0x694>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d045      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4a29      	ldr	r2, [pc, #164]	@ (800b3a8 <HAL_DMA_IRQHandler+0x698>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d040      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4a28      	ldr	r2, [pc, #160]	@ (800b3ac <HAL_DMA_IRQHandler+0x69c>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d03b      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	4a26      	ldr	r2, [pc, #152]	@ (800b3b0 <HAL_DMA_IRQHandler+0x6a0>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d036      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4a25      	ldr	r2, [pc, #148]	@ (800b3b4 <HAL_DMA_IRQHandler+0x6a4>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d031      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a23      	ldr	r2, [pc, #140]	@ (800b3b8 <HAL_DMA_IRQHandler+0x6a8>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d02c      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	4a22      	ldr	r2, [pc, #136]	@ (800b3bc <HAL_DMA_IRQHandler+0x6ac>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d027      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a20      	ldr	r2, [pc, #128]	@ (800b3c0 <HAL_DMA_IRQHandler+0x6b0>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d022      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c4 <HAL_DMA_IRQHandler+0x6b4>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d01d      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a1d      	ldr	r2, [pc, #116]	@ (800b3c8 <HAL_DMA_IRQHandler+0x6b8>)
 800b352:	4293      	cmp	r3, r2
 800b354:	d018      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	4a1c      	ldr	r2, [pc, #112]	@ (800b3cc <HAL_DMA_IRQHandler+0x6bc>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d013      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a1a      	ldr	r2, [pc, #104]	@ (800b3d0 <HAL_DMA_IRQHandler+0x6c0>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d00e      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	4a19      	ldr	r2, [pc, #100]	@ (800b3d4 <HAL_DMA_IRQHandler+0x6c4>)
 800b370:	4293      	cmp	r3, r2
 800b372:	d009      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	4a17      	ldr	r2, [pc, #92]	@ (800b3d8 <HAL_DMA_IRQHandler+0x6c8>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d004      	beq.n	800b388 <HAL_DMA_IRQHandler+0x678>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	4a16      	ldr	r2, [pc, #88]	@ (800b3dc <HAL_DMA_IRQHandler+0x6cc>)
 800b384:	4293      	cmp	r3, r2
 800b386:	d12b      	bne.n	800b3e0 <HAL_DMA_IRQHandler+0x6d0>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f003 0310 	and.w	r3, r3, #16
 800b392:	2b00      	cmp	r3, #0
 800b394:	bf14      	ite	ne
 800b396:	2301      	movne	r3, #1
 800b398:	2300      	moveq	r3, #0
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	e02a      	b.n	800b3f4 <HAL_DMA_IRQHandler+0x6e4>
 800b39e:	bf00      	nop
 800b3a0:	40020010 	.word	0x40020010
 800b3a4:	40020028 	.word	0x40020028
 800b3a8:	40020040 	.word	0x40020040
 800b3ac:	40020058 	.word	0x40020058
 800b3b0:	40020070 	.word	0x40020070
 800b3b4:	40020088 	.word	0x40020088
 800b3b8:	400200a0 	.word	0x400200a0
 800b3bc:	400200b8 	.word	0x400200b8
 800b3c0:	40020410 	.word	0x40020410
 800b3c4:	40020428 	.word	0x40020428
 800b3c8:	40020440 	.word	0x40020440
 800b3cc:	40020458 	.word	0x40020458
 800b3d0:	40020470 	.word	0x40020470
 800b3d4:	40020488 	.word	0x40020488
 800b3d8:	400204a0 	.word	0x400204a0
 800b3dc:	400204b8 	.word	0x400204b8
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f003 0302 	and.w	r3, r3, #2
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	bf14      	ite	ne
 800b3ee:	2301      	movne	r3, #1
 800b3f0:	2300      	moveq	r3, #0
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f000 8087 	beq.w	800b508 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3fe:	f003 031f 	and.w	r3, r3, #31
 800b402:	2220      	movs	r2, #32
 800b404:	409a      	lsls	r2, r3
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b410:	b2db      	uxtb	r3, r3
 800b412:	2b04      	cmp	r3, #4
 800b414:	d139      	bne.n	800b48a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f022 0216 	bic.w	r2, r2, #22
 800b424:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	695a      	ldr	r2, [r3, #20]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b434:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d103      	bne.n	800b446 <HAL_DMA_IRQHandler+0x736>
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b442:	2b00      	cmp	r3, #0
 800b444:	d007      	beq.n	800b456 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	681a      	ldr	r2, [r3, #0]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f022 0208 	bic.w	r2, r2, #8
 800b454:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b45a:	f003 031f 	and.w	r3, r3, #31
 800b45e:	223f      	movs	r2, #63	@ 0x3f
 800b460:	409a      	lsls	r2, r3
 800b462:	6a3b      	ldr	r3, [r7, #32]
 800b464:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2201      	movs	r2, #1
 800b46a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2200      	movs	r2, #0
 800b472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	f000 834a 	beq.w	800bb14 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	4798      	blx	r3
          }
          return;
 800b488:	e344      	b.n	800bb14 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b494:	2b00      	cmp	r3, #0
 800b496:	d018      	beq.n	800b4ca <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d108      	bne.n	800b4b8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d02c      	beq.n	800b508 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	4798      	blx	r3
 800b4b6:	e027      	b.n	800b508 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d023      	beq.n	800b508 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	4798      	blx	r3
 800b4c8:	e01e      	b.n	800b508 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10f      	bne.n	800b4f8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f022 0210 	bic.w	r2, r2, #16
 800b4e6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d003      	beq.n	800b508 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	f000 8306 	beq.w	800bb1e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b516:	f003 0301 	and.w	r3, r3, #1
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	f000 8088 	beq.w	800b630 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2204      	movs	r2, #4
 800b524:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a7a      	ldr	r2, [pc, #488]	@ (800b718 <HAL_DMA_IRQHandler+0xa08>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d04a      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4a79      	ldr	r2, [pc, #484]	@ (800b71c <HAL_DMA_IRQHandler+0xa0c>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d045      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	4a77      	ldr	r2, [pc, #476]	@ (800b720 <HAL_DMA_IRQHandler+0xa10>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d040      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a76      	ldr	r2, [pc, #472]	@ (800b724 <HAL_DMA_IRQHandler+0xa14>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d03b      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a74      	ldr	r2, [pc, #464]	@ (800b728 <HAL_DMA_IRQHandler+0xa18>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d036      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a73      	ldr	r2, [pc, #460]	@ (800b72c <HAL_DMA_IRQHandler+0xa1c>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d031      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a71      	ldr	r2, [pc, #452]	@ (800b730 <HAL_DMA_IRQHandler+0xa20>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d02c      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a70      	ldr	r2, [pc, #448]	@ (800b734 <HAL_DMA_IRQHandler+0xa24>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d027      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a6e      	ldr	r2, [pc, #440]	@ (800b738 <HAL_DMA_IRQHandler+0xa28>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d022      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a6d      	ldr	r2, [pc, #436]	@ (800b73c <HAL_DMA_IRQHandler+0xa2c>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d01d      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a6b      	ldr	r2, [pc, #428]	@ (800b740 <HAL_DMA_IRQHandler+0xa30>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d018      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	4a6a      	ldr	r2, [pc, #424]	@ (800b744 <HAL_DMA_IRQHandler+0xa34>)
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d013      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	4a68      	ldr	r2, [pc, #416]	@ (800b748 <HAL_DMA_IRQHandler+0xa38>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d00e      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	4a67      	ldr	r2, [pc, #412]	@ (800b74c <HAL_DMA_IRQHandler+0xa3c>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d009      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	4a65      	ldr	r2, [pc, #404]	@ (800b750 <HAL_DMA_IRQHandler+0xa40>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d004      	beq.n	800b5c8 <HAL_DMA_IRQHandler+0x8b8>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4a64      	ldr	r2, [pc, #400]	@ (800b754 <HAL_DMA_IRQHandler+0xa44>)
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	d108      	bne.n	800b5da <HAL_DMA_IRQHandler+0x8ca>
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f022 0201 	bic.w	r2, r2, #1
 800b5d6:	601a      	str	r2, [r3, #0]
 800b5d8:	e007      	b.n	800b5ea <HAL_DMA_IRQHandler+0x8da>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	681a      	ldr	r2, [r3, #0]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f022 0201 	bic.w	r2, r2, #1
 800b5e8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	60fb      	str	r3, [r7, #12]
 800b5f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d307      	bcc.n	800b606 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b00      	cmp	r3, #0
 800b602:	d1f2      	bne.n	800b5ea <HAL_DMA_IRQHandler+0x8da>
 800b604:	e000      	b.n	800b608 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800b606:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f003 0301 	and.w	r3, r3, #1
 800b612:	2b00      	cmp	r3, #0
 800b614:	d004      	beq.n	800b620 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2203      	movs	r2, #3
 800b61a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800b61e:	e003      	b.n	800b628 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2201      	movs	r2, #1
 800b624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2200      	movs	r2, #0
 800b62c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b634:	2b00      	cmp	r3, #0
 800b636:	f000 8272 	beq.w	800bb1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	4798      	blx	r3
 800b642:	e26c      	b.n	800bb1e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4a43      	ldr	r2, [pc, #268]	@ (800b758 <HAL_DMA_IRQHandler+0xa48>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d022      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a42      	ldr	r2, [pc, #264]	@ (800b75c <HAL_DMA_IRQHandler+0xa4c>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d01d      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4a40      	ldr	r2, [pc, #256]	@ (800b760 <HAL_DMA_IRQHandler+0xa50>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d018      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	4a3f      	ldr	r2, [pc, #252]	@ (800b764 <HAL_DMA_IRQHandler+0xa54>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d013      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a3d      	ldr	r2, [pc, #244]	@ (800b768 <HAL_DMA_IRQHandler+0xa58>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d00e      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a3c      	ldr	r2, [pc, #240]	@ (800b76c <HAL_DMA_IRQHandler+0xa5c>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d009      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a3a      	ldr	r2, [pc, #232]	@ (800b770 <HAL_DMA_IRQHandler+0xa60>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d004      	beq.n	800b694 <HAL_DMA_IRQHandler+0x984>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a39      	ldr	r2, [pc, #228]	@ (800b774 <HAL_DMA_IRQHandler+0xa64>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d101      	bne.n	800b698 <HAL_DMA_IRQHandler+0x988>
 800b694:	2301      	movs	r3, #1
 800b696:	e000      	b.n	800b69a <HAL_DMA_IRQHandler+0x98a>
 800b698:	2300      	movs	r3, #0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	f000 823f 	beq.w	800bb1e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6ac:	f003 031f 	and.w	r3, r3, #31
 800b6b0:	2204      	movs	r2, #4
 800b6b2:	409a      	lsls	r2, r3
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f000 80cd 	beq.w	800b858 <HAL_DMA_IRQHandler+0xb48>
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	f003 0304 	and.w	r3, r3, #4
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	f000 80c7 	beq.w	800b858 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6ce:	f003 031f 	and.w	r3, r3, #31
 800b6d2:	2204      	movs	r2, #4
 800b6d4:	409a      	lsls	r2, r3
 800b6d6:	69fb      	ldr	r3, [r7, #28]
 800b6d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b6da:	693b      	ldr	r3, [r7, #16]
 800b6dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d049      	beq.n	800b778 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d109      	bne.n	800b702 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	f000 8210 	beq.w	800bb18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b700:	e20a      	b.n	800bb18 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b706:	2b00      	cmp	r3, #0
 800b708:	f000 8206 	beq.w	800bb18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b714:	e200      	b.n	800bb18 <HAL_DMA_IRQHandler+0xe08>
 800b716:	bf00      	nop
 800b718:	40020010 	.word	0x40020010
 800b71c:	40020028 	.word	0x40020028
 800b720:	40020040 	.word	0x40020040
 800b724:	40020058 	.word	0x40020058
 800b728:	40020070 	.word	0x40020070
 800b72c:	40020088 	.word	0x40020088
 800b730:	400200a0 	.word	0x400200a0
 800b734:	400200b8 	.word	0x400200b8
 800b738:	40020410 	.word	0x40020410
 800b73c:	40020428 	.word	0x40020428
 800b740:	40020440 	.word	0x40020440
 800b744:	40020458 	.word	0x40020458
 800b748:	40020470 	.word	0x40020470
 800b74c:	40020488 	.word	0x40020488
 800b750:	400204a0 	.word	0x400204a0
 800b754:	400204b8 	.word	0x400204b8
 800b758:	58025408 	.word	0x58025408
 800b75c:	5802541c 	.word	0x5802541c
 800b760:	58025430 	.word	0x58025430
 800b764:	58025444 	.word	0x58025444
 800b768:	58025458 	.word	0x58025458
 800b76c:	5802546c 	.word	0x5802546c
 800b770:	58025480 	.word	0x58025480
 800b774:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	f003 0320 	and.w	r3, r3, #32
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d160      	bne.n	800b844 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	4a7f      	ldr	r2, [pc, #508]	@ (800b984 <HAL_DMA_IRQHandler+0xc74>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d04a      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4a7d      	ldr	r2, [pc, #500]	@ (800b988 <HAL_DMA_IRQHandler+0xc78>)
 800b792:	4293      	cmp	r3, r2
 800b794:	d045      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4a7c      	ldr	r2, [pc, #496]	@ (800b98c <HAL_DMA_IRQHandler+0xc7c>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d040      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a7a      	ldr	r2, [pc, #488]	@ (800b990 <HAL_DMA_IRQHandler+0xc80>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d03b      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	4a79      	ldr	r2, [pc, #484]	@ (800b994 <HAL_DMA_IRQHandler+0xc84>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d036      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4a77      	ldr	r2, [pc, #476]	@ (800b998 <HAL_DMA_IRQHandler+0xc88>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d031      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	4a76      	ldr	r2, [pc, #472]	@ (800b99c <HAL_DMA_IRQHandler+0xc8c>)
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d02c      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4a74      	ldr	r2, [pc, #464]	@ (800b9a0 <HAL_DMA_IRQHandler+0xc90>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d027      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a73      	ldr	r2, [pc, #460]	@ (800b9a4 <HAL_DMA_IRQHandler+0xc94>)
 800b7d8:	4293      	cmp	r3, r2
 800b7da:	d022      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4a71      	ldr	r2, [pc, #452]	@ (800b9a8 <HAL_DMA_IRQHandler+0xc98>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d01d      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	4a70      	ldr	r2, [pc, #448]	@ (800b9ac <HAL_DMA_IRQHandler+0xc9c>)
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d018      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4a6e      	ldr	r2, [pc, #440]	@ (800b9b0 <HAL_DMA_IRQHandler+0xca0>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d013      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4a6d      	ldr	r2, [pc, #436]	@ (800b9b4 <HAL_DMA_IRQHandler+0xca4>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d00e      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a6b      	ldr	r2, [pc, #428]	@ (800b9b8 <HAL_DMA_IRQHandler+0xca8>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d009      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	4a6a      	ldr	r2, [pc, #424]	@ (800b9bc <HAL_DMA_IRQHandler+0xcac>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d004      	beq.n	800b822 <HAL_DMA_IRQHandler+0xb12>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	4a68      	ldr	r2, [pc, #416]	@ (800b9c0 <HAL_DMA_IRQHandler+0xcb0>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d108      	bne.n	800b834 <HAL_DMA_IRQHandler+0xb24>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f022 0208 	bic.w	r2, r2, #8
 800b830:	601a      	str	r2, [r3, #0]
 800b832:	e007      	b.n	800b844 <HAL_DMA_IRQHandler+0xb34>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f022 0204 	bic.w	r2, r2, #4
 800b842:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b848:	2b00      	cmp	r3, #0
 800b84a:	f000 8165 	beq.w	800bb18 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b856:	e15f      	b.n	800bb18 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b85c:	f003 031f 	and.w	r3, r3, #31
 800b860:	2202      	movs	r2, #2
 800b862:	409a      	lsls	r2, r3
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	4013      	ands	r3, r2
 800b868:	2b00      	cmp	r3, #0
 800b86a:	f000 80c5 	beq.w	800b9f8 <HAL_DMA_IRQHandler+0xce8>
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	f003 0302 	and.w	r3, r3, #2
 800b874:	2b00      	cmp	r3, #0
 800b876:	f000 80bf 	beq.w	800b9f8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b87e:	f003 031f 	and.w	r3, r3, #31
 800b882:	2202      	movs	r2, #2
 800b884:	409a      	lsls	r2, r3
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b890:	2b00      	cmp	r3, #0
 800b892:	d018      	beq.n	800b8c6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d109      	bne.n	800b8b2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 813a 	beq.w	800bb1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b8b0:	e134      	b.n	800bb1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f000 8130 	beq.w	800bb1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b8c4:	e12a      	b.n	800bb1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800b8c6:	693b      	ldr	r3, [r7, #16]
 800b8c8:	f003 0320 	and.w	r3, r3, #32
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	f040 8089 	bne.w	800b9e4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	4a2b      	ldr	r2, [pc, #172]	@ (800b984 <HAL_DMA_IRQHandler+0xc74>)
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	d04a      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a29      	ldr	r2, [pc, #164]	@ (800b988 <HAL_DMA_IRQHandler+0xc78>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d045      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	4a28      	ldr	r2, [pc, #160]	@ (800b98c <HAL_DMA_IRQHandler+0xc7c>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d040      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	4a26      	ldr	r2, [pc, #152]	@ (800b990 <HAL_DMA_IRQHandler+0xc80>)
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	d03b      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4a25      	ldr	r2, [pc, #148]	@ (800b994 <HAL_DMA_IRQHandler+0xc84>)
 800b900:	4293      	cmp	r3, r2
 800b902:	d036      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	4a23      	ldr	r2, [pc, #140]	@ (800b998 <HAL_DMA_IRQHandler+0xc88>)
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d031      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	4a22      	ldr	r2, [pc, #136]	@ (800b99c <HAL_DMA_IRQHandler+0xc8c>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d02c      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a20      	ldr	r2, [pc, #128]	@ (800b9a0 <HAL_DMA_IRQHandler+0xc90>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d027      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	4a1f      	ldr	r2, [pc, #124]	@ (800b9a4 <HAL_DMA_IRQHandler+0xc94>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d022      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4a1d      	ldr	r2, [pc, #116]	@ (800b9a8 <HAL_DMA_IRQHandler+0xc98>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d01d      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a1c      	ldr	r2, [pc, #112]	@ (800b9ac <HAL_DMA_IRQHandler+0xc9c>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d018      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a1a      	ldr	r2, [pc, #104]	@ (800b9b0 <HAL_DMA_IRQHandler+0xca0>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d013      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a19      	ldr	r2, [pc, #100]	@ (800b9b4 <HAL_DMA_IRQHandler+0xca4>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d00e      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a17      	ldr	r2, [pc, #92]	@ (800b9b8 <HAL_DMA_IRQHandler+0xca8>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d009      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a16      	ldr	r2, [pc, #88]	@ (800b9bc <HAL_DMA_IRQHandler+0xcac>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d004      	beq.n	800b972 <HAL_DMA_IRQHandler+0xc62>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a14      	ldr	r2, [pc, #80]	@ (800b9c0 <HAL_DMA_IRQHandler+0xcb0>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d128      	bne.n	800b9c4 <HAL_DMA_IRQHandler+0xcb4>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f022 0214 	bic.w	r2, r2, #20
 800b980:	601a      	str	r2, [r3, #0]
 800b982:	e027      	b.n	800b9d4 <HAL_DMA_IRQHandler+0xcc4>
 800b984:	40020010 	.word	0x40020010
 800b988:	40020028 	.word	0x40020028
 800b98c:	40020040 	.word	0x40020040
 800b990:	40020058 	.word	0x40020058
 800b994:	40020070 	.word	0x40020070
 800b998:	40020088 	.word	0x40020088
 800b99c:	400200a0 	.word	0x400200a0
 800b9a0:	400200b8 	.word	0x400200b8
 800b9a4:	40020410 	.word	0x40020410
 800b9a8:	40020428 	.word	0x40020428
 800b9ac:	40020440 	.word	0x40020440
 800b9b0:	40020458 	.word	0x40020458
 800b9b4:	40020470 	.word	0x40020470
 800b9b8:	40020488 	.word	0x40020488
 800b9bc:	400204a0 	.word	0x400204a0
 800b9c0:	400204b8 	.word	0x400204b8
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	681a      	ldr	r2, [r3, #0]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f022 020a 	bic.w	r2, r2, #10
 800b9d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2201      	movs	r2, #1
 800b9d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	f000 8097 	beq.w	800bb1c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800b9f6:	e091      	b.n	800bb1c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b9fc:	f003 031f 	and.w	r3, r3, #31
 800ba00:	2208      	movs	r2, #8
 800ba02:	409a      	lsls	r2, r3
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	4013      	ands	r3, r2
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f000 8088 	beq.w	800bb1e <HAL_DMA_IRQHandler+0xe0e>
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	f003 0308 	and.w	r3, r3, #8
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f000 8082 	beq.w	800bb1e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	4a41      	ldr	r2, [pc, #260]	@ (800bb24 <HAL_DMA_IRQHandler+0xe14>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d04a      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	4a3f      	ldr	r2, [pc, #252]	@ (800bb28 <HAL_DMA_IRQHandler+0xe18>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d045      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	4a3e      	ldr	r2, [pc, #248]	@ (800bb2c <HAL_DMA_IRQHandler+0xe1c>)
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d040      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a3c      	ldr	r2, [pc, #240]	@ (800bb30 <HAL_DMA_IRQHandler+0xe20>)
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	d03b      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a3b      	ldr	r2, [pc, #236]	@ (800bb34 <HAL_DMA_IRQHandler+0xe24>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d036      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a39      	ldr	r2, [pc, #228]	@ (800bb38 <HAL_DMA_IRQHandler+0xe28>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d031      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a38      	ldr	r2, [pc, #224]	@ (800bb3c <HAL_DMA_IRQHandler+0xe2c>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d02c      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a36      	ldr	r2, [pc, #216]	@ (800bb40 <HAL_DMA_IRQHandler+0xe30>)
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d027      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4a35      	ldr	r2, [pc, #212]	@ (800bb44 <HAL_DMA_IRQHandler+0xe34>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d022      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	4a33      	ldr	r2, [pc, #204]	@ (800bb48 <HAL_DMA_IRQHandler+0xe38>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d01d      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4a32      	ldr	r2, [pc, #200]	@ (800bb4c <HAL_DMA_IRQHandler+0xe3c>)
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d018      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4a30      	ldr	r2, [pc, #192]	@ (800bb50 <HAL_DMA_IRQHandler+0xe40>)
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d013      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a2f      	ldr	r2, [pc, #188]	@ (800bb54 <HAL_DMA_IRQHandler+0xe44>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d00e      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4a2d      	ldr	r2, [pc, #180]	@ (800bb58 <HAL_DMA_IRQHandler+0xe48>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d009      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4a2c      	ldr	r2, [pc, #176]	@ (800bb5c <HAL_DMA_IRQHandler+0xe4c>)
 800baac:	4293      	cmp	r3, r2
 800baae:	d004      	beq.n	800baba <HAL_DMA_IRQHandler+0xdaa>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	4a2a      	ldr	r2, [pc, #168]	@ (800bb60 <HAL_DMA_IRQHandler+0xe50>)
 800bab6:	4293      	cmp	r3, r2
 800bab8:	d108      	bne.n	800bacc <HAL_DMA_IRQHandler+0xdbc>
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f022 021c 	bic.w	r2, r2, #28
 800bac8:	601a      	str	r2, [r3, #0]
 800baca:	e007      	b.n	800badc <HAL_DMA_IRQHandler+0xdcc>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681a      	ldr	r2, [r3, #0]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f022 020e 	bic.w	r2, r2, #14
 800bada:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bae0:	f003 031f 	and.w	r3, r3, #31
 800bae4:	2201      	movs	r2, #1
 800bae6:	409a      	lsls	r2, r3
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2201      	movs	r2, #1
 800baf0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2201      	movs	r2, #1
 800baf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d009      	beq.n	800bb1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	4798      	blx	r3
 800bb12:	e004      	b.n	800bb1e <HAL_DMA_IRQHandler+0xe0e>
          return;
 800bb14:	bf00      	nop
 800bb16:	e002      	b.n	800bb1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800bb18:	bf00      	nop
 800bb1a:	e000      	b.n	800bb1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800bb1c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800bb1e:	3728      	adds	r7, #40	@ 0x28
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}
 800bb24:	40020010 	.word	0x40020010
 800bb28:	40020028 	.word	0x40020028
 800bb2c:	40020040 	.word	0x40020040
 800bb30:	40020058 	.word	0x40020058
 800bb34:	40020070 	.word	0x40020070
 800bb38:	40020088 	.word	0x40020088
 800bb3c:	400200a0 	.word	0x400200a0
 800bb40:	400200b8 	.word	0x400200b8
 800bb44:	40020410 	.word	0x40020410
 800bb48:	40020428 	.word	0x40020428
 800bb4c:	40020440 	.word	0x40020440
 800bb50:	40020458 	.word	0x40020458
 800bb54:	40020470 	.word	0x40020470
 800bb58:	40020488 	.word	0x40020488
 800bb5c:	400204a0 	.word	0x400204a0
 800bb60:	400204b8 	.word	0x400204b8

0800bb64 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b083      	sub	sp, #12
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b087      	sub	sp, #28
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb8e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb94:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a7f      	ldr	r2, [pc, #508]	@ (800bd98 <DMA_SetConfig+0x21c>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d072      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	4a7d      	ldr	r2, [pc, #500]	@ (800bd9c <DMA_SetConfig+0x220>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d06d      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4a7c      	ldr	r2, [pc, #496]	@ (800bda0 <DMA_SetConfig+0x224>)
 800bbb0:	4293      	cmp	r3, r2
 800bbb2:	d068      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a7a      	ldr	r2, [pc, #488]	@ (800bda4 <DMA_SetConfig+0x228>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d063      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a79      	ldr	r2, [pc, #484]	@ (800bda8 <DMA_SetConfig+0x22c>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d05e      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a77      	ldr	r2, [pc, #476]	@ (800bdac <DMA_SetConfig+0x230>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d059      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a76      	ldr	r2, [pc, #472]	@ (800bdb0 <DMA_SetConfig+0x234>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d054      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	4a74      	ldr	r2, [pc, #464]	@ (800bdb4 <DMA_SetConfig+0x238>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d04f      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a73      	ldr	r2, [pc, #460]	@ (800bdb8 <DMA_SetConfig+0x23c>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d04a      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a71      	ldr	r2, [pc, #452]	@ (800bdbc <DMA_SetConfig+0x240>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d045      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a70      	ldr	r2, [pc, #448]	@ (800bdc0 <DMA_SetConfig+0x244>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d040      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a6e      	ldr	r2, [pc, #440]	@ (800bdc4 <DMA_SetConfig+0x248>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d03b      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a6d      	ldr	r2, [pc, #436]	@ (800bdc8 <DMA_SetConfig+0x24c>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d036      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a6b      	ldr	r2, [pc, #428]	@ (800bdcc <DMA_SetConfig+0x250>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d031      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a6a      	ldr	r2, [pc, #424]	@ (800bdd0 <DMA_SetConfig+0x254>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d02c      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	4a68      	ldr	r2, [pc, #416]	@ (800bdd4 <DMA_SetConfig+0x258>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d027      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	4a67      	ldr	r2, [pc, #412]	@ (800bdd8 <DMA_SetConfig+0x25c>)
 800bc3c:	4293      	cmp	r3, r2
 800bc3e:	d022      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4a65      	ldr	r2, [pc, #404]	@ (800bddc <DMA_SetConfig+0x260>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d01d      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	4a64      	ldr	r2, [pc, #400]	@ (800bde0 <DMA_SetConfig+0x264>)
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d018      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	4a62      	ldr	r2, [pc, #392]	@ (800bde4 <DMA_SetConfig+0x268>)
 800bc5a:	4293      	cmp	r3, r2
 800bc5c:	d013      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4a61      	ldr	r2, [pc, #388]	@ (800bde8 <DMA_SetConfig+0x26c>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d00e      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	4a5f      	ldr	r2, [pc, #380]	@ (800bdec <DMA_SetConfig+0x270>)
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d009      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4a5e      	ldr	r2, [pc, #376]	@ (800bdf0 <DMA_SetConfig+0x274>)
 800bc78:	4293      	cmp	r3, r2
 800bc7a:	d004      	beq.n	800bc86 <DMA_SetConfig+0x10a>
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a5c      	ldr	r2, [pc, #368]	@ (800bdf4 <DMA_SetConfig+0x278>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d101      	bne.n	800bc8a <DMA_SetConfig+0x10e>
 800bc86:	2301      	movs	r3, #1
 800bc88:	e000      	b.n	800bc8c <DMA_SetConfig+0x110>
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d00d      	beq.n	800bcac <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc94:	68fa      	ldr	r2, [r7, #12]
 800bc96:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800bc98:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d004      	beq.n	800bcac <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bca6:	68fa      	ldr	r2, [r7, #12]
 800bca8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800bcaa:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a39      	ldr	r2, [pc, #228]	@ (800bd98 <DMA_SetConfig+0x21c>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d04a      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4a38      	ldr	r2, [pc, #224]	@ (800bd9c <DMA_SetConfig+0x220>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d045      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	4a36      	ldr	r2, [pc, #216]	@ (800bda0 <DMA_SetConfig+0x224>)
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d040      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	4a35      	ldr	r2, [pc, #212]	@ (800bda4 <DMA_SetConfig+0x228>)
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d03b      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	4a33      	ldr	r2, [pc, #204]	@ (800bda8 <DMA_SetConfig+0x22c>)
 800bcda:	4293      	cmp	r3, r2
 800bcdc:	d036      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a32      	ldr	r2, [pc, #200]	@ (800bdac <DMA_SetConfig+0x230>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d031      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a30      	ldr	r2, [pc, #192]	@ (800bdb0 <DMA_SetConfig+0x234>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d02c      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	4a2f      	ldr	r2, [pc, #188]	@ (800bdb4 <DMA_SetConfig+0x238>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d027      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a2d      	ldr	r2, [pc, #180]	@ (800bdb8 <DMA_SetConfig+0x23c>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d022      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a2c      	ldr	r2, [pc, #176]	@ (800bdbc <DMA_SetConfig+0x240>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d01d      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a2a      	ldr	r2, [pc, #168]	@ (800bdc0 <DMA_SetConfig+0x244>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d018      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4a29      	ldr	r2, [pc, #164]	@ (800bdc4 <DMA_SetConfig+0x248>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d013      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	4a27      	ldr	r2, [pc, #156]	@ (800bdc8 <DMA_SetConfig+0x24c>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d00e      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a26      	ldr	r2, [pc, #152]	@ (800bdcc <DMA_SetConfig+0x250>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d009      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	4a24      	ldr	r2, [pc, #144]	@ (800bdd0 <DMA_SetConfig+0x254>)
 800bd3e:	4293      	cmp	r3, r2
 800bd40:	d004      	beq.n	800bd4c <DMA_SetConfig+0x1d0>
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	4a23      	ldr	r2, [pc, #140]	@ (800bdd4 <DMA_SetConfig+0x258>)
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d101      	bne.n	800bd50 <DMA_SetConfig+0x1d4>
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	e000      	b.n	800bd52 <DMA_SetConfig+0x1d6>
 800bd50:	2300      	movs	r3, #0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d059      	beq.n	800be0a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd5a:	f003 031f 	and.w	r3, r3, #31
 800bd5e:	223f      	movs	r2, #63	@ 0x3f
 800bd60:	409a      	lsls	r2, r3
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800bd74:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	683a      	ldr	r2, [r7, #0]
 800bd7c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	2b40      	cmp	r3, #64	@ 0x40
 800bd84:	d138      	bne.n	800bdf8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	68ba      	ldr	r2, [r7, #8]
 800bd94:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800bd96:	e086      	b.n	800bea6 <DMA_SetConfig+0x32a>
 800bd98:	40020010 	.word	0x40020010
 800bd9c:	40020028 	.word	0x40020028
 800bda0:	40020040 	.word	0x40020040
 800bda4:	40020058 	.word	0x40020058
 800bda8:	40020070 	.word	0x40020070
 800bdac:	40020088 	.word	0x40020088
 800bdb0:	400200a0 	.word	0x400200a0
 800bdb4:	400200b8 	.word	0x400200b8
 800bdb8:	40020410 	.word	0x40020410
 800bdbc:	40020428 	.word	0x40020428
 800bdc0:	40020440 	.word	0x40020440
 800bdc4:	40020458 	.word	0x40020458
 800bdc8:	40020470 	.word	0x40020470
 800bdcc:	40020488 	.word	0x40020488
 800bdd0:	400204a0 	.word	0x400204a0
 800bdd4:	400204b8 	.word	0x400204b8
 800bdd8:	58025408 	.word	0x58025408
 800bddc:	5802541c 	.word	0x5802541c
 800bde0:	58025430 	.word	0x58025430
 800bde4:	58025444 	.word	0x58025444
 800bde8:	58025458 	.word	0x58025458
 800bdec:	5802546c 	.word	0x5802546c
 800bdf0:	58025480 	.word	0x58025480
 800bdf4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	68ba      	ldr	r2, [r7, #8]
 800bdfe:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	60da      	str	r2, [r3, #12]
}
 800be08:	e04d      	b.n	800bea6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4a29      	ldr	r2, [pc, #164]	@ (800beb4 <DMA_SetConfig+0x338>)
 800be10:	4293      	cmp	r3, r2
 800be12:	d022      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	4a27      	ldr	r2, [pc, #156]	@ (800beb8 <DMA_SetConfig+0x33c>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d01d      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4a26      	ldr	r2, [pc, #152]	@ (800bebc <DMA_SetConfig+0x340>)
 800be24:	4293      	cmp	r3, r2
 800be26:	d018      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	4a24      	ldr	r2, [pc, #144]	@ (800bec0 <DMA_SetConfig+0x344>)
 800be2e:	4293      	cmp	r3, r2
 800be30:	d013      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	4a23      	ldr	r2, [pc, #140]	@ (800bec4 <DMA_SetConfig+0x348>)
 800be38:	4293      	cmp	r3, r2
 800be3a:	d00e      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	4a21      	ldr	r2, [pc, #132]	@ (800bec8 <DMA_SetConfig+0x34c>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d009      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	4a20      	ldr	r2, [pc, #128]	@ (800becc <DMA_SetConfig+0x350>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d004      	beq.n	800be5a <DMA_SetConfig+0x2de>
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	4a1e      	ldr	r2, [pc, #120]	@ (800bed0 <DMA_SetConfig+0x354>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d101      	bne.n	800be5e <DMA_SetConfig+0x2e2>
 800be5a:	2301      	movs	r3, #1
 800be5c:	e000      	b.n	800be60 <DMA_SetConfig+0x2e4>
 800be5e:	2300      	movs	r3, #0
 800be60:	2b00      	cmp	r3, #0
 800be62:	d020      	beq.n	800bea6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800be68:	f003 031f 	and.w	r3, r3, #31
 800be6c:	2201      	movs	r2, #1
 800be6e:	409a      	lsls	r2, r3
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	683a      	ldr	r2, [r7, #0]
 800be7a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	2b40      	cmp	r3, #64	@ 0x40
 800be82:	d108      	bne.n	800be96 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	687a      	ldr	r2, [r7, #4]
 800be8a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	68ba      	ldr	r2, [r7, #8]
 800be92:	60da      	str	r2, [r3, #12]
}
 800be94:	e007      	b.n	800bea6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	68ba      	ldr	r2, [r7, #8]
 800be9c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	60da      	str	r2, [r3, #12]
}
 800bea6:	bf00      	nop
 800bea8:	371c      	adds	r7, #28
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr
 800beb2:	bf00      	nop
 800beb4:	58025408 	.word	0x58025408
 800beb8:	5802541c 	.word	0x5802541c
 800bebc:	58025430 	.word	0x58025430
 800bec0:	58025444 	.word	0x58025444
 800bec4:	58025458 	.word	0x58025458
 800bec8:	5802546c 	.word	0x5802546c
 800becc:	58025480 	.word	0x58025480
 800bed0:	58025494 	.word	0x58025494

0800bed4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b085      	sub	sp, #20
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	4a42      	ldr	r2, [pc, #264]	@ (800bfec <DMA_CalcBaseAndBitshift+0x118>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d04a      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	4a41      	ldr	r2, [pc, #260]	@ (800bff0 <DMA_CalcBaseAndBitshift+0x11c>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d045      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	4a3f      	ldr	r2, [pc, #252]	@ (800bff4 <DMA_CalcBaseAndBitshift+0x120>)
 800bef6:	4293      	cmp	r3, r2
 800bef8:	d040      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	4a3e      	ldr	r2, [pc, #248]	@ (800bff8 <DMA_CalcBaseAndBitshift+0x124>)
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d03b      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4a3c      	ldr	r2, [pc, #240]	@ (800bffc <DMA_CalcBaseAndBitshift+0x128>)
 800bf0a:	4293      	cmp	r3, r2
 800bf0c:	d036      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	4a3b      	ldr	r2, [pc, #236]	@ (800c000 <DMA_CalcBaseAndBitshift+0x12c>)
 800bf14:	4293      	cmp	r3, r2
 800bf16:	d031      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	4a39      	ldr	r2, [pc, #228]	@ (800c004 <DMA_CalcBaseAndBitshift+0x130>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d02c      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4a38      	ldr	r2, [pc, #224]	@ (800c008 <DMA_CalcBaseAndBitshift+0x134>)
 800bf28:	4293      	cmp	r3, r2
 800bf2a:	d027      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	4a36      	ldr	r2, [pc, #216]	@ (800c00c <DMA_CalcBaseAndBitshift+0x138>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d022      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4a35      	ldr	r2, [pc, #212]	@ (800c010 <DMA_CalcBaseAndBitshift+0x13c>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d01d      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	4a33      	ldr	r2, [pc, #204]	@ (800c014 <DMA_CalcBaseAndBitshift+0x140>)
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d018      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4a32      	ldr	r2, [pc, #200]	@ (800c018 <DMA_CalcBaseAndBitshift+0x144>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d013      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a30      	ldr	r2, [pc, #192]	@ (800c01c <DMA_CalcBaseAndBitshift+0x148>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d00e      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4a2f      	ldr	r2, [pc, #188]	@ (800c020 <DMA_CalcBaseAndBitshift+0x14c>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d009      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a2d      	ldr	r2, [pc, #180]	@ (800c024 <DMA_CalcBaseAndBitshift+0x150>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	d004      	beq.n	800bf7c <DMA_CalcBaseAndBitshift+0xa8>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4a2c      	ldr	r2, [pc, #176]	@ (800c028 <DMA_CalcBaseAndBitshift+0x154>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d101      	bne.n	800bf80 <DMA_CalcBaseAndBitshift+0xac>
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	e000      	b.n	800bf82 <DMA_CalcBaseAndBitshift+0xae>
 800bf80:	2300      	movs	r3, #0
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d024      	beq.n	800bfd0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	b2db      	uxtb	r3, r3
 800bf8c:	3b10      	subs	r3, #16
 800bf8e:	4a27      	ldr	r2, [pc, #156]	@ (800c02c <DMA_CalcBaseAndBitshift+0x158>)
 800bf90:	fba2 2303 	umull	r2, r3, r2, r3
 800bf94:	091b      	lsrs	r3, r3, #4
 800bf96:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f003 0307 	and.w	r3, r3, #7
 800bf9e:	4a24      	ldr	r2, [pc, #144]	@ (800c030 <DMA_CalcBaseAndBitshift+0x15c>)
 800bfa0:	5cd3      	ldrb	r3, [r2, r3]
 800bfa2:	461a      	mov	r2, r3
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2b03      	cmp	r3, #3
 800bfac:	d908      	bls.n	800bfc0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	4b1f      	ldr	r3, [pc, #124]	@ (800c034 <DMA_CalcBaseAndBitshift+0x160>)
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	1d1a      	adds	r2, r3, #4
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	659a      	str	r2, [r3, #88]	@ 0x58
 800bfbe:	e00d      	b.n	800bfdc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	461a      	mov	r2, r3
 800bfc6:	4b1b      	ldr	r3, [pc, #108]	@ (800c034 <DMA_CalcBaseAndBitshift+0x160>)
 800bfc8:	4013      	ands	r3, r2
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	6593      	str	r3, [r2, #88]	@ 0x58
 800bfce:	e005      	b.n	800bfdc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	3714      	adds	r7, #20
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfea:	4770      	bx	lr
 800bfec:	40020010 	.word	0x40020010
 800bff0:	40020028 	.word	0x40020028
 800bff4:	40020040 	.word	0x40020040
 800bff8:	40020058 	.word	0x40020058
 800bffc:	40020070 	.word	0x40020070
 800c000:	40020088 	.word	0x40020088
 800c004:	400200a0 	.word	0x400200a0
 800c008:	400200b8 	.word	0x400200b8
 800c00c:	40020410 	.word	0x40020410
 800c010:	40020428 	.word	0x40020428
 800c014:	40020440 	.word	0x40020440
 800c018:	40020458 	.word	0x40020458
 800c01c:	40020470 	.word	0x40020470
 800c020:	40020488 	.word	0x40020488
 800c024:	400204a0 	.word	0x400204a0
 800c028:	400204b8 	.word	0x400204b8
 800c02c:	aaaaaaab 	.word	0xaaaaaaab
 800c030:	0802a374 	.word	0x0802a374
 800c034:	fffffc00 	.word	0xfffffc00

0800c038 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800c038:	b480      	push	{r7}
 800c03a:	b085      	sub	sp, #20
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c040:	2300      	movs	r3, #0
 800c042:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	699b      	ldr	r3, [r3, #24]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d120      	bne.n	800c08e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c050:	2b03      	cmp	r3, #3
 800c052:	d858      	bhi.n	800c106 <DMA_CheckFifoParam+0xce>
 800c054:	a201      	add	r2, pc, #4	@ (adr r2, 800c05c <DMA_CheckFifoParam+0x24>)
 800c056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c05a:	bf00      	nop
 800c05c:	0800c06d 	.word	0x0800c06d
 800c060:	0800c07f 	.word	0x0800c07f
 800c064:	0800c06d 	.word	0x0800c06d
 800c068:	0800c107 	.word	0x0800c107
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c070:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c074:	2b00      	cmp	r3, #0
 800c076:	d048      	beq.n	800c10a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800c078:	2301      	movs	r3, #1
 800c07a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800c07c:	e045      	b.n	800c10a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c082:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800c086:	d142      	bne.n	800c10e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800c088:	2301      	movs	r3, #1
 800c08a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800c08c:	e03f      	b.n	800c10e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	699b      	ldr	r3, [r3, #24]
 800c092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c096:	d123      	bne.n	800c0e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c09c:	2b03      	cmp	r3, #3
 800c09e:	d838      	bhi.n	800c112 <DMA_CheckFifoParam+0xda>
 800c0a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c0a8 <DMA_CheckFifoParam+0x70>)
 800c0a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a6:	bf00      	nop
 800c0a8:	0800c0b9 	.word	0x0800c0b9
 800c0ac:	0800c0bf 	.word	0x0800c0bf
 800c0b0:	0800c0b9 	.word	0x0800c0b9
 800c0b4:	0800c0d1 	.word	0x0800c0d1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800c0b8:	2301      	movs	r3, #1
 800c0ba:	73fb      	strb	r3, [r7, #15]
        break;
 800c0bc:	e030      	b.n	800c120 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d025      	beq.n	800c116 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800c0ce:	e022      	b.n	800c116 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800c0d8:	d11f      	bne.n	800c11a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800c0da:	2301      	movs	r3, #1
 800c0dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800c0de:	e01c      	b.n	800c11a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0e4:	2b02      	cmp	r3, #2
 800c0e6:	d902      	bls.n	800c0ee <DMA_CheckFifoParam+0xb6>
 800c0e8:	2b03      	cmp	r3, #3
 800c0ea:	d003      	beq.n	800c0f4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800c0ec:	e018      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	73fb      	strb	r3, [r7, #15]
        break;
 800c0f2:	e015      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d00e      	beq.n	800c11e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800c100:	2301      	movs	r3, #1
 800c102:	73fb      	strb	r3, [r7, #15]
    break;
 800c104:	e00b      	b.n	800c11e <DMA_CheckFifoParam+0xe6>
        break;
 800c106:	bf00      	nop
 800c108:	e00a      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        break;
 800c10a:	bf00      	nop
 800c10c:	e008      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        break;
 800c10e:	bf00      	nop
 800c110:	e006      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        break;
 800c112:	bf00      	nop
 800c114:	e004      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        break;
 800c116:	bf00      	nop
 800c118:	e002      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
        break;
 800c11a:	bf00      	nop
 800c11c:	e000      	b.n	800c120 <DMA_CheckFifoParam+0xe8>
    break;
 800c11e:	bf00      	nop
    }
  }

  return status;
 800c120:	7bfb      	ldrb	r3, [r7, #15]
}
 800c122:	4618      	mov	r0, r3
 800c124:	3714      	adds	r7, #20
 800c126:	46bd      	mov	sp, r7
 800c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop

0800c130 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c130:	b480      	push	{r7}
 800c132:	b085      	sub	sp, #20
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a38      	ldr	r2, [pc, #224]	@ (800c224 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d022      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a36      	ldr	r2, [pc, #216]	@ (800c228 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d01d      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a35      	ldr	r2, [pc, #212]	@ (800c22c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d018      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	4a33      	ldr	r2, [pc, #204]	@ (800c230 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800c162:	4293      	cmp	r3, r2
 800c164:	d013      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a32      	ldr	r2, [pc, #200]	@ (800c234 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d00e      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a30      	ldr	r2, [pc, #192]	@ (800c238 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d009      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	4a2f      	ldr	r2, [pc, #188]	@ (800c23c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800c180:	4293      	cmp	r3, r2
 800c182:	d004      	beq.n	800c18e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4a2d      	ldr	r2, [pc, #180]	@ (800c240 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800c18a:	4293      	cmp	r3, r2
 800c18c:	d101      	bne.n	800c192 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800c18e:	2301      	movs	r3, #1
 800c190:	e000      	b.n	800c194 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800c192:	2300      	movs	r3, #0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d01a      	beq.n	800c1ce <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	3b08      	subs	r3, #8
 800c1a0:	4a28      	ldr	r2, [pc, #160]	@ (800c244 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800c1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c1a6:	091b      	lsrs	r3, r3, #4
 800c1a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800c1aa:	68fa      	ldr	r2, [r7, #12]
 800c1ac:	4b26      	ldr	r3, [pc, #152]	@ (800c248 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800c1ae:	4413      	add	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	4a24      	ldr	r2, [pc, #144]	@ (800c24c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800c1bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f003 031f 	and.w	r3, r3, #31
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	409a      	lsls	r2, r3
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800c1cc:	e024      	b.n	800c218 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	b2db      	uxtb	r3, r3
 800c1d4:	3b10      	subs	r3, #16
 800c1d6:	4a1e      	ldr	r2, [pc, #120]	@ (800c250 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800c1d8:	fba2 2303 	umull	r2, r3, r2, r3
 800c1dc:	091b      	lsrs	r3, r3, #4
 800c1de:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	4a1c      	ldr	r2, [pc, #112]	@ (800c254 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	d806      	bhi.n	800c1f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	4a1b      	ldr	r2, [pc, #108]	@ (800c258 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d902      	bls.n	800c1f6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	3308      	adds	r3, #8
 800c1f4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800c1f6:	68fa      	ldr	r2, [r7, #12]
 800c1f8:	4b18      	ldr	r3, [pc, #96]	@ (800c25c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800c1fa:	4413      	add	r3, r2
 800c1fc:	009b      	lsls	r3, r3, #2
 800c1fe:	461a      	mov	r2, r3
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	4a16      	ldr	r2, [pc, #88]	@ (800c260 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800c208:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	f003 031f 	and.w	r3, r3, #31
 800c210:	2201      	movs	r2, #1
 800c212:	409a      	lsls	r2, r3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800c218:	bf00      	nop
 800c21a:	3714      	adds	r7, #20
 800c21c:	46bd      	mov	sp, r7
 800c21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c222:	4770      	bx	lr
 800c224:	58025408 	.word	0x58025408
 800c228:	5802541c 	.word	0x5802541c
 800c22c:	58025430 	.word	0x58025430
 800c230:	58025444 	.word	0x58025444
 800c234:	58025458 	.word	0x58025458
 800c238:	5802546c 	.word	0x5802546c
 800c23c:	58025480 	.word	0x58025480
 800c240:	58025494 	.word	0x58025494
 800c244:	cccccccd 	.word	0xcccccccd
 800c248:	16009600 	.word	0x16009600
 800c24c:	58025880 	.word	0x58025880
 800c250:	aaaaaaab 	.word	0xaaaaaaab
 800c254:	400204b8 	.word	0x400204b8
 800c258:	4002040f 	.word	0x4002040f
 800c25c:	10008200 	.word	0x10008200
 800c260:	40020880 	.word	0x40020880

0800c264 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	b2db      	uxtb	r3, r3
 800c272:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d04a      	beq.n	800c310 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	2b08      	cmp	r3, #8
 800c27e:	d847      	bhi.n	800c310 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	4a25      	ldr	r2, [pc, #148]	@ (800c31c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800c286:	4293      	cmp	r3, r2
 800c288:	d022      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	4a24      	ldr	r2, [pc, #144]	@ (800c320 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800c290:	4293      	cmp	r3, r2
 800c292:	d01d      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	4a22      	ldr	r2, [pc, #136]	@ (800c324 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d018      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	4a21      	ldr	r2, [pc, #132]	@ (800c328 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	d013      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	4a1f      	ldr	r2, [pc, #124]	@ (800c32c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d00e      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	4a1e      	ldr	r2, [pc, #120]	@ (800c330 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d009      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4a1c      	ldr	r2, [pc, #112]	@ (800c334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d004      	beq.n	800c2d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4a1b      	ldr	r2, [pc, #108]	@ (800c338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d101      	bne.n	800c2d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	e000      	b.n	800c2d6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d00a      	beq.n	800c2f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800c2da:	68fa      	ldr	r2, [r7, #12]
 800c2dc:	4b17      	ldr	r3, [pc, #92]	@ (800c33c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800c2de:	4413      	add	r3, r2
 800c2e0:	009b      	lsls	r3, r3, #2
 800c2e2:	461a      	mov	r2, r3
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	4a15      	ldr	r2, [pc, #84]	@ (800c340 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800c2ec:	671a      	str	r2, [r3, #112]	@ 0x70
 800c2ee:	e009      	b.n	800c304 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c2f0:	68fa      	ldr	r2, [r7, #12]
 800c2f2:	4b14      	ldr	r3, [pc, #80]	@ (800c344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800c2f4:	4413      	add	r3, r2
 800c2f6:	009b      	lsls	r3, r3, #2
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	4a11      	ldr	r2, [pc, #68]	@ (800c348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800c302:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	3b01      	subs	r3, #1
 800c308:	2201      	movs	r2, #1
 800c30a:	409a      	lsls	r2, r3
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800c310:	bf00      	nop
 800c312:	3714      	adds	r7, #20
 800c314:	46bd      	mov	sp, r7
 800c316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31a:	4770      	bx	lr
 800c31c:	58025408 	.word	0x58025408
 800c320:	5802541c 	.word	0x5802541c
 800c324:	58025430 	.word	0x58025430
 800c328:	58025444 	.word	0x58025444
 800c32c:	58025458 	.word	0x58025458
 800c330:	5802546c 	.word	0x5802546c
 800c334:	58025480 	.word	0x58025480
 800c338:	58025494 	.word	0x58025494
 800c33c:	1600963f 	.word	0x1600963f
 800c340:	58025940 	.word	0x58025940
 800c344:	1000823f 	.word	0x1000823f
 800c348:	40020940 	.word	0x40020940

0800c34c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b084      	sub	sp, #16
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d101      	bne.n	800c35e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800c35a:	2301      	movs	r3, #1
 800c35c:	e0e3      	b.n	800c526 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c364:	2b00      	cmp	r3, #0
 800c366:	d106      	bne.n	800c376 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2220      	movs	r2, #32
 800c36c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f009 feef 	bl	8016154 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c376:	4b6e      	ldr	r3, [pc, #440]	@ (800c530 <HAL_ETH_Init+0x1e4>)
 800c378:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c37c:	4a6c      	ldr	r2, [pc, #432]	@ (800c530 <HAL_ETH_Init+0x1e4>)
 800c37e:	f043 0302 	orr.w	r3, r3, #2
 800c382:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800c386:	4b6a      	ldr	r3, [pc, #424]	@ (800c530 <HAL_ETH_Init+0x1e4>)
 800c388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c38c:	f003 0302 	and.w	r3, r3, #2
 800c390:	60bb      	str	r3, [r7, #8]
 800c392:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	7a1b      	ldrb	r3, [r3, #8]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d103      	bne.n	800c3a4 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800c39c:	2000      	movs	r0, #0
 800c39e:	f7fb fa21 	bl	80077e4 <HAL_SYSCFG_ETHInterfaceSelect>
 800c3a2:	e003      	b.n	800c3ac <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800c3a4:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800c3a8:	f7fb fa1c 	bl	80077e4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 800c3ac:	4b61      	ldr	r3, [pc, #388]	@ (800c534 <HAL_ETH_Init+0x1e8>)
 800c3ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	6812      	ldr	r2, [r2, #0]
 800c3be:	f043 0301 	orr.w	r3, r3, #1
 800c3c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c3c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c3c8:	f7fb f9d0 	bl	800776c <HAL_GetTick>
 800c3cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800c3ce:	e011      	b.n	800c3f4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800c3d0:	f7fb f9cc 	bl	800776c <HAL_GetTick>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	1ad3      	subs	r3, r2, r3
 800c3da:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800c3de:	d909      	bls.n	800c3f4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2204      	movs	r2, #4
 800c3e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	22e0      	movs	r2, #224	@ 0xe0
 800c3ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e098      	b.n	800c526 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 0301 	and.w	r3, r3, #1
 800c402:	2b00      	cmp	r3, #0
 800c404:	d1e4      	bne.n	800c3d0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 ff32 	bl	800d270 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800c40c:	f002 ffa6 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 800c410:	4603      	mov	r3, r0
 800c412:	4a49      	ldr	r2, [pc, #292]	@ (800c538 <HAL_ETH_Init+0x1ec>)
 800c414:	fba2 2303 	umull	r2, r3, r2, r3
 800c418:	0c9a      	lsrs	r2, r3, #18
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	3a01      	subs	r2, #1
 800c420:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800c424:	6878      	ldr	r0, [r7, #4]
 800c426:	f001 f92f 	bl	800d688 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c432:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800c436:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800c43a:	687a      	ldr	r2, [r7, #4]
 800c43c:	6812      	ldr	r2, [r2, #0]
 800c43e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c442:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c446:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	695b      	ldr	r3, [r3, #20]
 800c44e:	f003 0303 	and.w	r3, r3, #3
 800c452:	2b00      	cmp	r3, #0
 800c454:	d009      	beq.n	800c46a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2201      	movs	r2, #1
 800c45a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	22e0      	movs	r2, #224	@ 0xe0
 800c462:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800c466:	2301      	movs	r3, #1
 800c468:	e05d      	b.n	800c526 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c472:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800c476:	4b31      	ldr	r3, [pc, #196]	@ (800c53c <HAL_ETH_Init+0x1f0>)
 800c478:	4013      	ands	r3, r2
 800c47a:	687a      	ldr	r2, [r7, #4]
 800c47c:	6952      	ldr	r2, [r2, #20]
 800c47e:	0051      	lsls	r1, r2, #1
 800c480:	687a      	ldr	r2, [r7, #4]
 800c482:	6812      	ldr	r2, [r2, #0]
 800c484:	430b      	orrs	r3, r1
 800c486:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c48a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f001 f997 	bl	800d7c2 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f001 f9dd 	bl	800d854 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	3305      	adds	r3, #5
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	021a      	lsls	r2, r3, #8
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	3304      	adds	r3, #4
 800c4aa:	781b      	ldrb	r3, [r3, #0]
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	430a      	orrs	r2, r1
 800c4b4:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	3303      	adds	r3, #3
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	061a      	lsls	r2, r3, #24
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	3302      	adds	r3, #2
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	041b      	lsls	r3, r3, #16
 800c4cc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800c4d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800c4e6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800c4e8:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	4b11      	ldr	r3, [pc, #68]	@ (800c540 <HAL_ETH_Init+0x1f4>)
 800c4fa:	430b      	orrs	r3, r1
 800c4fc:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	4b0d      	ldr	r3, [pc, #52]	@ (800c544 <HAL_ETH_Init+0x1f8>)
 800c50e:	430b      	orrs	r3, r1
 800c510:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2200      	movs	r2, #0
 800c518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2210      	movs	r2, #16
 800c520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c524:	2300      	movs	r3, #0
}
 800c526:	4618      	mov	r0, r3
 800c528:	3710      	adds	r7, #16
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}
 800c52e:	bf00      	nop
 800c530:	58024400 	.word	0x58024400
 800c534:	58000400 	.word	0x58000400
 800c538:	431bde83 	.word	0x431bde83
 800c53c:	ffff8001 	.word	0xffff8001
 800c540:	0c020060 	.word	0x0c020060
 800c544:	0c20c000 	.word	0x0c20c000

0800c548 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c556:	2b10      	cmp	r3, #16
 800c558:	d165      	bne.n	800c626 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2220      	movs	r2, #32
 800c55e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2201      	movs	r2, #1
 800c566:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2204      	movs	r2, #4
 800c56c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f000 f9e4 	bl	800c93c <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c57c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800c580:	687a      	ldr	r2, [r7, #4]
 800c582:	6812      	ldr	r2, [r2, #0]
 800c584:	f043 0301 	orr.w	r3, r3, #1
 800c588:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c58c:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c598:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	6812      	ldr	r2, [r2, #0]
 800c5a0:	f043 0301 	orr.w	r3, r3, #1
 800c5a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c5a8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c5b4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800c5b8:	687a      	ldr	r2, [r7, #4]
 800c5ba:	6812      	ldr	r2, [r2, #0]
 800c5bc:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 800c5c0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c5c4:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f042 0201 	orr.w	r2, r2, #1
 800c5d8:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	681a      	ldr	r2, [r3, #0]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f042 0202 	orr.w	r2, r2, #2
 800c5ea:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f042 0201 	orr.w	r2, r2, #1
 800c5fa:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c604:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681a      	ldr	r2, [r3, #0]
 800c60c:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 800c610:	430b      	orrs	r3, r1
 800c612:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c616:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2240      	movs	r2, #64	@ 0x40
 800c61e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800c622:	2300      	movs	r3, #0
 800c624:	e000      	b.n	800c628 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 800c626:	2301      	movs	r3, #1
  }
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3708      	adds	r7, #8
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800c630:	b480      	push	{r7}
 800c632:	b085      	sub	sp, #20
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c63e:	2b40      	cmp	r3, #64	@ 0x40
 800c640:	d165      	bne.n	800c70e <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2220      	movs	r2, #32
 800c646:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c652:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	4b30      	ldr	r3, [pc, #192]	@ (800c71c <HAL_ETH_Stop_IT+0xec>)
 800c65c:	400b      	ands	r3, r1
 800c65e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c662:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c66e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800c672:	687a      	ldr	r2, [r7, #4]
 800c674:	6812      	ldr	r2, [r2, #0]
 800c676:	f023 0301 	bic.w	r3, r3, #1
 800c67a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c67e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c68a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c68e:	687a      	ldr	r2, [r7, #4]
 800c690:	6812      	ldr	r2, [r2, #0]
 800c692:	f023 0301 	bic.w	r3, r3, #1
 800c696:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c69a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	681a      	ldr	r2, [r3, #0]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f022 0201 	bic.w	r2, r2, #1
 800c6ac:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f042 0201 	orr.w	r2, r2, #1
 800c6be:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681a      	ldr	r2, [r3, #0]
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f022 0202 	bic.w	r2, r2, #2
 800c6d0:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	60fb      	str	r3, [r7, #12]
 800c6d6:	e00e      	b.n	800c6f6 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	68fa      	ldr	r2, [r7, #12]
 800c6dc:	3212      	adds	r2, #18
 800c6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6e2:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	68db      	ldr	r3, [r3, #12]
 800c6e8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	60fb      	str	r3, [r7, #12]
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	2b03      	cmp	r3, #3
 800c6fa:	d9ed      	bls.n	800c6d8 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2200      	movs	r2, #0
 800c700:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2210      	movs	r2, #16
 800c706:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 800c70a:	2300      	movs	r3, #0
 800c70c:	e000      	b.n	800c710 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 800c70e:	2301      	movs	r3, #1
  }
}
 800c710:	4618      	mov	r0, r3
 800c712:	3714      	adds	r7, #20
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr
 800c71c:	ffff2f3e 	.word	0xffff2f3e

0800c720 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
 800c728:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d109      	bne.n	800c744 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c736:	f043 0201 	orr.w	r2, r3, #1
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800c740:	2301      	movs	r3, #1
 800c742:	e03a      	b.n	800c7ba <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c74a:	2b40      	cmp	r3, #64	@ 0x40
 800c74c:	d134      	bne.n	800c7b8 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 800c756:	2201      	movs	r2, #1
 800c758:	6839      	ldr	r1, [r7, #0]
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f001 f8d8 	bl	800d910 <ETH_Prepare_Tx_Descriptors>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d009      	beq.n	800c77a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c76c:	f043 0202 	orr.w	r2, r3, #2
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800c776:	2301      	movs	r3, #1
 800c778:	e01f      	b.n	800c7ba <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800c77a:	f3bf 8f4f 	dsb	sy
}
 800c77e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c784:	1c5a      	adds	r2, r3, #1
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	629a      	str	r2, [r3, #40]	@ 0x28
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c78e:	2b03      	cmp	r3, #3
 800c790:	d904      	bls.n	800c79c <HAL_ETH_Transmit_IT+0x7c>
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c796:	1f1a      	subs	r2, r3, #4
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	3106      	adds	r1, #6
 800c7a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c7ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800c7b0:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	e000      	b.n	800c7ba <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 800c7b8:	2301      	movs	r3, #1
  }
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3708      	adds	r7, #8
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}

0800c7c2 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b088      	sub	sp, #32
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
 800c7ca:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d109      	bne.n	800c7ee <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7e0:	f043 0201 	orr.w	r2, r3, #1
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e0a2      	b.n	800c934 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c7f4:	2b40      	cmp	r3, #64	@ 0x40
 800c7f6:	d001      	beq.n	800c7fc <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e09b      	b.n	800c934 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c800:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	69fa      	ldr	r2, [r7, #28]
 800c806:	3212      	adds	r2, #18
 800c808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c80c:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c812:	f1c3 0304 	rsb	r3, r3, #4
 800c816:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800c818:	e064      	b.n	800c8e4 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	68db      	ldr	r3, [r3, #12]
 800c81e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c822:	2b00      	cmp	r3, #0
 800c824:	d007      	beq.n	800c836 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 800c826:	69bb      	ldr	r3, [r7, #24]
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 800c82e:	69bb      	ldr	r3, [r7, #24]
 800c830:	681a      	ldr	r2, [r3, #0]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800c836:	69bb      	ldr	r3, [r7, #24]
 800c838:	68db      	ldr	r3, [r3, #12]
 800c83a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d103      	bne.n	800c84a <HAL_ETH_ReadData+0x88>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c846:	2b00      	cmp	r3, #0
 800c848:	d03a      	beq.n	800c8c0 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800c84a:	69bb      	ldr	r3, [r7, #24]
 800c84c:	68db      	ldr	r3, [r3, #12]
 800c84e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c852:	2b00      	cmp	r3, #0
 800c854:	d005      	beq.n	800c862 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2200      	movs	r2, #0
 800c85a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2200      	movs	r2, #0
 800c860:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c86e:	1ad3      	subs	r3, r2, r3
 800c870:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800c872:	69bb      	ldr	r3, [r7, #24]
 800c874:	68db      	ldr	r3, [r3, #12]
 800c876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d005      	beq.n	800c88a <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800c87e:	69bb      	ldr	r3, [r7, #24]
 800c880:	68da      	ldr	r2, [r3, #12]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800c886:	2301      	movs	r3, #1
 800c888:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800c896:	69bb      	ldr	r3, [r7, #24]
 800c898:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 800c89a:	461a      	mov	r2, r3
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	f009 fe3a 	bl	8016518 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8a8:	1c5a      	adds	r2, r3, #1
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	441a      	add	r2, r3
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 800c8ba:	69bb      	ldr	r3, [r7, #24]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	61fb      	str	r3, [r7, #28]
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	2b03      	cmp	r3, #3
 800c8ca:	d902      	bls.n	800c8d2 <HAL_ETH_ReadData+0x110>
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	3b04      	subs	r3, #4
 800c8d0:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	69fa      	ldr	r2, [r7, #28]
 800c8d6:	3212      	adds	r2, #18
 800c8d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8dc:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	db06      	blt.n	800c8fa <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800c8ec:	697a      	ldr	r2, [r7, #20]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	429a      	cmp	r2, r3
 800c8f2:	d202      	bcs.n	800c8fa <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 800c8f4:	7cfb      	ldrb	r3, [r7, #19]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d08f      	beq.n	800c81a <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	441a      	add	r2, r3
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d002      	beq.n	800c914 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f000 f814 	bl	800c93c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	69fa      	ldr	r2, [r7, #28]
 800c918:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 800c91a:	7cfb      	ldrb	r3, [r7, #19]
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	d108      	bne.n	800c932 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c92e:	2300      	movs	r3, #0
 800c930:	e000      	b.n	800c934 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800c932:	2301      	movs	r3, #1
}
 800c934:	4618      	mov	r0, r3
 800c936:	3720      	adds	r7, #32
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}

0800c93c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b088      	sub	sp, #32
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800c944:	2300      	movs	r3, #0
 800c946:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 800c948:	2301      	movs	r3, #1
 800c94a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c950:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	69fa      	ldr	r2, [r7, #28]
 800c956:	3212      	adds	r2, #18
 800c958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c95c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c962:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800c964:	e038      	b.n	800c9d8 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	691b      	ldr	r3, [r3, #16]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d112      	bne.n	800c994 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800c96e:	f107 0308 	add.w	r3, r7, #8
 800c972:	4618      	mov	r0, r3
 800c974:	f009 fda0 	bl	80164b8 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d102      	bne.n	800c984 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800c97e:	2300      	movs	r3, #0
 800c980:	74fb      	strb	r3, [r7, #19]
 800c982:	e007      	b.n	800c994 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	461a      	mov	r2, r3
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	461a      	mov	r2, r3
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 800c994:	7cfb      	ldrb	r3, [r7, #19]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d01e      	beq.n	800c9d8 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d004      	beq.n	800c9ac <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 800c9a8:	60da      	str	r2, [r3, #12]
 800c9aa:	e003      	b.n	800c9b4 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 800c9b2:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800c9b4:	69fb      	ldr	r3, [r7, #28]
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	61fb      	str	r3, [r7, #28]
 800c9ba:	69fb      	ldr	r3, [r7, #28]
 800c9bc:	2b03      	cmp	r3, #3
 800c9be:	d902      	bls.n	800c9c6 <ETH_UpdateDescriptor+0x8a>
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	3b04      	subs	r3, #4
 800c9c4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	69fa      	ldr	r2, [r7, #28]
 800c9ca:	3212      	adds	r2, #18
 800c9cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9d0:	617b      	str	r3, [r7, #20]
      desccount--;
 800c9d2:	69bb      	ldr	r3, [r7, #24]
 800c9d4:	3b01      	subs	r3, #1
 800c9d6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 800c9d8:	69bb      	ldr	r3, [r7, #24]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d002      	beq.n	800c9e4 <ETH_UpdateDescriptor+0xa8>
 800c9de:	7cfb      	ldrb	r3, [r7, #19]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d1c0      	bne.n	800c966 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9e8:	69ba      	ldr	r2, [r7, #24]
 800c9ea:	429a      	cmp	r2, r3
 800c9ec:	d01b      	beq.n	800ca26 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800c9ee:	69fb      	ldr	r3, [r7, #28]
 800c9f0:	3303      	adds	r3, #3
 800c9f2:	f003 0303 	and.w	r3, r3, #3
 800c9f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800c9f8:	f3bf 8f5f 	dmb	sy
}
 800c9fc:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6919      	ldr	r1, [r3, #16]
 800ca02:	68fa      	ldr	r2, [r7, #12]
 800ca04:	4613      	mov	r3, r2
 800ca06:	005b      	lsls	r3, r3, #1
 800ca08:	4413      	add	r3, r2
 800ca0a:	00db      	lsls	r3, r3, #3
 800ca0c:	18ca      	adds	r2, r1, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ca16:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	69fa      	ldr	r2, [r7, #28]
 800ca1e:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	69ba      	ldr	r2, [r7, #24]
 800ca24:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 800ca26:	bf00      	nop
 800ca28:	3720      	adds	r7, #32
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}

0800ca2e <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800ca2e:	b580      	push	{r7, lr}
 800ca30:	b086      	sub	sp, #24
 800ca32:	af00      	add	r7, sp, #0
 800ca34:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	3318      	adds	r3, #24
 800ca3a:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca40:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca46:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 800ca48:	2301      	movs	r3, #1
 800ca4a:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800ca4c:	e047      	b.n	800cade <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800ca4e:	2301      	movs	r3, #1
 800ca50:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	3b01      	subs	r3, #1
 800ca56:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 800ca58:	68ba      	ldr	r2, [r7, #8]
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	3304      	adds	r3, #4
 800ca5e:	009b      	lsls	r3, r3, #2
 800ca60:	4413      	add	r3, r2
 800ca62:	685b      	ldr	r3, [r3, #4]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d10a      	bne.n	800ca7e <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 800ca68:	693b      	ldr	r3, [r7, #16]
 800ca6a:	3301      	adds	r3, #1
 800ca6c:	613b      	str	r3, [r7, #16]
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	2b03      	cmp	r3, #3
 800ca72:	d902      	bls.n	800ca7a <HAL_ETH_ReleaseTxPacket+0x4c>
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	3b04      	subs	r3, #4
 800ca78:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800ca7e:	7bbb      	ldrb	r3, [r7, #14]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d02c      	beq.n	800cade <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	68d9      	ldr	r1, [r3, #12]
 800ca88:	693a      	ldr	r2, [r7, #16]
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	005b      	lsls	r3, r3, #1
 800ca8e:	4413      	add	r3, r2
 800ca90:	00db      	lsls	r3, r3, #3
 800ca92:	440b      	add	r3, r1
 800ca94:	68db      	ldr	r3, [r3, #12]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	db1f      	blt.n	800cada <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 800ca9a:	68ba      	ldr	r2, [r7, #8]
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	3304      	adds	r3, #4
 800caa0:	009b      	lsls	r3, r3, #2
 800caa2:	4413      	add	r3, r2
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	4618      	mov	r0, r3
 800caa8:	f009 fdc4 	bl	8016634 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800caac:	68ba      	ldr	r2, [r7, #8]
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	3304      	adds	r3, #4
 800cab2:	009b      	lsls	r3, r3, #2
 800cab4:	4413      	add	r3, r2
 800cab6:	2200      	movs	r2, #0
 800cab8:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	3301      	adds	r3, #1
 800cabe:	613b      	str	r3, [r7, #16]
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	2b03      	cmp	r3, #3
 800cac4:	d902      	bls.n	800cacc <HAL_ETH_ReleaseTxPacket+0x9e>
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	3b04      	subs	r3, #4
 800caca:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	697a      	ldr	r2, [r7, #20]
 800cad0:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	693a      	ldr	r2, [r7, #16]
 800cad6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cad8:	e001      	b.n	800cade <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 800cada:	2300      	movs	r3, #0
 800cadc:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d002      	beq.n	800caea <HAL_ETH_ReleaseTxPacket+0xbc>
 800cae4:	7bfb      	ldrb	r3, [r7, #15]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d1b1      	bne.n	800ca4e <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800caea:	2300      	movs	r3, #0
}
 800caec:	4618      	mov	r0, r3
 800caee:	3718      	adds	r7, #24
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}

0800caf4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b088      	sub	sp, #32
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cb04:	61fb      	str	r3, [r7, #28]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb0e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800cb12:	61bb      	str	r3, [r7, #24]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb1c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800cb20:	617b      	str	r3, [r7, #20]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 800cb22:	4b77      	ldr	r3, [pc, #476]	@ (800cd00 <HAL_ETH_IRQHandler+0x20c>)
 800cb24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb26:	613b      	str	r3, [r7, #16]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
 800cb28:	4b76      	ldr	r3, [pc, #472]	@ (800cd04 <HAL_ETH_IRQHandler+0x210>)
 800cb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb2c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800cb2e:	69bb      	ldr	r3, [r7, #24]
 800cb30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d010      	beq.n	800cb5a <HAL_ETH_IRQHandler+0x66>
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d00b      	beq.n	800cb5a <HAL_ETH_IRQHandler+0x66>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	f248 0340 	movw	r3, #32832	@ 0x8040
 800cb50:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f009 f83d 	bl	8015bd4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 800cb5a:	69bb      	ldr	r3, [r7, #24]
 800cb5c:	f003 0301 	and.w	r3, r3, #1
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d010      	beq.n	800cb86 <HAL_ETH_IRQHandler+0x92>
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	f003 0301 	and.w	r3, r3, #1
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d00b      	beq.n	800cb86 <HAL_ETH_IRQHandler+0x92>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb76:	461a      	mov	r2, r3
 800cb78:	f248 0301 	movw	r3, #32769	@ 0x8001
 800cb7c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f009 f837 	bl	8015bf4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 800cb86:	69bb      	ldr	r3, [r7, #24]
 800cb88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d047      	beq.n	800cc20 <HAL_ETH_IRQHandler+0x12c>
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d042      	beq.n	800cc20 <HAL_ETH_IRQHandler+0x12c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cba0:	f043 0208 	orr.w	r2, r3, #8
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800cbaa:	69bb      	ldr	r3, [r7, #24]
 800cbac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d01e      	beq.n	800cbf2 <HAL_ETH_IRQHandler+0xfe>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cbbc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800cbc0:	f241 1302 	movw	r3, #4354	@ 0x1102
 800cbc4:	4013      	ands	r3, r2
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cbd4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800cbd8:	687a      	ldr	r2, [r7, #4]
 800cbda:	6812      	ldr	r2, [r2, #0]
 800cbdc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800cbe0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800cbe4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	22e0      	movs	r2, #224	@ 0xe0
 800cbec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800cbf0:	e013      	b.n	800cc1a <HAL_ETH_IRQHandler+0x126>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cbfa:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800cbfe:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cc10:	461a      	mov	r2, r3
 800cc12:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 800cc16:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f008 fffa 	bl	8015c14 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 800cc20:	69fb      	ldr	r3, [r7, #28]
 800cc22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d104      	bne.n	800cc34 <HAL_ETH_IRQHandler+0x140>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 800cc2a:	69fb      	ldr	r3, [r7, #28]
 800cc2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d019      	beq.n	800cc68 <HAL_ETH_IRQHandler+0x174>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc3a:	f043 0210 	orr.w	r2, r3, #16
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	22e0      	movs	r2, #224	@ 0xe0
 800cc56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f008 ffda 	bl	8015c14 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	2200      	movs	r2, #0
 800cc64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	f003 0310 	and.w	r3, r3, #16
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d00f      	beq.n	800cc92 <HAL_ETH_IRQHandler+0x19e>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cc7a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f000 f83f 	bl	800cd08 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 800cc92:	69fb      	ldr	r3, [r7, #28]
 800cc94:	f003 0320 	and.w	r3, r3, #32
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d00f      	beq.n	800ccbc <HAL_ETH_IRQHandler+0x1c8>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800cca4:	f003 020f 	and.w	r2, r3, #15
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f000 f834 	bl	800cd1c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800ccbc:	f7fc fcec 	bl	8009698 <HAL_GetCurrentCPUID>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	2b03      	cmp	r3, #3
 800ccc4:	d10c      	bne.n	800cce0 <HAL_ETH_IRQHandler+0x1ec>
  {
    /* check ETH WAKEUP exti flag */
    if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d013      	beq.n	800ccf8 <HAL_ETH_IRQHandler+0x204>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800ccd0:	4b0b      	ldr	r3, [pc, #44]	@ (800cd00 <HAL_ETH_IRQHandler+0x20c>)
 800ccd2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800ccd6:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 f829 	bl	800cd30 <HAL_ETH_WakeUpCallback>
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 800ccde:	e00b      	b.n	800ccf8 <HAL_ETH_IRQHandler+0x204>
    if ((exti_d2_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d006      	beq.n	800ccf8 <HAL_ETH_IRQHandler+0x204>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800ccea:	4b06      	ldr	r3, [pc, #24]	@ (800cd04 <HAL_ETH_IRQHandler+0x210>)
 800ccec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800ccf0:	629a      	str	r2, [r3, #40]	@ 0x28
      HAL_ETH_WakeUpCallback(heth);
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 f81c 	bl	800cd30 <HAL_ETH_WakeUpCallback>
}
 800ccf8:	bf00      	nop
 800ccfa:	3720      	adds	r7, #32
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	bd80      	pop	{r7, pc}
 800cd00:	58000080 	.word	0x58000080
 800cd04:	580000c0 	.word	0x580000c0

0800cd08 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b083      	sub	sp, #12
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800cd10:	bf00      	nop
 800cd12:	370c      	adds	r7, #12
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	b083      	sub	sp, #12
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 800cd24:	bf00      	nop
 800cd26:	370c      	adds	r7, #12
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b083      	sub	sp, #12
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 800cd38:	bf00      	nop
 800cd3a:	370c      	adds	r7, #12
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd42:	4770      	bx	lr

0800cd44 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b086      	sub	sp, #24
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	60f8      	str	r0, [r7, #12]
 800cd4c:	60b9      	str	r1, [r7, #8]
 800cd4e:	607a      	str	r2, [r7, #4]
 800cd50:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800cd5a:	f003 0301 	and.w	r3, r3, #1
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d001      	beq.n	800cd66 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 800cd62:	2301      	movs	r3, #1
 800cd64:	e03e      	b.n	800cde4 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800cd6e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800cd70:	697b      	ldr	r3, [r7, #20]
 800cd72:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	055b      	lsls	r3, r3, #21
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	041b      	lsls	r3, r3, #16
 800cd88:	4313      	orrs	r3, r2
 800cd8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	f043 030c 	orr.w	r3, r3, #12
 800cd92:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	f043 0301 	orr.w	r3, r3, #1
 800cd9a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	697a      	ldr	r2, [r7, #20]
 800cda2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800cda6:	f7fa fce1 	bl	800776c <HAL_GetTick>
 800cdaa:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800cdac:	e009      	b.n	800cdc2 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800cdae:	f7fa fcdd 	bl	800776c <HAL_GetTick>
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	693b      	ldr	r3, [r7, #16]
 800cdb6:	1ad3      	subs	r3, r2, r3
 800cdb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cdbc:	d901      	bls.n	800cdc2 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	e010      	b.n	800cde4 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800cdca:	f003 0301 	and.w	r3, r3, #1
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1ed      	bne.n	800cdae <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800cdda:	b29b      	uxth	r3, r3
 800cddc:	461a      	mov	r2, r3
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800cde2:	2300      	movs	r3, #0
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	3718      	adds	r7, #24
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}

0800cdec <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b086      	sub	sp, #24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	60b9      	str	r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
 800cdf8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800ce02:	f003 0301 	and.w	r3, r3, #1
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d001      	beq.n	800ce0e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	e03c      	b.n	800ce88 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800ce16:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	055b      	lsls	r3, r3, #21
 800ce22:	4313      	orrs	r3, r2
 800ce24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800ce26:	697b      	ldr	r3, [r7, #20]
 800ce28:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	041b      	lsls	r3, r3, #16
 800ce30:	4313      	orrs	r3, r2
 800ce32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	f023 030c 	bic.w	r3, r3, #12
 800ce3a:	f043 0304 	orr.w	r3, r3, #4
 800ce3e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	f043 0301 	orr.w	r3, r3, #1
 800ce46:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	b29a      	uxth	r2, r3
 800ce4c:	4b10      	ldr	r3, [pc, #64]	@ (800ce90 <HAL_ETH_WritePHYRegister+0xa4>)
 800ce4e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 800ce52:	4a0f      	ldr	r2, [pc, #60]	@ (800ce90 <HAL_ETH_WritePHYRegister+0xa4>)
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800ce5a:	f7fa fc87 	bl	800776c <HAL_GetTick>
 800ce5e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800ce60:	e009      	b.n	800ce76 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800ce62:	f7fa fc83 	bl	800776c <HAL_GetTick>
 800ce66:	4602      	mov	r2, r0
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	1ad3      	subs	r3, r2, r3
 800ce6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ce70:	d901      	bls.n	800ce76 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 800ce72:	2301      	movs	r3, #1
 800ce74:	e008      	b.n	800ce88 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800ce7e:	f003 0301 	and.w	r3, r3, #1
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d1ed      	bne.n	800ce62 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800ce86:	2300      	movs	r3, #0
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3718      	adds	r7, #24
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}
 800ce90:	40028000 	.word	0x40028000

0800ce94 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d101      	bne.n	800cea8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	e1c3      	b.n	800d230 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f003 020c 	and.w	r2, r3, #12
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	f003 0310 	and.w	r3, r3, #16
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	bf14      	ite	ne
 800cec4:	2301      	movne	r3, #1
 800cec6:	2300      	moveq	r3, #0
 800cec8:	b2db      	uxtb	r3, r3
 800ceca:	461a      	mov	r2, r3
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	bf0c      	ite	eq
 800ceee:	2301      	moveq	r3, #1
 800cef0:	2300      	movne	r3, #0
 800cef2:	b2db      	uxtb	r3, r3
 800cef4:	461a      	mov	r2, r3
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	bf14      	ite	ne
 800cf0a:	2301      	movne	r3, #1
 800cf0c:	2300      	moveq	r3, #0
 800cf0e:	b2db      	uxtb	r3, r3
 800cf10:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	bf0c      	ite	eq
 800cf24:	2301      	moveq	r3, #1
 800cf26:	2300      	movne	r3, #0
 800cf28:	b2db      	uxtb	r3, r3
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 800cf36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	bf14      	ite	ne
 800cf3e:	2301      	movne	r3, #1
 800cf40:	2300      	moveq	r3, #0
 800cf42:	b2db      	uxtb	r3, r3
 800cf44:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	bf14      	ite	ne
 800cf58:	2301      	movne	r3, #1
 800cf5a:	2300      	moveq	r3, #0
 800cf5c:	b2db      	uxtb	r3, r3
 800cf5e:	461a      	mov	r2, r3
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	bf14      	ite	ne
 800cf8e:	2301      	movne	r3, #1
 800cf90:	2300      	moveq	r3, #0
 800cf92:	b2db      	uxtb	r3, r3
 800cf94:	461a      	mov	r2, r3
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	bf0c      	ite	eq
 800cfa8:	2301      	moveq	r3, #1
 800cfaa:	2300      	movne	r3, #0
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	461a      	mov	r2, r3
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	bf0c      	ite	eq
 800cfc2:	2301      	moveq	r3, #1
 800cfc4:	2300      	movne	r3, #0
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	461a      	mov	r2, r3
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	bf14      	ite	ne
 800cfdc:	2301      	movne	r3, #1
 800cfde:	2300      	moveq	r3, #0
 800cfe0:	b2db      	uxtb	r3, r3
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	bf14      	ite	ne
 800cff6:	2301      	movne	r3, #1
 800cff8:	2300      	moveq	r3, #0
 800cffa:	b2db      	uxtb	r3, r3
 800cffc:	461a      	mov	r2, r3
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	bf14      	ite	ne
 800d010:	2301      	movne	r3, #1
 800d012:	2300      	moveq	r3, #0
 800d014:	b2db      	uxtb	r3, r3
 800d016:	461a      	mov	r2, r3
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 800d022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d026:	2b00      	cmp	r3, #0
 800d028:	bf14      	ite	ne
 800d02a:	2301      	movne	r3, #1
 800d02c:	2300      	moveq	r3, #0
 800d02e:	b2db      	uxtb	r3, r3
 800d030:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d04e:	2b00      	cmp	r3, #0
 800d050:	bf14      	ite	ne
 800d052:	2301      	movne	r3, #1
 800d054:	2300      	moveq	r3, #0
 800d056:	b2db      	uxtb	r3, r3
 800d058:	461a      	mov	r2, r3
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800d068:	683b      	ldr	r3, [r7, #0]
 800d06a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	685b      	ldr	r3, [r3, #4]
 800d072:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	685b      	ldr	r3, [r3, #4]
 800d080:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d084:	2b00      	cmp	r3, #0
 800d086:	bf0c      	ite	eq
 800d088:	2301      	moveq	r3, #1
 800d08a:	2300      	movne	r3, #0
 800d08c:	b2db      	uxtb	r3, r3
 800d08e:	461a      	mov	r2, r3
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	bf14      	ite	ne
 800d0a4:	2301      	movne	r3, #1
 800d0a6:	2300      	moveq	r3, #0
 800d0a8:	b2db      	uxtb	r3, r3
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 800d0b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	bf14      	ite	ne
 800d0c0:	2301      	movne	r3, #1
 800d0c2:	2300      	moveq	r3, #0
 800d0c4:	b2db      	uxtb	r3, r3
 800d0c6:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	bf14      	ite	ne
 800d0dc:	2301      	movne	r3, #1
 800d0de:	2300      	moveq	r3, #0
 800d0e0:	b2db      	uxtb	r3, r3
 800d0e2:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	0e5b      	lsrs	r3, r3, #25
 800d0f2:	f003 021f 	and.w	r2, r3, #31
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d104:	2b00      	cmp	r3, #0
 800d106:	bf14      	ite	ne
 800d108:	2301      	movne	r3, #1
 800d10a:	2300      	moveq	r3, #0
 800d10c:	b2db      	uxtb	r3, r3
 800d10e:	461a      	mov	r2, r3
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	f003 020f 	and.w	r2, r3, #15
 800d120:	683b      	ldr	r3, [r7, #0]
 800d122:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d12a:	f003 0302 	and.w	r3, r3, #2
 800d12e:	2b00      	cmp	r3, #0
 800d130:	bf14      	ite	ne
 800d132:	2301      	movne	r3, #1
 800d134:	2300      	moveq	r3, #0
 800d136:	b2db      	uxtb	r3, r3
 800d138:	461a      	mov	r2, r3
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	bf0c      	ite	eq
 800d14e:	2301      	moveq	r3, #1
 800d150:	2300      	movne	r3, #0
 800d152:	b2db      	uxtb	r3, r3
 800d154:	461a      	mov	r2, r3
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d162:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d170:	0c1b      	lsrs	r3, r3, #16
 800d172:	b29a      	uxth	r2, r3
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d180:	f003 0301 	and.w	r3, r3, #1
 800d184:	2b00      	cmp	r3, #0
 800d186:	bf14      	ite	ne
 800d188:	2301      	movne	r3, #1
 800d18a:	2300      	moveq	r3, #0
 800d18c:	b2db      	uxtb	r3, r3
 800d18e:	461a      	mov	r2, r3
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d19e:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	bf14      	ite	ne
 800d1a6:	2301      	movne	r3, #1
 800d1a8:	2300      	moveq	r3, #0
 800d1aa:	b2db      	uxtb	r3, r3
 800d1ac:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800d1bc:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800d1cc:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800d1dc:	f003 0308 	and.w	r3, r3, #8
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	bf14      	ite	ne
 800d1e4:	2301      	movne	r3, #1
 800d1e6:	2300      	moveq	r3, #0
 800d1e8:	b2db      	uxtb	r3, r3
 800d1ea:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800d1fa:	f003 0310 	and.w	r3, r3, #16
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	bf14      	ite	ne
 800d202:	2301      	movne	r3, #1
 800d204:	2300      	moveq	r3, #0
 800d206:	b2db      	uxtb	r3, r3
 800d208:	461a      	mov	r2, r3
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 800d218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	bf0c      	ite	eq
 800d220:	2301      	moveq	r3, #1
 800d222:	2300      	movne	r3, #0
 800d224:	b2db      	uxtb	r3, r3
 800d226:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 800d22e:	2300      	movs	r3, #0
}
 800d230:	4618      	mov	r0, r3
 800d232:	370c      	adds	r7, #12
 800d234:	46bd      	mov	sp, r7
 800d236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23a:	4770      	bx	lr

0800d23c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b082      	sub	sp, #8
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d101      	bne.n	800d250 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800d24c:	2301      	movs	r3, #1
 800d24e:	e00b      	b.n	800d268 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d256:	2b10      	cmp	r3, #16
 800d258:	d105      	bne.n	800d266 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800d25a:	6839      	ldr	r1, [r7, #0]
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f000 f871 	bl	800d344 <ETH_SetMACConfig>

    return HAL_OK;
 800d262:	2300      	movs	r3, #0
 800d264:	e000      	b.n	800d268 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 800d266:	2301      	movs	r3, #1
  }
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3708      	adds	r7, #8
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b084      	sub	sp, #16
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800d280:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d288:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800d28a:	f002 f867 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 800d28e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	4a1a      	ldr	r2, [pc, #104]	@ (800d2fc <HAL_ETH_SetMDIOClockRange+0x8c>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d804      	bhi.n	800d2a2 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d29e:	60fb      	str	r3, [r7, #12]
 800d2a0:	e022      	b.n	800d2e8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	4a16      	ldr	r2, [pc, #88]	@ (800d300 <HAL_ETH_SetMDIOClockRange+0x90>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	d204      	bcs.n	800d2b4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800d2b0:	60fb      	str	r3, [r7, #12]
 800d2b2:	e019      	b.n	800d2e8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	4a13      	ldr	r2, [pc, #76]	@ (800d304 <HAL_ETH_SetMDIOClockRange+0x94>)
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d915      	bls.n	800d2e8 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	4a12      	ldr	r2, [pc, #72]	@ (800d308 <HAL_ETH_SetMDIOClockRange+0x98>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d804      	bhi.n	800d2ce <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d2ca:	60fb      	str	r3, [r7, #12]
 800d2cc:	e00c      	b.n	800d2e8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	4a0e      	ldr	r2, [pc, #56]	@ (800d30c <HAL_ETH_SetMDIOClockRange+0x9c>)
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d804      	bhi.n	800d2e0 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d2dc:	60fb      	str	r3, [r7, #12]
 800d2de:	e003      	b.n	800d2e8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800d2e6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	68fa      	ldr	r2, [r7, #12]
 800d2ee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800d2f2:	bf00      	nop
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}
 800d2fa:	bf00      	nop
 800d2fc:	02160ebf 	.word	0x02160ebf
 800d300:	03938700 	.word	0x03938700
 800d304:	05f5e0ff 	.word	0x05f5e0ff
 800d308:	08f0d17f 	.word	0x08f0d17f
 800d30c:	0ee6b27f 	.word	0x0ee6b27f

0800d310 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 800d310:	b480      	push	{r7}
 800d312:	b083      	sub	sp, #12
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800d31e:	4618      	mov	r0, r3
 800d320:	370c      	adds	r7, #12
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr

0800d32a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800d32a:	b480      	push	{r7}
 800d32c:	b083      	sub	sp, #12
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 800d338:	4618      	mov	r0, r3
 800d33a:	370c      	adds	r7, #12
 800d33c:	46bd      	mov	sp, r7
 800d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d342:	4770      	bx	lr

0800d344 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800d344:	b480      	push	{r7}
 800d346:	b085      	sub	sp, #20
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
 800d34c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800d356:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	791b      	ldrb	r3, [r3, #4]
 800d35c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800d35e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	7b1b      	ldrb	r3, [r3, #12]
 800d364:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800d366:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	7b5b      	ldrb	r3, [r3, #13]
 800d36c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800d36e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	7b9b      	ldrb	r3, [r3, #14]
 800d374:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800d376:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	7bdb      	ldrb	r3, [r3, #15]
 800d37c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800d37e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800d380:	683a      	ldr	r2, [r7, #0]
 800d382:	7c12      	ldrb	r2, [r2, #16]
 800d384:	2a00      	cmp	r2, #0
 800d386:	d102      	bne.n	800d38e <ETH_SetMACConfig+0x4a>
 800d388:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800d38c:	e000      	b.n	800d390 <ETH_SetMACConfig+0x4c>
 800d38e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800d390:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800d392:	683a      	ldr	r2, [r7, #0]
 800d394:	7c52      	ldrb	r2, [r2, #17]
 800d396:	2a00      	cmp	r2, #0
 800d398:	d102      	bne.n	800d3a0 <ETH_SetMACConfig+0x5c>
 800d39a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d39e:	e000      	b.n	800d3a2 <ETH_SetMACConfig+0x5e>
 800d3a0:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800d3a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	7c9b      	ldrb	r3, [r3, #18]
 800d3a8:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800d3aa:	431a      	orrs	r2, r3
               macconf->Speed |
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800d3b0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800d3b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	7f1b      	ldrb	r3, [r3, #28]
 800d3bc:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800d3be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	7f5b      	ldrb	r3, [r3, #29]
 800d3c4:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800d3c6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800d3c8:	683a      	ldr	r2, [r7, #0]
 800d3ca:	7f92      	ldrb	r2, [r2, #30]
 800d3cc:	2a00      	cmp	r2, #0
 800d3ce:	d102      	bne.n	800d3d6 <ETH_SetMACConfig+0x92>
 800d3d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d3d4:	e000      	b.n	800d3d8 <ETH_SetMACConfig+0x94>
 800d3d6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800d3d8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	7fdb      	ldrb	r3, [r3, #31]
 800d3de:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800d3e0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800d3e2:	683a      	ldr	r2, [r7, #0]
 800d3e4:	f892 2020 	ldrb.w	r2, [r2, #32]
 800d3e8:	2a00      	cmp	r2, #0
 800d3ea:	d102      	bne.n	800d3f2 <ETH_SetMACConfig+0xae>
 800d3ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d3f0:	e000      	b.n	800d3f4 <ETH_SetMACConfig+0xb0>
 800d3f2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800d3f4:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800d3fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d402:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 800d404:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800d40a:	4313      	orrs	r3, r2
 800d40c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	681a      	ldr	r2, [r3, #0]
 800d414:	4b56      	ldr	r3, [pc, #344]	@ (800d570 <ETH_SetMACConfig+0x22c>)
 800d416:	4013      	ands	r3, r2
 800d418:	687a      	ldr	r2, [r7, #4]
 800d41a:	6812      	ldr	r2, [r2, #0]
 800d41c:	68f9      	ldr	r1, [r7, #12]
 800d41e:	430b      	orrs	r3, r1
 800d420:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d426:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800d42e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800d430:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d438:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800d43a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800d442:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800d444:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800d446:	683a      	ldr	r2, [r7, #0]
 800d448:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800d44c:	2a00      	cmp	r2, #0
 800d44e:	d102      	bne.n	800d456 <ETH_SetMACConfig+0x112>
 800d450:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d454:	e000      	b.n	800d458 <ETH_SetMACConfig+0x114>
 800d456:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800d458:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800d45e:	4313      	orrs	r3, r2
 800d460:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	685a      	ldr	r2, [r3, #4]
 800d468:	4b42      	ldr	r3, [pc, #264]	@ (800d574 <ETH_SetMACConfig+0x230>)
 800d46a:	4013      	ands	r3, r2
 800d46c:	687a      	ldr	r2, [r7, #4]
 800d46e:	6812      	ldr	r2, [r2, #0]
 800d470:	68f9      	ldr	r1, [r7, #12]
 800d472:	430b      	orrs	r3, r1
 800d474:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d47c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800d482:	4313      	orrs	r3, r2
 800d484:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	68da      	ldr	r2, [r3, #12]
 800d48c:	4b3a      	ldr	r3, [pc, #232]	@ (800d578 <ETH_SetMACConfig+0x234>)
 800d48e:	4013      	ands	r3, r2
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	6812      	ldr	r2, [r2, #0]
 800d494:	68f9      	ldr	r1, [r7, #12]
 800d496:	430b      	orrs	r3, r1
 800d498:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800d4a0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800d4a6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800d4a8:	683a      	ldr	r2, [r7, #0]
 800d4aa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800d4ae:	2a00      	cmp	r2, #0
 800d4b0:	d101      	bne.n	800d4b6 <ETH_SetMACConfig+0x172>
 800d4b2:	2280      	movs	r2, #128	@ 0x80
 800d4b4:	e000      	b.n	800d4b8 <ETH_SetMACConfig+0x174>
 800d4b6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800d4b8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4be:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d4ca:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800d4ce:	4013      	ands	r3, r2
 800d4d0:	687a      	ldr	r2, [r7, #4]
 800d4d2:	6812      	ldr	r2, [r2, #0]
 800d4d4:	68f9      	ldr	r1, [r7, #12]
 800d4d6:	430b      	orrs	r3, r1
 800d4d8:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800d4e0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800d4e8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d4f6:	f023 0103 	bic.w	r1, r3, #3
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	68fa      	ldr	r2, [r7, #12]
 800d500:	430a      	orrs	r2, r1
 800d502:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800d50e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	430a      	orrs	r2, r1
 800d51c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800d524:	683a      	ldr	r2, [r7, #0]
 800d526:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800d52a:	2a00      	cmp	r2, #0
 800d52c:	d101      	bne.n	800d532 <ETH_SetMACConfig+0x1ee>
 800d52e:	2240      	movs	r2, #64	@ 0x40
 800d530:	e000      	b.n	800d534 <ETH_SetMACConfig+0x1f0>
 800d532:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800d534:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800d53c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800d53e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800d546:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 800d548:	4313      	orrs	r3, r2
 800d54a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800d554:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	430a      	orrs	r2, r1
 800d560:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 800d564:	bf00      	nop
 800d566:	3714      	adds	r7, #20
 800d568:	46bd      	mov	sp, r7
 800d56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56e:	4770      	bx	lr
 800d570:	00048083 	.word	0x00048083
 800d574:	c0f88000 	.word	0xc0f88000
 800d578:	fffffef0 	.word	0xfffffef0

0800d57c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800d57c:	b480      	push	{r7}
 800d57e:	b085      	sub	sp, #20
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
 800d584:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	4b38      	ldr	r3, [pc, #224]	@ (800d674 <ETH_SetDMAConfig+0xf8>)
 800d592:	4013      	ands	r3, r2
 800d594:	683a      	ldr	r2, [r7, #0]
 800d596:	6811      	ldr	r1, [r2, #0]
 800d598:	687a      	ldr	r2, [r7, #4]
 800d59a:	6812      	ldr	r2, [r2, #0]
 800d59c:	430b      	orrs	r3, r1
 800d59e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d5a2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	791b      	ldrb	r3, [r3, #4]
 800d5a8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800d5ae:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	7b1b      	ldrb	r3, [r3, #12]
 800d5b4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800d5b6:	4313      	orrs	r3, r2
 800d5b8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d5c2:	685a      	ldr	r2, [r3, #4]
 800d5c4:	4b2c      	ldr	r3, [pc, #176]	@ (800d678 <ETH_SetDMAConfig+0xfc>)
 800d5c6:	4013      	ands	r3, r2
 800d5c8:	687a      	ldr	r2, [r7, #4]
 800d5ca:	6812      	ldr	r2, [r2, #0]
 800d5cc:	68f9      	ldr	r1, [r7, #12]
 800d5ce:	430b      	orrs	r3, r1
 800d5d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d5d4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	7b5b      	ldrb	r3, [r3, #13]
 800d5da:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d5ec:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800d5f0:	4b22      	ldr	r3, [pc, #136]	@ (800d67c <ETH_SetDMAConfig+0x100>)
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	687a      	ldr	r2, [r7, #4]
 800d5f6:	6812      	ldr	r2, [r2, #0]
 800d5f8:	68f9      	ldr	r1, [r7, #12]
 800d5fa:	430b      	orrs	r3, r1
 800d5fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d600:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	7d1b      	ldrb	r3, [r3, #20]
 800d60c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800d60e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	7f5b      	ldrb	r3, [r3, #29]
 800d614:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800d616:	4313      	orrs	r3, r2
 800d618:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d622:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800d626:	4b16      	ldr	r3, [pc, #88]	@ (800d680 <ETH_SetDMAConfig+0x104>)
 800d628:	4013      	ands	r3, r2
 800d62a:	687a      	ldr	r2, [r7, #4]
 800d62c:	6812      	ldr	r2, [r2, #0]
 800d62e:	68f9      	ldr	r1, [r7, #12]
 800d630:	430b      	orrs	r3, r1
 800d632:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d636:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	7f1b      	ldrb	r3, [r3, #28]
 800d63e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800d644:	4313      	orrs	r3, r2
 800d646:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d650:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800d654:	4b0b      	ldr	r3, [pc, #44]	@ (800d684 <ETH_SetDMAConfig+0x108>)
 800d656:	4013      	ands	r3, r2
 800d658:	687a      	ldr	r2, [r7, #4]
 800d65a:	6812      	ldr	r2, [r2, #0]
 800d65c:	68f9      	ldr	r1, [r7, #12]
 800d65e:	430b      	orrs	r3, r1
 800d660:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800d664:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 800d668:	bf00      	nop
 800d66a:	3714      	adds	r7, #20
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr
 800d674:	ffff87fd 	.word	0xffff87fd
 800d678:	ffff2ffe 	.word	0xffff2ffe
 800d67c:	fffec000 	.word	0xfffec000
 800d680:	ffc0efef 	.word	0xffc0efef
 800d684:	7fc0ffff 	.word	0x7fc0ffff

0800d688 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b0a4      	sub	sp, #144	@ 0x90
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800d690:	2301      	movs	r3, #1
 800d692:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800d696:	2300      	movs	r3, #0
 800d698:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800d69a:	2300      	movs	r3, #0
 800d69c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800d6be:	2301      	movs	r3, #1
 800d6c0:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800d6c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d6c8:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800d6d4:	2300      	movs	r3, #0
 800d6d6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800d6e0:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 800d6e4:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800d702:	2300      	movs	r3, #0
 800d704:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 800d706:	2300      	movs	r3, #0
 800d708:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800d70a:	2300      	movs	r3, #0
 800d70c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800d70e:	2300      	movs	r3, #0
 800d710:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800d714:	2300      	movs	r3, #0
 800d716:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800d71a:	2301      	movs	r3, #1
 800d71c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800d720:	2320      	movs	r3, #32
 800d722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 800d726:	2301      	movs	r3, #1
 800d728:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800d72c:	2300      	movs	r3, #0
 800d72e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800d732:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800d736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 800d738:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d73c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800d73e:	2300      	movs	r3, #0
 800d740:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800d744:	2302      	movs	r3, #2
 800d746:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800d74a:	2300      	movs	r3, #0
 800d74c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800d750:	2300      	movs	r3, #0
 800d752:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800d756:	2300      	movs	r3, #0
 800d758:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800d75c:	2301      	movs	r3, #1
 800d75e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800d762:	2300      	movs	r3, #0
 800d764:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800d766:	2301      	movs	r3, #1
 800d768:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800d76c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d770:	4619      	mov	r1, r3
 800d772:	6878      	ldr	r0, [r7, #4]
 800d774:	f7ff fde6 	bl	800d344 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800d778:	2301      	movs	r3, #1
 800d77a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800d77c:	2301      	movs	r3, #1
 800d77e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800d780:	2300      	movs	r3, #0
 800d782:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800d784:	2300      	movs	r3, #0
 800d786:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800d78a:	2300      	movs	r3, #0
 800d78c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800d78e:	2300      	movs	r3, #0
 800d790:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800d792:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d796:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800d798:	2300      	movs	r3, #0
 800d79a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800d79c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d7a0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800d7a8:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800d7ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800d7ae:	f107 0308 	add.w	r3, r7, #8
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	6878      	ldr	r0, [r7, #4]
 800d7b6:	f7ff fee1 	bl	800d57c <ETH_SetDMAConfig>
}
 800d7ba:	bf00      	nop
 800d7bc:	3790      	adds	r7, #144	@ 0x90
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800d7c2:	b480      	push	{r7}
 800d7c4:	b085      	sub	sp, #20
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	60fb      	str	r3, [r7, #12]
 800d7ce:	e01d      	b.n	800d80c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	68d9      	ldr	r1, [r3, #12]
 800d7d4:	68fa      	ldr	r2, [r7, #12]
 800d7d6:	4613      	mov	r3, r2
 800d7d8:	005b      	lsls	r3, r3, #1
 800d7da:	4413      	add	r3, r2
 800d7dc:	00db      	lsls	r3, r3, #3
 800d7de:	440b      	add	r3, r1
 800d7e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800d7e2:	68bb      	ldr	r3, [r7, #8]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800d7f4:	68bb      	ldr	r3, [r7, #8]
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800d7fa:	68b9      	ldr	r1, [r7, #8]
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	68fa      	ldr	r2, [r7, #12]
 800d800:	3206      	adds	r2, #6
 800d802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	3301      	adds	r3, #1
 800d80a:	60fb      	str	r3, [r7, #12]
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	2b03      	cmp	r3, #3
 800d810:	d9de      	bls.n	800d7d0 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2200      	movs	r2, #0
 800d816:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d820:	461a      	mov	r2, r3
 800d822:	2303      	movs	r3, #3
 800d824:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	68da      	ldr	r2, [r3, #12]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d834:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	68da      	ldr	r2, [r3, #12]
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d844:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 800d848:	bf00      	nop
 800d84a:	3714      	adds	r7, #20
 800d84c:	46bd      	mov	sp, r7
 800d84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d852:	4770      	bx	lr

0800d854 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800d854:	b480      	push	{r7}
 800d856:	b085      	sub	sp, #20
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800d85c:	2300      	movs	r3, #0
 800d85e:	60fb      	str	r3, [r7, #12]
 800d860:	e023      	b.n	800d8aa <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6919      	ldr	r1, [r3, #16]
 800d866:	68fa      	ldr	r2, [r7, #12]
 800d868:	4613      	mov	r3, r2
 800d86a:	005b      	lsls	r3, r3, #1
 800d86c:	4413      	add	r3, r2
 800d86e:	00db      	lsls	r3, r3, #3
 800d870:	440b      	add	r3, r1
 800d872:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	2200      	movs	r2, #0
 800d878:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	2200      	movs	r2, #0
 800d87e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	2200      	movs	r2, #0
 800d884:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	2200      	movs	r2, #0
 800d88a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	2200      	movs	r2, #0
 800d890:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	2200      	movs	r2, #0
 800d896:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800d898:	68b9      	ldr	r1, [r7, #8]
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	68fa      	ldr	r2, [r7, #12]
 800d89e:	3212      	adds	r2, #18
 800d8a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	3301      	adds	r3, #1
 800d8a8:	60fb      	str	r3, [r7, #12]
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2b03      	cmp	r3, #3
 800d8ae:	d9d8      	bls.n	800d862 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2200      	movs	r2, #0
 800d8c0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	2303      	movs	r3, #3
 800d8da:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	691a      	ldr	r2, [r3, #16]
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8ea:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	691b      	ldr	r3, [r3, #16]
 800d8f2:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d8fe:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800d902:	bf00      	nop
 800d904:	3714      	adds	r7, #20
 800d906:	46bd      	mov	sp, r7
 800d908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90c:	4770      	bx	lr
	...

0800d910 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800d910:	b480      	push	{r7}
 800d912:	b091      	sub	sp, #68	@ 0x44
 800d914:	af00      	add	r7, sp, #0
 800d916:	60f8      	str	r0, [r7, #12]
 800d918:	60b9      	str	r1, [r7, #8]
 800d91a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	3318      	adds	r3, #24
 800d920:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800d922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 800d928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92a:	691b      	ldr	r3, [r3, #16]
 800d92c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800d92e:	2300      	movs	r3, #0
 800d930:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800d932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d934:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d93a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	689b      	ldr	r3, [r3, #8]
 800d940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800d942:	2300      	movs	r3, #0
 800d944:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800d946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d948:	68db      	ldr	r3, [r3, #12]
 800d94a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d94e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d952:	d007      	beq.n	800d964 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800d954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d958:	3304      	adds	r3, #4
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	4413      	add	r3, r2
 800d95e:	685b      	ldr	r3, [r3, #4]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d001      	beq.n	800d968 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800d964:	2302      	movs	r3, #2
 800d966:	e266      	b.n	800de36 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f003 0304 	and.w	r3, r3, #4
 800d970:	2b00      	cmp	r3, #0
 800d972:	d044      	beq.n	800d9fe <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 800d974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d976:	68da      	ldr	r2, [r3, #12]
 800d978:	4b75      	ldr	r3, [pc, #468]	@ (800db50 <ETH_Prepare_Tx_Descriptors+0x240>)
 800d97a:	4013      	ands	r3, r2
 800d97c:	68ba      	ldr	r2, [r7, #8]
 800d97e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d980:	431a      	orrs	r2, r3
 800d982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d984:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800d986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d988:	68db      	ldr	r3, [r3, #12]
 800d98a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d990:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800d9a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	f003 0308 	and.w	r3, r3, #8
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d027      	beq.n	800d9fe <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800d9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b0:	689b      	ldr	r3, [r3, #8]
 800d9b2:	b29a      	uxth	r2, r3
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9b8:	041b      	lsls	r3, r3, #16
 800d9ba:	431a      	orrs	r2, r3
 800d9bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9be:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800d9c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9c2:	68db      	ldr	r3, [r3, #12]
 800d9c4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800d9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ca:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 800d9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9d8:	431a      	orrs	r2, r3
 800d9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9dc:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800d9ec:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800d9fc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f003 0310 	and.w	r3, r3, #16
 800da06:	2b00      	cmp	r3, #0
 800da08:	d00e      	beq.n	800da28 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800da0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da0c:	689a      	ldr	r2, [r3, #8]
 800da0e:	4b51      	ldr	r3, [pc, #324]	@ (800db54 <ETH_Prepare_Tx_Descriptors+0x244>)
 800da10:	4013      	ands	r3, r2
 800da12:	68ba      	ldr	r2, [r7, #8]
 800da14:	6992      	ldr	r2, [r2, #24]
 800da16:	431a      	orrs	r2, r3
 800da18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da1a:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 800da1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da1e:	68db      	ldr	r3, [r3, #12]
 800da20:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800da24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da26:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800da28:	68bb      	ldr	r3, [r7, #8]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f003 0304 	and.w	r3, r3, #4
 800da30:	2b00      	cmp	r3, #0
 800da32:	d105      	bne.n	800da40 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f003 0310 	and.w	r3, r3, #16
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d036      	beq.n	800daae <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800da40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da42:	68db      	ldr	r3, [r3, #12]
 800da44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800da48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800da4c:	f3bf 8f5f 	dmb	sy
}
 800da50:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800da52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da54:	68db      	ldr	r3, [r3, #12]
 800da56:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800da5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da5c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800da5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da60:	3301      	adds	r3, #1
 800da62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da66:	2b03      	cmp	r3, #3
 800da68:	d902      	bls.n	800da70 <ETH_Prepare_Tx_Descriptors+0x160>
 800da6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da6c:	3b04      	subs	r3, #4
 800da6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800da70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da72:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800da74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da78:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800da7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da7c:	3301      	adds	r3, #1
 800da7e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800da80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da82:	68db      	ldr	r3, [r3, #12]
 800da84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800da88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800da8c:	d10f      	bne.n	800daae <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800da8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da90:	6a3a      	ldr	r2, [r7, #32]
 800da92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da96:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800da98:	f3bf 8f5f 	dmb	sy
}
 800da9c:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800da9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa0:	68db      	ldr	r3, [r3, #12]
 800daa2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800daa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa8:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800daaa:	2302      	movs	r3, #2
 800daac:	e1c3      	b.n	800de36 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800daae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dab0:	3301      	adds	r3, #1
 800dab2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800dab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	461a      	mov	r2, r3
 800daba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dabc:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800dabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dac0:	689a      	ldr	r2, [r3, #8]
 800dac2:	4b24      	ldr	r3, [pc, #144]	@ (800db54 <ETH_Prepare_Tx_Descriptors+0x244>)
 800dac4:	4013      	ands	r3, r2
 800dac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dac8:	6852      	ldr	r2, [r2, #4]
 800daca:	431a      	orrs	r2, r3
 800dacc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dace:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 800dad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad2:	689b      	ldr	r3, [r3, #8]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d012      	beq.n	800dafe <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 800dad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800dade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	461a      	mov	r2, r3
 800dae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800dae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daea:	689a      	ldr	r2, [r3, #8]
 800daec:	4b1a      	ldr	r3, [pc, #104]	@ (800db58 <ETH_Prepare_Tx_Descriptors+0x248>)
 800daee:	4013      	ands	r3, r2
 800daf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800daf2:	6852      	ldr	r2, [r2, #4]
 800daf4:	0412      	lsls	r2, r2, #16
 800daf6:	431a      	orrs	r2, r3
 800daf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dafa:	609a      	str	r2, [r3, #8]
 800dafc:	e008      	b.n	800db10 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800dafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db00:	2200      	movs	r2, #0
 800db02:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800db04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db06:	689a      	ldr	r2, [r3, #8]
 800db08:	4b13      	ldr	r3, [pc, #76]	@ (800db58 <ETH_Prepare_Tx_Descriptors+0x248>)
 800db0a:	4013      	ands	r3, r2
 800db0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db0e:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	f003 0310 	and.w	r3, r3, #16
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d021      	beq.n	800db60 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800db1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db1e:	68db      	ldr	r3, [r3, #12]
 800db20:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	6a1b      	ldr	r3, [r3, #32]
 800db28:	04db      	lsls	r3, r3, #19
 800db2a:	431a      	orrs	r2, r3
 800db2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db2e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800db30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db32:	68da      	ldr	r2, [r3, #12]
 800db34:	4b09      	ldr	r3, [pc, #36]	@ (800db5c <ETH_Prepare_Tx_Descriptors+0x24c>)
 800db36:	4013      	ands	r3, r2
 800db38:	68ba      	ldr	r2, [r7, #8]
 800db3a:	69d2      	ldr	r2, [r2, #28]
 800db3c:	431a      	orrs	r2, r3
 800db3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db40:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800db42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db44:	68db      	ldr	r3, [r3, #12]
 800db46:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800db4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db4c:	60da      	str	r2, [r3, #12]
 800db4e:	e02e      	b.n	800dbae <ETH_Prepare_Tx_Descriptors+0x29e>
 800db50:	ffff0000 	.word	0xffff0000
 800db54:	ffffc000 	.word	0xffffc000
 800db58:	c000ffff 	.word	0xc000ffff
 800db5c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800db60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db62:	68da      	ldr	r2, [r3, #12]
 800db64:	4b7b      	ldr	r3, [pc, #492]	@ (800dd54 <ETH_Prepare_Tx_Descriptors+0x444>)
 800db66:	4013      	ands	r3, r2
 800db68:	68ba      	ldr	r2, [r7, #8]
 800db6a:	6852      	ldr	r2, [r2, #4]
 800db6c:	431a      	orrs	r2, r3
 800db6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db70:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f003 0301 	and.w	r3, r3, #1
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d008      	beq.n	800db90 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800db7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db80:	68db      	ldr	r3, [r3, #12]
 800db82:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800db86:	68bb      	ldr	r3, [r7, #8]
 800db88:	695b      	ldr	r3, [r3, #20]
 800db8a:	431a      	orrs	r2, r3
 800db8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db8e:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	f003 0320 	and.w	r3, r3, #32
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d008      	beq.n	800dbae <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800db9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db9e:	68db      	ldr	r3, [r3, #12]
 800dba0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	691b      	ldr	r3, [r3, #16]
 800dba8:	431a      	orrs	r2, r3
 800dbaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbac:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	f003 0304 	and.w	r3, r3, #4
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d008      	beq.n	800dbcc <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800dbba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbbc:	689b      	ldr	r3, [r3, #8]
 800dbbe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbc6:	431a      	orrs	r2, r3
 800dbc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbca:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800dbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbce:	68db      	ldr	r3, [r3, #12]
 800dbd0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbd6:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800dbd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800dbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbe2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800dbe4:	f3bf 8f5f 	dmb	sy
}
 800dbe8:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800dbea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800dbf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbf4:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 800dbf6:	68bb      	ldr	r3, [r7, #8]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	f003 0302 	and.w	r3, r3, #2
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	f000 80da 	beq.w	800ddb8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 800dc04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc06:	68db      	ldr	r3, [r3, #12]
 800dc08:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	431a      	orrs	r2, r3
 800dc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc14:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800dc16:	e0cf      	b.n	800ddb8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800dc18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc1a:	68db      	ldr	r3, [r3, #12]
 800dc1c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800dc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc22:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800dc24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc26:	3301      	adds	r3, #1
 800dc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc2c:	2b03      	cmp	r3, #3
 800dc2e:	d902      	bls.n	800dc36 <ETH_Prepare_Tx_Descriptors+0x326>
 800dc30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc32:	3b04      	subs	r3, #4
 800dc34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800dc36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dc3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc3e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800dc40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc42:	68db      	ldr	r3, [r3, #12]
 800dc44:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800dc48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4a:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800dc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dc54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dc58:	d007      	beq.n	800dc6a <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800dc5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc5e:	3304      	adds	r3, #4
 800dc60:	009b      	lsls	r3, r3, #2
 800dc62:	4413      	add	r3, r2
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d029      	beq.n	800dcbe <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800dc6a:	6a3b      	ldr	r3, [r7, #32]
 800dc6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800dc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dc72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc76:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800dc78:	2300      	movs	r3, #0
 800dc7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dc7c:	e019      	b.n	800dcb2 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800dc7e:	f3bf 8f5f 	dmb	sy
}
 800dc82:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800dc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc86:	68db      	ldr	r3, [r3, #12]
 800dc88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800dc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc8e:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 800dc90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc92:	3301      	adds	r3, #1
 800dc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc98:	2b03      	cmp	r3, #3
 800dc9a:	d902      	bls.n	800dca2 <ETH_Prepare_Tx_Descriptors+0x392>
 800dc9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc9e:	3b04      	subs	r3, #4
 800dca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800dca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcaa:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800dcac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcae:	3301      	adds	r3, #1
 800dcb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dcb2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dcb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcb6:	429a      	cmp	r2, r3
 800dcb8:	d3e1      	bcc.n	800dc7e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 800dcba:	2302      	movs	r3, #2
 800dcbc:	e0bb      	b.n	800de36 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 800dcbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcc0:	3301      	adds	r3, #1
 800dcc2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 800dcc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcc6:	689b      	ldr	r3, [r3, #8]
 800dcc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800dcca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	461a      	mov	r2, r3
 800dcd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd2:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800dcd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd6:	689a      	ldr	r2, [r3, #8]
 800dcd8:	4b1f      	ldr	r3, [pc, #124]	@ (800dd58 <ETH_Prepare_Tx_Descriptors+0x448>)
 800dcda:	4013      	ands	r3, r2
 800dcdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcde:	6852      	ldr	r2, [r2, #4]
 800dce0:	431a      	orrs	r2, r3
 800dce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce4:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 800dce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dce8:	689b      	ldr	r3, [r3, #8]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d012      	beq.n	800dd14 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 800dcee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcf0:	689b      	ldr	r3, [r3, #8]
 800dcf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800dcf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcfc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800dcfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd00:	689a      	ldr	r2, [r3, #8]
 800dd02:	4b16      	ldr	r3, [pc, #88]	@ (800dd5c <ETH_Prepare_Tx_Descriptors+0x44c>)
 800dd04:	4013      	ands	r3, r2
 800dd06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd08:	6852      	ldr	r2, [r2, #4]
 800dd0a:	0412      	lsls	r2, r2, #16
 800dd0c:	431a      	orrs	r2, r3
 800dd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd10:	609a      	str	r2, [r3, #8]
 800dd12:	e008      	b.n	800dd26 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800dd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd16:	2200      	movs	r2, #0
 800dd18:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800dd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd1c:	689a      	ldr	r2, [r3, #8]
 800dd1e:	4b0f      	ldr	r3, [pc, #60]	@ (800dd5c <ETH_Prepare_Tx_Descriptors+0x44c>)
 800dd20:	4013      	ands	r3, r2
 800dd22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd24:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f003 0310 	and.w	r3, r3, #16
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d018      	beq.n	800dd64 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800dd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd34:	68da      	ldr	r2, [r3, #12]
 800dd36:	4b0a      	ldr	r3, [pc, #40]	@ (800dd60 <ETH_Prepare_Tx_Descriptors+0x450>)
 800dd38:	4013      	ands	r3, r2
 800dd3a:	68ba      	ldr	r2, [r7, #8]
 800dd3c:	69d2      	ldr	r2, [r2, #28]
 800dd3e:	431a      	orrs	r2, r3
 800dd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd42:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800dd44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd46:	68db      	ldr	r3, [r3, #12]
 800dd48:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800dd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd4e:	60da      	str	r2, [r3, #12]
 800dd50:	e020      	b.n	800dd94 <ETH_Prepare_Tx_Descriptors+0x484>
 800dd52:	bf00      	nop
 800dd54:	ffff8000 	.word	0xffff8000
 800dd58:	ffffc000 	.word	0xffffc000
 800dd5c:	c000ffff 	.word	0xc000ffff
 800dd60:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800dd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd66:	68da      	ldr	r2, [r3, #12]
 800dd68:	4b36      	ldr	r3, [pc, #216]	@ (800de44 <ETH_Prepare_Tx_Descriptors+0x534>)
 800dd6a:	4013      	ands	r3, r2
 800dd6c:	68ba      	ldr	r2, [r7, #8]
 800dd6e:	6852      	ldr	r2, [r2, #4]
 800dd70:	431a      	orrs	r2, r3
 800dd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd74:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f003 0301 	and.w	r3, r3, #1
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d008      	beq.n	800dd94 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800dd82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd84:	68db      	ldr	r3, [r3, #12]
 800dd86:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	695b      	ldr	r3, [r3, #20]
 800dd8e:	431a      	orrs	r2, r3
 800dd90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd92:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 800dd94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd96:	3301      	adds	r3, #1
 800dd98:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800dd9a:	f3bf 8f5f 	dmb	sy
}
 800dd9e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800dda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda2:	68db      	ldr	r3, [r3, #12]
 800dda4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800dda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddaa:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800ddac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddae:	68db      	ldr	r3, [r3, #12]
 800ddb0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb6:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 800ddb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddba:	689b      	ldr	r3, [r3, #8]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	f47f af2b 	bne.w	800dc18 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d006      	beq.n	800ddd6 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800ddc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddca:	689b      	ldr	r3, [r3, #8]
 800ddcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ddd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd2:	609a      	str	r2, [r3, #8]
 800ddd4:	e005      	b.n	800dde2 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 800ddd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddd8:	689b      	ldr	r3, [r3, #8]
 800ddda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ddde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde0:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800dde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde4:	68db      	ldr	r3, [r3, #12]
 800dde6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ddea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddec:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800ddee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ddf2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ddf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddf6:	3304      	adds	r3, #4
 800ddf8:	009b      	lsls	r3, r3, #2
 800ddfa:	440b      	add	r3, r1
 800ddfc:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800ddfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800de02:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de04:	f3ef 8310 	mrs	r3, PRIMASK
 800de08:	61bb      	str	r3, [r7, #24]
  return(result);
 800de0a:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800de0c:	61fb      	str	r3, [r7, #28]
 800de0e:	2301      	movs	r3, #1
 800de10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de12:	697b      	ldr	r3, [r7, #20]
 800de14:	f383 8810 	msr	PRIMASK, r3
}
 800de18:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800de1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800de1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de20:	4413      	add	r3, r2
 800de22:	1c5a      	adds	r2, r3, #1
 800de24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de26:	629a      	str	r2, [r3, #40]	@ 0x28
 800de28:	69fb      	ldr	r3, [r7, #28]
 800de2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	f383 8810 	msr	PRIMASK, r3
}
 800de32:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3744      	adds	r7, #68	@ 0x44
 800de3a:	46bd      	mov	sp, r7
 800de3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de40:	4770      	bx	lr
 800de42:	bf00      	nop
 800de44:	ffff8000 	.word	0xffff8000

0800de48 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800de48:	b480      	push	{r7}
 800de4a:	b087      	sub	sp, #28
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	460b      	mov	r3, r1
 800de52:	607a      	str	r2, [r7, #4]
 800de54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800de56:	2300      	movs	r3, #0
 800de58:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d101      	bne.n	800de64 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800de60:	2301      	movs	r3, #1
 800de62:	e00a      	b.n	800de7a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800de64:	7afb      	ldrb	r3, [r7, #11]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d103      	bne.n	800de72 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	687a      	ldr	r2, [r7, #4]
 800de6e:	605a      	str	r2, [r3, #4]
      break;
 800de70:	e002      	b.n	800de78 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800de72:	2301      	movs	r3, #1
 800de74:	75fb      	strb	r3, [r7, #23]
      break;
 800de76:	bf00      	nop
  }

  return status;
 800de78:	7dfb      	ldrb	r3, [r7, #23]
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	371c      	adds	r7, #28
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr

0800de86 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800de86:	b480      	push	{r7}
 800de88:	b083      	sub	sp, #12
 800de8a:	af00      	add	r7, sp, #0
 800de8c:	6078      	str	r0, [r7, #4]
 800de8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d101      	bne.n	800de9a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800de96:	2301      	movs	r3, #1
 800de98:	e003      	b.n	800dea2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800dea0:	2300      	movs	r3, #0
  }
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	370c      	adds	r7, #12
 800dea6:	46bd      	mov	sp, r7
 800dea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deac:	4770      	bx	lr
	...

0800deb0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b086      	sub	sp, #24
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	0c1b      	lsrs	r3, r3, #16
 800debe:	f003 0303 	and.w	r3, r3, #3
 800dec2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	f003 031f 	and.w	r3, r3, #31
 800decc:	2201      	movs	r2, #1
 800dece:	fa02 f303 	lsl.w	r3, r2, r3
 800ded2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800ded4:	f7fb fbe0 	bl	8009698 <HAL_GetCurrentCPUID>
 800ded8:	4603      	mov	r3, r0
 800deda:	2b03      	cmp	r3, #3
 800dedc:	d105      	bne.n	800deea <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	011a      	lsls	r2, r3, #4
 800dee2:	4b0f      	ldr	r3, [pc, #60]	@ (800df20 <HAL_EXTI_IRQHandler+0x70>)
 800dee4:	4413      	add	r3, r2
 800dee6:	617b      	str	r3, [r7, #20]
 800dee8:	e004      	b.n	800def4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 800deea:	693b      	ldr	r3, [r7, #16]
 800deec:	011a      	lsls	r2, r3, #4
 800deee:	4b0d      	ldr	r3, [pc, #52]	@ (800df24 <HAL_EXTI_IRQHandler+0x74>)
 800def0:	4413      	add	r3, r2
 800def2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800def4:	697b      	ldr	r3, [r7, #20]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	68fa      	ldr	r2, [r7, #12]
 800defa:	4013      	ands	r3, r2
 800defc:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d009      	beq.n	800df18 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	68fa      	ldr	r2, [r7, #12]
 800df08:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	685b      	ldr	r3, [r3, #4]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d002      	beq.n	800df18 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	4798      	blx	r3
    }
  }
}
 800df18:	bf00      	nop
 800df1a:	3718      	adds	r7, #24
 800df1c:	46bd      	mov	sp, r7
 800df1e:	bd80      	pop	{r7, pc}
 800df20:	58000088 	.word	0x58000088
 800df24:	580000c8 	.word	0x580000c8

0800df28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800df28:	b480      	push	{r7}
 800df2a:	b089      	sub	sp, #36	@ 0x24
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
 800df30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800df32:	2300      	movs	r3, #0
 800df34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800df36:	4b89      	ldr	r3, [pc, #548]	@ (800e15c <HAL_GPIO_Init+0x234>)
 800df38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800df3a:	e194      	b.n	800e266 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800df3c:	683b      	ldr	r3, [r7, #0]
 800df3e:	681a      	ldr	r2, [r3, #0]
 800df40:	2101      	movs	r1, #1
 800df42:	69fb      	ldr	r3, [r7, #28]
 800df44:	fa01 f303 	lsl.w	r3, r1, r3
 800df48:	4013      	ands	r3, r2
 800df4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	f000 8186 	beq.w	800e260 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	685b      	ldr	r3, [r3, #4]
 800df58:	f003 0303 	and.w	r3, r3, #3
 800df5c:	2b01      	cmp	r3, #1
 800df5e:	d005      	beq.n	800df6c <HAL_GPIO_Init+0x44>
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	f003 0303 	and.w	r3, r3, #3
 800df68:	2b02      	cmp	r3, #2
 800df6a:	d130      	bne.n	800dfce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	689b      	ldr	r3, [r3, #8]
 800df70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800df72:	69fb      	ldr	r3, [r7, #28]
 800df74:	005b      	lsls	r3, r3, #1
 800df76:	2203      	movs	r2, #3
 800df78:	fa02 f303 	lsl.w	r3, r2, r3
 800df7c:	43db      	mvns	r3, r3
 800df7e:	69ba      	ldr	r2, [r7, #24]
 800df80:	4013      	ands	r3, r2
 800df82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	68da      	ldr	r2, [r3, #12]
 800df88:	69fb      	ldr	r3, [r7, #28]
 800df8a:	005b      	lsls	r3, r3, #1
 800df8c:	fa02 f303 	lsl.w	r3, r2, r3
 800df90:	69ba      	ldr	r2, [r7, #24]
 800df92:	4313      	orrs	r3, r2
 800df94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	69ba      	ldr	r2, [r7, #24]
 800df9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	685b      	ldr	r3, [r3, #4]
 800dfa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	fa02 f303 	lsl.w	r3, r2, r3
 800dfaa:	43db      	mvns	r3, r3
 800dfac:	69ba      	ldr	r2, [r7, #24]
 800dfae:	4013      	ands	r3, r2
 800dfb0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	685b      	ldr	r3, [r3, #4]
 800dfb6:	091b      	lsrs	r3, r3, #4
 800dfb8:	f003 0201 	and.w	r2, r3, #1
 800dfbc:	69fb      	ldr	r3, [r7, #28]
 800dfbe:	fa02 f303 	lsl.w	r3, r2, r3
 800dfc2:	69ba      	ldr	r2, [r7, #24]
 800dfc4:	4313      	orrs	r3, r2
 800dfc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	69ba      	ldr	r2, [r7, #24]
 800dfcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	685b      	ldr	r3, [r3, #4]
 800dfd2:	f003 0303 	and.w	r3, r3, #3
 800dfd6:	2b03      	cmp	r3, #3
 800dfd8:	d017      	beq.n	800e00a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	68db      	ldr	r3, [r3, #12]
 800dfde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800dfe0:	69fb      	ldr	r3, [r7, #28]
 800dfe2:	005b      	lsls	r3, r3, #1
 800dfe4:	2203      	movs	r2, #3
 800dfe6:	fa02 f303 	lsl.w	r3, r2, r3
 800dfea:	43db      	mvns	r3, r3
 800dfec:	69ba      	ldr	r2, [r7, #24]
 800dfee:	4013      	ands	r3, r2
 800dff0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	689a      	ldr	r2, [r3, #8]
 800dff6:	69fb      	ldr	r3, [r7, #28]
 800dff8:	005b      	lsls	r3, r3, #1
 800dffa:	fa02 f303 	lsl.w	r3, r2, r3
 800dffe:	69ba      	ldr	r2, [r7, #24]
 800e000:	4313      	orrs	r3, r2
 800e002:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	69ba      	ldr	r2, [r7, #24]
 800e008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	685b      	ldr	r3, [r3, #4]
 800e00e:	f003 0303 	and.w	r3, r3, #3
 800e012:	2b02      	cmp	r3, #2
 800e014:	d123      	bne.n	800e05e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800e016:	69fb      	ldr	r3, [r7, #28]
 800e018:	08da      	lsrs	r2, r3, #3
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	3208      	adds	r2, #8
 800e01e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e022:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800e024:	69fb      	ldr	r3, [r7, #28]
 800e026:	f003 0307 	and.w	r3, r3, #7
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	220f      	movs	r2, #15
 800e02e:	fa02 f303 	lsl.w	r3, r2, r3
 800e032:	43db      	mvns	r3, r3
 800e034:	69ba      	ldr	r2, [r7, #24]
 800e036:	4013      	ands	r3, r2
 800e038:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	691a      	ldr	r2, [r3, #16]
 800e03e:	69fb      	ldr	r3, [r7, #28]
 800e040:	f003 0307 	and.w	r3, r3, #7
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	fa02 f303 	lsl.w	r3, r2, r3
 800e04a:	69ba      	ldr	r2, [r7, #24]
 800e04c:	4313      	orrs	r3, r2
 800e04e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e050:	69fb      	ldr	r3, [r7, #28]
 800e052:	08da      	lsrs	r2, r3, #3
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	3208      	adds	r2, #8
 800e058:	69b9      	ldr	r1, [r7, #24]
 800e05a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800e064:	69fb      	ldr	r3, [r7, #28]
 800e066:	005b      	lsls	r3, r3, #1
 800e068:	2203      	movs	r2, #3
 800e06a:	fa02 f303 	lsl.w	r3, r2, r3
 800e06e:	43db      	mvns	r3, r3
 800e070:	69ba      	ldr	r2, [r7, #24]
 800e072:	4013      	ands	r3, r2
 800e074:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	685b      	ldr	r3, [r3, #4]
 800e07a:	f003 0203 	and.w	r2, r3, #3
 800e07e:	69fb      	ldr	r3, [r7, #28]
 800e080:	005b      	lsls	r3, r3, #1
 800e082:	fa02 f303 	lsl.w	r3, r2, r3
 800e086:	69ba      	ldr	r2, [r7, #24]
 800e088:	4313      	orrs	r3, r2
 800e08a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	69ba      	ldr	r2, [r7, #24]
 800e090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800e092:	683b      	ldr	r3, [r7, #0]
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	f000 80e0 	beq.w	800e260 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e0a0:	4b2f      	ldr	r3, [pc, #188]	@ (800e160 <HAL_GPIO_Init+0x238>)
 800e0a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e0a6:	4a2e      	ldr	r2, [pc, #184]	@ (800e160 <HAL_GPIO_Init+0x238>)
 800e0a8:	f043 0302 	orr.w	r3, r3, #2
 800e0ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800e0b0:	4b2b      	ldr	r3, [pc, #172]	@ (800e160 <HAL_GPIO_Init+0x238>)
 800e0b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e0b6:	f003 0302 	and.w	r3, r3, #2
 800e0ba:	60fb      	str	r3, [r7, #12]
 800e0bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e0be:	4a29      	ldr	r2, [pc, #164]	@ (800e164 <HAL_GPIO_Init+0x23c>)
 800e0c0:	69fb      	ldr	r3, [r7, #28]
 800e0c2:	089b      	lsrs	r3, r3, #2
 800e0c4:	3302      	adds	r3, #2
 800e0c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800e0cc:	69fb      	ldr	r3, [r7, #28]
 800e0ce:	f003 0303 	and.w	r3, r3, #3
 800e0d2:	009b      	lsls	r3, r3, #2
 800e0d4:	220f      	movs	r2, #15
 800e0d6:	fa02 f303 	lsl.w	r3, r2, r3
 800e0da:	43db      	mvns	r3, r3
 800e0dc:	69ba      	ldr	r2, [r7, #24]
 800e0de:	4013      	ands	r3, r2
 800e0e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	4a20      	ldr	r2, [pc, #128]	@ (800e168 <HAL_GPIO_Init+0x240>)
 800e0e6:	4293      	cmp	r3, r2
 800e0e8:	d052      	beq.n	800e190 <HAL_GPIO_Init+0x268>
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	4a1f      	ldr	r2, [pc, #124]	@ (800e16c <HAL_GPIO_Init+0x244>)
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	d031      	beq.n	800e156 <HAL_GPIO_Init+0x22e>
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	4a1e      	ldr	r2, [pc, #120]	@ (800e170 <HAL_GPIO_Init+0x248>)
 800e0f6:	4293      	cmp	r3, r2
 800e0f8:	d02b      	beq.n	800e152 <HAL_GPIO_Init+0x22a>
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	4a1d      	ldr	r2, [pc, #116]	@ (800e174 <HAL_GPIO_Init+0x24c>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d025      	beq.n	800e14e <HAL_GPIO_Init+0x226>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	4a1c      	ldr	r2, [pc, #112]	@ (800e178 <HAL_GPIO_Init+0x250>)
 800e106:	4293      	cmp	r3, r2
 800e108:	d01f      	beq.n	800e14a <HAL_GPIO_Init+0x222>
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	4a1b      	ldr	r2, [pc, #108]	@ (800e17c <HAL_GPIO_Init+0x254>)
 800e10e:	4293      	cmp	r3, r2
 800e110:	d019      	beq.n	800e146 <HAL_GPIO_Init+0x21e>
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	4a1a      	ldr	r2, [pc, #104]	@ (800e180 <HAL_GPIO_Init+0x258>)
 800e116:	4293      	cmp	r3, r2
 800e118:	d013      	beq.n	800e142 <HAL_GPIO_Init+0x21a>
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	4a19      	ldr	r2, [pc, #100]	@ (800e184 <HAL_GPIO_Init+0x25c>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d00d      	beq.n	800e13e <HAL_GPIO_Init+0x216>
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	4a18      	ldr	r2, [pc, #96]	@ (800e188 <HAL_GPIO_Init+0x260>)
 800e126:	4293      	cmp	r3, r2
 800e128:	d007      	beq.n	800e13a <HAL_GPIO_Init+0x212>
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	4a17      	ldr	r2, [pc, #92]	@ (800e18c <HAL_GPIO_Init+0x264>)
 800e12e:	4293      	cmp	r3, r2
 800e130:	d101      	bne.n	800e136 <HAL_GPIO_Init+0x20e>
 800e132:	2309      	movs	r3, #9
 800e134:	e02d      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e136:	230a      	movs	r3, #10
 800e138:	e02b      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e13a:	2308      	movs	r3, #8
 800e13c:	e029      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e13e:	2307      	movs	r3, #7
 800e140:	e027      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e142:	2306      	movs	r3, #6
 800e144:	e025      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e146:	2305      	movs	r3, #5
 800e148:	e023      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e14a:	2304      	movs	r3, #4
 800e14c:	e021      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e14e:	2303      	movs	r3, #3
 800e150:	e01f      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e152:	2302      	movs	r3, #2
 800e154:	e01d      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e156:	2301      	movs	r3, #1
 800e158:	e01b      	b.n	800e192 <HAL_GPIO_Init+0x26a>
 800e15a:	bf00      	nop
 800e15c:	58000080 	.word	0x58000080
 800e160:	58024400 	.word	0x58024400
 800e164:	58000400 	.word	0x58000400
 800e168:	58020000 	.word	0x58020000
 800e16c:	58020400 	.word	0x58020400
 800e170:	58020800 	.word	0x58020800
 800e174:	58020c00 	.word	0x58020c00
 800e178:	58021000 	.word	0x58021000
 800e17c:	58021400 	.word	0x58021400
 800e180:	58021800 	.word	0x58021800
 800e184:	58021c00 	.word	0x58021c00
 800e188:	58022000 	.word	0x58022000
 800e18c:	58022400 	.word	0x58022400
 800e190:	2300      	movs	r3, #0
 800e192:	69fa      	ldr	r2, [r7, #28]
 800e194:	f002 0203 	and.w	r2, r2, #3
 800e198:	0092      	lsls	r2, r2, #2
 800e19a:	4093      	lsls	r3, r2
 800e19c:	69ba      	ldr	r2, [r7, #24]
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e1a2:	4938      	ldr	r1, [pc, #224]	@ (800e284 <HAL_GPIO_Init+0x35c>)
 800e1a4:	69fb      	ldr	r3, [r7, #28]
 800e1a6:	089b      	lsrs	r3, r3, #2
 800e1a8:	3302      	adds	r3, #2
 800e1aa:	69ba      	ldr	r2, [r7, #24]
 800e1ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800e1b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	43db      	mvns	r3, r3
 800e1bc:	69ba      	ldr	r2, [r7, #24]
 800e1be:	4013      	ands	r3, r2
 800e1c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d003      	beq.n	800e1d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800e1ce:	69ba      	ldr	r2, [r7, #24]
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800e1d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800e1de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e1e2:	685b      	ldr	r3, [r3, #4]
 800e1e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	43db      	mvns	r3, r3
 800e1ea:	69ba      	ldr	r2, [r7, #24]
 800e1ec:	4013      	ands	r3, r2
 800e1ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d003      	beq.n	800e204 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800e1fc:	69ba      	ldr	r2, [r7, #24]
 800e1fe:	693b      	ldr	r3, [r7, #16]
 800e200:	4313      	orrs	r3, r2
 800e202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800e204:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e208:	69bb      	ldr	r3, [r7, #24]
 800e20a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800e20c:	697b      	ldr	r3, [r7, #20]
 800e20e:	685b      	ldr	r3, [r3, #4]
 800e210:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	43db      	mvns	r3, r3
 800e216:	69ba      	ldr	r2, [r7, #24]
 800e218:	4013      	ands	r3, r2
 800e21a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e224:	2b00      	cmp	r3, #0
 800e226:	d003      	beq.n	800e230 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800e228:	69ba      	ldr	r2, [r7, #24]
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	4313      	orrs	r3, r2
 800e22e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	69ba      	ldr	r2, [r7, #24]
 800e234:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	43db      	mvns	r3, r3
 800e240:	69ba      	ldr	r2, [r7, #24]
 800e242:	4013      	ands	r3, r2
 800e244:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	685b      	ldr	r3, [r3, #4]
 800e24a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d003      	beq.n	800e25a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800e252:	69ba      	ldr	r2, [r7, #24]
 800e254:	693b      	ldr	r3, [r7, #16]
 800e256:	4313      	orrs	r3, r2
 800e258:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800e25a:	697b      	ldr	r3, [r7, #20]
 800e25c:	69ba      	ldr	r2, [r7, #24]
 800e25e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800e260:	69fb      	ldr	r3, [r7, #28]
 800e262:	3301      	adds	r3, #1
 800e264:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	681a      	ldr	r2, [r3, #0]
 800e26a:	69fb      	ldr	r3, [r7, #28]
 800e26c:	fa22 f303 	lsr.w	r3, r2, r3
 800e270:	2b00      	cmp	r3, #0
 800e272:	f47f ae63 	bne.w	800df3c <HAL_GPIO_Init+0x14>
  }
}
 800e276:	bf00      	nop
 800e278:	bf00      	nop
 800e27a:	3724      	adds	r7, #36	@ 0x24
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr
 800e284:	58000400 	.word	0x58000400

0800e288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e288:	b480      	push	{r7}
 800e28a:	b083      	sub	sp, #12
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
 800e290:	460b      	mov	r3, r1
 800e292:	807b      	strh	r3, [r7, #2]
 800e294:	4613      	mov	r3, r2
 800e296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800e298:	787b      	ldrb	r3, [r7, #1]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d003      	beq.n	800e2a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800e29e:	887a      	ldrh	r2, [r7, #2]
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800e2a4:	e003      	b.n	800e2ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800e2a6:	887b      	ldrh	r3, [r7, #2]
 800e2a8:	041a      	lsls	r2, r3, #16
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	619a      	str	r2, [r3, #24]
}
 800e2ae:	bf00      	nop
 800e2b0:	370c      	adds	r7, #12
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b8:	4770      	bx	lr

0800e2ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800e2ba:	b480      	push	{r7}
 800e2bc:	b085      	sub	sp, #20
 800e2be:	af00      	add	r7, sp, #0
 800e2c0:	6078      	str	r0, [r7, #4]
 800e2c2:	460b      	mov	r3, r1
 800e2c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	695b      	ldr	r3, [r3, #20]
 800e2ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800e2cc:	887a      	ldrh	r2, [r7, #2]
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	4013      	ands	r3, r2
 800e2d2:	041a      	lsls	r2, r3, #16
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	43d9      	mvns	r1, r3
 800e2d8:	887b      	ldrh	r3, [r7, #2]
 800e2da:	400b      	ands	r3, r1
 800e2dc:	431a      	orrs	r2, r3
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	619a      	str	r2, [r3, #24]
}
 800e2e2:	bf00      	nop
 800e2e4:	3714      	adds	r7, #20
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ec:	4770      	bx	lr

0800e2ee <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800e2ee:	b580      	push	{r7, lr}
 800e2f0:	b082      	sub	sp, #8
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800e2f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e2fc:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e300:	88fb      	ldrh	r3, [r7, #6]
 800e302:	4013      	ands	r3, r2
 800e304:	2b00      	cmp	r3, #0
 800e306:	d008      	beq.n	800e31a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800e308:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800e30c:	88fb      	ldrh	r3, [r7, #6]
 800e30e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800e312:	88fb      	ldrh	r3, [r7, #6]
 800e314:	4618      	mov	r0, r3
 800e316:	f000 f804 	bl	800e322 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800e31a:	bf00      	nop
 800e31c:	3708      	adds	r7, #8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}

0800e322 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800e322:	b480      	push	{r7}
 800e324:	b083      	sub	sp, #12
 800e326:	af00      	add	r7, sp, #0
 800e328:	4603      	mov	r3, r0
 800e32a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800e32c:	bf00      	nop
 800e32e:	370c      	adds	r7, #12
 800e330:	46bd      	mov	sp, r7
 800e332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e336:	4770      	bx	lr

0800e338 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800e338:	b480      	push	{r7}
 800e33a:	b083      	sub	sp, #12
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800e340:	4a08      	ldr	r2, [pc, #32]	@ (800e364 <HAL_HSEM_FastTake+0x2c>)
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	3320      	adds	r3, #32
 800e346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e34a:	4a07      	ldr	r2, [pc, #28]	@ (800e368 <HAL_HSEM_FastTake+0x30>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d101      	bne.n	800e354 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800e350:	2300      	movs	r3, #0
 800e352:	e000      	b.n	800e356 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800e354:	2301      	movs	r3, #1
}
 800e356:	4618      	mov	r0, r3
 800e358:	370c      	adds	r7, #12
 800e35a:	46bd      	mov	sp, r7
 800e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e360:	4770      	bx	lr
 800e362:	bf00      	nop
 800e364:	58026400 	.word	0x58026400
 800e368:	80000300 	.word	0x80000300

0800e36c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800e36c:	b480      	push	{r7}
 800e36e:	b083      	sub	sp, #12
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
 800e374:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800e376:	4906      	ldr	r1, [pc, #24]	@ (800e390 <HAL_HSEM_Release+0x24>)
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800e384:	bf00      	nop
 800e386:	370c      	adds	r7, #12
 800e388:	46bd      	mov	sp, r7
 800e38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38e:	4770      	bx	lr
 800e390:	58026400 	.word	0x58026400

0800e394 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b084      	sub	sp, #16
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e39c:	4b29      	ldr	r3, [pc, #164]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e39e:	68db      	ldr	r3, [r3, #12]
 800e3a0:	f003 0307 	and.w	r3, r3, #7
 800e3a4:	2b06      	cmp	r3, #6
 800e3a6:	d00a      	beq.n	800e3be <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e3a8:	4b26      	ldr	r3, [pc, #152]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e3aa:	68db      	ldr	r3, [r3, #12]
 800e3ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	429a      	cmp	r2, r3
 800e3b4:	d001      	beq.n	800e3ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	e040      	b.n	800e43c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	e03e      	b.n	800e43c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e3be:	4b21      	ldr	r3, [pc, #132]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e3c0:	68db      	ldr	r3, [r3, #12]
 800e3c2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e3c6:	491f      	ldr	r1, [pc, #124]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	4313      	orrs	r3, r2
 800e3cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e3ce:	f7f9 f9cd 	bl	800776c <HAL_GetTick>
 800e3d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e3d4:	e009      	b.n	800e3ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e3d6:	f7f9 f9c9 	bl	800776c <HAL_GetTick>
 800e3da:	4602      	mov	r2, r0
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	1ad3      	subs	r3, r2, r3
 800e3e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e3e4:	d901      	bls.n	800e3ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e028      	b.n	800e43c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e3ea:	4b16      	ldr	r3, [pc, #88]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e3ec:	685b      	ldr	r3, [r3, #4]
 800e3ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e3f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e3f6:	d1ee      	bne.n	800e3d6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2b1e      	cmp	r3, #30
 800e3fc:	d008      	beq.n	800e410 <HAL_PWREx_ConfigSupply+0x7c>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	2b2e      	cmp	r3, #46	@ 0x2e
 800e402:	d005      	beq.n	800e410 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2b1d      	cmp	r3, #29
 800e408:	d002      	beq.n	800e410 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	2b2d      	cmp	r3, #45	@ 0x2d
 800e40e:	d114      	bne.n	800e43a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e410:	f7f9 f9ac 	bl	800776c <HAL_GetTick>
 800e414:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e416:	e009      	b.n	800e42c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e418:	f7f9 f9a8 	bl	800776c <HAL_GetTick>
 800e41c:	4602      	mov	r2, r0
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	1ad3      	subs	r3, r2, r3
 800e422:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e426:	d901      	bls.n	800e42c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e428:	2301      	movs	r3, #1
 800e42a:	e007      	b.n	800e43c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e42c:	4b05      	ldr	r3, [pc, #20]	@ (800e444 <HAL_PWREx_ConfigSupply+0xb0>)
 800e42e:	68db      	ldr	r3, [r3, #12]
 800e430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e438:	d1ee      	bne.n	800e418 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e43a:	2300      	movs	r3, #0
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	3710      	adds	r7, #16
 800e440:	46bd      	mov	sp, r7
 800e442:	bd80      	pop	{r7, pc}
 800e444:	58024800 	.word	0x58024800

0800e448 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b08c      	sub	sp, #48	@ 0x30
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d102      	bne.n	800e45c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800e456:	2301      	movs	r3, #1
 800e458:	f000 bc48 	b.w	800ecec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	f003 0301 	and.w	r3, r3, #1
 800e464:	2b00      	cmp	r3, #0
 800e466:	f000 8088 	beq.w	800e57a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e46a:	4b99      	ldr	r3, [pc, #612]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e46c:	691b      	ldr	r3, [r3, #16]
 800e46e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e472:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e474:	4b96      	ldr	r3, [pc, #600]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e478:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e47a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e47c:	2b10      	cmp	r3, #16
 800e47e:	d007      	beq.n	800e490 <HAL_RCC_OscConfig+0x48>
 800e480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e482:	2b18      	cmp	r3, #24
 800e484:	d111      	bne.n	800e4aa <HAL_RCC_OscConfig+0x62>
 800e486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e488:	f003 0303 	and.w	r3, r3, #3
 800e48c:	2b02      	cmp	r3, #2
 800e48e:	d10c      	bne.n	800e4aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e490:	4b8f      	ldr	r3, [pc, #572]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d06d      	beq.n	800e578 <HAL_RCC_OscConfig+0x130>
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	685b      	ldr	r3, [r3, #4]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d169      	bne.n	800e578 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800e4a4:	2301      	movs	r3, #1
 800e4a6:	f000 bc21 	b.w	800ecec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	685b      	ldr	r3, [r3, #4]
 800e4ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4b2:	d106      	bne.n	800e4c2 <HAL_RCC_OscConfig+0x7a>
 800e4b4:	4b86      	ldr	r3, [pc, #536]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4a85      	ldr	r2, [pc, #532]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e4be:	6013      	str	r3, [r2, #0]
 800e4c0:	e02e      	b.n	800e520 <HAL_RCC_OscConfig+0xd8>
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	685b      	ldr	r3, [r3, #4]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d10c      	bne.n	800e4e4 <HAL_RCC_OscConfig+0x9c>
 800e4ca:	4b81      	ldr	r3, [pc, #516]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	4a80      	ldr	r2, [pc, #512]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e4d4:	6013      	str	r3, [r2, #0]
 800e4d6:	4b7e      	ldr	r3, [pc, #504]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	4a7d      	ldr	r2, [pc, #500]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e4e0:	6013      	str	r3, [r2, #0]
 800e4e2:	e01d      	b.n	800e520 <HAL_RCC_OscConfig+0xd8>
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e4ec:	d10c      	bne.n	800e508 <HAL_RCC_OscConfig+0xc0>
 800e4ee:	4b78      	ldr	r3, [pc, #480]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	4a77      	ldr	r2, [pc, #476]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e4f8:	6013      	str	r3, [r2, #0]
 800e4fa:	4b75      	ldr	r3, [pc, #468]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	4a74      	ldr	r2, [pc, #464]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e504:	6013      	str	r3, [r2, #0]
 800e506:	e00b      	b.n	800e520 <HAL_RCC_OscConfig+0xd8>
 800e508:	4b71      	ldr	r3, [pc, #452]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	4a70      	ldr	r2, [pc, #448]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e50e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e512:	6013      	str	r3, [r2, #0]
 800e514:	4b6e      	ldr	r3, [pc, #440]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	4a6d      	ldr	r2, [pc, #436]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e51a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e51e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	685b      	ldr	r3, [r3, #4]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d013      	beq.n	800e550 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e528:	f7f9 f920 	bl	800776c <HAL_GetTick>
 800e52c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e52e:	e008      	b.n	800e542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e530:	f7f9 f91c 	bl	800776c <HAL_GetTick>
 800e534:	4602      	mov	r2, r0
 800e536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e538:	1ad3      	subs	r3, r2, r3
 800e53a:	2b64      	cmp	r3, #100	@ 0x64
 800e53c:	d901      	bls.n	800e542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e53e:	2303      	movs	r3, #3
 800e540:	e3d4      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e542:	4b63      	ldr	r3, [pc, #396]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d0f0      	beq.n	800e530 <HAL_RCC_OscConfig+0xe8>
 800e54e:	e014      	b.n	800e57a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e550:	f7f9 f90c 	bl	800776c <HAL_GetTick>
 800e554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e556:	e008      	b.n	800e56a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e558:	f7f9 f908 	bl	800776c <HAL_GetTick>
 800e55c:	4602      	mov	r2, r0
 800e55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e560:	1ad3      	subs	r3, r2, r3
 800e562:	2b64      	cmp	r3, #100	@ 0x64
 800e564:	d901      	bls.n	800e56a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800e566:	2303      	movs	r3, #3
 800e568:	e3c0      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e56a:	4b59      	ldr	r3, [pc, #356]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e572:	2b00      	cmp	r3, #0
 800e574:	d1f0      	bne.n	800e558 <HAL_RCC_OscConfig+0x110>
 800e576:	e000      	b.n	800e57a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f003 0302 	and.w	r3, r3, #2
 800e582:	2b00      	cmp	r3, #0
 800e584:	f000 80ca 	beq.w	800e71c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e588:	4b51      	ldr	r3, [pc, #324]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e58a:	691b      	ldr	r3, [r3, #16]
 800e58c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e590:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e592:	4b4f      	ldr	r3, [pc, #316]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e596:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e598:	6a3b      	ldr	r3, [r7, #32]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d007      	beq.n	800e5ae <HAL_RCC_OscConfig+0x166>
 800e59e:	6a3b      	ldr	r3, [r7, #32]
 800e5a0:	2b18      	cmp	r3, #24
 800e5a2:	d156      	bne.n	800e652 <HAL_RCC_OscConfig+0x20a>
 800e5a4:	69fb      	ldr	r3, [r7, #28]
 800e5a6:	f003 0303 	and.w	r3, r3, #3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d151      	bne.n	800e652 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e5ae:	4b48      	ldr	r3, [pc, #288]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	f003 0304 	and.w	r3, r3, #4
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d005      	beq.n	800e5c6 <HAL_RCC_OscConfig+0x17e>
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	68db      	ldr	r3, [r3, #12]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d101      	bne.n	800e5c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800e5c2:	2301      	movs	r3, #1
 800e5c4:	e392      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e5c6:	4b42      	ldr	r3, [pc, #264]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f023 0219 	bic.w	r2, r3, #25
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	68db      	ldr	r3, [r3, #12]
 800e5d2:	493f      	ldr	r1, [pc, #252]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e5d4:	4313      	orrs	r3, r2
 800e5d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5d8:	f7f9 f8c8 	bl	800776c <HAL_GetTick>
 800e5dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e5de:	e008      	b.n	800e5f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e5e0:	f7f9 f8c4 	bl	800776c <HAL_GetTick>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5e8:	1ad3      	subs	r3, r2, r3
 800e5ea:	2b02      	cmp	r3, #2
 800e5ec:	d901      	bls.n	800e5f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e5ee:	2303      	movs	r3, #3
 800e5f0:	e37c      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e5f2:	4b37      	ldr	r3, [pc, #220]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f003 0304 	and.w	r3, r3, #4
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d0f0      	beq.n	800e5e0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e5fe:	f7f9 f8e5 	bl	80077cc <HAL_GetREVID>
 800e602:	4603      	mov	r3, r0
 800e604:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e608:	4293      	cmp	r3, r2
 800e60a:	d817      	bhi.n	800e63c <HAL_RCC_OscConfig+0x1f4>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	691b      	ldr	r3, [r3, #16]
 800e610:	2b40      	cmp	r3, #64	@ 0x40
 800e612:	d108      	bne.n	800e626 <HAL_RCC_OscConfig+0x1de>
 800e614:	4b2e      	ldr	r3, [pc, #184]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e616:	685b      	ldr	r3, [r3, #4]
 800e618:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e61c:	4a2c      	ldr	r2, [pc, #176]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e61e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e622:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e624:	e07a      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e626:	4b2a      	ldr	r3, [pc, #168]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e628:	685b      	ldr	r3, [r3, #4]
 800e62a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	691b      	ldr	r3, [r3, #16]
 800e632:	031b      	lsls	r3, r3, #12
 800e634:	4926      	ldr	r1, [pc, #152]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e636:	4313      	orrs	r3, r2
 800e638:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e63a:	e06f      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e63c:	4b24      	ldr	r3, [pc, #144]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e63e:	685b      	ldr	r3, [r3, #4]
 800e640:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	691b      	ldr	r3, [r3, #16]
 800e648:	061b      	lsls	r3, r3, #24
 800e64a:	4921      	ldr	r1, [pc, #132]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e64c:	4313      	orrs	r3, r2
 800e64e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e650:	e064      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	68db      	ldr	r3, [r3, #12]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d047      	beq.n	800e6ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e65a:	4b1d      	ldr	r3, [pc, #116]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f023 0219 	bic.w	r2, r3, #25
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	68db      	ldr	r3, [r3, #12]
 800e666:	491a      	ldr	r1, [pc, #104]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e668:	4313      	orrs	r3, r2
 800e66a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e66c:	f7f9 f87e 	bl	800776c <HAL_GetTick>
 800e670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e672:	e008      	b.n	800e686 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e674:	f7f9 f87a 	bl	800776c <HAL_GetTick>
 800e678:	4602      	mov	r2, r0
 800e67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e67c:	1ad3      	subs	r3, r2, r3
 800e67e:	2b02      	cmp	r3, #2
 800e680:	d901      	bls.n	800e686 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e682:	2303      	movs	r3, #3
 800e684:	e332      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e686:	4b12      	ldr	r3, [pc, #72]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	f003 0304 	and.w	r3, r3, #4
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d0f0      	beq.n	800e674 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e692:	f7f9 f89b 	bl	80077cc <HAL_GetREVID>
 800e696:	4603      	mov	r3, r0
 800e698:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e69c:	4293      	cmp	r3, r2
 800e69e:	d819      	bhi.n	800e6d4 <HAL_RCC_OscConfig+0x28c>
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	691b      	ldr	r3, [r3, #16]
 800e6a4:	2b40      	cmp	r3, #64	@ 0x40
 800e6a6:	d108      	bne.n	800e6ba <HAL_RCC_OscConfig+0x272>
 800e6a8:	4b09      	ldr	r3, [pc, #36]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e6b0:	4a07      	ldr	r2, [pc, #28]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e6b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e6b6:	6053      	str	r3, [r2, #4]
 800e6b8:	e030      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
 800e6ba:	4b05      	ldr	r3, [pc, #20]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	691b      	ldr	r3, [r3, #16]
 800e6c6:	031b      	lsls	r3, r3, #12
 800e6c8:	4901      	ldr	r1, [pc, #4]	@ (800e6d0 <HAL_RCC_OscConfig+0x288>)
 800e6ca:	4313      	orrs	r3, r2
 800e6cc:	604b      	str	r3, [r1, #4]
 800e6ce:	e025      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
 800e6d0:	58024400 	.word	0x58024400
 800e6d4:	4b9a      	ldr	r3, [pc, #616]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e6d6:	685b      	ldr	r3, [r3, #4]
 800e6d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	691b      	ldr	r3, [r3, #16]
 800e6e0:	061b      	lsls	r3, r3, #24
 800e6e2:	4997      	ldr	r1, [pc, #604]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	604b      	str	r3, [r1, #4]
 800e6e8:	e018      	b.n	800e71c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e6ea:	4b95      	ldr	r3, [pc, #596]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	4a94      	ldr	r2, [pc, #592]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e6f0:	f023 0301 	bic.w	r3, r3, #1
 800e6f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6f6:	f7f9 f839 	bl	800776c <HAL_GetTick>
 800e6fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e6fc:	e008      	b.n	800e710 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e6fe:	f7f9 f835 	bl	800776c <HAL_GetTick>
 800e702:	4602      	mov	r2, r0
 800e704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e706:	1ad3      	subs	r3, r2, r3
 800e708:	2b02      	cmp	r3, #2
 800e70a:	d901      	bls.n	800e710 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e70c:	2303      	movs	r3, #3
 800e70e:	e2ed      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e710:	4b8b      	ldr	r3, [pc, #556]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	f003 0304 	and.w	r3, r3, #4
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d1f0      	bne.n	800e6fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	f003 0310 	and.w	r3, r3, #16
 800e724:	2b00      	cmp	r3, #0
 800e726:	f000 80a9 	beq.w	800e87c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e72a:	4b85      	ldr	r3, [pc, #532]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e72c:	691b      	ldr	r3, [r3, #16]
 800e72e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e732:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e734:	4b82      	ldr	r3, [pc, #520]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e738:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e73a:	69bb      	ldr	r3, [r7, #24]
 800e73c:	2b08      	cmp	r3, #8
 800e73e:	d007      	beq.n	800e750 <HAL_RCC_OscConfig+0x308>
 800e740:	69bb      	ldr	r3, [r7, #24]
 800e742:	2b18      	cmp	r3, #24
 800e744:	d13a      	bne.n	800e7bc <HAL_RCC_OscConfig+0x374>
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	f003 0303 	and.w	r3, r3, #3
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d135      	bne.n	800e7bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e750:	4b7b      	ldr	r3, [pc, #492]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d005      	beq.n	800e768 <HAL_RCC_OscConfig+0x320>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	69db      	ldr	r3, [r3, #28]
 800e760:	2b80      	cmp	r3, #128	@ 0x80
 800e762:	d001      	beq.n	800e768 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e764:	2301      	movs	r3, #1
 800e766:	e2c1      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e768:	f7f9 f830 	bl	80077cc <HAL_GetREVID>
 800e76c:	4603      	mov	r3, r0
 800e76e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e772:	4293      	cmp	r3, r2
 800e774:	d817      	bhi.n	800e7a6 <HAL_RCC_OscConfig+0x35e>
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	6a1b      	ldr	r3, [r3, #32]
 800e77a:	2b20      	cmp	r3, #32
 800e77c:	d108      	bne.n	800e790 <HAL_RCC_OscConfig+0x348>
 800e77e:	4b70      	ldr	r3, [pc, #448]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e780:	685b      	ldr	r3, [r3, #4]
 800e782:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e786:	4a6e      	ldr	r2, [pc, #440]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e788:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e78c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e78e:	e075      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e790:	4b6b      	ldr	r3, [pc, #428]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	6a1b      	ldr	r3, [r3, #32]
 800e79c:	069b      	lsls	r3, r3, #26
 800e79e:	4968      	ldr	r1, [pc, #416]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e7a4:	e06a      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e7a6:	4b66      	ldr	r3, [pc, #408]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7a8:	68db      	ldr	r3, [r3, #12]
 800e7aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6a1b      	ldr	r3, [r3, #32]
 800e7b2:	061b      	lsls	r3, r3, #24
 800e7b4:	4962      	ldr	r1, [pc, #392]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7b6:	4313      	orrs	r3, r2
 800e7b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e7ba:	e05f      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	69db      	ldr	r3, [r3, #28]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d042      	beq.n	800e84a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e7c4:	4b5e      	ldr	r3, [pc, #376]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	4a5d      	ldr	r2, [pc, #372]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7d0:	f7f8 ffcc 	bl	800776c <HAL_GetTick>
 800e7d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e7d6:	e008      	b.n	800e7ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e7d8:	f7f8 ffc8 	bl	800776c <HAL_GetTick>
 800e7dc:	4602      	mov	r2, r0
 800e7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7e0:	1ad3      	subs	r3, r2, r3
 800e7e2:	2b02      	cmp	r3, #2
 800e7e4:	d901      	bls.n	800e7ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800e7e6:	2303      	movs	r3, #3
 800e7e8:	e280      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e7ea:	4b55      	ldr	r3, [pc, #340]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d0f0      	beq.n	800e7d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e7f6:	f7f8 ffe9 	bl	80077cc <HAL_GetREVID>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e800:	4293      	cmp	r3, r2
 800e802:	d817      	bhi.n	800e834 <HAL_RCC_OscConfig+0x3ec>
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6a1b      	ldr	r3, [r3, #32]
 800e808:	2b20      	cmp	r3, #32
 800e80a:	d108      	bne.n	800e81e <HAL_RCC_OscConfig+0x3d6>
 800e80c:	4b4c      	ldr	r3, [pc, #304]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e814:	4a4a      	ldr	r2, [pc, #296]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e816:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e81a:	6053      	str	r3, [r2, #4]
 800e81c:	e02e      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
 800e81e:	4b48      	ldr	r3, [pc, #288]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e820:	685b      	ldr	r3, [r3, #4]
 800e822:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	6a1b      	ldr	r3, [r3, #32]
 800e82a:	069b      	lsls	r3, r3, #26
 800e82c:	4944      	ldr	r1, [pc, #272]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e82e:	4313      	orrs	r3, r2
 800e830:	604b      	str	r3, [r1, #4]
 800e832:	e023      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
 800e834:	4b42      	ldr	r3, [pc, #264]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	6a1b      	ldr	r3, [r3, #32]
 800e840:	061b      	lsls	r3, r3, #24
 800e842:	493f      	ldr	r1, [pc, #252]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e844:	4313      	orrs	r3, r2
 800e846:	60cb      	str	r3, [r1, #12]
 800e848:	e018      	b.n	800e87c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e84a:	4b3d      	ldr	r3, [pc, #244]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	4a3c      	ldr	r2, [pc, #240]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e856:	f7f8 ff89 	bl	800776c <HAL_GetTick>
 800e85a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e85c:	e008      	b.n	800e870 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e85e:	f7f8 ff85 	bl	800776c <HAL_GetTick>
 800e862:	4602      	mov	r2, r0
 800e864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e866:	1ad3      	subs	r3, r2, r3
 800e868:	2b02      	cmp	r3, #2
 800e86a:	d901      	bls.n	800e870 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800e86c:	2303      	movs	r3, #3
 800e86e:	e23d      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e870:	4b33      	ldr	r3, [pc, #204]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d1f0      	bne.n	800e85e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	f003 0308 	and.w	r3, r3, #8
 800e884:	2b00      	cmp	r3, #0
 800e886:	d036      	beq.n	800e8f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	695b      	ldr	r3, [r3, #20]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d019      	beq.n	800e8c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e890:	4b2b      	ldr	r3, [pc, #172]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e894:	4a2a      	ldr	r2, [pc, #168]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e896:	f043 0301 	orr.w	r3, r3, #1
 800e89a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e89c:	f7f8 ff66 	bl	800776c <HAL_GetTick>
 800e8a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e8a2:	e008      	b.n	800e8b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e8a4:	f7f8 ff62 	bl	800776c <HAL_GetTick>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8ac:	1ad3      	subs	r3, r2, r3
 800e8ae:	2b02      	cmp	r3, #2
 800e8b0:	d901      	bls.n	800e8b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800e8b2:	2303      	movs	r3, #3
 800e8b4:	e21a      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e8b6:	4b22      	ldr	r3, [pc, #136]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e8b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8ba:	f003 0302 	and.w	r3, r3, #2
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d0f0      	beq.n	800e8a4 <HAL_RCC_OscConfig+0x45c>
 800e8c2:	e018      	b.n	800e8f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e8c4:	4b1e      	ldr	r3, [pc, #120]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e8c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8c8:	4a1d      	ldr	r2, [pc, #116]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e8ca:	f023 0301 	bic.w	r3, r3, #1
 800e8ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e8d0:	f7f8 ff4c 	bl	800776c <HAL_GetTick>
 800e8d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e8d6:	e008      	b.n	800e8ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e8d8:	f7f8 ff48 	bl	800776c <HAL_GetTick>
 800e8dc:	4602      	mov	r2, r0
 800e8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8e0:	1ad3      	subs	r3, r2, r3
 800e8e2:	2b02      	cmp	r3, #2
 800e8e4:	d901      	bls.n	800e8ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800e8e6:	2303      	movs	r3, #3
 800e8e8:	e200      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e8ea:	4b15      	ldr	r3, [pc, #84]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e8ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e8ee:	f003 0302 	and.w	r3, r3, #2
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d1f0      	bne.n	800e8d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	f003 0320 	and.w	r3, r3, #32
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d039      	beq.n	800e976 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	699b      	ldr	r3, [r3, #24]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d01c      	beq.n	800e944 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e90a:	4b0d      	ldr	r3, [pc, #52]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	4a0c      	ldr	r2, [pc, #48]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e910:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e914:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e916:	f7f8 ff29 	bl	800776c <HAL_GetTick>
 800e91a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e91c:	e008      	b.n	800e930 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e91e:	f7f8 ff25 	bl	800776c <HAL_GetTick>
 800e922:	4602      	mov	r2, r0
 800e924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e926:	1ad3      	subs	r3, r2, r3
 800e928:	2b02      	cmp	r3, #2
 800e92a:	d901      	bls.n	800e930 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800e92c:	2303      	movs	r3, #3
 800e92e:	e1dd      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e930:	4b03      	ldr	r3, [pc, #12]	@ (800e940 <HAL_RCC_OscConfig+0x4f8>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d0f0      	beq.n	800e91e <HAL_RCC_OscConfig+0x4d6>
 800e93c:	e01b      	b.n	800e976 <HAL_RCC_OscConfig+0x52e>
 800e93e:	bf00      	nop
 800e940:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e944:	4b9b      	ldr	r3, [pc, #620]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	4a9a      	ldr	r2, [pc, #616]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e94a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e94e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e950:	f7f8 ff0c 	bl	800776c <HAL_GetTick>
 800e954:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e956:	e008      	b.n	800e96a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e958:	f7f8 ff08 	bl	800776c <HAL_GetTick>
 800e95c:	4602      	mov	r2, r0
 800e95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e960:	1ad3      	subs	r3, r2, r3
 800e962:	2b02      	cmp	r3, #2
 800e964:	d901      	bls.n	800e96a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800e966:	2303      	movs	r3, #3
 800e968:	e1c0      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e96a:	4b92      	ldr	r3, [pc, #584]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e972:	2b00      	cmp	r3, #0
 800e974:	d1f0      	bne.n	800e958 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f003 0304 	and.w	r3, r3, #4
 800e97e:	2b00      	cmp	r3, #0
 800e980:	f000 8081 	beq.w	800ea86 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e984:	4b8c      	ldr	r3, [pc, #560]	@ (800ebb8 <HAL_RCC_OscConfig+0x770>)
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	4a8b      	ldr	r2, [pc, #556]	@ (800ebb8 <HAL_RCC_OscConfig+0x770>)
 800e98a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e98e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e990:	f7f8 feec 	bl	800776c <HAL_GetTick>
 800e994:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e996:	e008      	b.n	800e9aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e998:	f7f8 fee8 	bl	800776c <HAL_GetTick>
 800e99c:	4602      	mov	r2, r0
 800e99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9a0:	1ad3      	subs	r3, r2, r3
 800e9a2:	2b64      	cmp	r3, #100	@ 0x64
 800e9a4:	d901      	bls.n	800e9aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800e9a6:	2303      	movs	r3, #3
 800e9a8:	e1a0      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e9aa:	4b83      	ldr	r3, [pc, #524]	@ (800ebb8 <HAL_RCC_OscConfig+0x770>)
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d0f0      	beq.n	800e998 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	689b      	ldr	r3, [r3, #8]
 800e9ba:	2b01      	cmp	r3, #1
 800e9bc:	d106      	bne.n	800e9cc <HAL_RCC_OscConfig+0x584>
 800e9be:	4b7d      	ldr	r3, [pc, #500]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9c2:	4a7c      	ldr	r2, [pc, #496]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9c4:	f043 0301 	orr.w	r3, r3, #1
 800e9c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9ca:	e02d      	b.n	800ea28 <HAL_RCC_OscConfig+0x5e0>
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	689b      	ldr	r3, [r3, #8]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d10c      	bne.n	800e9ee <HAL_RCC_OscConfig+0x5a6>
 800e9d4:	4b77      	ldr	r3, [pc, #476]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9d8:	4a76      	ldr	r2, [pc, #472]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9da:	f023 0301 	bic.w	r3, r3, #1
 800e9de:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9e0:	4b74      	ldr	r3, [pc, #464]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9e4:	4a73      	ldr	r2, [pc, #460]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9e6:	f023 0304 	bic.w	r3, r3, #4
 800e9ea:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9ec:	e01c      	b.n	800ea28 <HAL_RCC_OscConfig+0x5e0>
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	689b      	ldr	r3, [r3, #8]
 800e9f2:	2b05      	cmp	r3, #5
 800e9f4:	d10c      	bne.n	800ea10 <HAL_RCC_OscConfig+0x5c8>
 800e9f6:	4b6f      	ldr	r3, [pc, #444]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e9fa:	4a6e      	ldr	r2, [pc, #440]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800e9fc:	f043 0304 	orr.w	r3, r3, #4
 800ea00:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea02:	4b6c      	ldr	r3, [pc, #432]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea06:	4a6b      	ldr	r2, [pc, #428]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea08:	f043 0301 	orr.w	r3, r3, #1
 800ea0c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea0e:	e00b      	b.n	800ea28 <HAL_RCC_OscConfig+0x5e0>
 800ea10:	4b68      	ldr	r3, [pc, #416]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea14:	4a67      	ldr	r2, [pc, #412]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea16:	f023 0301 	bic.w	r3, r3, #1
 800ea1a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ea1c:	4b65      	ldr	r3, [pc, #404]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea20:	4a64      	ldr	r2, [pc, #400]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea22:	f023 0304 	bic.w	r3, r3, #4
 800ea26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d015      	beq.n	800ea5c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea30:	f7f8 fe9c 	bl	800776c <HAL_GetTick>
 800ea34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ea36:	e00a      	b.n	800ea4e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea38:	f7f8 fe98 	bl	800776c <HAL_GetTick>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea40:	1ad3      	subs	r3, r2, r3
 800ea42:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d901      	bls.n	800ea4e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ea4a:	2303      	movs	r3, #3
 800ea4c:	e14e      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ea4e:	4b59      	ldr	r3, [pc, #356]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea52:	f003 0302 	and.w	r3, r3, #2
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d0ee      	beq.n	800ea38 <HAL_RCC_OscConfig+0x5f0>
 800ea5a:	e014      	b.n	800ea86 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ea5c:	f7f8 fe86 	bl	800776c <HAL_GetTick>
 800ea60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ea62:	e00a      	b.n	800ea7a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ea64:	f7f8 fe82 	bl	800776c <HAL_GetTick>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea6c:	1ad3      	subs	r3, r2, r3
 800ea6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ea72:	4293      	cmp	r3, r2
 800ea74:	d901      	bls.n	800ea7a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ea76:	2303      	movs	r3, #3
 800ea78:	e138      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ea7a:	4b4e      	ldr	r3, [pc, #312]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ea7e:	f003 0302 	and.w	r3, r3, #2
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d1ee      	bne.n	800ea64 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	f000 812d 	beq.w	800ecea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ea90:	4b48      	ldr	r3, [pc, #288]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ea92:	691b      	ldr	r3, [r3, #16]
 800ea94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ea98:	2b18      	cmp	r3, #24
 800ea9a:	f000 80bd 	beq.w	800ec18 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaa2:	2b02      	cmp	r3, #2
 800eaa4:	f040 809e 	bne.w	800ebe4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800eaa8:	4b42      	ldr	r3, [pc, #264]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a41      	ldr	r2, [pc, #260]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eaae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800eab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eab4:	f7f8 fe5a 	bl	800776c <HAL_GetTick>
 800eab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eaba:	e008      	b.n	800eace <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800eabc:	f7f8 fe56 	bl	800776c <HAL_GetTick>
 800eac0:	4602      	mov	r2, r0
 800eac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eac4:	1ad3      	subs	r3, r2, r3
 800eac6:	2b02      	cmp	r3, #2
 800eac8:	d901      	bls.n	800eace <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800eaca:	2303      	movs	r3, #3
 800eacc:	e10e      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800eace:	4b39      	ldr	r3, [pc, #228]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1f0      	bne.n	800eabc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800eada:	4b36      	ldr	r3, [pc, #216]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eadc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eade:	4b37      	ldr	r3, [pc, #220]	@ (800ebbc <HAL_RCC_OscConfig+0x774>)
 800eae0:	4013      	ands	r3, r2
 800eae2:	687a      	ldr	r2, [r7, #4]
 800eae4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800eaea:	0112      	lsls	r2, r2, #4
 800eaec:	430a      	orrs	r2, r1
 800eaee:	4931      	ldr	r1, [pc, #196]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	628b      	str	r3, [r1, #40]	@ 0x28
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eaf8:	3b01      	subs	r3, #1
 800eafa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb02:	3b01      	subs	r3, #1
 800eb04:	025b      	lsls	r3, r3, #9
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	431a      	orrs	r2, r3
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb0e:	3b01      	subs	r3, #1
 800eb10:	041b      	lsls	r3, r3, #16
 800eb12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800eb16:	431a      	orrs	r2, r3
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb1c:	3b01      	subs	r3, #1
 800eb1e:	061b      	lsls	r3, r3, #24
 800eb20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800eb24:	4923      	ldr	r1, [pc, #140]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb26:	4313      	orrs	r3, r2
 800eb28:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800eb2a:	4b22      	ldr	r3, [pc, #136]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb2e:	4a21      	ldr	r2, [pc, #132]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb30:	f023 0301 	bic.w	r3, r3, #1
 800eb34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800eb36:	4b1f      	ldr	r3, [pc, #124]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eb3a:	4b21      	ldr	r3, [pc, #132]	@ (800ebc0 <HAL_RCC_OscConfig+0x778>)
 800eb3c:	4013      	ands	r3, r2
 800eb3e:	687a      	ldr	r2, [r7, #4]
 800eb40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800eb42:	00d2      	lsls	r2, r2, #3
 800eb44:	491b      	ldr	r1, [pc, #108]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb46:	4313      	orrs	r3, r2
 800eb48:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800eb4a:	4b1a      	ldr	r3, [pc, #104]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb4e:	f023 020c 	bic.w	r2, r3, #12
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb56:	4917      	ldr	r1, [pc, #92]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb58:	4313      	orrs	r3, r2
 800eb5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800eb5c:	4b15      	ldr	r3, [pc, #84]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb60:	f023 0202 	bic.w	r2, r3, #2
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eb68:	4912      	ldr	r1, [pc, #72]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb6a:	4313      	orrs	r3, r2
 800eb6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800eb6e:	4b11      	ldr	r3, [pc, #68]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb72:	4a10      	ldr	r2, [pc, #64]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eb7a:	4b0e      	ldr	r3, [pc, #56]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb7e:	4a0d      	ldr	r2, [pc, #52]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eb84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800eb86:	4b0b      	ldr	r3, [pc, #44]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb8a:	4a0a      	ldr	r2, [pc, #40]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800eb90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800eb92:	4b08      	ldr	r3, [pc, #32]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb96:	4a07      	ldr	r2, [pc, #28]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eb98:	f043 0301 	orr.w	r3, r3, #1
 800eb9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800eb9e:	4b05      	ldr	r3, [pc, #20]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	4a04      	ldr	r2, [pc, #16]	@ (800ebb4 <HAL_RCC_OscConfig+0x76c>)
 800eba4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800eba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebaa:	f7f8 fddf 	bl	800776c <HAL_GetTick>
 800ebae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ebb0:	e011      	b.n	800ebd6 <HAL_RCC_OscConfig+0x78e>
 800ebb2:	bf00      	nop
 800ebb4:	58024400 	.word	0x58024400
 800ebb8:	58024800 	.word	0x58024800
 800ebbc:	fffffc0c 	.word	0xfffffc0c
 800ebc0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ebc4:	f7f8 fdd2 	bl	800776c <HAL_GetTick>
 800ebc8:	4602      	mov	r2, r0
 800ebca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebcc:	1ad3      	subs	r3, r2, r3
 800ebce:	2b02      	cmp	r3, #2
 800ebd0:	d901      	bls.n	800ebd6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ebd2:	2303      	movs	r3, #3
 800ebd4:	e08a      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ebd6:	4b47      	ldr	r3, [pc, #284]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d0f0      	beq.n	800ebc4 <HAL_RCC_OscConfig+0x77c>
 800ebe2:	e082      	b.n	800ecea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ebe4:	4b43      	ldr	r3, [pc, #268]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	4a42      	ldr	r2, [pc, #264]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ebea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ebee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebf0:	f7f8 fdbc 	bl	800776c <HAL_GetTick>
 800ebf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ebf6:	e008      	b.n	800ec0a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ebf8:	f7f8 fdb8 	bl	800776c <HAL_GetTick>
 800ebfc:	4602      	mov	r2, r0
 800ebfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec00:	1ad3      	subs	r3, r2, r3
 800ec02:	2b02      	cmp	r3, #2
 800ec04:	d901      	bls.n	800ec0a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ec06:	2303      	movs	r3, #3
 800ec08:	e070      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ec0a:	4b3a      	ldr	r3, [pc, #232]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d1f0      	bne.n	800ebf8 <HAL_RCC_OscConfig+0x7b0>
 800ec16:	e068      	b.n	800ecea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ec18:	4b36      	ldr	r3, [pc, #216]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ec1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec1c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ec1e:	4b35      	ldr	r3, [pc, #212]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ec20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec22:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec28:	2b01      	cmp	r3, #1
 800ec2a:	d031      	beq.n	800ec90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ec2c:	693b      	ldr	r3, [r7, #16]
 800ec2e:	f003 0203 	and.w	r2, r3, #3
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d12a      	bne.n	800ec90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ec3a:	693b      	ldr	r3, [r7, #16]
 800ec3c:	091b      	lsrs	r3, r3, #4
 800ec3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ec46:	429a      	cmp	r2, r3
 800ec48:	d122      	bne.n	800ec90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec54:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ec56:	429a      	cmp	r2, r3
 800ec58:	d11a      	bne.n	800ec90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	0a5b      	lsrs	r3, r3, #9
 800ec5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec66:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d111      	bne.n	800ec90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	0c1b      	lsrs	r3, r3, #16
 800ec70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec78:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ec7a:	429a      	cmp	r2, r3
 800ec7c:	d108      	bne.n	800ec90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	0e1b      	lsrs	r3, r3, #24
 800ec82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec8a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ec8c:	429a      	cmp	r2, r3
 800ec8e:	d001      	beq.n	800ec94 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ec90:	2301      	movs	r3, #1
 800ec92:	e02b      	b.n	800ecec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ec94:	4b17      	ldr	r3, [pc, #92]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ec96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec98:	08db      	lsrs	r3, r3, #3
 800ec9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ec9e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eca4:	693a      	ldr	r2, [r7, #16]
 800eca6:	429a      	cmp	r2, r3
 800eca8:	d01f      	beq.n	800ecea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ecaa:	4b12      	ldr	r3, [pc, #72]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ecac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecae:	4a11      	ldr	r2, [pc, #68]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ecb0:	f023 0301 	bic.w	r3, r3, #1
 800ecb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ecb6:	f7f8 fd59 	bl	800776c <HAL_GetTick>
 800ecba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ecbc:	bf00      	nop
 800ecbe:	f7f8 fd55 	bl	800776c <HAL_GetTick>
 800ecc2:	4602      	mov	r2, r0
 800ecc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d0f9      	beq.n	800ecbe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ecca:	4b0a      	ldr	r3, [pc, #40]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800eccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ecce:	4b0a      	ldr	r3, [pc, #40]	@ (800ecf8 <HAL_RCC_OscConfig+0x8b0>)
 800ecd0:	4013      	ands	r3, r2
 800ecd2:	687a      	ldr	r2, [r7, #4]
 800ecd4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ecd6:	00d2      	lsls	r2, r2, #3
 800ecd8:	4906      	ldr	r1, [pc, #24]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ecde:	4b05      	ldr	r3, [pc, #20]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ece0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ece2:	4a04      	ldr	r2, [pc, #16]	@ (800ecf4 <HAL_RCC_OscConfig+0x8ac>)
 800ece4:	f043 0301 	orr.w	r3, r3, #1
 800ece8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ecea:	2300      	movs	r3, #0
}
 800ecec:	4618      	mov	r0, r3
 800ecee:	3730      	adds	r7, #48	@ 0x30
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	bd80      	pop	{r7, pc}
 800ecf4:	58024400 	.word	0x58024400
 800ecf8:	ffff0007 	.word	0xffff0007

0800ecfc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b086      	sub	sp, #24
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d101      	bne.n	800ed10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	e19c      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ed10:	4b8a      	ldr	r3, [pc, #552]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	f003 030f 	and.w	r3, r3, #15
 800ed18:	683a      	ldr	r2, [r7, #0]
 800ed1a:	429a      	cmp	r2, r3
 800ed1c:	d910      	bls.n	800ed40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ed1e:	4b87      	ldr	r3, [pc, #540]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f023 020f 	bic.w	r2, r3, #15
 800ed26:	4985      	ldr	r1, [pc, #532]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	4313      	orrs	r3, r2
 800ed2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ed2e:	4b83      	ldr	r3, [pc, #524]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	f003 030f 	and.w	r3, r3, #15
 800ed36:	683a      	ldr	r2, [r7, #0]
 800ed38:	429a      	cmp	r2, r3
 800ed3a:	d001      	beq.n	800ed40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	e184      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	f003 0304 	and.w	r3, r3, #4
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d010      	beq.n	800ed6e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	691a      	ldr	r2, [r3, #16]
 800ed50:	4b7b      	ldr	r3, [pc, #492]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed52:	699b      	ldr	r3, [r3, #24]
 800ed54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d908      	bls.n	800ed6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ed5c:	4b78      	ldr	r3, [pc, #480]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed5e:	699b      	ldr	r3, [r3, #24]
 800ed60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	691b      	ldr	r3, [r3, #16]
 800ed68:	4975      	ldr	r1, [pc, #468]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f003 0308 	and.w	r3, r3, #8
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d010      	beq.n	800ed9c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	695a      	ldr	r2, [r3, #20]
 800ed7e:	4b70      	ldr	r3, [pc, #448]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed80:	69db      	ldr	r3, [r3, #28]
 800ed82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ed86:	429a      	cmp	r2, r3
 800ed88:	d908      	bls.n	800ed9c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ed8a:	4b6d      	ldr	r3, [pc, #436]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed8c:	69db      	ldr	r3, [r3, #28]
 800ed8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	695b      	ldr	r3, [r3, #20]
 800ed96:	496a      	ldr	r1, [pc, #424]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ed98:	4313      	orrs	r3, r2
 800ed9a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	f003 0310 	and.w	r3, r3, #16
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d010      	beq.n	800edca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	699a      	ldr	r2, [r3, #24]
 800edac:	4b64      	ldr	r3, [pc, #400]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800edae:	69db      	ldr	r3, [r3, #28]
 800edb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d908      	bls.n	800edca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800edb8:	4b61      	ldr	r3, [pc, #388]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800edba:	69db      	ldr	r3, [r3, #28]
 800edbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	699b      	ldr	r3, [r3, #24]
 800edc4:	495e      	ldr	r1, [pc, #376]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800edc6:	4313      	orrs	r3, r2
 800edc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	f003 0320 	and.w	r3, r3, #32
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d010      	beq.n	800edf8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	69da      	ldr	r2, [r3, #28]
 800edda:	4b59      	ldr	r3, [pc, #356]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800eddc:	6a1b      	ldr	r3, [r3, #32]
 800edde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d908      	bls.n	800edf8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ede6:	4b56      	ldr	r3, [pc, #344]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ede8:	6a1b      	ldr	r3, [r3, #32]
 800edea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	69db      	ldr	r3, [r3, #28]
 800edf2:	4953      	ldr	r1, [pc, #332]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800edf4:	4313      	orrs	r3, r2
 800edf6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f003 0302 	and.w	r3, r3, #2
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d010      	beq.n	800ee26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	68da      	ldr	r2, [r3, #12]
 800ee08:	4b4d      	ldr	r3, [pc, #308]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee0a:	699b      	ldr	r3, [r3, #24]
 800ee0c:	f003 030f 	and.w	r3, r3, #15
 800ee10:	429a      	cmp	r2, r3
 800ee12:	d908      	bls.n	800ee26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ee14:	4b4a      	ldr	r3, [pc, #296]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee16:	699b      	ldr	r3, [r3, #24]
 800ee18:	f023 020f 	bic.w	r2, r3, #15
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	4947      	ldr	r1, [pc, #284]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee22:	4313      	orrs	r3, r2
 800ee24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f003 0301 	and.w	r3, r3, #1
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d055      	beq.n	800eede <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ee32:	4b43      	ldr	r3, [pc, #268]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee34:	699b      	ldr	r3, [r3, #24]
 800ee36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	689b      	ldr	r3, [r3, #8]
 800ee3e:	4940      	ldr	r1, [pc, #256]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee40:	4313      	orrs	r3, r2
 800ee42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	685b      	ldr	r3, [r3, #4]
 800ee48:	2b02      	cmp	r3, #2
 800ee4a:	d107      	bne.n	800ee5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ee4c:	4b3c      	ldr	r3, [pc, #240]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d121      	bne.n	800ee9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e0f6      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	685b      	ldr	r3, [r3, #4]
 800ee60:	2b03      	cmp	r3, #3
 800ee62:	d107      	bne.n	800ee74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ee64:	4b36      	ldr	r3, [pc, #216]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d115      	bne.n	800ee9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee70:	2301      	movs	r3, #1
 800ee72:	e0ea      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	685b      	ldr	r3, [r3, #4]
 800ee78:	2b01      	cmp	r3, #1
 800ee7a:	d107      	bne.n	800ee8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ee7c:	4b30      	ldr	r3, [pc, #192]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d109      	bne.n	800ee9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee88:	2301      	movs	r3, #1
 800ee8a:	e0de      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ee8c:	4b2c      	ldr	r3, [pc, #176]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	f003 0304 	and.w	r3, r3, #4
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d101      	bne.n	800ee9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ee98:	2301      	movs	r3, #1
 800ee9a:	e0d6      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ee9c:	4b28      	ldr	r3, [pc, #160]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ee9e:	691b      	ldr	r3, [r3, #16]
 800eea0:	f023 0207 	bic.w	r2, r3, #7
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	685b      	ldr	r3, [r3, #4]
 800eea8:	4925      	ldr	r1, [pc, #148]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800eeaa:	4313      	orrs	r3, r2
 800eeac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eeae:	f7f8 fc5d 	bl	800776c <HAL_GetTick>
 800eeb2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eeb4:	e00a      	b.n	800eecc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800eeb6:	f7f8 fc59 	bl	800776c <HAL_GetTick>
 800eeba:	4602      	mov	r2, r0
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	1ad3      	subs	r3, r2, r3
 800eec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eec4:	4293      	cmp	r3, r2
 800eec6:	d901      	bls.n	800eecc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800eec8:	2303      	movs	r3, #3
 800eeca:	e0be      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eecc:	4b1c      	ldr	r3, [pc, #112]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800eece:	691b      	ldr	r3, [r3, #16]
 800eed0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	685b      	ldr	r3, [r3, #4]
 800eed8:	00db      	lsls	r3, r3, #3
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d1eb      	bne.n	800eeb6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	f003 0302 	and.w	r3, r3, #2
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d010      	beq.n	800ef0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	68da      	ldr	r2, [r3, #12]
 800eeee:	4b14      	ldr	r3, [pc, #80]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800eef0:	699b      	ldr	r3, [r3, #24]
 800eef2:	f003 030f 	and.w	r3, r3, #15
 800eef6:	429a      	cmp	r2, r3
 800eef8:	d208      	bcs.n	800ef0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800eefa:	4b11      	ldr	r3, [pc, #68]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800eefc:	699b      	ldr	r3, [r3, #24]
 800eefe:	f023 020f 	bic.w	r2, r3, #15
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	490e      	ldr	r1, [pc, #56]	@ (800ef40 <HAL_RCC_ClockConfig+0x244>)
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ef0c:	4b0b      	ldr	r3, [pc, #44]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f003 030f 	and.w	r3, r3, #15
 800ef14:	683a      	ldr	r2, [r7, #0]
 800ef16:	429a      	cmp	r2, r3
 800ef18:	d214      	bcs.n	800ef44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef1a:	4b08      	ldr	r3, [pc, #32]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f023 020f 	bic.w	r2, r3, #15
 800ef22:	4906      	ldr	r1, [pc, #24]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	4313      	orrs	r3, r2
 800ef28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef2a:	4b04      	ldr	r3, [pc, #16]	@ (800ef3c <HAL_RCC_ClockConfig+0x240>)
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	f003 030f 	and.w	r3, r3, #15
 800ef32:	683a      	ldr	r2, [r7, #0]
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d005      	beq.n	800ef44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ef38:	2301      	movs	r3, #1
 800ef3a:	e086      	b.n	800f04a <HAL_RCC_ClockConfig+0x34e>
 800ef3c:	52002000 	.word	0x52002000
 800ef40:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	f003 0304 	and.w	r3, r3, #4
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d010      	beq.n	800ef72 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	691a      	ldr	r2, [r3, #16]
 800ef54:	4b3f      	ldr	r3, [pc, #252]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef56:	699b      	ldr	r3, [r3, #24]
 800ef58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d208      	bcs.n	800ef72 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ef60:	4b3c      	ldr	r3, [pc, #240]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef62:	699b      	ldr	r3, [r3, #24]
 800ef64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	691b      	ldr	r3, [r3, #16]
 800ef6c:	4939      	ldr	r1, [pc, #228]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef6e:	4313      	orrs	r3, r2
 800ef70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f003 0308 	and.w	r3, r3, #8
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d010      	beq.n	800efa0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	695a      	ldr	r2, [r3, #20]
 800ef82:	4b34      	ldr	r3, [pc, #208]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef84:	69db      	ldr	r3, [r3, #28]
 800ef86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d208      	bcs.n	800efa0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ef8e:	4b31      	ldr	r3, [pc, #196]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef90:	69db      	ldr	r3, [r3, #28]
 800ef92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	695b      	ldr	r3, [r3, #20]
 800ef9a:	492e      	ldr	r1, [pc, #184]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800ef9c:	4313      	orrs	r3, r2
 800ef9e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	f003 0310 	and.w	r3, r3, #16
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d010      	beq.n	800efce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	699a      	ldr	r2, [r3, #24]
 800efb0:	4b28      	ldr	r3, [pc, #160]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800efb2:	69db      	ldr	r3, [r3, #28]
 800efb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800efb8:	429a      	cmp	r2, r3
 800efba:	d208      	bcs.n	800efce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800efbc:	4b25      	ldr	r3, [pc, #148]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800efbe:	69db      	ldr	r3, [r3, #28]
 800efc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	699b      	ldr	r3, [r3, #24]
 800efc8:	4922      	ldr	r1, [pc, #136]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800efca:	4313      	orrs	r3, r2
 800efcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	f003 0320 	and.w	r3, r3, #32
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d010      	beq.n	800effc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	69da      	ldr	r2, [r3, #28]
 800efde:	4b1d      	ldr	r3, [pc, #116]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800efe0:	6a1b      	ldr	r3, [r3, #32]
 800efe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d208      	bcs.n	800effc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800efea:	4b1a      	ldr	r3, [pc, #104]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800efec:	6a1b      	ldr	r3, [r3, #32]
 800efee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	69db      	ldr	r3, [r3, #28]
 800eff6:	4917      	ldr	r1, [pc, #92]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800eff8:	4313      	orrs	r3, r2
 800effa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800effc:	f000 f834 	bl	800f068 <HAL_RCC_GetSysClockFreq>
 800f000:	4602      	mov	r2, r0
 800f002:	4b14      	ldr	r3, [pc, #80]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800f004:	699b      	ldr	r3, [r3, #24]
 800f006:	0a1b      	lsrs	r3, r3, #8
 800f008:	f003 030f 	and.w	r3, r3, #15
 800f00c:	4912      	ldr	r1, [pc, #72]	@ (800f058 <HAL_RCC_ClockConfig+0x35c>)
 800f00e:	5ccb      	ldrb	r3, [r1, r3]
 800f010:	f003 031f 	and.w	r3, r3, #31
 800f014:	fa22 f303 	lsr.w	r3, r2, r3
 800f018:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f01a:	4b0e      	ldr	r3, [pc, #56]	@ (800f054 <HAL_RCC_ClockConfig+0x358>)
 800f01c:	699b      	ldr	r3, [r3, #24]
 800f01e:	f003 030f 	and.w	r3, r3, #15
 800f022:	4a0d      	ldr	r2, [pc, #52]	@ (800f058 <HAL_RCC_ClockConfig+0x35c>)
 800f024:	5cd3      	ldrb	r3, [r2, r3]
 800f026:	f003 031f 	and.w	r3, r3, #31
 800f02a:	693a      	ldr	r2, [r7, #16]
 800f02c:	fa22 f303 	lsr.w	r3, r2, r3
 800f030:	4a0a      	ldr	r2, [pc, #40]	@ (800f05c <HAL_RCC_ClockConfig+0x360>)
 800f032:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f034:	4a0a      	ldr	r2, [pc, #40]	@ (800f060 <HAL_RCC_ClockConfig+0x364>)
 800f036:	693b      	ldr	r3, [r7, #16]
 800f038:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f03a:	4b0a      	ldr	r3, [pc, #40]	@ (800f064 <HAL_RCC_ClockConfig+0x368>)
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	4618      	mov	r0, r3
 800f040:	f7f8 fb4a 	bl	80076d8 <HAL_InitTick>
 800f044:	4603      	mov	r3, r0
 800f046:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f048:	7bfb      	ldrb	r3, [r7, #15]
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3718      	adds	r7, #24
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	58024400 	.word	0x58024400
 800f058:	0802a1d4 	.word	0x0802a1d4
 800f05c:	24000004 	.word	0x24000004
 800f060:	24000000 	.word	0x24000000
 800f064:	240000a8 	.word	0x240000a8

0800f068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f068:	b480      	push	{r7}
 800f06a:	b089      	sub	sp, #36	@ 0x24
 800f06c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f06e:	4bb3      	ldr	r3, [pc, #716]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f070:	691b      	ldr	r3, [r3, #16]
 800f072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f076:	2b18      	cmp	r3, #24
 800f078:	f200 8155 	bhi.w	800f326 <HAL_RCC_GetSysClockFreq+0x2be>
 800f07c:	a201      	add	r2, pc, #4	@ (adr r2, 800f084 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f07e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f082:	bf00      	nop
 800f084:	0800f0e9 	.word	0x0800f0e9
 800f088:	0800f327 	.word	0x0800f327
 800f08c:	0800f327 	.word	0x0800f327
 800f090:	0800f327 	.word	0x0800f327
 800f094:	0800f327 	.word	0x0800f327
 800f098:	0800f327 	.word	0x0800f327
 800f09c:	0800f327 	.word	0x0800f327
 800f0a0:	0800f327 	.word	0x0800f327
 800f0a4:	0800f10f 	.word	0x0800f10f
 800f0a8:	0800f327 	.word	0x0800f327
 800f0ac:	0800f327 	.word	0x0800f327
 800f0b0:	0800f327 	.word	0x0800f327
 800f0b4:	0800f327 	.word	0x0800f327
 800f0b8:	0800f327 	.word	0x0800f327
 800f0bc:	0800f327 	.word	0x0800f327
 800f0c0:	0800f327 	.word	0x0800f327
 800f0c4:	0800f115 	.word	0x0800f115
 800f0c8:	0800f327 	.word	0x0800f327
 800f0cc:	0800f327 	.word	0x0800f327
 800f0d0:	0800f327 	.word	0x0800f327
 800f0d4:	0800f327 	.word	0x0800f327
 800f0d8:	0800f327 	.word	0x0800f327
 800f0dc:	0800f327 	.word	0x0800f327
 800f0e0:	0800f327 	.word	0x0800f327
 800f0e4:	0800f11b 	.word	0x0800f11b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0e8:	4b94      	ldr	r3, [pc, #592]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	f003 0320 	and.w	r3, r3, #32
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d009      	beq.n	800f108 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f0f4:	4b91      	ldr	r3, [pc, #580]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	08db      	lsrs	r3, r3, #3
 800f0fa:	f003 0303 	and.w	r3, r3, #3
 800f0fe:	4a90      	ldr	r2, [pc, #576]	@ (800f340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f100:	fa22 f303 	lsr.w	r3, r2, r3
 800f104:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f106:	e111      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f108:	4b8d      	ldr	r3, [pc, #564]	@ (800f340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f10a:	61bb      	str	r3, [r7, #24]
      break;
 800f10c:	e10e      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f10e:	4b8d      	ldr	r3, [pc, #564]	@ (800f344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f110:	61bb      	str	r3, [r7, #24]
      break;
 800f112:	e10b      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f114:	4b8c      	ldr	r3, [pc, #560]	@ (800f348 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f116:	61bb      	str	r3, [r7, #24]
      break;
 800f118:	e108      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f11a:	4b88      	ldr	r3, [pc, #544]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f11c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f11e:	f003 0303 	and.w	r3, r3, #3
 800f122:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f124:	4b85      	ldr	r3, [pc, #532]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f128:	091b      	lsrs	r3, r3, #4
 800f12a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f12e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f130:	4b82      	ldr	r3, [pc, #520]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f134:	f003 0301 	and.w	r3, r3, #1
 800f138:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f13a:	4b80      	ldr	r3, [pc, #512]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f13c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f13e:	08db      	lsrs	r3, r3, #3
 800f140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f144:	68fa      	ldr	r2, [r7, #12]
 800f146:	fb02 f303 	mul.w	r3, r2, r3
 800f14a:	ee07 3a90 	vmov	s15, r3
 800f14e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f152:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f156:	693b      	ldr	r3, [r7, #16]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	f000 80e1 	beq.w	800f320 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f15e:	697b      	ldr	r3, [r7, #20]
 800f160:	2b02      	cmp	r3, #2
 800f162:	f000 8083 	beq.w	800f26c <HAL_RCC_GetSysClockFreq+0x204>
 800f166:	697b      	ldr	r3, [r7, #20]
 800f168:	2b02      	cmp	r3, #2
 800f16a:	f200 80a1 	bhi.w	800f2b0 <HAL_RCC_GetSysClockFreq+0x248>
 800f16e:	697b      	ldr	r3, [r7, #20]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d003      	beq.n	800f17c <HAL_RCC_GetSysClockFreq+0x114>
 800f174:	697b      	ldr	r3, [r7, #20]
 800f176:	2b01      	cmp	r3, #1
 800f178:	d056      	beq.n	800f228 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f17a:	e099      	b.n	800f2b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f17c:	4b6f      	ldr	r3, [pc, #444]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	f003 0320 	and.w	r3, r3, #32
 800f184:	2b00      	cmp	r3, #0
 800f186:	d02d      	beq.n	800f1e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f188:	4b6c      	ldr	r3, [pc, #432]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	08db      	lsrs	r3, r3, #3
 800f18e:	f003 0303 	and.w	r3, r3, #3
 800f192:	4a6b      	ldr	r2, [pc, #428]	@ (800f340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f194:	fa22 f303 	lsr.w	r3, r2, r3
 800f198:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	ee07 3a90 	vmov	s15, r3
 800f1a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	ee07 3a90 	vmov	s15, r3
 800f1aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1b2:	4b62      	ldr	r3, [pc, #392]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1ba:	ee07 3a90 	vmov	s15, r3
 800f1be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f1c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f34c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f1ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f1ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f1d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f1d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f1e2:	e087      	b.n	800f2f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f1e4:	693b      	ldr	r3, [r7, #16]
 800f1e6:	ee07 3a90 	vmov	s15, r3
 800f1ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f350 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f1f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1f6:	4b51      	ldr	r3, [pc, #324]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1fe:	ee07 3a90 	vmov	s15, r3
 800f202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f206:	ed97 6a02 	vldr	s12, [r7, #8]
 800f20a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f34c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f20e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f21a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f21e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f222:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f226:	e065      	b.n	800f2f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f228:	693b      	ldr	r3, [r7, #16]
 800f22a:	ee07 3a90 	vmov	s15, r3
 800f22e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f232:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f354 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f23a:	4b40      	ldr	r3, [pc, #256]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f23c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f23e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f242:	ee07 3a90 	vmov	s15, r3
 800f246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f24a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f24e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f34c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f25a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f25e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f262:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f26a:	e043      	b.n	800f2f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	ee07 3a90 	vmov	s15, r3
 800f272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f276:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f358 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f27a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f27e:	4b2f      	ldr	r3, [pc, #188]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f286:	ee07 3a90 	vmov	s15, r3
 800f28a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f28e:	ed97 6a02 	vldr	s12, [r7, #8]
 800f292:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f34c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f29a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f29e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2ae:	e021      	b.n	800f2f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2b0:	693b      	ldr	r3, [r7, #16]
 800f2b2:	ee07 3a90 	vmov	s15, r3
 800f2b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f354 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f2be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2c2:	4b1e      	ldr	r3, [pc, #120]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ca:	ee07 3a90 	vmov	s15, r3
 800f2ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f34c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f2f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f2f4:	4b11      	ldr	r3, [pc, #68]	@ (800f33c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2f8:	0a5b      	lsrs	r3, r3, #9
 800f2fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f2fe:	3301      	adds	r3, #1
 800f300:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	ee07 3a90 	vmov	s15, r3
 800f308:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f30c:	edd7 6a07 	vldr	s13, [r7, #28]
 800f310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f318:	ee17 3a90 	vmov	r3, s15
 800f31c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f31e:	e005      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f320:	2300      	movs	r3, #0
 800f322:	61bb      	str	r3, [r7, #24]
      break;
 800f324:	e002      	b.n	800f32c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f326:	4b07      	ldr	r3, [pc, #28]	@ (800f344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f328:	61bb      	str	r3, [r7, #24]
      break;
 800f32a:	bf00      	nop
  }

  return sysclockfreq;
 800f32c:	69bb      	ldr	r3, [r7, #24]
}
 800f32e:	4618      	mov	r0, r3
 800f330:	3724      	adds	r7, #36	@ 0x24
 800f332:	46bd      	mov	sp, r7
 800f334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop
 800f33c:	58024400 	.word	0x58024400
 800f340:	03d09000 	.word	0x03d09000
 800f344:	003d0900 	.word	0x003d0900
 800f348:	017d7840 	.word	0x017d7840
 800f34c:	46000000 	.word	0x46000000
 800f350:	4c742400 	.word	0x4c742400
 800f354:	4a742400 	.word	0x4a742400
 800f358:	4bbebc20 	.word	0x4bbebc20

0800f35c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b082      	sub	sp, #8
 800f360:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f362:	f7ff fe81 	bl	800f068 <HAL_RCC_GetSysClockFreq>
 800f366:	4602      	mov	r2, r0
 800f368:	4b10      	ldr	r3, [pc, #64]	@ (800f3ac <HAL_RCC_GetHCLKFreq+0x50>)
 800f36a:	699b      	ldr	r3, [r3, #24]
 800f36c:	0a1b      	lsrs	r3, r3, #8
 800f36e:	f003 030f 	and.w	r3, r3, #15
 800f372:	490f      	ldr	r1, [pc, #60]	@ (800f3b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800f374:	5ccb      	ldrb	r3, [r1, r3]
 800f376:	f003 031f 	and.w	r3, r3, #31
 800f37a:	fa22 f303 	lsr.w	r3, r2, r3
 800f37e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f380:	4b0a      	ldr	r3, [pc, #40]	@ (800f3ac <HAL_RCC_GetHCLKFreq+0x50>)
 800f382:	699b      	ldr	r3, [r3, #24]
 800f384:	f003 030f 	and.w	r3, r3, #15
 800f388:	4a09      	ldr	r2, [pc, #36]	@ (800f3b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800f38a:	5cd3      	ldrb	r3, [r2, r3]
 800f38c:	f003 031f 	and.w	r3, r3, #31
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	fa22 f303 	lsr.w	r3, r2, r3
 800f396:	4a07      	ldr	r2, [pc, #28]	@ (800f3b4 <HAL_RCC_GetHCLKFreq+0x58>)
 800f398:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f39a:	4a07      	ldr	r2, [pc, #28]	@ (800f3b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f3a0:	4b04      	ldr	r3, [pc, #16]	@ (800f3b4 <HAL_RCC_GetHCLKFreq+0x58>)
 800f3a2:	681b      	ldr	r3, [r3, #0]
}
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	3708      	adds	r7, #8
 800f3a8:	46bd      	mov	sp, r7
 800f3aa:	bd80      	pop	{r7, pc}
 800f3ac:	58024400 	.word	0x58024400
 800f3b0:	0802a1d4 	.word	0x0802a1d4
 800f3b4:	24000004 	.word	0x24000004
 800f3b8:	24000000 	.word	0x24000000

0800f3bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f3bc:	b580      	push	{r7, lr}
 800f3be:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f3c0:	f7ff ffcc 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 800f3c4:	4602      	mov	r2, r0
 800f3c6:	4b06      	ldr	r3, [pc, #24]	@ (800f3e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f3c8:	69db      	ldr	r3, [r3, #28]
 800f3ca:	091b      	lsrs	r3, r3, #4
 800f3cc:	f003 0307 	and.w	r3, r3, #7
 800f3d0:	4904      	ldr	r1, [pc, #16]	@ (800f3e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f3d2:	5ccb      	ldrb	r3, [r1, r3]
 800f3d4:	f003 031f 	and.w	r3, r3, #31
 800f3d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f3dc:	4618      	mov	r0, r3
 800f3de:	bd80      	pop	{r7, pc}
 800f3e0:	58024400 	.word	0x58024400
 800f3e4:	0802a1d4 	.word	0x0802a1d4

0800f3e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f3ec:	f7ff ffb6 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 800f3f0:	4602      	mov	r2, r0
 800f3f2:	4b06      	ldr	r3, [pc, #24]	@ (800f40c <HAL_RCC_GetPCLK2Freq+0x24>)
 800f3f4:	69db      	ldr	r3, [r3, #28]
 800f3f6:	0a1b      	lsrs	r3, r3, #8
 800f3f8:	f003 0307 	and.w	r3, r3, #7
 800f3fc:	4904      	ldr	r1, [pc, #16]	@ (800f410 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f3fe:	5ccb      	ldrb	r3, [r1, r3]
 800f400:	f003 031f 	and.w	r3, r3, #31
 800f404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f408:	4618      	mov	r0, r3
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	58024400 	.word	0x58024400
 800f410:	0802a1d4 	.word	0x0802a1d4

0800f414 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f418:	b0ca      	sub	sp, #296	@ 0x128
 800f41a:	af00      	add	r7, sp, #0
 800f41c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f420:	2300      	movs	r3, #0
 800f422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f426:	2300      	movs	r3, #0
 800f428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f42c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f434:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f438:	2500      	movs	r5, #0
 800f43a:	ea54 0305 	orrs.w	r3, r4, r5
 800f43e:	d049      	beq.n	800f4d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f444:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f446:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f44a:	d02f      	beq.n	800f4ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f44c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f450:	d828      	bhi.n	800f4a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f456:	d01a      	beq.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f458:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f45c:	d822      	bhi.n	800f4a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d003      	beq.n	800f46a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f466:	d007      	beq.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f468:	e01c      	b.n	800f4a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f46a:	4bb8      	ldr	r3, [pc, #736]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f46e:	4ab7      	ldr	r2, [pc, #732]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f476:	e01a      	b.n	800f4ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f47c:	3308      	adds	r3, #8
 800f47e:	2102      	movs	r1, #2
 800f480:	4618      	mov	r0, r3
 800f482:	f002 fb61 	bl	8011b48 <RCCEx_PLL2_Config>
 800f486:	4603      	mov	r3, r0
 800f488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f48c:	e00f      	b.n	800f4ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f48e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f492:	3328      	adds	r3, #40	@ 0x28
 800f494:	2102      	movs	r1, #2
 800f496:	4618      	mov	r0, r3
 800f498:	f002 fc08 	bl	8011cac <RCCEx_PLL3_Config>
 800f49c:	4603      	mov	r3, r0
 800f49e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f4a2:	e004      	b.n	800f4ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f4a4:	2301      	movs	r3, #1
 800f4a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f4aa:	e000      	b.n	800f4ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f4ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f4ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d10a      	bne.n	800f4cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f4b6:	4ba5      	ldr	r3, [pc, #660]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f4b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f4ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f4be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f4c4:	4aa1      	ldr	r2, [pc, #644]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f4c6:	430b      	orrs	r3, r1
 800f4c8:	6513      	str	r3, [r2, #80]	@ 0x50
 800f4ca:	e003      	b.n	800f4d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f4d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f4e0:	f04f 0900 	mov.w	r9, #0
 800f4e4:	ea58 0309 	orrs.w	r3, r8, r9
 800f4e8:	d047      	beq.n	800f57a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f4ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4f0:	2b04      	cmp	r3, #4
 800f4f2:	d82a      	bhi.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f4f4:	a201      	add	r2, pc, #4	@ (adr r2, 800f4fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4fa:	bf00      	nop
 800f4fc:	0800f511 	.word	0x0800f511
 800f500:	0800f51f 	.word	0x0800f51f
 800f504:	0800f535 	.word	0x0800f535
 800f508:	0800f553 	.word	0x0800f553
 800f50c:	0800f553 	.word	0x0800f553
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f510:	4b8e      	ldr	r3, [pc, #568]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f514:	4a8d      	ldr	r2, [pc, #564]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f51a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f51c:	e01a      	b.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f522:	3308      	adds	r3, #8
 800f524:	2100      	movs	r1, #0
 800f526:	4618      	mov	r0, r3
 800f528:	f002 fb0e 	bl	8011b48 <RCCEx_PLL2_Config>
 800f52c:	4603      	mov	r3, r0
 800f52e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f532:	e00f      	b.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f538:	3328      	adds	r3, #40	@ 0x28
 800f53a:	2100      	movs	r1, #0
 800f53c:	4618      	mov	r0, r3
 800f53e:	f002 fbb5 	bl	8011cac <RCCEx_PLL3_Config>
 800f542:	4603      	mov	r3, r0
 800f544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f548:	e004      	b.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f54a:	2301      	movs	r3, #1
 800f54c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f550:	e000      	b.n	800f554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f552:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d10a      	bne.n	800f572 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f55c:	4b7b      	ldr	r3, [pc, #492]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f55e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f560:	f023 0107 	bic.w	r1, r3, #7
 800f564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f56a:	4a78      	ldr	r2, [pc, #480]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f56c:	430b      	orrs	r3, r1
 800f56e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f570:	e003      	b.n	800f57a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800f57a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f582:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800f586:	f04f 0b00 	mov.w	fp, #0
 800f58a:	ea5a 030b 	orrs.w	r3, sl, fp
 800f58e:	d04c      	beq.n	800f62a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f59a:	d030      	beq.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f59c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f5a0:	d829      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f5a2:	2bc0      	cmp	r3, #192	@ 0xc0
 800f5a4:	d02d      	beq.n	800f602 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f5a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800f5a8:	d825      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f5aa:	2b80      	cmp	r3, #128	@ 0x80
 800f5ac:	d018      	beq.n	800f5e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f5ae:	2b80      	cmp	r3, #128	@ 0x80
 800f5b0:	d821      	bhi.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d002      	beq.n	800f5bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f5b6:	2b40      	cmp	r3, #64	@ 0x40
 800f5b8:	d007      	beq.n	800f5ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f5ba:	e01c      	b.n	800f5f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f5bc:	4b63      	ldr	r3, [pc, #396]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f5be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5c0:	4a62      	ldr	r2, [pc, #392]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f5c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f5c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f5c8:	e01c      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f5ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ce:	3308      	adds	r3, #8
 800f5d0:	2100      	movs	r1, #0
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	f002 fab8 	bl	8011b48 <RCCEx_PLL2_Config>
 800f5d8:	4603      	mov	r3, r0
 800f5da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f5de:	e011      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f5e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5e4:	3328      	adds	r3, #40	@ 0x28
 800f5e6:	2100      	movs	r1, #0
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f002 fb5f 	bl	8011cac <RCCEx_PLL3_Config>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f5f4:	e006      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f5fc:	e002      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f5fe:	bf00      	nop
 800f600:	e000      	b.n	800f604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f602:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d10a      	bne.n	800f622 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f60c:	4b4f      	ldr	r3, [pc, #316]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f60e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f610:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800f614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f61a:	4a4c      	ldr	r2, [pc, #304]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f61c:	430b      	orrs	r3, r1
 800f61e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f620:	e003      	b.n	800f62a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f632:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800f636:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800f63a:	2300      	movs	r3, #0
 800f63c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f640:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800f644:	460b      	mov	r3, r1
 800f646:	4313      	orrs	r3, r2
 800f648:	d053      	beq.n	800f6f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f64e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f652:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f656:	d035      	beq.n	800f6c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f658:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f65c:	d82e      	bhi.n	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f65e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f662:	d031      	beq.n	800f6c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f664:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f668:	d828      	bhi.n	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f66a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f66e:	d01a      	beq.n	800f6a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f674:	d822      	bhi.n	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f676:	2b00      	cmp	r3, #0
 800f678:	d003      	beq.n	800f682 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f67a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f67e:	d007      	beq.n	800f690 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f680:	e01c      	b.n	800f6bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f682:	4b32      	ldr	r3, [pc, #200]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f686:	4a31      	ldr	r2, [pc, #196]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f68c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f68e:	e01c      	b.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f694:	3308      	adds	r3, #8
 800f696:	2100      	movs	r1, #0
 800f698:	4618      	mov	r0, r3
 800f69a:	f002 fa55 	bl	8011b48 <RCCEx_PLL2_Config>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f6a4:	e011      	b.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f6a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6aa:	3328      	adds	r3, #40	@ 0x28
 800f6ac:	2100      	movs	r1, #0
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f002 fafc 	bl	8011cac <RCCEx_PLL3_Config>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6ba:	e006      	b.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f6bc:	2301      	movs	r3, #1
 800f6be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f6c2:	e002      	b.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f6c4:	bf00      	nop
 800f6c6:	e000      	b.n	800f6ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f6c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f6ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d10b      	bne.n	800f6ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f6e2:	4a1a      	ldr	r2, [pc, #104]	@ (800f74c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6e4:	430b      	orrs	r3, r1
 800f6e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800f6e8:	e003      	b.n	800f6f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f6ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f6fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f702:	2300      	movs	r3, #0
 800f704:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f708:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800f70c:	460b      	mov	r3, r1
 800f70e:	4313      	orrs	r3, r2
 800f710:	d056      	beq.n	800f7c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f716:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f71a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f71e:	d038      	beq.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f724:	d831      	bhi.n	800f78a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f726:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f72a:	d034      	beq.n	800f796 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f72c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f730:	d82b      	bhi.n	800f78a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f736:	d01d      	beq.n	800f774 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f738:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f73c:	d825      	bhi.n	800f78a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d006      	beq.n	800f750 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f742:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f746:	d00a      	beq.n	800f75e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f748:	e01f      	b.n	800f78a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f74a:	bf00      	nop
 800f74c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f750:	4ba2      	ldr	r3, [pc, #648]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f754:	4aa1      	ldr	r2, [pc, #644]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f75a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f75c:	e01c      	b.n	800f798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f762:	3308      	adds	r3, #8
 800f764:	2100      	movs	r1, #0
 800f766:	4618      	mov	r0, r3
 800f768:	f002 f9ee 	bl	8011b48 <RCCEx_PLL2_Config>
 800f76c:	4603      	mov	r3, r0
 800f76e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f772:	e011      	b.n	800f798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f778:	3328      	adds	r3, #40	@ 0x28
 800f77a:	2100      	movs	r1, #0
 800f77c:	4618      	mov	r0, r3
 800f77e:	f002 fa95 	bl	8011cac <RCCEx_PLL3_Config>
 800f782:	4603      	mov	r3, r0
 800f784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f788:	e006      	b.n	800f798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f78a:	2301      	movs	r3, #1
 800f78c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f790:	e002      	b.n	800f798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f792:	bf00      	nop
 800f794:	e000      	b.n	800f798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f796:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d10b      	bne.n	800f7b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f7a0:	4b8e      	ldr	r3, [pc, #568]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f7a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f7a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f7b0:	4a8a      	ldr	r2, [pc, #552]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f7b2:	430b      	orrs	r3, r1
 800f7b4:	6593      	str	r3, [r2, #88]	@ 0x58
 800f7b6:	e003      	b.n	800f7c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800f7c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f7cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f7d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f7da:	460b      	mov	r3, r1
 800f7dc:	4313      	orrs	r3, r2
 800f7de:	d03a      	beq.n	800f856 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800f7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7e6:	2b30      	cmp	r3, #48	@ 0x30
 800f7e8:	d01f      	beq.n	800f82a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800f7ea:	2b30      	cmp	r3, #48	@ 0x30
 800f7ec:	d819      	bhi.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f7ee:	2b20      	cmp	r3, #32
 800f7f0:	d00c      	beq.n	800f80c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800f7f2:	2b20      	cmp	r3, #32
 800f7f4:	d815      	bhi.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d019      	beq.n	800f82e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800f7fa:	2b10      	cmp	r3, #16
 800f7fc:	d111      	bne.n	800f822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f7fe:	4b77      	ldr	r3, [pc, #476]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f802:	4a76      	ldr	r2, [pc, #472]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f80a:	e011      	b.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f80c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f810:	3308      	adds	r3, #8
 800f812:	2102      	movs	r1, #2
 800f814:	4618      	mov	r0, r3
 800f816:	f002 f997 	bl	8011b48 <RCCEx_PLL2_Config>
 800f81a:	4603      	mov	r3, r0
 800f81c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f820:	e006      	b.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f822:	2301      	movs	r3, #1
 800f824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f828:	e002      	b.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f82a:	bf00      	nop
 800f82c:	e000      	b.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f82e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f834:	2b00      	cmp	r3, #0
 800f836:	d10a      	bne.n	800f84e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800f838:	4b68      	ldr	r3, [pc, #416]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f83a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f83c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f846:	4a65      	ldr	r2, [pc, #404]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f848:	430b      	orrs	r3, r1
 800f84a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f84c:	e003      	b.n	800f856 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f84e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f85e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f862:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f866:	2300      	movs	r3, #0
 800f868:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f86c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f870:	460b      	mov	r3, r1
 800f872:	4313      	orrs	r3, r2
 800f874:	d051      	beq.n	800f91a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f87a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f87c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f880:	d035      	beq.n	800f8ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800f882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f886:	d82e      	bhi.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f88c:	d031      	beq.n	800f8f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f88e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f892:	d828      	bhi.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f894:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f898:	d01a      	beq.n	800f8d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800f89a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f89e:	d822      	bhi.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d003      	beq.n	800f8ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 800f8a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8a8:	d007      	beq.n	800f8ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800f8aa:	e01c      	b.n	800f8e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8ac:	4b4b      	ldr	r3, [pc, #300]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f8ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8b0:	4a4a      	ldr	r2, [pc, #296]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f8b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f8b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8b8:	e01c      	b.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8be:	3308      	adds	r3, #8
 800f8c0:	2100      	movs	r1, #0
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f002 f940 	bl	8011b48 <RCCEx_PLL2_Config>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8ce:	e011      	b.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f8d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8d4:	3328      	adds	r3, #40	@ 0x28
 800f8d6:	2100      	movs	r1, #0
 800f8d8:	4618      	mov	r0, r3
 800f8da:	f002 f9e7 	bl	8011cac <RCCEx_PLL3_Config>
 800f8de:	4603      	mov	r3, r0
 800f8e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f8e4:	e006      	b.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f8e6:	2301      	movs	r3, #1
 800f8e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f8ec:	e002      	b.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f8ee:	bf00      	nop
 800f8f0:	e000      	b.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f8f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f8f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d10a      	bne.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f8fc:	4b37      	ldr	r3, [pc, #220]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f8fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f900:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f90a:	4a34      	ldr	r2, [pc, #208]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f90c:	430b      	orrs	r3, r1
 800f90e:	6513      	str	r3, [r2, #80]	@ 0x50
 800f910:	e003      	b.n	800f91a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f922:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800f926:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f92a:	2300      	movs	r3, #0
 800f92c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f930:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f934:	460b      	mov	r3, r1
 800f936:	4313      	orrs	r3, r2
 800f938:	d056      	beq.n	800f9e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f93e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f944:	d033      	beq.n	800f9ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800f946:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f94a:	d82c      	bhi.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f94c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f950:	d02f      	beq.n	800f9b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800f952:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f956:	d826      	bhi.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f958:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f95c:	d02b      	beq.n	800f9b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800f95e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f962:	d820      	bhi.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f968:	d012      	beq.n	800f990 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800f96a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f96e:	d81a      	bhi.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f970:	2b00      	cmp	r3, #0
 800f972:	d022      	beq.n	800f9ba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f978:	d115      	bne.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f97a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f97e:	3308      	adds	r3, #8
 800f980:	2101      	movs	r1, #1
 800f982:	4618      	mov	r0, r3
 800f984:	f002 f8e0 	bl	8011b48 <RCCEx_PLL2_Config>
 800f988:	4603      	mov	r3, r0
 800f98a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f98e:	e015      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f994:	3328      	adds	r3, #40	@ 0x28
 800f996:	2101      	movs	r1, #1
 800f998:	4618      	mov	r0, r3
 800f99a:	f002 f987 	bl	8011cac <RCCEx_PLL3_Config>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f9a4:	e00a      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f9a6:	2301      	movs	r3, #1
 800f9a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f9ac:	e006      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f9ae:	bf00      	nop
 800f9b0:	e004      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f9b2:	bf00      	nop
 800f9b4:	e002      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f9b6:	bf00      	nop
 800f9b8:	e000      	b.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f9ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d10d      	bne.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f9c4:	4b05      	ldr	r3, [pc, #20]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800f9cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f9d2:	4a02      	ldr	r2, [pc, #8]	@ (800f9dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9d4:	430b      	orrs	r3, r1
 800f9d6:	6513      	str	r3, [r2, #80]	@ 0x50
 800f9d8:	e006      	b.n	800f9e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f9da:	bf00      	nop
 800f9dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f9e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f9e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800f9f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800f9fe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fa02:	460b      	mov	r3, r1
 800fa04:	4313      	orrs	r3, r2
 800fa06:	d055      	beq.n	800fab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fa08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fa10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa14:	d033      	beq.n	800fa7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800fa16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fa1a:	d82c      	bhi.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fa1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa20:	d02f      	beq.n	800fa82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800fa22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa26:	d826      	bhi.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fa28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa2c:	d02b      	beq.n	800fa86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800fa2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fa32:	d820      	bhi.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fa34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa38:	d012      	beq.n	800fa60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800fa3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa3e:	d81a      	bhi.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d022      	beq.n	800fa8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800fa44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa48:	d115      	bne.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa4e:	3308      	adds	r3, #8
 800fa50:	2101      	movs	r1, #1
 800fa52:	4618      	mov	r0, r3
 800fa54:	f002 f878 	bl	8011b48 <RCCEx_PLL2_Config>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fa5e:	e015      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fa60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa64:	3328      	adds	r3, #40	@ 0x28
 800fa66:	2101      	movs	r1, #1
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f002 f91f 	bl	8011cac <RCCEx_PLL3_Config>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fa74:	e00a      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fa76:	2301      	movs	r3, #1
 800fa78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fa7c:	e006      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fa7e:	bf00      	nop
 800fa80:	e004      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fa82:	bf00      	nop
 800fa84:	e002      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fa86:	bf00      	nop
 800fa88:	e000      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fa8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d10b      	bne.n	800faac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fa94:	4ba3      	ldr	r3, [pc, #652]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fa96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fa9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faa0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800faa4:	4a9f      	ldr	r2, [pc, #636]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800faa6:	430b      	orrs	r3, r1
 800faa8:	6593      	str	r3, [r2, #88]	@ 0x58
 800faaa:	e003      	b.n	800fab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800faac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fab0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fabc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fac0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fac4:	2300      	movs	r3, #0
 800fac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800faca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800face:	460b      	mov	r3, r1
 800fad0:	4313      	orrs	r3, r2
 800fad2:	d037      	beq.n	800fb44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fade:	d00e      	beq.n	800fafe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800fae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fae4:	d816      	bhi.n	800fb14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d018      	beq.n	800fb1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800faea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800faee:	d111      	bne.n	800fb14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800faf0:	4b8c      	ldr	r3, [pc, #560]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800faf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faf4:	4a8b      	ldr	r2, [pc, #556]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800faf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fafa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fafc:	e00f      	b.n	800fb1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb02:	3308      	adds	r3, #8
 800fb04:	2101      	movs	r1, #1
 800fb06:	4618      	mov	r0, r3
 800fb08:	f002 f81e 	bl	8011b48 <RCCEx_PLL2_Config>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fb12:	e004      	b.n	800fb1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb14:	2301      	movs	r3, #1
 800fb16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fb1a:	e000      	b.n	800fb1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800fb1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d10a      	bne.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fb26:	4b7f      	ldr	r3, [pc, #508]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fb28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb2a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fb2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fb34:	4a7b      	ldr	r2, [pc, #492]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fb36:	430b      	orrs	r3, r1
 800fb38:	6513      	str	r3, [r2, #80]	@ 0x50
 800fb3a:	e003      	b.n	800fb44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fb44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fb50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fb54:	2300      	movs	r3, #0
 800fb56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fb5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fb5e:	460b      	mov	r3, r1
 800fb60:	4313      	orrs	r3, r2
 800fb62:	d039      	beq.n	800fbd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fb64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb6a:	2b03      	cmp	r3, #3
 800fb6c:	d81c      	bhi.n	800fba8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800fb6e:	a201      	add	r2, pc, #4	@ (adr r2, 800fb74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800fb70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb74:	0800fbb1 	.word	0x0800fbb1
 800fb78:	0800fb85 	.word	0x0800fb85
 800fb7c:	0800fb93 	.word	0x0800fb93
 800fb80:	0800fbb1 	.word	0x0800fbb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fb84:	4b67      	ldr	r3, [pc, #412]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fb86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb88:	4a66      	ldr	r2, [pc, #408]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fb8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fb8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fb90:	e00f      	b.n	800fbb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fb92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb96:	3308      	adds	r3, #8
 800fb98:	2102      	movs	r1, #2
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f001 ffd4 	bl	8011b48 <RCCEx_PLL2_Config>
 800fba0:	4603      	mov	r3, r0
 800fba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fba6:	e004      	b.n	800fbb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fba8:	2301      	movs	r3, #1
 800fbaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fbae:	e000      	b.n	800fbb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800fbb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fbb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d10a      	bne.n	800fbd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fbba:	4b5a      	ldr	r3, [pc, #360]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fbbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fbbe:	f023 0103 	bic.w	r1, r3, #3
 800fbc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbc8:	4a56      	ldr	r2, [pc, #344]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fbca:	430b      	orrs	r3, r1
 800fbcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fbce:	e003      	b.n	800fbd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fbd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fbd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fbe4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fbe8:	2300      	movs	r3, #0
 800fbea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fbee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fbf2:	460b      	mov	r3, r1
 800fbf4:	4313      	orrs	r3, r2
 800fbf6:	f000 809f 	beq.w	800fd38 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fbfa:	4b4b      	ldr	r3, [pc, #300]	@ (800fd28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	4a4a      	ldr	r2, [pc, #296]	@ (800fd28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fc00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fc06:	f7f7 fdb1 	bl	800776c <HAL_GetTick>
 800fc0a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc0e:	e00b      	b.n	800fc28 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fc10:	f7f7 fdac 	bl	800776c <HAL_GetTick>
 800fc14:	4602      	mov	r2, r0
 800fc16:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fc1a:	1ad3      	subs	r3, r2, r3
 800fc1c:	2b64      	cmp	r3, #100	@ 0x64
 800fc1e:	d903      	bls.n	800fc28 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800fc20:	2303      	movs	r3, #3
 800fc22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fc26:	e005      	b.n	800fc34 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fc28:	4b3f      	ldr	r3, [pc, #252]	@ (800fd28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d0ed      	beq.n	800fc10 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800fc34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d179      	bne.n	800fd30 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fc3c:	4b39      	ldr	r3, [pc, #228]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fc40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fc48:	4053      	eors	r3, r2
 800fc4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d015      	beq.n	800fc7e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fc52:	4b34      	ldr	r3, [pc, #208]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fc5a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fc5e:	4b31      	ldr	r3, [pc, #196]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc62:	4a30      	ldr	r2, [pc, #192]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fc68:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fc6a:	4b2e      	ldr	r3, [pc, #184]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc6e:	4a2d      	ldr	r2, [pc, #180]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc74:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fc76:	4a2b      	ldr	r2, [pc, #172]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fc78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800fc7c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fc7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fc86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc8a:	d118      	bne.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fc8c:	f7f7 fd6e 	bl	800776c <HAL_GetTick>
 800fc90:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fc94:	e00d      	b.n	800fcb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fc96:	f7f7 fd69 	bl	800776c <HAL_GetTick>
 800fc9a:	4602      	mov	r2, r0
 800fc9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fca0:	1ad2      	subs	r2, r2, r3
 800fca2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fca6:	429a      	cmp	r2, r3
 800fca8:	d903      	bls.n	800fcb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800fcaa:	2303      	movs	r3, #3
 800fcac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800fcb0:	e005      	b.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fcb2:	4b1c      	ldr	r3, [pc, #112]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fcb6:	f003 0302 	and.w	r3, r3, #2
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d0eb      	beq.n	800fc96 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800fcbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d129      	bne.n	800fd1a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fcc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fcce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fcd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fcd6:	d10e      	bne.n	800fcf6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800fcd8:	4b12      	ldr	r3, [pc, #72]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcda:	691b      	ldr	r3, [r3, #16]
 800fcdc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fce4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fce8:	091a      	lsrs	r2, r3, #4
 800fcea:	4b10      	ldr	r3, [pc, #64]	@ (800fd2c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800fcec:	4013      	ands	r3, r2
 800fcee:	4a0d      	ldr	r2, [pc, #52]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcf0:	430b      	orrs	r3, r1
 800fcf2:	6113      	str	r3, [r2, #16]
 800fcf4:	e005      	b.n	800fd02 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800fcf6:	4b0b      	ldr	r3, [pc, #44]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcf8:	691b      	ldr	r3, [r3, #16]
 800fcfa:	4a0a      	ldr	r2, [pc, #40]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fd00:	6113      	str	r3, [r2, #16]
 800fd02:	4b08      	ldr	r3, [pc, #32]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd04:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fd0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fd12:	4a04      	ldr	r2, [pc, #16]	@ (800fd24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd14:	430b      	orrs	r3, r1
 800fd16:	6713      	str	r3, [r2, #112]	@ 0x70
 800fd18:	e00e      	b.n	800fd38 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fd1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800fd22:	e009      	b.n	800fd38 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800fd24:	58024400 	.word	0x58024400
 800fd28:	58024800 	.word	0x58024800
 800fd2c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd40:	f002 0301 	and.w	r3, r2, #1
 800fd44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fd48:	2300      	movs	r3, #0
 800fd4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fd4e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fd52:	460b      	mov	r3, r1
 800fd54:	4313      	orrs	r3, r2
 800fd56:	f000 8089 	beq.w	800fe6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fd5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fd60:	2b28      	cmp	r3, #40	@ 0x28
 800fd62:	d86b      	bhi.n	800fe3c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800fd64:	a201      	add	r2, pc, #4	@ (adr r2, 800fd6c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fd66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd6a:	bf00      	nop
 800fd6c:	0800fe45 	.word	0x0800fe45
 800fd70:	0800fe3d 	.word	0x0800fe3d
 800fd74:	0800fe3d 	.word	0x0800fe3d
 800fd78:	0800fe3d 	.word	0x0800fe3d
 800fd7c:	0800fe3d 	.word	0x0800fe3d
 800fd80:	0800fe3d 	.word	0x0800fe3d
 800fd84:	0800fe3d 	.word	0x0800fe3d
 800fd88:	0800fe3d 	.word	0x0800fe3d
 800fd8c:	0800fe11 	.word	0x0800fe11
 800fd90:	0800fe3d 	.word	0x0800fe3d
 800fd94:	0800fe3d 	.word	0x0800fe3d
 800fd98:	0800fe3d 	.word	0x0800fe3d
 800fd9c:	0800fe3d 	.word	0x0800fe3d
 800fda0:	0800fe3d 	.word	0x0800fe3d
 800fda4:	0800fe3d 	.word	0x0800fe3d
 800fda8:	0800fe3d 	.word	0x0800fe3d
 800fdac:	0800fe27 	.word	0x0800fe27
 800fdb0:	0800fe3d 	.word	0x0800fe3d
 800fdb4:	0800fe3d 	.word	0x0800fe3d
 800fdb8:	0800fe3d 	.word	0x0800fe3d
 800fdbc:	0800fe3d 	.word	0x0800fe3d
 800fdc0:	0800fe3d 	.word	0x0800fe3d
 800fdc4:	0800fe3d 	.word	0x0800fe3d
 800fdc8:	0800fe3d 	.word	0x0800fe3d
 800fdcc:	0800fe45 	.word	0x0800fe45
 800fdd0:	0800fe3d 	.word	0x0800fe3d
 800fdd4:	0800fe3d 	.word	0x0800fe3d
 800fdd8:	0800fe3d 	.word	0x0800fe3d
 800fddc:	0800fe3d 	.word	0x0800fe3d
 800fde0:	0800fe3d 	.word	0x0800fe3d
 800fde4:	0800fe3d 	.word	0x0800fe3d
 800fde8:	0800fe3d 	.word	0x0800fe3d
 800fdec:	0800fe45 	.word	0x0800fe45
 800fdf0:	0800fe3d 	.word	0x0800fe3d
 800fdf4:	0800fe3d 	.word	0x0800fe3d
 800fdf8:	0800fe3d 	.word	0x0800fe3d
 800fdfc:	0800fe3d 	.word	0x0800fe3d
 800fe00:	0800fe3d 	.word	0x0800fe3d
 800fe04:	0800fe3d 	.word	0x0800fe3d
 800fe08:	0800fe3d 	.word	0x0800fe3d
 800fe0c:	0800fe45 	.word	0x0800fe45
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fe10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe14:	3308      	adds	r3, #8
 800fe16:	2101      	movs	r1, #1
 800fe18:	4618      	mov	r0, r3
 800fe1a:	f001 fe95 	bl	8011b48 <RCCEx_PLL2_Config>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe24:	e00f      	b.n	800fe46 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fe26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe2a:	3328      	adds	r3, #40	@ 0x28
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f001 ff3c 	bl	8011cac <RCCEx_PLL3_Config>
 800fe34:	4603      	mov	r3, r0
 800fe36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800fe3a:	e004      	b.n	800fe46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fe3c:	2301      	movs	r3, #1
 800fe3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fe42:	e000      	b.n	800fe46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800fe44:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fe46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d10a      	bne.n	800fe64 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800fe4e:	4bbf      	ldr	r3, [pc, #764]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fe50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fe52:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800fe56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fe5c:	4abb      	ldr	r2, [pc, #748]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fe5e:	430b      	orrs	r3, r1
 800fe60:	6553      	str	r3, [r2, #84]	@ 0x54
 800fe62:	e003      	b.n	800fe6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800fe6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe74:	f002 0302 	and.w	r3, r2, #2
 800fe78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fe82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fe86:	460b      	mov	r3, r1
 800fe88:	4313      	orrs	r3, r2
 800fe8a:	d041      	beq.n	800ff10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fe8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe92:	2b05      	cmp	r3, #5
 800fe94:	d824      	bhi.n	800fee0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800fe96:	a201      	add	r2, pc, #4	@ (adr r2, 800fe9c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800fe98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe9c:	0800fee9 	.word	0x0800fee9
 800fea0:	0800feb5 	.word	0x0800feb5
 800fea4:	0800fecb 	.word	0x0800fecb
 800fea8:	0800fee9 	.word	0x0800fee9
 800feac:	0800fee9 	.word	0x0800fee9
 800feb0:	0800fee9 	.word	0x0800fee9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800feb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800feb8:	3308      	adds	r3, #8
 800feba:	2101      	movs	r1, #1
 800febc:	4618      	mov	r0, r3
 800febe:	f001 fe43 	bl	8011b48 <RCCEx_PLL2_Config>
 800fec2:	4603      	mov	r3, r0
 800fec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fec8:	e00f      	b.n	800feea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800feca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fece:	3328      	adds	r3, #40	@ 0x28
 800fed0:	2101      	movs	r1, #1
 800fed2:	4618      	mov	r0, r3
 800fed4:	f001 feea 	bl	8011cac <RCCEx_PLL3_Config>
 800fed8:	4603      	mov	r3, r0
 800feda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fede:	e004      	b.n	800feea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fee0:	2301      	movs	r3, #1
 800fee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fee6:	e000      	b.n	800feea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800fee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800feea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d10a      	bne.n	800ff08 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800fef2:	4b96      	ldr	r3, [pc, #600]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fef6:	f023 0107 	bic.w	r1, r3, #7
 800fefa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fefe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff00:	4a92      	ldr	r2, [pc, #584]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ff02:	430b      	orrs	r3, r1
 800ff04:	6553      	str	r3, [r2, #84]	@ 0x54
 800ff06:	e003      	b.n	800ff10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ff10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff18:	f002 0304 	and.w	r3, r2, #4
 800ff1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ff20:	2300      	movs	r3, #0
 800ff22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ff26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ff2a:	460b      	mov	r3, r1
 800ff2c:	4313      	orrs	r3, r2
 800ff2e:	d044      	beq.n	800ffba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ff30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ff38:	2b05      	cmp	r3, #5
 800ff3a:	d825      	bhi.n	800ff88 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ff3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ff44 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ff3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff42:	bf00      	nop
 800ff44:	0800ff91 	.word	0x0800ff91
 800ff48:	0800ff5d 	.word	0x0800ff5d
 800ff4c:	0800ff73 	.word	0x0800ff73
 800ff50:	0800ff91 	.word	0x0800ff91
 800ff54:	0800ff91 	.word	0x0800ff91
 800ff58:	0800ff91 	.word	0x0800ff91
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff60:	3308      	adds	r3, #8
 800ff62:	2101      	movs	r1, #1
 800ff64:	4618      	mov	r0, r3
 800ff66:	f001 fdef 	bl	8011b48 <RCCEx_PLL2_Config>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ff70:	e00f      	b.n	800ff92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff76:	3328      	adds	r3, #40	@ 0x28
 800ff78:	2101      	movs	r1, #1
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	f001 fe96 	bl	8011cac <RCCEx_PLL3_Config>
 800ff80:	4603      	mov	r3, r0
 800ff82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ff86:	e004      	b.n	800ff92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff88:	2301      	movs	r3, #1
 800ff8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ff8e:	e000      	b.n	800ff92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ff90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d10b      	bne.n	800ffb2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ff9a:	4b6c      	ldr	r3, [pc, #432]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ff9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff9e:	f023 0107 	bic.w	r1, r3, #7
 800ffa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ffaa:	4a68      	ldr	r2, [pc, #416]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ffac:	430b      	orrs	r3, r1
 800ffae:	6593      	str	r3, [r2, #88]	@ 0x58
 800ffb0:	e003      	b.n	800ffba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ffb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ffb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ffba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc2:	f002 0320 	and.w	r3, r2, #32
 800ffc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ffca:	2300      	movs	r3, #0
 800ffcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ffd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	4313      	orrs	r3, r2
 800ffd8:	d055      	beq.n	8010086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ffda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ffe6:	d033      	beq.n	8010050 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800ffe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ffec:	d82c      	bhi.n	8010048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ffee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fff2:	d02f      	beq.n	8010054 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800fff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fff8:	d826      	bhi.n	8010048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fffa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fffe:	d02b      	beq.n	8010058 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8010000:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010004:	d820      	bhi.n	8010048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801000a:	d012      	beq.n	8010032 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 801000c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010010:	d81a      	bhi.n	8010048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010012:	2b00      	cmp	r3, #0
 8010014:	d022      	beq.n	801005c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8010016:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801001a:	d115      	bne.n	8010048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801001c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010020:	3308      	adds	r3, #8
 8010022:	2100      	movs	r1, #0
 8010024:	4618      	mov	r0, r3
 8010026:	f001 fd8f 	bl	8011b48 <RCCEx_PLL2_Config>
 801002a:	4603      	mov	r3, r0
 801002c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010030:	e015      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010036:	3328      	adds	r3, #40	@ 0x28
 8010038:	2102      	movs	r1, #2
 801003a:	4618      	mov	r0, r3
 801003c:	f001 fe36 	bl	8011cac <RCCEx_PLL3_Config>
 8010040:	4603      	mov	r3, r0
 8010042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010046:	e00a      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010048:	2301      	movs	r3, #1
 801004a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801004e:	e006      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8010050:	bf00      	nop
 8010052:	e004      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8010054:	bf00      	nop
 8010056:	e002      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8010058:	bf00      	nop
 801005a:	e000      	b.n	801005e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801005c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801005e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010062:	2b00      	cmp	r3, #0
 8010064:	d10b      	bne.n	801007e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8010066:	4b39      	ldr	r3, [pc, #228]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801006a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 801006e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010076:	4a35      	ldr	r2, [pc, #212]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010078:	430b      	orrs	r3, r1
 801007a:	6553      	str	r3, [r2, #84]	@ 0x54
 801007c:	e003      	b.n	8010086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801007e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8010086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801008a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801008e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8010092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8010096:	2300      	movs	r3, #0
 8010098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801009c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80100a0:	460b      	mov	r3, r1
 80100a2:	4313      	orrs	r3, r2
 80100a4:	d058      	beq.n	8010158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80100a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80100ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80100b2:	d033      	beq.n	801011c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80100b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80100b8:	d82c      	bhi.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80100ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100be:	d02f      	beq.n	8010120 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80100c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80100c4:	d826      	bhi.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80100c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100ca:	d02b      	beq.n	8010124 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80100cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80100d0:	d820      	bhi.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80100d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100d6:	d012      	beq.n	80100fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80100d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100dc:	d81a      	bhi.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d022      	beq.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80100e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80100e6:	d115      	bne.n	8010114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80100e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100ec:	3308      	adds	r3, #8
 80100ee:	2100      	movs	r1, #0
 80100f0:	4618      	mov	r0, r3
 80100f2:	f001 fd29 	bl	8011b48 <RCCEx_PLL2_Config>
 80100f6:	4603      	mov	r3, r0
 80100f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80100fc:	e015      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80100fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010102:	3328      	adds	r3, #40	@ 0x28
 8010104:	2102      	movs	r1, #2
 8010106:	4618      	mov	r0, r3
 8010108:	f001 fdd0 	bl	8011cac <RCCEx_PLL3_Config>
 801010c:	4603      	mov	r3, r0
 801010e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010112:	e00a      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010114:	2301      	movs	r3, #1
 8010116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801011a:	e006      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801011c:	bf00      	nop
 801011e:	e004      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010120:	bf00      	nop
 8010122:	e002      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010124:	bf00      	nop
 8010126:	e000      	b.n	801012a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010128:	bf00      	nop
    }

    if (ret == HAL_OK)
 801012a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801012e:	2b00      	cmp	r3, #0
 8010130:	d10e      	bne.n	8010150 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8010132:	4b06      	ldr	r3, [pc, #24]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010136:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 801013a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801013e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010142:	4a02      	ldr	r2, [pc, #8]	@ (801014c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010144:	430b      	orrs	r3, r1
 8010146:	6593      	str	r3, [r2, #88]	@ 0x58
 8010148:	e006      	b.n	8010158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 801014a:	bf00      	nop
 801014c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8010158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801015c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010160:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8010164:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010168:	2300      	movs	r3, #0
 801016a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801016e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8010172:	460b      	mov	r3, r1
 8010174:	4313      	orrs	r3, r2
 8010176:	d055      	beq.n	8010224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8010178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801017c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010180:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010184:	d033      	beq.n	80101ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8010186:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801018a:	d82c      	bhi.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 801018c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010190:	d02f      	beq.n	80101f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8010192:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010196:	d826      	bhi.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8010198:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801019c:	d02b      	beq.n	80101f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 801019e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80101a2:	d820      	bhi.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80101a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101a8:	d012      	beq.n	80101d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80101aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101ae:	d81a      	bhi.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d022      	beq.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80101b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80101b8:	d115      	bne.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80101ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101be:	3308      	adds	r3, #8
 80101c0:	2100      	movs	r1, #0
 80101c2:	4618      	mov	r0, r3
 80101c4:	f001 fcc0 	bl	8011b48 <RCCEx_PLL2_Config>
 80101c8:	4603      	mov	r3, r0
 80101ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80101ce:	e015      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80101d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101d4:	3328      	adds	r3, #40	@ 0x28
 80101d6:	2102      	movs	r1, #2
 80101d8:	4618      	mov	r0, r3
 80101da:	f001 fd67 	bl	8011cac <RCCEx_PLL3_Config>
 80101de:	4603      	mov	r3, r0
 80101e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80101e4:	e00a      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101e6:	2301      	movs	r3, #1
 80101e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80101ec:	e006      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80101ee:	bf00      	nop
 80101f0:	e004      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80101f2:	bf00      	nop
 80101f4:	e002      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80101f6:	bf00      	nop
 80101f8:	e000      	b.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80101fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80101fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010200:	2b00      	cmp	r3, #0
 8010202:	d10b      	bne.n	801021c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8010204:	4ba1      	ldr	r3, [pc, #644]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010208:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 801020c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010210:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010214:	4a9d      	ldr	r2, [pc, #628]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010216:	430b      	orrs	r3, r1
 8010218:	6593      	str	r3, [r2, #88]	@ 0x58
 801021a:	e003      	b.n	8010224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801021c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8010224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022c:	f002 0308 	and.w	r3, r2, #8
 8010230:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010234:	2300      	movs	r3, #0
 8010236:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801023a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801023e:	460b      	mov	r3, r1
 8010240:	4313      	orrs	r3, r2
 8010242:	d01e      	beq.n	8010282 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8010244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801024c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010250:	d10c      	bne.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010256:	3328      	adds	r3, #40	@ 0x28
 8010258:	2102      	movs	r1, #2
 801025a:	4618      	mov	r0, r3
 801025c:	f001 fd26 	bl	8011cac <RCCEx_PLL3_Config>
 8010260:	4603      	mov	r3, r0
 8010262:	2b00      	cmp	r3, #0
 8010264:	d002      	beq.n	801026c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8010266:	2301      	movs	r3, #1
 8010268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 801026c:	4b87      	ldr	r3, [pc, #540]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801026e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010270:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801027c:	4a83      	ldr	r2, [pc, #524]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801027e:	430b      	orrs	r3, r1
 8010280:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8010282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801028a:	f002 0310 	and.w	r3, r2, #16
 801028e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010292:	2300      	movs	r3, #0
 8010294:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010298:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801029c:	460b      	mov	r3, r1
 801029e:	4313      	orrs	r3, r2
 80102a0:	d01e      	beq.n	80102e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80102a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80102aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80102ae:	d10c      	bne.n	80102ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80102b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102b4:	3328      	adds	r3, #40	@ 0x28
 80102b6:	2102      	movs	r1, #2
 80102b8:	4618      	mov	r0, r3
 80102ba:	f001 fcf7 	bl	8011cac <RCCEx_PLL3_Config>
 80102be:	4603      	mov	r3, r0
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d002      	beq.n	80102ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80102c4:	2301      	movs	r3, #1
 80102c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80102ca:	4b70      	ldr	r3, [pc, #448]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80102cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80102ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80102d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80102da:	4a6c      	ldr	r2, [pc, #432]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80102dc:	430b      	orrs	r3, r1
 80102de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80102e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80102ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80102f0:	2300      	movs	r3, #0
 80102f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80102f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80102fa:	460b      	mov	r3, r1
 80102fc:	4313      	orrs	r3, r2
 80102fe:	d03e      	beq.n	801037e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8010300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010304:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801030c:	d022      	beq.n	8010354 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 801030e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010312:	d81b      	bhi.n	801034c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8010314:	2b00      	cmp	r3, #0
 8010316:	d003      	beq.n	8010320 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8010318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801031c:	d00b      	beq.n	8010336 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 801031e:	e015      	b.n	801034c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010324:	3308      	adds	r3, #8
 8010326:	2100      	movs	r1, #0
 8010328:	4618      	mov	r0, r3
 801032a:	f001 fc0d 	bl	8011b48 <RCCEx_PLL2_Config>
 801032e:	4603      	mov	r3, r0
 8010330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010334:	e00f      	b.n	8010356 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801033a:	3328      	adds	r3, #40	@ 0x28
 801033c:	2102      	movs	r1, #2
 801033e:	4618      	mov	r0, r3
 8010340:	f001 fcb4 	bl	8011cac <RCCEx_PLL3_Config>
 8010344:	4603      	mov	r3, r0
 8010346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 801034a:	e004      	b.n	8010356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801034c:	2301      	movs	r3, #1
 801034e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010352:	e000      	b.n	8010356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8010354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801035a:	2b00      	cmp	r3, #0
 801035c:	d10b      	bne.n	8010376 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801035e:	4b4b      	ldr	r3, [pc, #300]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010362:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8010366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801036a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801036e:	4a47      	ldr	r2, [pc, #284]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010370:	430b      	orrs	r3, r1
 8010372:	6593      	str	r3, [r2, #88]	@ 0x58
 8010374:	e003      	b.n	801037e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801037a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801037e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010386:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801038a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801038c:	2300      	movs	r3, #0
 801038e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010390:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8010394:	460b      	mov	r3, r1
 8010396:	4313      	orrs	r3, r2
 8010398:	d03b      	beq.n	8010412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 801039a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801039e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103a6:	d01f      	beq.n	80103e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80103a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80103ac:	d818      	bhi.n	80103e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80103ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80103b2:	d003      	beq.n	80103bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80103b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80103b8:	d007      	beq.n	80103ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80103ba:	e011      	b.n	80103e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80103bc:	4b33      	ldr	r3, [pc, #204]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80103be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103c0:	4a32      	ldr	r2, [pc, #200]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80103c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80103c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80103c8:	e00f      	b.n	80103ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80103ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103ce:	3328      	adds	r3, #40	@ 0x28
 80103d0:	2101      	movs	r1, #1
 80103d2:	4618      	mov	r0, r3
 80103d4:	f001 fc6a 	bl	8011cac <RCCEx_PLL3_Config>
 80103d8:	4603      	mov	r3, r0
 80103da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80103de:	e004      	b.n	80103ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80103e0:	2301      	movs	r3, #1
 80103e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80103e6:	e000      	b.n	80103ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80103e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80103ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d10b      	bne.n	801040a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80103f2:	4b26      	ldr	r3, [pc, #152]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80103f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80103f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80103fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010402:	4a22      	ldr	r2, [pc, #136]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010404:	430b      	orrs	r3, r1
 8010406:	6553      	str	r3, [r2, #84]	@ 0x54
 8010408:	e003      	b.n	8010412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801040a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801040e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8010412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801041a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801041e:	673b      	str	r3, [r7, #112]	@ 0x70
 8010420:	2300      	movs	r3, #0
 8010422:	677b      	str	r3, [r7, #116]	@ 0x74
 8010424:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010428:	460b      	mov	r3, r1
 801042a:	4313      	orrs	r3, r2
 801042c:	d034      	beq.n	8010498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801042e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010434:	2b00      	cmp	r3, #0
 8010436:	d003      	beq.n	8010440 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8010438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801043c:	d007      	beq.n	801044e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 801043e:	e011      	b.n	8010464 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010440:	4b12      	ldr	r3, [pc, #72]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010444:	4a11      	ldr	r2, [pc, #68]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801044a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 801044c:	e00e      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801044e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010452:	3308      	adds	r3, #8
 8010454:	2102      	movs	r1, #2
 8010456:	4618      	mov	r0, r3
 8010458:	f001 fb76 	bl	8011b48 <RCCEx_PLL2_Config>
 801045c:	4603      	mov	r3, r0
 801045e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010462:	e003      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8010464:	2301      	movs	r3, #1
 8010466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801046a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801046c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010470:	2b00      	cmp	r3, #0
 8010472:	d10d      	bne.n	8010490 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8010474:	4b05      	ldr	r3, [pc, #20]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010478:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801047c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010482:	4a02      	ldr	r2, [pc, #8]	@ (801048c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010484:	430b      	orrs	r3, r1
 8010486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8010488:	e006      	b.n	8010498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 801048a:	bf00      	nop
 801048c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801049c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80104a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80104a6:	2300      	movs	r3, #0
 80104a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80104aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80104ae:	460b      	mov	r3, r1
 80104b0:	4313      	orrs	r3, r2
 80104b2:	d00c      	beq.n	80104ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104b8:	3328      	adds	r3, #40	@ 0x28
 80104ba:	2102      	movs	r1, #2
 80104bc:	4618      	mov	r0, r3
 80104be:	f001 fbf5 	bl	8011cac <RCCEx_PLL3_Config>
 80104c2:	4603      	mov	r3, r0
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d002      	beq.n	80104ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80104c8:	2301      	movs	r3, #1
 80104ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80104ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80104da:	663b      	str	r3, [r7, #96]	@ 0x60
 80104dc:	2300      	movs	r3, #0
 80104de:	667b      	str	r3, [r7, #100]	@ 0x64
 80104e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80104e4:	460b      	mov	r3, r1
 80104e6:	4313      	orrs	r3, r2
 80104e8:	d038      	beq.n	801055c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80104ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80104f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80104f6:	d018      	beq.n	801052a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80104f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80104fc:	d811      	bhi.n	8010522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80104fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010502:	d014      	beq.n	801052e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8010504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010508:	d80b      	bhi.n	8010522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801050a:	2b00      	cmp	r3, #0
 801050c:	d011      	beq.n	8010532 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 801050e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010512:	d106      	bne.n	8010522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010514:	4bc3      	ldr	r3, [pc, #780]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010518:	4ac2      	ldr	r2, [pc, #776]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801051a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801051e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010520:	e008      	b.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010522:	2301      	movs	r3, #1
 8010524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010528:	e004      	b.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801052a:	bf00      	nop
 801052c:	e002      	b.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801052e:	bf00      	nop
 8010530:	e000      	b.n	8010534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8010532:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010538:	2b00      	cmp	r3, #0
 801053a:	d10b      	bne.n	8010554 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801053c:	4bb9      	ldr	r3, [pc, #740]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801053e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010540:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801054c:	4ab5      	ldr	r2, [pc, #724]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801054e:	430b      	orrs	r3, r1
 8010550:	6553      	str	r3, [r2, #84]	@ 0x54
 8010552:	e003      	b.n	801055c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010558:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801055c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010564:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8010568:	65bb      	str	r3, [r7, #88]	@ 0x58
 801056a:	2300      	movs	r3, #0
 801056c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801056e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8010572:	460b      	mov	r3, r1
 8010574:	4313      	orrs	r3, r2
 8010576:	d009      	beq.n	801058c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010578:	4baa      	ldr	r3, [pc, #680]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801057a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801057c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010586:	4aa7      	ldr	r2, [pc, #668]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010588:	430b      	orrs	r3, r1
 801058a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 801058c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010594:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8010598:	653b      	str	r3, [r7, #80]	@ 0x50
 801059a:	2300      	movs	r3, #0
 801059c:	657b      	str	r3, [r7, #84]	@ 0x54
 801059e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80105a2:	460b      	mov	r3, r1
 80105a4:	4313      	orrs	r3, r2
 80105a6:	d00a      	beq.n	80105be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80105a8:	4b9e      	ldr	r3, [pc, #632]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80105aa:	691b      	ldr	r3, [r3, #16]
 80105ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80105b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80105b8:	4a9a      	ldr	r2, [pc, #616]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80105ba:	430b      	orrs	r3, r1
 80105bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80105be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80105ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105cc:	2300      	movs	r3, #0
 80105ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80105d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80105d4:	460b      	mov	r3, r1
 80105d6:	4313      	orrs	r3, r2
 80105d8:	d009      	beq.n	80105ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80105da:	4b92      	ldr	r3, [pc, #584]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80105dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80105e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105e8:	4a8e      	ldr	r2, [pc, #568]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80105ea:	430b      	orrs	r3, r1
 80105ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80105ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80105fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80105fc:	2300      	movs	r3, #0
 80105fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8010600:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8010604:	460b      	mov	r3, r1
 8010606:	4313      	orrs	r3, r2
 8010608:	d00e      	beq.n	8010628 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801060a:	4b86      	ldr	r3, [pc, #536]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801060c:	691b      	ldr	r3, [r3, #16]
 801060e:	4a85      	ldr	r2, [pc, #532]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010610:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010614:	6113      	str	r3, [r2, #16]
 8010616:	4b83      	ldr	r3, [pc, #524]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010618:	6919      	ldr	r1, [r3, #16]
 801061a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801061e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010622:	4a80      	ldr	r2, [pc, #512]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010624:	430b      	orrs	r3, r1
 8010626:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8010628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801062c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010630:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8010634:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010636:	2300      	movs	r3, #0
 8010638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801063a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801063e:	460b      	mov	r3, r1
 8010640:	4313      	orrs	r3, r2
 8010642:	d009      	beq.n	8010658 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8010644:	4b77      	ldr	r3, [pc, #476]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010648:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801064c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010652:	4a74      	ldr	r2, [pc, #464]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010654:	430b      	orrs	r3, r1
 8010656:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8010658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801065c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010660:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8010664:	633b      	str	r3, [r7, #48]	@ 0x30
 8010666:	2300      	movs	r3, #0
 8010668:	637b      	str	r3, [r7, #52]	@ 0x34
 801066a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801066e:	460b      	mov	r3, r1
 8010670:	4313      	orrs	r3, r2
 8010672:	d00a      	beq.n	801068a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8010674:	4b6b      	ldr	r3, [pc, #428]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010678:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 801067c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010684:	4a67      	ldr	r2, [pc, #412]	@ (8010824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010686:	430b      	orrs	r3, r1
 8010688:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 801068a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801068e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010692:	2100      	movs	r1, #0
 8010694:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010696:	f003 0301 	and.w	r3, r3, #1
 801069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801069c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80106a0:	460b      	mov	r3, r1
 80106a2:	4313      	orrs	r3, r2
 80106a4:	d011      	beq.n	80106ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80106a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106aa:	3308      	adds	r3, #8
 80106ac:	2100      	movs	r1, #0
 80106ae:	4618      	mov	r0, r3
 80106b0:	f001 fa4a 	bl	8011b48 <RCCEx_PLL2_Config>
 80106b4:	4603      	mov	r3, r0
 80106b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80106ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d003      	beq.n	80106ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80106ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d2:	2100      	movs	r1, #0
 80106d4:	6239      	str	r1, [r7, #32]
 80106d6:	f003 0302 	and.w	r3, r3, #2
 80106da:	627b      	str	r3, [r7, #36]	@ 0x24
 80106dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80106e0:	460b      	mov	r3, r1
 80106e2:	4313      	orrs	r3, r2
 80106e4:	d011      	beq.n	801070a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80106e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106ea:	3308      	adds	r3, #8
 80106ec:	2101      	movs	r1, #1
 80106ee:	4618      	mov	r0, r3
 80106f0:	f001 fa2a 	bl	8011b48 <RCCEx_PLL2_Config>
 80106f4:	4603      	mov	r3, r0
 80106f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80106fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d003      	beq.n	801070a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010706:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 801070a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801070e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010712:	2100      	movs	r1, #0
 8010714:	61b9      	str	r1, [r7, #24]
 8010716:	f003 0304 	and.w	r3, r3, #4
 801071a:	61fb      	str	r3, [r7, #28]
 801071c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010720:	460b      	mov	r3, r1
 8010722:	4313      	orrs	r3, r2
 8010724:	d011      	beq.n	801074a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801072a:	3308      	adds	r3, #8
 801072c:	2102      	movs	r1, #2
 801072e:	4618      	mov	r0, r3
 8010730:	f001 fa0a 	bl	8011b48 <RCCEx_PLL2_Config>
 8010734:	4603      	mov	r3, r0
 8010736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801073a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801073e:	2b00      	cmp	r3, #0
 8010740:	d003      	beq.n	801074a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010746:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 801074a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801074e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010752:	2100      	movs	r1, #0
 8010754:	6139      	str	r1, [r7, #16]
 8010756:	f003 0308 	and.w	r3, r3, #8
 801075a:	617b      	str	r3, [r7, #20]
 801075c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8010760:	460b      	mov	r3, r1
 8010762:	4313      	orrs	r3, r2
 8010764:	d011      	beq.n	801078a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8010766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801076a:	3328      	adds	r3, #40	@ 0x28
 801076c:	2100      	movs	r1, #0
 801076e:	4618      	mov	r0, r3
 8010770:	f001 fa9c 	bl	8011cac <RCCEx_PLL3_Config>
 8010774:	4603      	mov	r3, r0
 8010776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 801077a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801077e:	2b00      	cmp	r3, #0
 8010780:	d003      	beq.n	801078a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801078a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801078e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010792:	2100      	movs	r1, #0
 8010794:	60b9      	str	r1, [r7, #8]
 8010796:	f003 0310 	and.w	r3, r3, #16
 801079a:	60fb      	str	r3, [r7, #12]
 801079c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80107a0:	460b      	mov	r3, r1
 80107a2:	4313      	orrs	r3, r2
 80107a4:	d011      	beq.n	80107ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80107a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107aa:	3328      	adds	r3, #40	@ 0x28
 80107ac:	2101      	movs	r1, #1
 80107ae:	4618      	mov	r0, r3
 80107b0:	f001 fa7c 	bl	8011cac <RCCEx_PLL3_Config>
 80107b4:	4603      	mov	r3, r0
 80107b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80107ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d003      	beq.n	80107ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80107ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d2:	2100      	movs	r1, #0
 80107d4:	6039      	str	r1, [r7, #0]
 80107d6:	f003 0320 	and.w	r3, r3, #32
 80107da:	607b      	str	r3, [r7, #4]
 80107dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80107e0:	460b      	mov	r3, r1
 80107e2:	4313      	orrs	r3, r2
 80107e4:	d011      	beq.n	801080a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80107e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107ea:	3328      	adds	r3, #40	@ 0x28
 80107ec:	2102      	movs	r1, #2
 80107ee:	4618      	mov	r0, r3
 80107f0:	f001 fa5c 	bl	8011cac <RCCEx_PLL3_Config>
 80107f4:	4603      	mov	r3, r0
 80107f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80107fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d003      	beq.n	801080a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 801080a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 801080e:	2b00      	cmp	r3, #0
 8010810:	d101      	bne.n	8010816 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8010812:	2300      	movs	r3, #0
 8010814:	e000      	b.n	8010818 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8010816:	2301      	movs	r3, #1
}
 8010818:	4618      	mov	r0, r3
 801081a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 801081e:	46bd      	mov	sp, r7
 8010820:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010824:	58024400 	.word	0x58024400

08010828 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b090      	sub	sp, #64	@ 0x40
 801082c:	af00      	add	r7, sp, #0
 801082e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8010832:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010836:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801083a:	430b      	orrs	r3, r1
 801083c:	f040 8094 	bne.w	8010968 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8010840:	4b9e      	ldr	r3, [pc, #632]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010844:	f003 0307 	and.w	r3, r3, #7
 8010848:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801084a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801084c:	2b04      	cmp	r3, #4
 801084e:	f200 8087 	bhi.w	8010960 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010852:	a201      	add	r2, pc, #4	@ (adr r2, 8010858 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010858:	0801086d 	.word	0x0801086d
 801085c:	08010895 	.word	0x08010895
 8010860:	080108bd 	.word	0x080108bd
 8010864:	08010959 	.word	0x08010959
 8010868:	080108e5 	.word	0x080108e5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801086c:	4b93      	ldr	r3, [pc, #588]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010874:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010878:	d108      	bne.n	801088c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801087a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801087e:	4618      	mov	r0, r3
 8010880:	f001 f810 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010888:	f000 bd45 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801088c:	2300      	movs	r3, #0
 801088e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010890:	f000 bd41 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010894:	4b89      	ldr	r3, [pc, #548]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801089c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80108a0:	d108      	bne.n	80108b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80108a2:	f107 0318 	add.w	r3, r7, #24
 80108a6:	4618      	mov	r0, r3
 80108a8:	f000 fd54 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80108ac:	69bb      	ldr	r3, [r7, #24]
 80108ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108b0:	f000 bd31 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80108b4:	2300      	movs	r3, #0
 80108b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108b8:	f000 bd2d 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80108bc:	4b7f      	ldr	r3, [pc, #508]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80108c8:	d108      	bne.n	80108dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80108ca:	f107 030c 	add.w	r3, r7, #12
 80108ce:	4618      	mov	r0, r3
 80108d0:	f000 fe94 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80108d8:	f000 bd1d 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80108dc:	2300      	movs	r3, #0
 80108de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80108e0:	f000 bd19 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80108e4:	4b75      	ldr	r3, [pc, #468]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80108ec:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80108ee:	4b73      	ldr	r3, [pc, #460]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	f003 0304 	and.w	r3, r3, #4
 80108f6:	2b04      	cmp	r3, #4
 80108f8:	d10c      	bne.n	8010914 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80108fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d109      	bne.n	8010914 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010900:	4b6e      	ldr	r3, [pc, #440]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	08db      	lsrs	r3, r3, #3
 8010906:	f003 0303 	and.w	r3, r3, #3
 801090a:	4a6d      	ldr	r2, [pc, #436]	@ (8010ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 801090c:	fa22 f303 	lsr.w	r3, r2, r3
 8010910:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010912:	e01f      	b.n	8010954 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010914:	4b69      	ldr	r3, [pc, #420]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801091c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010920:	d106      	bne.n	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8010922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010924:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010928:	d102      	bne.n	8010930 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801092a:	4b66      	ldr	r3, [pc, #408]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 801092c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801092e:	e011      	b.n	8010954 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010930:	4b62      	ldr	r3, [pc, #392]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010938:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801093c:	d106      	bne.n	801094c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 801093e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010940:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010944:	d102      	bne.n	801094c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010946:	4b60      	ldr	r3, [pc, #384]	@ (8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801094a:	e003      	b.n	8010954 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801094c:	2300      	movs	r3, #0
 801094e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010950:	f000 bce1 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010954:	f000 bcdf 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010958:	4b5c      	ldr	r3, [pc, #368]	@ (8010acc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 801095a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801095c:	f000 bcdb 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010960:	2300      	movs	r3, #0
 8010962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010964:	f000 bcd7 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8010968:	e9d7 2300 	ldrd	r2, r3, [r7]
 801096c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8010970:	430b      	orrs	r3, r1
 8010972:	f040 80ad 	bne.w	8010ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8010976:	4b51      	ldr	r3, [pc, #324]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801097a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 801097e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010986:	d056      	beq.n	8010a36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8010988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801098a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801098e:	f200 8090 	bhi.w	8010ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8010992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010994:	2bc0      	cmp	r3, #192	@ 0xc0
 8010996:	f000 8088 	beq.w	8010aaa <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 801099a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801099c:	2bc0      	cmp	r3, #192	@ 0xc0
 801099e:	f200 8088 	bhi.w	8010ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80109a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109a4:	2b80      	cmp	r3, #128	@ 0x80
 80109a6:	d032      	beq.n	8010a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80109a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109aa:	2b80      	cmp	r3, #128	@ 0x80
 80109ac:	f200 8081 	bhi.w	8010ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80109b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d003      	beq.n	80109be <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80109b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b8:	2b40      	cmp	r3, #64	@ 0x40
 80109ba:	d014      	beq.n	80109e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80109bc:	e079      	b.n	8010ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80109be:	4b3f      	ldr	r3, [pc, #252]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80109c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80109ca:	d108      	bne.n	80109de <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80109cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109d0:	4618      	mov	r0, r3
 80109d2:	f000 ff67 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80109d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109da:	f000 bc9c 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109de:	2300      	movs	r3, #0
 80109e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109e2:	f000 bc98 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80109e6:	4b35      	ldr	r3, [pc, #212]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80109ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80109f2:	d108      	bne.n	8010a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109f4:	f107 0318 	add.w	r3, r7, #24
 80109f8:	4618      	mov	r0, r3
 80109fa:	f000 fcab 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80109fe:	69bb      	ldr	r3, [r7, #24]
 8010a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a02:	f000 bc88 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a06:	2300      	movs	r3, #0
 8010a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a0a:	f000 bc84 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010a16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a1a:	d108      	bne.n	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010a1c:	f107 030c 	add.w	r3, r7, #12
 8010a20:	4618      	mov	r0, r3
 8010a22:	f000 fdeb 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a2a:	f000 bc74 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010a2e:	2300      	movs	r3, #0
 8010a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a32:	f000 bc70 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010a36:	4b21      	ldr	r3, [pc, #132]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010a3e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010a40:	4b1e      	ldr	r3, [pc, #120]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	f003 0304 	and.w	r3, r3, #4
 8010a48:	2b04      	cmp	r3, #4
 8010a4a:	d10c      	bne.n	8010a66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8010a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d109      	bne.n	8010a66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010a52:	4b1a      	ldr	r3, [pc, #104]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	08db      	lsrs	r3, r3, #3
 8010a58:	f003 0303 	and.w	r3, r3, #3
 8010a5c:	4a18      	ldr	r2, [pc, #96]	@ (8010ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8010a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a64:	e01f      	b.n	8010aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010a66:	4b15      	ldr	r3, [pc, #84]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a72:	d106      	bne.n	8010a82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8010a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a7a:	d102      	bne.n	8010a82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010a7c:	4b11      	ldr	r3, [pc, #68]	@ (8010ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8010a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a80:	e011      	b.n	8010aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a82:	4b0e      	ldr	r3, [pc, #56]	@ (8010abc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010a8e:	d106      	bne.n	8010a9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8010a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010a96:	d102      	bne.n	8010a9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010a98:	4b0b      	ldr	r3, [pc, #44]	@ (8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a9c:	e003      	b.n	8010aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010aa2:	f000 bc38 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010aa6:	f000 bc36 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010aaa:	4b08      	ldr	r3, [pc, #32]	@ (8010acc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010aae:	f000 bc32 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ab6:	f000 bc2e 	b.w	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010aba:	bf00      	nop
 8010abc:	58024400 	.word	0x58024400
 8010ac0:	03d09000 	.word	0x03d09000
 8010ac4:	003d0900 	.word	0x003d0900
 8010ac8:	017d7840 	.word	0x017d7840
 8010acc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010ad0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ad4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010ad8:	430b      	orrs	r3, r1
 8010ada:	f040 809c 	bne.w	8010c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010ade:	4b9e      	ldr	r3, [pc, #632]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ae2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010ae6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010aee:	d054      	beq.n	8010b9a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8010af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010af6:	f200 808b 	bhi.w	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010afc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010b00:	f000 8083 	beq.w	8010c0a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8010b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b06:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010b0a:	f200 8081 	bhi.w	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b14:	d02f      	beq.n	8010b76 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8010b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b1c:	d878      	bhi.n	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d004      	beq.n	8010b2e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8010b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010b2a:	d012      	beq.n	8010b52 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8010b2c:	e070      	b.n	8010c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010b2e:	4b8a      	ldr	r3, [pc, #552]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b3a:	d107      	bne.n	8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010b3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b40:	4618      	mov	r0, r3
 8010b42:	f000 feaf 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b4a:	e3e4      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b50:	e3e1      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b52:	4b81      	ldr	r3, [pc, #516]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010b5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010b5e:	d107      	bne.n	8010b70 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b60:	f107 0318 	add.w	r3, r7, #24
 8010b64:	4618      	mov	r0, r3
 8010b66:	f000 fbf5 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010b6a:	69bb      	ldr	r3, [r7, #24]
 8010b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b6e:	e3d2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b70:	2300      	movs	r3, #0
 8010b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b74:	e3cf      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010b76:	4b78      	ldr	r3, [pc, #480]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b82:	d107      	bne.n	8010b94 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b84:	f107 030c 	add.w	r3, r7, #12
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f000 fd37 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b92:	e3c0      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b94:	2300      	movs	r3, #0
 8010b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b98:	e3bd      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010b9a:	4b6f      	ldr	r3, [pc, #444]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010b9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010ba2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	f003 0304 	and.w	r3, r3, #4
 8010bac:	2b04      	cmp	r3, #4
 8010bae:	d10c      	bne.n	8010bca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8010bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d109      	bne.n	8010bca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010bb6:	4b68      	ldr	r3, [pc, #416]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	08db      	lsrs	r3, r3, #3
 8010bbc:	f003 0303 	and.w	r3, r3, #3
 8010bc0:	4a66      	ldr	r2, [pc, #408]	@ (8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8010bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010bc8:	e01e      	b.n	8010c08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010bca:	4b63      	ldr	r3, [pc, #396]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010bd6:	d106      	bne.n	8010be6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8010bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010bde:	d102      	bne.n	8010be6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010be0:	4b5f      	ldr	r3, [pc, #380]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010be4:	e010      	b.n	8010c08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010be6:	4b5c      	ldr	r3, [pc, #368]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010bee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010bf2:	d106      	bne.n	8010c02 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8010bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bfa:	d102      	bne.n	8010c02 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010bfc:	4b59      	ldr	r3, [pc, #356]	@ (8010d64 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c00:	e002      	b.n	8010c08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010c02:	2300      	movs	r3, #0
 8010c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010c06:	e386      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010c08:	e385      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010c0a:	4b57      	ldr	r3, [pc, #348]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c0e:	e382      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010c10:	2300      	movs	r3, #0
 8010c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c14:	e37f      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010c16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c1a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010c1e:	430b      	orrs	r3, r1
 8010c20:	f040 80a7 	bne.w	8010d72 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010c24:	4b4c      	ldr	r3, [pc, #304]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c28:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010c2c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010c34:	d055      	beq.n	8010ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8010c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010c3c:	f200 8096 	bhi.w	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c42:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010c46:	f000 8084 	beq.w	8010d52 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8010c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010c50:	f200 808c 	bhi.w	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c5a:	d030      	beq.n	8010cbe <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8010c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c62:	f200 8083 	bhi.w	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8010c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d004      	beq.n	8010c76 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8010c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010c72:	d012      	beq.n	8010c9a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8010c74:	e07a      	b.n	8010d6c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c76:	4b38      	ldr	r3, [pc, #224]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010c7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010c82:	d107      	bne.n	8010c94 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f000 fe0b 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c92:	e340      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c94:	2300      	movs	r3, #0
 8010c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c98:	e33d      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010ca6:	d107      	bne.n	8010cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ca8:	f107 0318 	add.w	r3, r7, #24
 8010cac:	4618      	mov	r0, r3
 8010cae:	f000 fb51 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010cb2:	69bb      	ldr	r3, [r7, #24]
 8010cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cb6:	e32e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010cb8:	2300      	movs	r3, #0
 8010cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cbc:	e32b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010cbe:	4b26      	ldr	r3, [pc, #152]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010cca:	d107      	bne.n	8010cdc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ccc:	f107 030c 	add.w	r3, r7, #12
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f000 fc93 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cda:	e31c      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ce0:	e319      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ce6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010cea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010cec:	4b1a      	ldr	r3, [pc, #104]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	f003 0304 	and.w	r3, r3, #4
 8010cf4:	2b04      	cmp	r3, #4
 8010cf6:	d10c      	bne.n	8010d12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8010cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d109      	bne.n	8010d12 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010cfe:	4b16      	ldr	r3, [pc, #88]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	08db      	lsrs	r3, r3, #3
 8010d04:	f003 0303 	and.w	r3, r3, #3
 8010d08:	4a14      	ldr	r2, [pc, #80]	@ (8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8010d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d10:	e01e      	b.n	8010d50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010d12:	4b11      	ldr	r3, [pc, #68]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010d1e:	d106      	bne.n	8010d2e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8010d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d26:	d102      	bne.n	8010d2e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010d28:	4b0d      	ldr	r3, [pc, #52]	@ (8010d60 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8010d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d2c:	e010      	b.n	8010d50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8010d58 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010d36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010d3a:	d106      	bne.n	8010d4a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8010d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d42:	d102      	bne.n	8010d4a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010d44:	4b07      	ldr	r3, [pc, #28]	@ (8010d64 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8010d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d48:	e002      	b.n	8010d50 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010d4e:	e2e2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d50:	e2e1      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010d52:	4b05      	ldr	r3, [pc, #20]	@ (8010d68 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d56:	e2de      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010d58:	58024400 	.word	0x58024400
 8010d5c:	03d09000 	.word	0x03d09000
 8010d60:	003d0900 	.word	0x003d0900
 8010d64:	017d7840 	.word	0x017d7840
 8010d68:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d70:	e2d1      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010d72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d76:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010d7a:	430b      	orrs	r3, r1
 8010d7c:	f040 809c 	bne.w	8010eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010d80:	4b93      	ldr	r3, [pc, #588]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010d82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d84:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010d88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d90:	d054      	beq.n	8010e3c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8010d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d98:	f200 808b 	bhi.w	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010da2:	f000 8083 	beq.w	8010eac <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8010da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010dac:	f200 8081 	bhi.w	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010db6:	d02f      	beq.n	8010e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8010db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010dbe:	d878      	bhi.n	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d004      	beq.n	8010dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8010dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010dcc:	d012      	beq.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8010dce:	e070      	b.n	8010eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010dd0:	4b7f      	ldr	r3, [pc, #508]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010ddc:	d107      	bne.n	8010dee <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010dde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010de2:	4618      	mov	r0, r3
 8010de4:	f000 fd5e 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dec:	e293      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010dee:	2300      	movs	r3, #0
 8010df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010df2:	e290      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010df4:	4b76      	ldr	r3, [pc, #472]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e00:	d107      	bne.n	8010e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e02:	f107 0318 	add.w	r3, r7, #24
 8010e06:	4618      	mov	r0, r3
 8010e08:	f000 faa4 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010e0c:	69bb      	ldr	r3, [r7, #24]
 8010e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e10:	e281      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e12:	2300      	movs	r3, #0
 8010e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e16:	e27e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010e18:	4b6d      	ldr	r3, [pc, #436]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010e20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e24:	d107      	bne.n	8010e36 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e26:	f107 030c 	add.w	r3, r7, #12
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	f000 fbe6 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e34:	e26f      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e36:	2300      	movs	r3, #0
 8010e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e3a:	e26c      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010e3c:	4b64      	ldr	r3, [pc, #400]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010e44:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010e46:	4b62      	ldr	r3, [pc, #392]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	f003 0304 	and.w	r3, r3, #4
 8010e4e:	2b04      	cmp	r3, #4
 8010e50:	d10c      	bne.n	8010e6c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8010e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d109      	bne.n	8010e6c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010e58:	4b5d      	ldr	r3, [pc, #372]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	08db      	lsrs	r3, r3, #3
 8010e5e:	f003 0303 	and.w	r3, r3, #3
 8010e62:	4a5c      	ldr	r2, [pc, #368]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010e64:	fa22 f303 	lsr.w	r3, r2, r3
 8010e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e6a:	e01e      	b.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010e6c:	4b58      	ldr	r3, [pc, #352]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010e78:	d106      	bne.n	8010e88 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8010e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010e80:	d102      	bne.n	8010e88 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010e82:	4b55      	ldr	r3, [pc, #340]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010e86:	e010      	b.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010e88:	4b51      	ldr	r3, [pc, #324]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e94:	d106      	bne.n	8010ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8010e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010e9c:	d102      	bne.n	8010ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010e9e:	4b4f      	ldr	r3, [pc, #316]	@ (8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ea2:	e002      	b.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010ea8:	e235      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010eaa:	e234      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010eac:	4b4c      	ldr	r3, [pc, #304]	@ (8010fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8010eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eb0:	e231      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010eb2:	2300      	movs	r3, #0
 8010eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010eb6:	e22e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010eb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ebc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010ec0:	430b      	orrs	r3, r1
 8010ec2:	f040 808f 	bne.w	8010fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010ec6:	4b42      	ldr	r3, [pc, #264]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010ec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010eca:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010ece:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ed2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010ed6:	d06b      	beq.n	8010fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8010ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010ede:	d874      	bhi.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ee2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010ee6:	d056      	beq.n	8010f96 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8010ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010eea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010eee:	d86c      	bhi.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ef2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010ef6:	d03b      	beq.n	8010f70 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8010ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010efa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010efe:	d864      	bhi.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f06:	d021      	beq.n	8010f4c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8010f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f0e:	d85c      	bhi.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d004      	beq.n	8010f20 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8010f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f1c:	d004      	beq.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8010f1e:	e054      	b.n	8010fca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010f20:	f7fe fa4c 	bl	800f3bc <HAL_RCC_GetPCLK1Freq>
 8010f24:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010f26:	e1f6      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010f28:	4b29      	ldr	r3, [pc, #164]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010f30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010f34:	d107      	bne.n	8010f46 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f36:	f107 0318 	add.w	r3, r7, #24
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	f000 fa0a 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010f40:	69fb      	ldr	r3, [r7, #28]
 8010f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f44:	e1e7      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f46:	2300      	movs	r3, #0
 8010f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f4a:	e1e4      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f4c:	4b20      	ldr	r3, [pc, #128]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f58:	d107      	bne.n	8010f6a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f5a:	f107 030c 	add.w	r3, r7, #12
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f000 fb4c 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010f64:	693b      	ldr	r3, [r7, #16]
 8010f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f68:	e1d5      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f6e:	e1d2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010f70:	4b17      	ldr	r3, [pc, #92]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	f003 0304 	and.w	r3, r3, #4
 8010f78:	2b04      	cmp	r3, #4
 8010f7a:	d109      	bne.n	8010f90 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f7c:	4b14      	ldr	r3, [pc, #80]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	08db      	lsrs	r3, r3, #3
 8010f82:	f003 0303 	and.w	r3, r3, #3
 8010f86:	4a13      	ldr	r2, [pc, #76]	@ (8010fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010f88:	fa22 f303 	lsr.w	r3, r2, r3
 8010f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f8e:	e1c2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010f90:	2300      	movs	r3, #0
 8010f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f94:	e1bf      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010f96:	4b0e      	ldr	r3, [pc, #56]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010fa2:	d102      	bne.n	8010faa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8010fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8010fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fa8:	e1b5      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010faa:	2300      	movs	r3, #0
 8010fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fae:	e1b2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010fb0:	4b07      	ldr	r3, [pc, #28]	@ (8010fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010fb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010fbc:	d102      	bne.n	8010fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8010fbe:	4b07      	ldr	r3, [pc, #28]	@ (8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fc2:	e1a8      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fc8:	e1a5      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010fce:	e1a2      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010fd0:	58024400 	.word	0x58024400
 8010fd4:	03d09000 	.word	0x03d09000
 8010fd8:	003d0900 	.word	0x003d0900
 8010fdc:	017d7840 	.word	0x017d7840
 8010fe0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fe8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010fec:	430b      	orrs	r3, r1
 8010fee:	d173      	bne.n	80110d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010ff0:	4b9c      	ldr	r3, [pc, #624]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ff4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010ff8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ffc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011000:	d02f      	beq.n	8011062 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8011002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011008:	d863      	bhi.n	80110d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 801100a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801100c:	2b00      	cmp	r3, #0
 801100e:	d004      	beq.n	801101a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8011010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011016:	d012      	beq.n	801103e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8011018:	e05b      	b.n	80110d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801101a:	4b92      	ldr	r3, [pc, #584]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011022:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011026:	d107      	bne.n	8011038 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011028:	f107 0318 	add.w	r3, r7, #24
 801102c:	4618      	mov	r0, r3
 801102e:	f000 f991 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8011032:	69bb      	ldr	r3, [r7, #24]
 8011034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011036:	e16e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011038:	2300      	movs	r3, #0
 801103a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801103c:	e16b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801103e:	4b89      	ldr	r3, [pc, #548]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011046:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801104a:	d107      	bne.n	801105c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801104c:	f107 030c 	add.w	r3, r7, #12
 8011050:	4618      	mov	r0, r3
 8011052:	f000 fad3 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8011056:	697b      	ldr	r3, [r7, #20]
 8011058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801105a:	e15c      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801105c:	2300      	movs	r3, #0
 801105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011060:	e159      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8011062:	4b80      	ldr	r3, [pc, #512]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011066:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801106a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801106c:	4b7d      	ldr	r3, [pc, #500]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	f003 0304 	and.w	r3, r3, #4
 8011074:	2b04      	cmp	r3, #4
 8011076:	d10c      	bne.n	8011092 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8011078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801107a:	2b00      	cmp	r3, #0
 801107c:	d109      	bne.n	8011092 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801107e:	4b79      	ldr	r3, [pc, #484]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	08db      	lsrs	r3, r3, #3
 8011084:	f003 0303 	and.w	r3, r3, #3
 8011088:	4a77      	ldr	r2, [pc, #476]	@ (8011268 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801108a:	fa22 f303 	lsr.w	r3, r2, r3
 801108e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011090:	e01e      	b.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8011092:	4b74      	ldr	r3, [pc, #464]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801109a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801109e:	d106      	bne.n	80110ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80110a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80110a6:	d102      	bne.n	80110ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80110a8:	4b70      	ldr	r3, [pc, #448]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80110aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110ac:	e010      	b.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80110ae:	4b6d      	ldr	r3, [pc, #436]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80110b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80110ba:	d106      	bne.n	80110ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80110bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110c2:	d102      	bne.n	80110ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80110c4:	4b6a      	ldr	r3, [pc, #424]	@ (8011270 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80110c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80110c8:	e002      	b.n	80110d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80110ca:	2300      	movs	r3, #0
 80110cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80110ce:	e122      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80110d0:	e121      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80110d2:	2300      	movs	r3, #0
 80110d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110d6:	e11e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80110d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110dc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80110e0:	430b      	orrs	r3, r1
 80110e2:	d133      	bne.n	801114c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80110e4:	4b5f      	ldr	r3, [pc, #380]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80110e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80110e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80110ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80110ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d004      	beq.n	80110fe <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80110f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80110fa:	d012      	beq.n	8011122 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80110fc:	e023      	b.n	8011146 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80110fe:	4b59      	ldr	r3, [pc, #356]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011106:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801110a:	d107      	bne.n	801111c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801110c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011110:	4618      	mov	r0, r3
 8011112:	f000 fbc7 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801111a:	e0fc      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801111c:	2300      	movs	r3, #0
 801111e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011120:	e0f9      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011122:	4b50      	ldr	r3, [pc, #320]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801112a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801112e:	d107      	bne.n	8011140 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011130:	f107 0318 	add.w	r3, r7, #24
 8011134:	4618      	mov	r0, r3
 8011136:	f000 f90d 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 801113a:	6a3b      	ldr	r3, [r7, #32]
 801113c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801113e:	e0ea      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011140:	2300      	movs	r3, #0
 8011142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011144:	e0e7      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8011146:	2300      	movs	r3, #0
 8011148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801114a:	e0e4      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 801114c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011150:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8011154:	430b      	orrs	r3, r1
 8011156:	f040 808d 	bne.w	8011274 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 801115a:	4b42      	ldr	r3, [pc, #264]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801115c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801115e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8011162:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011166:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801116a:	d06b      	beq.n	8011244 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 801116c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801116e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011172:	d874      	bhi.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801117a:	d056      	beq.n	801122a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 801117c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801117e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011182:	d86c      	bhi.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011186:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801118a:	d03b      	beq.n	8011204 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 801118c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801118e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8011192:	d864      	bhi.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8011194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011196:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801119a:	d021      	beq.n	80111e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 801119c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111a2:	d85c      	bhi.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80111a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d004      	beq.n	80111b4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80111aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80111b0:	d004      	beq.n	80111bc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80111b2:	e054      	b.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80111b4:	f000 f8b8 	bl	8011328 <HAL_RCCEx_GetD3PCLK1Freq>
 80111b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80111ba:	e0ac      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80111bc:	4b29      	ldr	r3, [pc, #164]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80111c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80111c8:	d107      	bne.n	80111da <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80111ca:	f107 0318 	add.w	r3, r7, #24
 80111ce:	4618      	mov	r0, r3
 80111d0:	f000 f8c0 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80111d4:	69fb      	ldr	r3, [r7, #28]
 80111d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111d8:	e09d      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111da:	2300      	movs	r3, #0
 80111dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111de:	e09a      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80111e0:	4b20      	ldr	r3, [pc, #128]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80111e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111ec:	d107      	bne.n	80111fe <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80111ee:	f107 030c 	add.w	r3, r7, #12
 80111f2:	4618      	mov	r0, r3
 80111f4:	f000 fa02 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80111f8:	693b      	ldr	r3, [r7, #16]
 80111fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111fc:	e08b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80111fe:	2300      	movs	r3, #0
 8011200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011202:	e088      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011204:	4b17      	ldr	r3, [pc, #92]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	f003 0304 	and.w	r3, r3, #4
 801120c:	2b04      	cmp	r3, #4
 801120e:	d109      	bne.n	8011224 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011210:	4b14      	ldr	r3, [pc, #80]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	08db      	lsrs	r3, r3, #3
 8011216:	f003 0303 	and.w	r3, r3, #3
 801121a:	4a13      	ldr	r2, [pc, #76]	@ (8011268 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 801121c:	fa22 f303 	lsr.w	r3, r2, r3
 8011220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011222:	e078      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011224:	2300      	movs	r3, #0
 8011226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011228:	e075      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 801122a:	4b0e      	ldr	r3, [pc, #56]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011236:	d102      	bne.n	801123e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8011238:	4b0c      	ldr	r3, [pc, #48]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 801123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801123c:	e06b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801123e:	2300      	movs	r3, #0
 8011240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011242:	e068      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8011244:	4b07      	ldr	r3, [pc, #28]	@ (8011264 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801124c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011250:	d102      	bne.n	8011258 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8011252:	4b07      	ldr	r3, [pc, #28]	@ (8011270 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8011254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011256:	e05e      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011258:	2300      	movs	r3, #0
 801125a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801125c:	e05b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 801125e:	2300      	movs	r3, #0
 8011260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011262:	e058      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8011264:	58024400 	.word	0x58024400
 8011268:	03d09000 	.word	0x03d09000
 801126c:	003d0900 	.word	0x003d0900
 8011270:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8011274:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011278:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 801127c:	430b      	orrs	r3, r1
 801127e:	d148      	bne.n	8011312 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8011280:	4b27      	ldr	r3, [pc, #156]	@ (8011320 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8011282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011284:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8011288:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 801128a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011290:	d02a      	beq.n	80112e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8011292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011294:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011298:	d838      	bhi.n	801130c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 801129a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801129c:	2b00      	cmp	r3, #0
 801129e:	d004      	beq.n	80112aa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80112a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80112a6:	d00d      	beq.n	80112c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80112a8:	e030      	b.n	801130c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80112aa:	4b1d      	ldr	r3, [pc, #116]	@ (8011320 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80112b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80112b6:	d102      	bne.n	80112be <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80112b8:	4b1a      	ldr	r3, [pc, #104]	@ (8011324 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80112ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112bc:	e02b      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112be:	2300      	movs	r3, #0
 80112c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112c2:	e028      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80112c4:	4b16      	ldr	r3, [pc, #88]	@ (8011320 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80112cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80112d0:	d107      	bne.n	80112e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80112d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80112d6:	4618      	mov	r0, r3
 80112d8:	f000 fae4 	bl	80118a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80112dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80112e0:	e019      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80112e2:	2300      	movs	r3, #0
 80112e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80112e6:	e016      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80112e8:	4b0d      	ldr	r3, [pc, #52]	@ (8011320 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80112f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80112f4:	d107      	bne.n	8011306 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112f6:	f107 0318 	add.w	r3, r7, #24
 80112fa:	4618      	mov	r0, r3
 80112fc:	f000 f82a 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011300:	69fb      	ldr	r3, [r7, #28]
 8011302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011304:	e007      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8011306:	2300      	movs	r3, #0
 8011308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801130a:	e004      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801130c:	2300      	movs	r3, #0
 801130e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011310:	e001      	b.n	8011316 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8011312:	2300      	movs	r3, #0
 8011314:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8011316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011318:	4618      	mov	r0, r3
 801131a:	3740      	adds	r7, #64	@ 0x40
 801131c:	46bd      	mov	sp, r7
 801131e:	bd80      	pop	{r7, pc}
 8011320:	58024400 	.word	0x58024400
 8011324:	017d7840 	.word	0x017d7840

08011328 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 801132c:	f7fe f816 	bl	800f35c <HAL_RCC_GetHCLKFreq>
 8011330:	4602      	mov	r2, r0
 8011332:	4b06      	ldr	r3, [pc, #24]	@ (801134c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8011334:	6a1b      	ldr	r3, [r3, #32]
 8011336:	091b      	lsrs	r3, r3, #4
 8011338:	f003 0307 	and.w	r3, r3, #7
 801133c:	4904      	ldr	r1, [pc, #16]	@ (8011350 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801133e:	5ccb      	ldrb	r3, [r1, r3]
 8011340:	f003 031f 	and.w	r3, r3, #31
 8011344:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8011348:	4618      	mov	r0, r3
 801134a:	bd80      	pop	{r7, pc}
 801134c:	58024400 	.word	0x58024400
 8011350:	0802a1d4 	.word	0x0802a1d4

08011354 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8011354:	b480      	push	{r7}
 8011356:	b089      	sub	sp, #36	@ 0x24
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801135c:	4ba1      	ldr	r3, [pc, #644]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801135e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011360:	f003 0303 	and.w	r3, r3, #3
 8011364:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8011366:	4b9f      	ldr	r3, [pc, #636]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801136a:	0b1b      	lsrs	r3, r3, #12
 801136c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011370:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8011372:	4b9c      	ldr	r3, [pc, #624]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011376:	091b      	lsrs	r3, r3, #4
 8011378:	f003 0301 	and.w	r3, r3, #1
 801137c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801137e:	4b99      	ldr	r3, [pc, #612]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011382:	08db      	lsrs	r3, r3, #3
 8011384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011388:	693a      	ldr	r2, [r7, #16]
 801138a:	fb02 f303 	mul.w	r3, r2, r3
 801138e:	ee07 3a90 	vmov	s15, r3
 8011392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011396:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	2b00      	cmp	r3, #0
 801139e:	f000 8111 	beq.w	80115c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80113a2:	69bb      	ldr	r3, [r7, #24]
 80113a4:	2b02      	cmp	r3, #2
 80113a6:	f000 8083 	beq.w	80114b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80113aa:	69bb      	ldr	r3, [r7, #24]
 80113ac:	2b02      	cmp	r3, #2
 80113ae:	f200 80a1 	bhi.w	80114f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80113b2:	69bb      	ldr	r3, [r7, #24]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d003      	beq.n	80113c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80113b8:	69bb      	ldr	r3, [r7, #24]
 80113ba:	2b01      	cmp	r3, #1
 80113bc:	d056      	beq.n	801146c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80113be:	e099      	b.n	80114f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80113c0:	4b88      	ldr	r3, [pc, #544]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	f003 0320 	and.w	r3, r3, #32
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d02d      	beq.n	8011428 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80113cc:	4b85      	ldr	r3, [pc, #532]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	08db      	lsrs	r3, r3, #3
 80113d2:	f003 0303 	and.w	r3, r3, #3
 80113d6:	4a84      	ldr	r2, [pc, #528]	@ (80115e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80113d8:	fa22 f303 	lsr.w	r3, r2, r3
 80113dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80113de:	68bb      	ldr	r3, [r7, #8]
 80113e0:	ee07 3a90 	vmov	s15, r3
 80113e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113e8:	697b      	ldr	r3, [r7, #20]
 80113ea:	ee07 3a90 	vmov	s15, r3
 80113ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113f6:	4b7b      	ldr	r3, [pc, #492]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113fe:	ee07 3a90 	vmov	s15, r3
 8011402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011406:	ed97 6a03 	vldr	s12, [r7, #12]
 801140a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80115ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801140e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801141a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801141e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011422:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011426:	e087      	b.n	8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	ee07 3a90 	vmov	s15, r3
 801142e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011432:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80115f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8011436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801143a:	4b6a      	ldr	r3, [pc, #424]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801143c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801143e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011442:	ee07 3a90 	vmov	s15, r3
 8011446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801144a:	ed97 6a03 	vldr	s12, [r7, #12]
 801144e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80115ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801145a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801145e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011466:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801146a:	e065      	b.n	8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	ee07 3a90 	vmov	s15, r3
 8011472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011476:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80115f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801147a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801147e:	4b59      	ldr	r3, [pc, #356]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011486:	ee07 3a90 	vmov	s15, r3
 801148a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801148e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011492:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80115ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801149a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801149e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80114a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114ae:	e043      	b.n	8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	ee07 3a90 	vmov	s15, r3
 80114b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80115f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80114be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114c2:	4b48      	ldr	r3, [pc, #288]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114ca:	ee07 3a90 	vmov	s15, r3
 80114ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80114d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80115ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80114da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80114e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80114f2:	e021      	b.n	8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80114f4:	697b      	ldr	r3, [r7, #20]
 80114f6:	ee07 3a90 	vmov	s15, r3
 80114fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80115f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011506:	4b37      	ldr	r3, [pc, #220]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801150a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801150e:	ee07 3a90 	vmov	s15, r3
 8011512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011516:	ed97 6a03 	vldr	s12, [r7, #12]
 801151a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80115ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801151e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801152a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801152e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011536:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8011538:	4b2a      	ldr	r3, [pc, #168]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801153a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801153c:	0a5b      	lsrs	r3, r3, #9
 801153e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011542:	ee07 3a90 	vmov	s15, r3
 8011546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801154a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801154e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011552:	edd7 6a07 	vldr	s13, [r7, #28]
 8011556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801155a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801155e:	ee17 2a90 	vmov	r2, s15
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8011566:	4b1f      	ldr	r3, [pc, #124]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801156a:	0c1b      	lsrs	r3, r3, #16
 801156c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011570:	ee07 3a90 	vmov	s15, r3
 8011574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011578:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801157c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011580:	edd7 6a07 	vldr	s13, [r7, #28]
 8011584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801158c:	ee17 2a90 	vmov	r2, s15
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011594:	4b13      	ldr	r3, [pc, #76]	@ (80115e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011598:	0e1b      	lsrs	r3, r3, #24
 801159a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801159e:	ee07 3a90 	vmov	s15, r3
 80115a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80115aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80115ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80115b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80115b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80115ba:	ee17 2a90 	vmov	r2, s15
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80115c2:	e008      	b.n	80115d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	2200      	movs	r2, #0
 80115c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	2200      	movs	r2, #0
 80115ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	2200      	movs	r2, #0
 80115d4:	609a      	str	r2, [r3, #8]
}
 80115d6:	bf00      	nop
 80115d8:	3724      	adds	r7, #36	@ 0x24
 80115da:	46bd      	mov	sp, r7
 80115dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e0:	4770      	bx	lr
 80115e2:	bf00      	nop
 80115e4:	58024400 	.word	0x58024400
 80115e8:	03d09000 	.word	0x03d09000
 80115ec:	46000000 	.word	0x46000000
 80115f0:	4c742400 	.word	0x4c742400
 80115f4:	4a742400 	.word	0x4a742400
 80115f8:	4bbebc20 	.word	0x4bbebc20

080115fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80115fc:	b480      	push	{r7}
 80115fe:	b089      	sub	sp, #36	@ 0x24
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011604:	4ba1      	ldr	r3, [pc, #644]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011608:	f003 0303 	and.w	r3, r3, #3
 801160c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801160e:	4b9f      	ldr	r3, [pc, #636]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011612:	0d1b      	lsrs	r3, r3, #20
 8011614:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011618:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801161a:	4b9c      	ldr	r3, [pc, #624]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801161c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801161e:	0a1b      	lsrs	r3, r3, #8
 8011620:	f003 0301 	and.w	r3, r3, #1
 8011624:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8011626:	4b99      	ldr	r3, [pc, #612]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801162a:	08db      	lsrs	r3, r3, #3
 801162c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011630:	693a      	ldr	r2, [r7, #16]
 8011632:	fb02 f303 	mul.w	r3, r2, r3
 8011636:	ee07 3a90 	vmov	s15, r3
 801163a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801163e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8011642:	697b      	ldr	r3, [r7, #20]
 8011644:	2b00      	cmp	r3, #0
 8011646:	f000 8111 	beq.w	801186c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	2b02      	cmp	r3, #2
 801164e:	f000 8083 	beq.w	8011758 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8011652:	69bb      	ldr	r3, [r7, #24]
 8011654:	2b02      	cmp	r3, #2
 8011656:	f200 80a1 	bhi.w	801179c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801165a:	69bb      	ldr	r3, [r7, #24]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d003      	beq.n	8011668 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8011660:	69bb      	ldr	r3, [r7, #24]
 8011662:	2b01      	cmp	r3, #1
 8011664:	d056      	beq.n	8011714 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8011666:	e099      	b.n	801179c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011668:	4b88      	ldr	r3, [pc, #544]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	f003 0320 	and.w	r3, r3, #32
 8011670:	2b00      	cmp	r3, #0
 8011672:	d02d      	beq.n	80116d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011674:	4b85      	ldr	r3, [pc, #532]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	08db      	lsrs	r3, r3, #3
 801167a:	f003 0303 	and.w	r3, r3, #3
 801167e:	4a84      	ldr	r2, [pc, #528]	@ (8011890 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8011680:	fa22 f303 	lsr.w	r3, r2, r3
 8011684:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011686:	68bb      	ldr	r3, [r7, #8]
 8011688:	ee07 3a90 	vmov	s15, r3
 801168c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011690:	697b      	ldr	r3, [r7, #20]
 8011692:	ee07 3a90 	vmov	s15, r3
 8011696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801169a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801169e:	4b7b      	ldr	r3, [pc, #492]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116a6:	ee07 3a90 	vmov	s15, r3
 80116aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80116b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80116ce:	e087      	b.n	80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80116d0:	697b      	ldr	r3, [r7, #20]
 80116d2:	ee07 3a90 	vmov	s15, r3
 80116d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011898 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80116de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80116e2:	4b6a      	ldr	r3, [pc, #424]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116ea:	ee07 3a90 	vmov	s15, r3
 80116ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80116f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011702:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801170a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801170e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011712:	e065      	b.n	80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011714:	697b      	ldr	r3, [r7, #20]
 8011716:	ee07 3a90 	vmov	s15, r3
 801171a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801171e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801189c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011726:	4b59      	ldr	r3, [pc, #356]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801172a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801172e:	ee07 3a90 	vmov	s15, r3
 8011732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011736:	ed97 6a03 	vldr	s12, [r7, #12]
 801173a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801173e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011746:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801174a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801174e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011752:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011756:	e043      	b.n	80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011758:	697b      	ldr	r3, [r7, #20]
 801175a:	ee07 3a90 	vmov	s15, r3
 801175e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011762:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80118a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8011766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801176a:	4b48      	ldr	r3, [pc, #288]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801176e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011772:	ee07 3a90 	vmov	s15, r3
 8011776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801177a:	ed97 6a03 	vldr	s12, [r7, #12]
 801177e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801178a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801178e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011796:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801179a:	e021      	b.n	80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801179c:	697b      	ldr	r3, [r7, #20]
 801179e:	ee07 3a90 	vmov	s15, r3
 80117a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801189c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80117aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80117ae:	4b37      	ldr	r3, [pc, #220]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80117b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117b6:	ee07 3a90 	vmov	s15, r3
 80117ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80117be:	ed97 6a03 	vldr	s12, [r7, #12]
 80117c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011894 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80117c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80117ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80117ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80117d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80117d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80117da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80117de:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80117e0:	4b2a      	ldr	r3, [pc, #168]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80117e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117e4:	0a5b      	lsrs	r3, r3, #9
 80117e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117ea:	ee07 3a90 	vmov	s15, r3
 80117ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80117f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80117fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80117fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011802:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011806:	ee17 2a90 	vmov	r2, s15
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801180e:	4b1f      	ldr	r3, [pc, #124]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011812:	0c1b      	lsrs	r3, r3, #16
 8011814:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011818:	ee07 3a90 	vmov	s15, r3
 801181c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011820:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011824:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011828:	edd7 6a07 	vldr	s13, [r7, #28]
 801182c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011834:	ee17 2a90 	vmov	r2, s15
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801183c:	4b13      	ldr	r3, [pc, #76]	@ (801188c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011840:	0e1b      	lsrs	r3, r3, #24
 8011842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011846:	ee07 3a90 	vmov	s15, r3
 801184a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801184e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011852:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011856:	edd7 6a07 	vldr	s13, [r7, #28]
 801185a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801185e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011862:	ee17 2a90 	vmov	r2, s15
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801186a:	e008      	b.n	801187e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2200      	movs	r2, #0
 8011870:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2200      	movs	r2, #0
 8011876:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	2200      	movs	r2, #0
 801187c:	609a      	str	r2, [r3, #8]
}
 801187e:	bf00      	nop
 8011880:	3724      	adds	r7, #36	@ 0x24
 8011882:	46bd      	mov	sp, r7
 8011884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011888:	4770      	bx	lr
 801188a:	bf00      	nop
 801188c:	58024400 	.word	0x58024400
 8011890:	03d09000 	.word	0x03d09000
 8011894:	46000000 	.word	0x46000000
 8011898:	4c742400 	.word	0x4c742400
 801189c:	4a742400 	.word	0x4a742400
 80118a0:	4bbebc20 	.word	0x4bbebc20

080118a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80118a4:	b480      	push	{r7}
 80118a6:	b089      	sub	sp, #36	@ 0x24
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80118ac:	4ba0      	ldr	r3, [pc, #640]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118b0:	f003 0303 	and.w	r3, r3, #3
 80118b4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80118b6:	4b9e      	ldr	r3, [pc, #632]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118ba:	091b      	lsrs	r3, r3, #4
 80118bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80118c0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80118c2:	4b9b      	ldr	r3, [pc, #620]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118c6:	f003 0301 	and.w	r3, r3, #1
 80118ca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80118cc:	4b98      	ldr	r3, [pc, #608]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80118d0:	08db      	lsrs	r3, r3, #3
 80118d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80118d6:	693a      	ldr	r2, [r7, #16]
 80118d8:	fb02 f303 	mul.w	r3, r2, r3
 80118dc:	ee07 3a90 	vmov	s15, r3
 80118e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118e4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80118e8:	697b      	ldr	r3, [r7, #20]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	f000 8111 	beq.w	8011b12 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80118f0:	69bb      	ldr	r3, [r7, #24]
 80118f2:	2b02      	cmp	r3, #2
 80118f4:	f000 8083 	beq.w	80119fe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80118f8:	69bb      	ldr	r3, [r7, #24]
 80118fa:	2b02      	cmp	r3, #2
 80118fc:	f200 80a1 	bhi.w	8011a42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011900:	69bb      	ldr	r3, [r7, #24]
 8011902:	2b00      	cmp	r3, #0
 8011904:	d003      	beq.n	801190e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011906:	69bb      	ldr	r3, [r7, #24]
 8011908:	2b01      	cmp	r3, #1
 801190a:	d056      	beq.n	80119ba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 801190c:	e099      	b.n	8011a42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801190e:	4b88      	ldr	r3, [pc, #544]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	f003 0320 	and.w	r3, r3, #32
 8011916:	2b00      	cmp	r3, #0
 8011918:	d02d      	beq.n	8011976 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801191a:	4b85      	ldr	r3, [pc, #532]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	08db      	lsrs	r3, r3, #3
 8011920:	f003 0303 	and.w	r3, r3, #3
 8011924:	4a83      	ldr	r2, [pc, #524]	@ (8011b34 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8011926:	fa22 f303 	lsr.w	r3, r2, r3
 801192a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801192c:	68bb      	ldr	r3, [r7, #8]
 801192e:	ee07 3a90 	vmov	s15, r3
 8011932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011936:	697b      	ldr	r3, [r7, #20]
 8011938:	ee07 3a90 	vmov	s15, r3
 801193c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011940:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011944:	4b7a      	ldr	r3, [pc, #488]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801194c:	ee07 3a90 	vmov	s15, r3
 8011950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011954:	ed97 6a03 	vldr	s12, [r7, #12]
 8011958:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801195c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011960:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011964:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011968:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801196c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011970:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011974:	e087      	b.n	8011a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	ee07 3a90 	vmov	s15, r3
 801197c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011980:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011b3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011984:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011988:	4b69      	ldr	r3, [pc, #420]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801198a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801198c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011990:	ee07 3a90 	vmov	s15, r3
 8011994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011998:	ed97 6a03 	vldr	s12, [r7, #12]
 801199c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80119a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119b4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119b8:	e065      	b.n	8011a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80119ba:	697b      	ldr	r3, [r7, #20]
 80119bc:	ee07 3a90 	vmov	s15, r3
 80119c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119c4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011b40 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80119c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80119cc:	4b58      	ldr	r3, [pc, #352]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119d4:	ee07 3a90 	vmov	s15, r3
 80119d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80119e0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80119e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119f8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119fc:	e043      	b.n	8011a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	ee07 3a90 	vmov	s15, r3
 8011a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a08:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011b44 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011a0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a10:	4b47      	ldr	r3, [pc, #284]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a18:	ee07 3a90 	vmov	s15, r3
 8011a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a20:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a24:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a40:	e021      	b.n	8011a86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011a42:	697b      	ldr	r3, [r7, #20]
 8011a44:	ee07 3a90 	vmov	s15, r3
 8011a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a4c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011b3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011a50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a54:	4b36      	ldr	r3, [pc, #216]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a5c:	ee07 3a90 	vmov	s15, r3
 8011a60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011a64:	ed97 6a03 	vldr	s12, [r7, #12]
 8011a68:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011b38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011a6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011a70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011a74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011a84:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011a86:	4b2a      	ldr	r3, [pc, #168]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a8a:	0a5b      	lsrs	r3, r3, #9
 8011a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a90:	ee07 3a90 	vmov	s15, r3
 8011a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8011aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011aac:	ee17 2a90 	vmov	r2, s15
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ab8:	0c1b      	lsrs	r3, r3, #16
 8011aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011abe:	ee07 3a90 	vmov	s15, r3
 8011ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8011ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011ada:	ee17 2a90 	vmov	r2, s15
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011ae2:	4b13      	ldr	r3, [pc, #76]	@ (8011b30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ae6:	0e1b      	lsrs	r3, r3, #24
 8011ae8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011aec:	ee07 3a90 	vmov	s15, r3
 8011af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011af4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011af8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011afc:	edd7 6a07 	vldr	s13, [r7, #28]
 8011b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011b04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011b08:	ee17 2a90 	vmov	r2, s15
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011b10:	e008      	b.n	8011b24 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	2200      	movs	r2, #0
 8011b16:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	2200      	movs	r2, #0
 8011b22:	609a      	str	r2, [r3, #8]
}
 8011b24:	bf00      	nop
 8011b26:	3724      	adds	r7, #36	@ 0x24
 8011b28:	46bd      	mov	sp, r7
 8011b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2e:	4770      	bx	lr
 8011b30:	58024400 	.word	0x58024400
 8011b34:	03d09000 	.word	0x03d09000
 8011b38:	46000000 	.word	0x46000000
 8011b3c:	4c742400 	.word	0x4c742400
 8011b40:	4a742400 	.word	0x4a742400
 8011b44:	4bbebc20 	.word	0x4bbebc20

08011b48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b084      	sub	sp, #16
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011b52:	2300      	movs	r3, #0
 8011b54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011b56:	4b53      	ldr	r3, [pc, #332]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b5a:	f003 0303 	and.w	r3, r3, #3
 8011b5e:	2b03      	cmp	r3, #3
 8011b60:	d101      	bne.n	8011b66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011b62:	2301      	movs	r3, #1
 8011b64:	e099      	b.n	8011c9a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011b66:	4b4f      	ldr	r3, [pc, #316]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	4a4e      	ldr	r2, [pc, #312]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011b6c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011b70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011b72:	f7f5 fdfb 	bl	800776c <HAL_GetTick>
 8011b76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011b78:	e008      	b.n	8011b8c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011b7a:	f7f5 fdf7 	bl	800776c <HAL_GetTick>
 8011b7e:	4602      	mov	r2, r0
 8011b80:	68bb      	ldr	r3, [r7, #8]
 8011b82:	1ad3      	subs	r3, r2, r3
 8011b84:	2b02      	cmp	r3, #2
 8011b86:	d901      	bls.n	8011b8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011b88:	2303      	movs	r3, #3
 8011b8a:	e086      	b.n	8011c9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011b8c:	4b45      	ldr	r3, [pc, #276]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d1f0      	bne.n	8011b7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011b98:	4b42      	ldr	r3, [pc, #264]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b9c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	031b      	lsls	r3, r3, #12
 8011ba6:	493f      	ldr	r1, [pc, #252]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011ba8:	4313      	orrs	r3, r2
 8011baa:	628b      	str	r3, [r1, #40]	@ 0x28
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	685b      	ldr	r3, [r3, #4]
 8011bb0:	3b01      	subs	r3, #1
 8011bb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	689b      	ldr	r3, [r3, #8]
 8011bba:	3b01      	subs	r3, #1
 8011bbc:	025b      	lsls	r3, r3, #9
 8011bbe:	b29b      	uxth	r3, r3
 8011bc0:	431a      	orrs	r2, r3
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	68db      	ldr	r3, [r3, #12]
 8011bc6:	3b01      	subs	r3, #1
 8011bc8:	041b      	lsls	r3, r3, #16
 8011bca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011bce:	431a      	orrs	r2, r3
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	691b      	ldr	r3, [r3, #16]
 8011bd4:	3b01      	subs	r3, #1
 8011bd6:	061b      	lsls	r3, r3, #24
 8011bd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011bdc:	4931      	ldr	r1, [pc, #196]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011bde:	4313      	orrs	r3, r2
 8011be0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011be2:	4b30      	ldr	r3, [pc, #192]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011be6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	695b      	ldr	r3, [r3, #20]
 8011bee:	492d      	ldr	r1, [pc, #180]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011bf0:	4313      	orrs	r3, r2
 8011bf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bf8:	f023 0220 	bic.w	r2, r3, #32
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	699b      	ldr	r3, [r3, #24]
 8011c00:	4928      	ldr	r1, [pc, #160]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c02:	4313      	orrs	r3, r2
 8011c04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011c06:	4b27      	ldr	r3, [pc, #156]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c0a:	4a26      	ldr	r2, [pc, #152]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c0c:	f023 0310 	bic.w	r3, r3, #16
 8011c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011c12:	4b24      	ldr	r3, [pc, #144]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011c16:	4b24      	ldr	r3, [pc, #144]	@ (8011ca8 <RCCEx_PLL2_Config+0x160>)
 8011c18:	4013      	ands	r3, r2
 8011c1a:	687a      	ldr	r2, [r7, #4]
 8011c1c:	69d2      	ldr	r2, [r2, #28]
 8011c1e:	00d2      	lsls	r2, r2, #3
 8011c20:	4920      	ldr	r1, [pc, #128]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c22:	4313      	orrs	r3, r2
 8011c24:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011c26:	4b1f      	ldr	r3, [pc, #124]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c2c:	f043 0310 	orr.w	r3, r3, #16
 8011c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011c32:	683b      	ldr	r3, [r7, #0]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d106      	bne.n	8011c46 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011c38:	4b1a      	ldr	r3, [pc, #104]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c3c:	4a19      	ldr	r2, [pc, #100]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011c42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c44:	e00f      	b.n	8011c66 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011c46:	683b      	ldr	r3, [r7, #0]
 8011c48:	2b01      	cmp	r3, #1
 8011c4a:	d106      	bne.n	8011c5a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011c4c:	4b15      	ldr	r3, [pc, #84]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c50:	4a14      	ldr	r2, [pc, #80]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011c56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011c58:	e005      	b.n	8011c66 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011c5a:	4b12      	ldr	r3, [pc, #72]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c5e:	4a11      	ldr	r2, [pc, #68]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011c64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011c66:	4b0f      	ldr	r3, [pc, #60]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c72:	f7f5 fd7b 	bl	800776c <HAL_GetTick>
 8011c76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011c78:	e008      	b.n	8011c8c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011c7a:	f7f5 fd77 	bl	800776c <HAL_GetTick>
 8011c7e:	4602      	mov	r2, r0
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	1ad3      	subs	r3, r2, r3
 8011c84:	2b02      	cmp	r3, #2
 8011c86:	d901      	bls.n	8011c8c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011c88:	2303      	movs	r3, #3
 8011c8a:	e006      	b.n	8011c9a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011c8c:	4b05      	ldr	r3, [pc, #20]	@ (8011ca4 <RCCEx_PLL2_Config+0x15c>)
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d0f0      	beq.n	8011c7a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c9a:	4618      	mov	r0, r3
 8011c9c:	3710      	adds	r7, #16
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	bd80      	pop	{r7, pc}
 8011ca2:	bf00      	nop
 8011ca4:	58024400 	.word	0x58024400
 8011ca8:	ffff0007 	.word	0xffff0007

08011cac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b084      	sub	sp, #16
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
 8011cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011cba:	4b53      	ldr	r3, [pc, #332]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cbe:	f003 0303 	and.w	r3, r3, #3
 8011cc2:	2b03      	cmp	r3, #3
 8011cc4:	d101      	bne.n	8011cca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011cc6:	2301      	movs	r3, #1
 8011cc8:	e099      	b.n	8011dfe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011cca:	4b4f      	ldr	r3, [pc, #316]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	4a4e      	ldr	r2, [pc, #312]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011cd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011cd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011cd6:	f7f5 fd49 	bl	800776c <HAL_GetTick>
 8011cda:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011cdc:	e008      	b.n	8011cf0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011cde:	f7f5 fd45 	bl	800776c <HAL_GetTick>
 8011ce2:	4602      	mov	r2, r0
 8011ce4:	68bb      	ldr	r3, [r7, #8]
 8011ce6:	1ad3      	subs	r3, r2, r3
 8011ce8:	2b02      	cmp	r3, #2
 8011cea:	d901      	bls.n	8011cf0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011cec:	2303      	movs	r3, #3
 8011cee:	e086      	b.n	8011dfe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011cf0:	4b45      	ldr	r3, [pc, #276]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d1f0      	bne.n	8011cde <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011cfc:	4b42      	ldr	r3, [pc, #264]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d00:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	051b      	lsls	r3, r3, #20
 8011d0a:	493f      	ldr	r1, [pc, #252]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d0c:	4313      	orrs	r3, r2
 8011d0e:	628b      	str	r3, [r1, #40]	@ 0x28
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	685b      	ldr	r3, [r3, #4]
 8011d14:	3b01      	subs	r3, #1
 8011d16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	689b      	ldr	r3, [r3, #8]
 8011d1e:	3b01      	subs	r3, #1
 8011d20:	025b      	lsls	r3, r3, #9
 8011d22:	b29b      	uxth	r3, r3
 8011d24:	431a      	orrs	r2, r3
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	68db      	ldr	r3, [r3, #12]
 8011d2a:	3b01      	subs	r3, #1
 8011d2c:	041b      	lsls	r3, r3, #16
 8011d2e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011d32:	431a      	orrs	r2, r3
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	691b      	ldr	r3, [r3, #16]
 8011d38:	3b01      	subs	r3, #1
 8011d3a:	061b      	lsls	r3, r3, #24
 8011d3c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011d40:	4931      	ldr	r1, [pc, #196]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d42:	4313      	orrs	r3, r2
 8011d44:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011d46:	4b30      	ldr	r3, [pc, #192]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	695b      	ldr	r3, [r3, #20]
 8011d52:	492d      	ldr	r1, [pc, #180]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d54:	4313      	orrs	r3, r2
 8011d56:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011d58:	4b2b      	ldr	r3, [pc, #172]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d5c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	699b      	ldr	r3, [r3, #24]
 8011d64:	4928      	ldr	r1, [pc, #160]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d66:	4313      	orrs	r3, r2
 8011d68:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011d6a:	4b27      	ldr	r3, [pc, #156]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d6e:	4a26      	ldr	r2, [pc, #152]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011d74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011d76:	4b24      	ldr	r3, [pc, #144]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011d7a:	4b24      	ldr	r3, [pc, #144]	@ (8011e0c <RCCEx_PLL3_Config+0x160>)
 8011d7c:	4013      	ands	r3, r2
 8011d7e:	687a      	ldr	r2, [r7, #4]
 8011d80:	69d2      	ldr	r2, [r2, #28]
 8011d82:	00d2      	lsls	r2, r2, #3
 8011d84:	4920      	ldr	r1, [pc, #128]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d86:	4313      	orrs	r3, r2
 8011d88:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011d94:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011d96:	683b      	ldr	r3, [r7, #0]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d106      	bne.n	8011daa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011da0:	4a19      	ldr	r2, [pc, #100]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011da2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011da6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011da8:	e00f      	b.n	8011dca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	2b01      	cmp	r3, #1
 8011dae:	d106      	bne.n	8011dbe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011db0:	4b15      	ldr	r3, [pc, #84]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011db4:	4a14      	ldr	r2, [pc, #80]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011db6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011dba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011dbc:	e005      	b.n	8011dca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011dbe:	4b12      	ldr	r3, [pc, #72]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dc2:	4a11      	ldr	r2, [pc, #68]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011dc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011dca:	4b0f      	ldr	r3, [pc, #60]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	4a0e      	ldr	r2, [pc, #56]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011dd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011dd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011dd6:	f7f5 fcc9 	bl	800776c <HAL_GetTick>
 8011dda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011ddc:	e008      	b.n	8011df0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011dde:	f7f5 fcc5 	bl	800776c <HAL_GetTick>
 8011de2:	4602      	mov	r2, r0
 8011de4:	68bb      	ldr	r3, [r7, #8]
 8011de6:	1ad3      	subs	r3, r2, r3
 8011de8:	2b02      	cmp	r3, #2
 8011dea:	d901      	bls.n	8011df0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011dec:	2303      	movs	r3, #3
 8011dee:	e006      	b.n	8011dfe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011df0:	4b05      	ldr	r3, [pc, #20]	@ (8011e08 <RCCEx_PLL3_Config+0x15c>)
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d0f0      	beq.n	8011dde <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dfe:	4618      	mov	r0, r3
 8011e00:	3710      	adds	r7, #16
 8011e02:	46bd      	mov	sp, r7
 8011e04:	bd80      	pop	{r7, pc}
 8011e06:	bf00      	nop
 8011e08:	58024400 	.word	0x58024400
 8011e0c:	ffff0007 	.word	0xffff0007

08011e10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011e10:	b580      	push	{r7, lr}
 8011e12:	b082      	sub	sp, #8
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d101      	bne.n	8011e22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011e1e:	2301      	movs	r3, #1
 8011e20:	e049      	b.n	8011eb6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011e28:	b2db      	uxtb	r3, r3
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d106      	bne.n	8011e3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	2200      	movs	r2, #0
 8011e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011e36:	6878      	ldr	r0, [r7, #4]
 8011e38:	f7f3 ff6e 	bl	8005d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2202      	movs	r2, #2
 8011e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	681a      	ldr	r2, [r3, #0]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	3304      	adds	r3, #4
 8011e4c:	4619      	mov	r1, r3
 8011e4e:	4610      	mov	r0, r2
 8011e50:	f000 fc54 	bl	80126fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	2201      	movs	r2, #1
 8011e58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	2201      	movs	r2, #1
 8011e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2201      	movs	r2, #1
 8011e68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2201      	movs	r2, #1
 8011e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	2201      	movs	r2, #1
 8011e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	2201      	movs	r2, #1
 8011e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	2201      	movs	r2, #1
 8011e88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	2201      	movs	r2, #1
 8011e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	2201      	movs	r2, #1
 8011e98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	2201      	movs	r2, #1
 8011ea0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	2201      	movs	r2, #1
 8011ea8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	2201      	movs	r2, #1
 8011eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011eb4:	2300      	movs	r3, #0
}
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	3708      	adds	r7, #8
 8011eba:	46bd      	mov	sp, r7
 8011ebc:	bd80      	pop	{r7, pc}
	...

08011ec0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8011ec0:	b480      	push	{r7}
 8011ec2:	b085      	sub	sp, #20
 8011ec4:	af00      	add	r7, sp, #0
 8011ec6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011ece:	b2db      	uxtb	r3, r3
 8011ed0:	2b01      	cmp	r3, #1
 8011ed2:	d001      	beq.n	8011ed8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	e04c      	b.n	8011f72 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2202      	movs	r2, #2
 8011edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4a26      	ldr	r2, [pc, #152]	@ (8011f80 <HAL_TIM_Base_Start+0xc0>)
 8011ee6:	4293      	cmp	r3, r2
 8011ee8:	d022      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ef2:	d01d      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	4a22      	ldr	r2, [pc, #136]	@ (8011f84 <HAL_TIM_Base_Start+0xc4>)
 8011efa:	4293      	cmp	r3, r2
 8011efc:	d018      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	4a21      	ldr	r2, [pc, #132]	@ (8011f88 <HAL_TIM_Base_Start+0xc8>)
 8011f04:	4293      	cmp	r3, r2
 8011f06:	d013      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8011f8c <HAL_TIM_Base_Start+0xcc>)
 8011f0e:	4293      	cmp	r3, r2
 8011f10:	d00e      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	4a1e      	ldr	r2, [pc, #120]	@ (8011f90 <HAL_TIM_Base_Start+0xd0>)
 8011f18:	4293      	cmp	r3, r2
 8011f1a:	d009      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	4a1c      	ldr	r2, [pc, #112]	@ (8011f94 <HAL_TIM_Base_Start+0xd4>)
 8011f22:	4293      	cmp	r3, r2
 8011f24:	d004      	beq.n	8011f30 <HAL_TIM_Base_Start+0x70>
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8011f98 <HAL_TIM_Base_Start+0xd8>)
 8011f2c:	4293      	cmp	r3, r2
 8011f2e:	d115      	bne.n	8011f5c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	689a      	ldr	r2, [r3, #8]
 8011f36:	4b19      	ldr	r3, [pc, #100]	@ (8011f9c <HAL_TIM_Base_Start+0xdc>)
 8011f38:	4013      	ands	r3, r2
 8011f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	2b06      	cmp	r3, #6
 8011f40:	d015      	beq.n	8011f6e <HAL_TIM_Base_Start+0xae>
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011f48:	d011      	beq.n	8011f6e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	681a      	ldr	r2, [r3, #0]
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	f042 0201 	orr.w	r2, r2, #1
 8011f58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f5a:	e008      	b.n	8011f6e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	681a      	ldr	r2, [r3, #0]
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	f042 0201 	orr.w	r2, r2, #1
 8011f6a:	601a      	str	r2, [r3, #0]
 8011f6c:	e000      	b.n	8011f70 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011f70:	2300      	movs	r3, #0
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	3714      	adds	r7, #20
 8011f76:	46bd      	mov	sp, r7
 8011f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7c:	4770      	bx	lr
 8011f7e:	bf00      	nop
 8011f80:	40010000 	.word	0x40010000
 8011f84:	40000400 	.word	0x40000400
 8011f88:	40000800 	.word	0x40000800
 8011f8c:	40000c00 	.word	0x40000c00
 8011f90:	40010400 	.word	0x40010400
 8011f94:	40001800 	.word	0x40001800
 8011f98:	40014000 	.word	0x40014000
 8011f9c:	00010007 	.word	0x00010007

08011fa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d101      	bne.n	8011fb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011fae:	2301      	movs	r3, #1
 8011fb0:	e049      	b.n	8012046 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011fb8:	b2db      	uxtb	r3, r3
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d106      	bne.n	8011fcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f7f3 fec8 	bl	8005d5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	2202      	movs	r2, #2
 8011fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	681a      	ldr	r2, [r3, #0]
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	3304      	adds	r3, #4
 8011fdc:	4619      	mov	r1, r3
 8011fde:	4610      	mov	r0, r2
 8011fe0:	f000 fb8c 	bl	80126fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	2201      	movs	r2, #1
 8011fe8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	2201      	movs	r2, #1
 8011ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	2201      	movs	r2, #1
 8011ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	2201      	movs	r2, #1
 8012000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	2201      	movs	r2, #1
 8012008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	2201      	movs	r2, #1
 8012010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	2201      	movs	r2, #1
 8012018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2201      	movs	r2, #1
 8012020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2201      	movs	r2, #1
 8012028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2201      	movs	r2, #1
 8012030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2201      	movs	r2, #1
 8012038:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	2201      	movs	r2, #1
 8012040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8012044:	2300      	movs	r3, #0
}
 8012046:	4618      	mov	r0, r3
 8012048:	3708      	adds	r7, #8
 801204a:	46bd      	mov	sp, r7
 801204c:	bd80      	pop	{r7, pc}
	...

08012050 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b084      	sub	sp, #16
 8012054:	af00      	add	r7, sp, #0
 8012056:	6078      	str	r0, [r7, #4]
 8012058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801205a:	683b      	ldr	r3, [r7, #0]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d109      	bne.n	8012074 <HAL_TIM_PWM_Start+0x24>
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012066:	b2db      	uxtb	r3, r3
 8012068:	2b01      	cmp	r3, #1
 801206a:	bf14      	ite	ne
 801206c:	2301      	movne	r3, #1
 801206e:	2300      	moveq	r3, #0
 8012070:	b2db      	uxtb	r3, r3
 8012072:	e03c      	b.n	80120ee <HAL_TIM_PWM_Start+0x9e>
 8012074:	683b      	ldr	r3, [r7, #0]
 8012076:	2b04      	cmp	r3, #4
 8012078:	d109      	bne.n	801208e <HAL_TIM_PWM_Start+0x3e>
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012080:	b2db      	uxtb	r3, r3
 8012082:	2b01      	cmp	r3, #1
 8012084:	bf14      	ite	ne
 8012086:	2301      	movne	r3, #1
 8012088:	2300      	moveq	r3, #0
 801208a:	b2db      	uxtb	r3, r3
 801208c:	e02f      	b.n	80120ee <HAL_TIM_PWM_Start+0x9e>
 801208e:	683b      	ldr	r3, [r7, #0]
 8012090:	2b08      	cmp	r3, #8
 8012092:	d109      	bne.n	80120a8 <HAL_TIM_PWM_Start+0x58>
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801209a:	b2db      	uxtb	r3, r3
 801209c:	2b01      	cmp	r3, #1
 801209e:	bf14      	ite	ne
 80120a0:	2301      	movne	r3, #1
 80120a2:	2300      	moveq	r3, #0
 80120a4:	b2db      	uxtb	r3, r3
 80120a6:	e022      	b.n	80120ee <HAL_TIM_PWM_Start+0x9e>
 80120a8:	683b      	ldr	r3, [r7, #0]
 80120aa:	2b0c      	cmp	r3, #12
 80120ac:	d109      	bne.n	80120c2 <HAL_TIM_PWM_Start+0x72>
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80120b4:	b2db      	uxtb	r3, r3
 80120b6:	2b01      	cmp	r3, #1
 80120b8:	bf14      	ite	ne
 80120ba:	2301      	movne	r3, #1
 80120bc:	2300      	moveq	r3, #0
 80120be:	b2db      	uxtb	r3, r3
 80120c0:	e015      	b.n	80120ee <HAL_TIM_PWM_Start+0x9e>
 80120c2:	683b      	ldr	r3, [r7, #0]
 80120c4:	2b10      	cmp	r3, #16
 80120c6:	d109      	bne.n	80120dc <HAL_TIM_PWM_Start+0x8c>
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	2b01      	cmp	r3, #1
 80120d2:	bf14      	ite	ne
 80120d4:	2301      	movne	r3, #1
 80120d6:	2300      	moveq	r3, #0
 80120d8:	b2db      	uxtb	r3, r3
 80120da:	e008      	b.n	80120ee <HAL_TIM_PWM_Start+0x9e>
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80120e2:	b2db      	uxtb	r3, r3
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	bf14      	ite	ne
 80120e8:	2301      	movne	r3, #1
 80120ea:	2300      	moveq	r3, #0
 80120ec:	b2db      	uxtb	r3, r3
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d001      	beq.n	80120f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80120f2:	2301      	movs	r3, #1
 80120f4:	e0a1      	b.n	801223a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d104      	bne.n	8012106 <HAL_TIM_PWM_Start+0xb6>
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	2202      	movs	r2, #2
 8012100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012104:	e023      	b.n	801214e <HAL_TIM_PWM_Start+0xfe>
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	2b04      	cmp	r3, #4
 801210a:	d104      	bne.n	8012116 <HAL_TIM_PWM_Start+0xc6>
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2202      	movs	r2, #2
 8012110:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012114:	e01b      	b.n	801214e <HAL_TIM_PWM_Start+0xfe>
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	2b08      	cmp	r3, #8
 801211a:	d104      	bne.n	8012126 <HAL_TIM_PWM_Start+0xd6>
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2202      	movs	r2, #2
 8012120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012124:	e013      	b.n	801214e <HAL_TIM_PWM_Start+0xfe>
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	2b0c      	cmp	r3, #12
 801212a:	d104      	bne.n	8012136 <HAL_TIM_PWM_Start+0xe6>
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	2202      	movs	r2, #2
 8012130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012134:	e00b      	b.n	801214e <HAL_TIM_PWM_Start+0xfe>
 8012136:	683b      	ldr	r3, [r7, #0]
 8012138:	2b10      	cmp	r3, #16
 801213a:	d104      	bne.n	8012146 <HAL_TIM_PWM_Start+0xf6>
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2202      	movs	r2, #2
 8012140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012144:	e003      	b.n	801214e <HAL_TIM_PWM_Start+0xfe>
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2202      	movs	r2, #2
 801214a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	2201      	movs	r2, #1
 8012154:	6839      	ldr	r1, [r7, #0]
 8012156:	4618      	mov	r0, r3
 8012158:	f000 fe46 	bl	8012de8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	4a38      	ldr	r2, [pc, #224]	@ (8012244 <HAL_TIM_PWM_Start+0x1f4>)
 8012162:	4293      	cmp	r3, r2
 8012164:	d013      	beq.n	801218e <HAL_TIM_PWM_Start+0x13e>
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	4a37      	ldr	r2, [pc, #220]	@ (8012248 <HAL_TIM_PWM_Start+0x1f8>)
 801216c:	4293      	cmp	r3, r2
 801216e:	d00e      	beq.n	801218e <HAL_TIM_PWM_Start+0x13e>
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	4a35      	ldr	r2, [pc, #212]	@ (801224c <HAL_TIM_PWM_Start+0x1fc>)
 8012176:	4293      	cmp	r3, r2
 8012178:	d009      	beq.n	801218e <HAL_TIM_PWM_Start+0x13e>
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	4a34      	ldr	r2, [pc, #208]	@ (8012250 <HAL_TIM_PWM_Start+0x200>)
 8012180:	4293      	cmp	r3, r2
 8012182:	d004      	beq.n	801218e <HAL_TIM_PWM_Start+0x13e>
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4a32      	ldr	r2, [pc, #200]	@ (8012254 <HAL_TIM_PWM_Start+0x204>)
 801218a:	4293      	cmp	r3, r2
 801218c:	d101      	bne.n	8012192 <HAL_TIM_PWM_Start+0x142>
 801218e:	2301      	movs	r3, #1
 8012190:	e000      	b.n	8012194 <HAL_TIM_PWM_Start+0x144>
 8012192:	2300      	movs	r3, #0
 8012194:	2b00      	cmp	r3, #0
 8012196:	d007      	beq.n	80121a8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80121a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	4a25      	ldr	r2, [pc, #148]	@ (8012244 <HAL_TIM_PWM_Start+0x1f4>)
 80121ae:	4293      	cmp	r3, r2
 80121b0:	d022      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80121ba:	d01d      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	4a25      	ldr	r2, [pc, #148]	@ (8012258 <HAL_TIM_PWM_Start+0x208>)
 80121c2:	4293      	cmp	r3, r2
 80121c4:	d018      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	4a24      	ldr	r2, [pc, #144]	@ (801225c <HAL_TIM_PWM_Start+0x20c>)
 80121cc:	4293      	cmp	r3, r2
 80121ce:	d013      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	4a22      	ldr	r2, [pc, #136]	@ (8012260 <HAL_TIM_PWM_Start+0x210>)
 80121d6:	4293      	cmp	r3, r2
 80121d8:	d00e      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4a1a      	ldr	r2, [pc, #104]	@ (8012248 <HAL_TIM_PWM_Start+0x1f8>)
 80121e0:	4293      	cmp	r3, r2
 80121e2:	d009      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	4a1e      	ldr	r2, [pc, #120]	@ (8012264 <HAL_TIM_PWM_Start+0x214>)
 80121ea:	4293      	cmp	r3, r2
 80121ec:	d004      	beq.n	80121f8 <HAL_TIM_PWM_Start+0x1a8>
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	4a16      	ldr	r2, [pc, #88]	@ (801224c <HAL_TIM_PWM_Start+0x1fc>)
 80121f4:	4293      	cmp	r3, r2
 80121f6:	d115      	bne.n	8012224 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	689a      	ldr	r2, [r3, #8]
 80121fe:	4b1a      	ldr	r3, [pc, #104]	@ (8012268 <HAL_TIM_PWM_Start+0x218>)
 8012200:	4013      	ands	r3, r2
 8012202:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	2b06      	cmp	r3, #6
 8012208:	d015      	beq.n	8012236 <HAL_TIM_PWM_Start+0x1e6>
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012210:	d011      	beq.n	8012236 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	681a      	ldr	r2, [r3, #0]
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	f042 0201 	orr.w	r2, r2, #1
 8012220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012222:	e008      	b.n	8012236 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	681a      	ldr	r2, [r3, #0]
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	f042 0201 	orr.w	r2, r2, #1
 8012232:	601a      	str	r2, [r3, #0]
 8012234:	e000      	b.n	8012238 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012236:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012238:	2300      	movs	r3, #0
}
 801223a:	4618      	mov	r0, r3
 801223c:	3710      	adds	r7, #16
 801223e:	46bd      	mov	sp, r7
 8012240:	bd80      	pop	{r7, pc}
 8012242:	bf00      	nop
 8012244:	40010000 	.word	0x40010000
 8012248:	40010400 	.word	0x40010400
 801224c:	40014000 	.word	0x40014000
 8012250:	40014400 	.word	0x40014400
 8012254:	40014800 	.word	0x40014800
 8012258:	40000400 	.word	0x40000400
 801225c:	40000800 	.word	0x40000800
 8012260:	40000c00 	.word	0x40000c00
 8012264:	40001800 	.word	0x40001800
 8012268:	00010007 	.word	0x00010007

0801226c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 801226c:	b580      	push	{r7, lr}
 801226e:	b086      	sub	sp, #24
 8012270:	af00      	add	r7, sp, #0
 8012272:	6078      	str	r0, [r7, #4]
 8012274:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d101      	bne.n	8012280 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 801227c:	2301      	movs	r3, #1
 801227e:	e08f      	b.n	80123a0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012286:	b2db      	uxtb	r3, r3
 8012288:	2b00      	cmp	r3, #0
 801228a:	d106      	bne.n	801229a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	2200      	movs	r2, #0
 8012290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8012294:	6878      	ldr	r0, [r7, #4]
 8012296:	f7f3 fd81 	bl	8005d9c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2202      	movs	r2, #2
 801229e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	6899      	ldr	r1, [r3, #8]
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681a      	ldr	r2, [r3, #0]
 80122ac:	4b3e      	ldr	r3, [pc, #248]	@ (80123a8 <HAL_TIM_Encoder_Init+0x13c>)
 80122ae:	400b      	ands	r3, r1
 80122b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681a      	ldr	r2, [r3, #0]
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	3304      	adds	r3, #4
 80122ba:	4619      	mov	r1, r3
 80122bc:	4610      	mov	r0, r2
 80122be:	f000 fa1d 	bl	80126fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	689b      	ldr	r3, [r3, #8]
 80122c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	681b      	ldr	r3, [r3, #0]
 80122ce:	699b      	ldr	r3, [r3, #24]
 80122d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	6a1b      	ldr	r3, [r3, #32]
 80122d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80122da:	683b      	ldr	r3, [r7, #0]
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	697a      	ldr	r2, [r7, #20]
 80122e0:	4313      	orrs	r3, r2
 80122e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80122e4:	693a      	ldr	r2, [r7, #16]
 80122e6:	4b31      	ldr	r3, [pc, #196]	@ (80123ac <HAL_TIM_Encoder_Init+0x140>)
 80122e8:	4013      	ands	r3, r2
 80122ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80122ec:	683b      	ldr	r3, [r7, #0]
 80122ee:	689a      	ldr	r2, [r3, #8]
 80122f0:	683b      	ldr	r3, [r7, #0]
 80122f2:	699b      	ldr	r3, [r3, #24]
 80122f4:	021b      	lsls	r3, r3, #8
 80122f6:	4313      	orrs	r3, r2
 80122f8:	693a      	ldr	r2, [r7, #16]
 80122fa:	4313      	orrs	r3, r2
 80122fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80122fe:	693a      	ldr	r2, [r7, #16]
 8012300:	4b2b      	ldr	r3, [pc, #172]	@ (80123b0 <HAL_TIM_Encoder_Init+0x144>)
 8012302:	4013      	ands	r3, r2
 8012304:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8012306:	693a      	ldr	r2, [r7, #16]
 8012308:	4b2a      	ldr	r3, [pc, #168]	@ (80123b4 <HAL_TIM_Encoder_Init+0x148>)
 801230a:	4013      	ands	r3, r2
 801230c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	68da      	ldr	r2, [r3, #12]
 8012312:	683b      	ldr	r3, [r7, #0]
 8012314:	69db      	ldr	r3, [r3, #28]
 8012316:	021b      	lsls	r3, r3, #8
 8012318:	4313      	orrs	r3, r2
 801231a:	693a      	ldr	r2, [r7, #16]
 801231c:	4313      	orrs	r3, r2
 801231e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	691b      	ldr	r3, [r3, #16]
 8012324:	011a      	lsls	r2, r3, #4
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	6a1b      	ldr	r3, [r3, #32]
 801232a:	031b      	lsls	r3, r3, #12
 801232c:	4313      	orrs	r3, r2
 801232e:	693a      	ldr	r2, [r7, #16]
 8012330:	4313      	orrs	r3, r2
 8012332:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 801233a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8012342:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8012344:	683b      	ldr	r3, [r7, #0]
 8012346:	685a      	ldr	r2, [r3, #4]
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	695b      	ldr	r3, [r3, #20]
 801234c:	011b      	lsls	r3, r3, #4
 801234e:	4313      	orrs	r3, r2
 8012350:	68fa      	ldr	r2, [r7, #12]
 8012352:	4313      	orrs	r3, r2
 8012354:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	681b      	ldr	r3, [r3, #0]
 801235a:	697a      	ldr	r2, [r7, #20]
 801235c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	693a      	ldr	r2, [r7, #16]
 8012364:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	68fa      	ldr	r2, [r7, #12]
 801236c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	2201      	movs	r2, #1
 8012372:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	2201      	movs	r2, #1
 801237a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	2201      	movs	r2, #1
 8012382:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	2201      	movs	r2, #1
 801238a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	2201      	movs	r2, #1
 8012392:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	2201      	movs	r2, #1
 801239a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801239e:	2300      	movs	r3, #0
}
 80123a0:	4618      	mov	r0, r3
 80123a2:	3718      	adds	r7, #24
 80123a4:	46bd      	mov	sp, r7
 80123a6:	bd80      	pop	{r7, pc}
 80123a8:	fffebff8 	.word	0xfffebff8
 80123ac:	fffffcfc 	.word	0xfffffcfc
 80123b0:	fffff3f3 	.word	0xfffff3f3
 80123b4:	ffff0f0f 	.word	0xffff0f0f

080123b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80123b8:	b580      	push	{r7, lr}
 80123ba:	b084      	sub	sp, #16
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
 80123c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80123c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80123d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80123e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d110      	bne.n	801240a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80123e8:	7bfb      	ldrb	r3, [r7, #15]
 80123ea:	2b01      	cmp	r3, #1
 80123ec:	d102      	bne.n	80123f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80123ee:	7b7b      	ldrb	r3, [r7, #13]
 80123f0:	2b01      	cmp	r3, #1
 80123f2:	d001      	beq.n	80123f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80123f4:	2301      	movs	r3, #1
 80123f6:	e069      	b.n	80124cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	2202      	movs	r2, #2
 80123fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	2202      	movs	r2, #2
 8012404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012408:	e031      	b.n	801246e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 801240a:	683b      	ldr	r3, [r7, #0]
 801240c:	2b04      	cmp	r3, #4
 801240e:	d110      	bne.n	8012432 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8012410:	7bbb      	ldrb	r3, [r7, #14]
 8012412:	2b01      	cmp	r3, #1
 8012414:	d102      	bne.n	801241c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8012416:	7b3b      	ldrb	r3, [r7, #12]
 8012418:	2b01      	cmp	r3, #1
 801241a:	d001      	beq.n	8012420 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 801241c:	2301      	movs	r3, #1
 801241e:	e055      	b.n	80124cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	2202      	movs	r2, #2
 8012424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	2202      	movs	r2, #2
 801242c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012430:	e01d      	b.n	801246e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8012432:	7bfb      	ldrb	r3, [r7, #15]
 8012434:	2b01      	cmp	r3, #1
 8012436:	d108      	bne.n	801244a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8012438:	7bbb      	ldrb	r3, [r7, #14]
 801243a:	2b01      	cmp	r3, #1
 801243c:	d105      	bne.n	801244a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 801243e:	7b7b      	ldrb	r3, [r7, #13]
 8012440:	2b01      	cmp	r3, #1
 8012442:	d102      	bne.n	801244a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8012444:	7b3b      	ldrb	r3, [r7, #12]
 8012446:	2b01      	cmp	r3, #1
 8012448:	d001      	beq.n	801244e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 801244a:	2301      	movs	r3, #1
 801244c:	e03e      	b.n	80124cc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2202      	movs	r2, #2
 8012452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	2202      	movs	r2, #2
 801245a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	2202      	movs	r2, #2
 8012462:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	2202      	movs	r2, #2
 801246a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d003      	beq.n	801247c <HAL_TIM_Encoder_Start+0xc4>
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	2b04      	cmp	r3, #4
 8012478:	d008      	beq.n	801248c <HAL_TIM_Encoder_Start+0xd4>
 801247a:	e00f      	b.n	801249c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	2201      	movs	r2, #1
 8012482:	2100      	movs	r1, #0
 8012484:	4618      	mov	r0, r3
 8012486:	f000 fcaf 	bl	8012de8 <TIM_CCxChannelCmd>
      break;
 801248a:	e016      	b.n	80124ba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	2201      	movs	r2, #1
 8012492:	2104      	movs	r1, #4
 8012494:	4618      	mov	r0, r3
 8012496:	f000 fca7 	bl	8012de8 <TIM_CCxChannelCmd>
      break;
 801249a:	e00e      	b.n	80124ba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	2201      	movs	r2, #1
 80124a2:	2100      	movs	r1, #0
 80124a4:	4618      	mov	r0, r3
 80124a6:	f000 fc9f 	bl	8012de8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	2201      	movs	r2, #1
 80124b0:	2104      	movs	r1, #4
 80124b2:	4618      	mov	r0, r3
 80124b4:	f000 fc98 	bl	8012de8 <TIM_CCxChannelCmd>
      break;
 80124b8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	681a      	ldr	r2, [r3, #0]
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	f042 0201 	orr.w	r2, r2, #1
 80124c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80124ca:	2300      	movs	r3, #0
}
 80124cc:	4618      	mov	r0, r3
 80124ce:	3710      	adds	r7, #16
 80124d0:	46bd      	mov	sp, r7
 80124d2:	bd80      	pop	{r7, pc}

080124d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80124d4:	b580      	push	{r7, lr}
 80124d6:	b086      	sub	sp, #24
 80124d8:	af00      	add	r7, sp, #0
 80124da:	60f8      	str	r0, [r7, #12]
 80124dc:	60b9      	str	r1, [r7, #8]
 80124de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80124e0:	2300      	movs	r3, #0
 80124e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80124ea:	2b01      	cmp	r3, #1
 80124ec:	d101      	bne.n	80124f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80124ee:	2302      	movs	r3, #2
 80124f0:	e0ff      	b.n	80126f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	2201      	movs	r2, #1
 80124f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	2b14      	cmp	r3, #20
 80124fe:	f200 80f0 	bhi.w	80126e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8012502:	a201      	add	r2, pc, #4	@ (adr r2, 8012508 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012508:	0801255d 	.word	0x0801255d
 801250c:	080126e3 	.word	0x080126e3
 8012510:	080126e3 	.word	0x080126e3
 8012514:	080126e3 	.word	0x080126e3
 8012518:	0801259d 	.word	0x0801259d
 801251c:	080126e3 	.word	0x080126e3
 8012520:	080126e3 	.word	0x080126e3
 8012524:	080126e3 	.word	0x080126e3
 8012528:	080125df 	.word	0x080125df
 801252c:	080126e3 	.word	0x080126e3
 8012530:	080126e3 	.word	0x080126e3
 8012534:	080126e3 	.word	0x080126e3
 8012538:	0801261f 	.word	0x0801261f
 801253c:	080126e3 	.word	0x080126e3
 8012540:	080126e3 	.word	0x080126e3
 8012544:	080126e3 	.word	0x080126e3
 8012548:	08012661 	.word	0x08012661
 801254c:	080126e3 	.word	0x080126e3
 8012550:	080126e3 	.word	0x080126e3
 8012554:	080126e3 	.word	0x080126e3
 8012558:	080126a1 	.word	0x080126a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	68b9      	ldr	r1, [r7, #8]
 8012562:	4618      	mov	r0, r3
 8012564:	f000 f96a 	bl	801283c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	699a      	ldr	r2, [r3, #24]
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	f042 0208 	orr.w	r2, r2, #8
 8012576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	699a      	ldr	r2, [r3, #24]
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	681b      	ldr	r3, [r3, #0]
 8012582:	f022 0204 	bic.w	r2, r2, #4
 8012586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	6999      	ldr	r1, [r3, #24]
 801258e:	68bb      	ldr	r3, [r7, #8]
 8012590:	691a      	ldr	r2, [r3, #16]
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	430a      	orrs	r2, r1
 8012598:	619a      	str	r2, [r3, #24]
      break;
 801259a:	e0a5      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	68b9      	ldr	r1, [r7, #8]
 80125a2:	4618      	mov	r0, r3
 80125a4:	f000 f9da 	bl	801295c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	699a      	ldr	r2, [r3, #24]
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80125b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	699a      	ldr	r2, [r3, #24]
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80125c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80125c8:	68fb      	ldr	r3, [r7, #12]
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	6999      	ldr	r1, [r3, #24]
 80125ce:	68bb      	ldr	r3, [r7, #8]
 80125d0:	691b      	ldr	r3, [r3, #16]
 80125d2:	021a      	lsls	r2, r3, #8
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	430a      	orrs	r2, r1
 80125da:	619a      	str	r2, [r3, #24]
      break;
 80125dc:	e084      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	68b9      	ldr	r1, [r7, #8]
 80125e4:	4618      	mov	r0, r3
 80125e6:	f000 fa43 	bl	8012a70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	69da      	ldr	r2, [r3, #28]
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	f042 0208 	orr.w	r2, r2, #8
 80125f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	69da      	ldr	r2, [r3, #28]
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	f022 0204 	bic.w	r2, r2, #4
 8012608:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	69d9      	ldr	r1, [r3, #28]
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	691a      	ldr	r2, [r3, #16]
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	430a      	orrs	r2, r1
 801261a:	61da      	str	r2, [r3, #28]
      break;
 801261c:	e064      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	68b9      	ldr	r1, [r7, #8]
 8012624:	4618      	mov	r0, r3
 8012626:	f000 faab 	bl	8012b80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	69da      	ldr	r2, [r3, #28]
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012638:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	69da      	ldr	r2, [r3, #28]
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	69d9      	ldr	r1, [r3, #28]
 8012650:	68bb      	ldr	r3, [r7, #8]
 8012652:	691b      	ldr	r3, [r3, #16]
 8012654:	021a      	lsls	r2, r3, #8
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	430a      	orrs	r2, r1
 801265c:	61da      	str	r2, [r3, #28]
      break;
 801265e:	e043      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	68b9      	ldr	r1, [r7, #8]
 8012666:	4618      	mov	r0, r3
 8012668:	f000 faf4 	bl	8012c54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	f042 0208 	orr.w	r2, r2, #8
 801267a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	f022 0204 	bic.w	r2, r2, #4
 801268a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8012692:	68bb      	ldr	r3, [r7, #8]
 8012694:	691a      	ldr	r2, [r3, #16]
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	430a      	orrs	r2, r1
 801269c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801269e:	e023      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	68b9      	ldr	r1, [r7, #8]
 80126a6:	4618      	mov	r0, r3
 80126a8:	f000 fb38 	bl	8012d1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80126ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80126ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80126cc:	68fb      	ldr	r3, [r7, #12]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	691b      	ldr	r3, [r3, #16]
 80126d6:	021a      	lsls	r2, r3, #8
 80126d8:	68fb      	ldr	r3, [r7, #12]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	430a      	orrs	r2, r1
 80126de:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80126e0:	e002      	b.n	80126e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80126e2:	2301      	movs	r3, #1
 80126e4:	75fb      	strb	r3, [r7, #23]
      break;
 80126e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	2200      	movs	r2, #0
 80126ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80126f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80126f2:	4618      	mov	r0, r3
 80126f4:	3718      	adds	r7, #24
 80126f6:	46bd      	mov	sp, r7
 80126f8:	bd80      	pop	{r7, pc}
 80126fa:	bf00      	nop

080126fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80126fc:	b480      	push	{r7}
 80126fe:	b085      	sub	sp, #20
 8012700:	af00      	add	r7, sp, #0
 8012702:	6078      	str	r0, [r7, #4]
 8012704:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	4a43      	ldr	r2, [pc, #268]	@ (801281c <TIM_Base_SetConfig+0x120>)
 8012710:	4293      	cmp	r3, r2
 8012712:	d013      	beq.n	801273c <TIM_Base_SetConfig+0x40>
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801271a:	d00f      	beq.n	801273c <TIM_Base_SetConfig+0x40>
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	4a40      	ldr	r2, [pc, #256]	@ (8012820 <TIM_Base_SetConfig+0x124>)
 8012720:	4293      	cmp	r3, r2
 8012722:	d00b      	beq.n	801273c <TIM_Base_SetConfig+0x40>
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	4a3f      	ldr	r2, [pc, #252]	@ (8012824 <TIM_Base_SetConfig+0x128>)
 8012728:	4293      	cmp	r3, r2
 801272a:	d007      	beq.n	801273c <TIM_Base_SetConfig+0x40>
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	4a3e      	ldr	r2, [pc, #248]	@ (8012828 <TIM_Base_SetConfig+0x12c>)
 8012730:	4293      	cmp	r3, r2
 8012732:	d003      	beq.n	801273c <TIM_Base_SetConfig+0x40>
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	4a3d      	ldr	r2, [pc, #244]	@ (801282c <TIM_Base_SetConfig+0x130>)
 8012738:	4293      	cmp	r3, r2
 801273a:	d108      	bne.n	801274e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	685b      	ldr	r3, [r3, #4]
 8012748:	68fa      	ldr	r2, [r7, #12]
 801274a:	4313      	orrs	r3, r2
 801274c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	4a32      	ldr	r2, [pc, #200]	@ (801281c <TIM_Base_SetConfig+0x120>)
 8012752:	4293      	cmp	r3, r2
 8012754:	d01f      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801275c:	d01b      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	4a2f      	ldr	r2, [pc, #188]	@ (8012820 <TIM_Base_SetConfig+0x124>)
 8012762:	4293      	cmp	r3, r2
 8012764:	d017      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	4a2e      	ldr	r2, [pc, #184]	@ (8012824 <TIM_Base_SetConfig+0x128>)
 801276a:	4293      	cmp	r3, r2
 801276c:	d013      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	4a2d      	ldr	r2, [pc, #180]	@ (8012828 <TIM_Base_SetConfig+0x12c>)
 8012772:	4293      	cmp	r3, r2
 8012774:	d00f      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	4a2c      	ldr	r2, [pc, #176]	@ (801282c <TIM_Base_SetConfig+0x130>)
 801277a:	4293      	cmp	r3, r2
 801277c:	d00b      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	4a2b      	ldr	r2, [pc, #172]	@ (8012830 <TIM_Base_SetConfig+0x134>)
 8012782:	4293      	cmp	r3, r2
 8012784:	d007      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	4a2a      	ldr	r2, [pc, #168]	@ (8012834 <TIM_Base_SetConfig+0x138>)
 801278a:	4293      	cmp	r3, r2
 801278c:	d003      	beq.n	8012796 <TIM_Base_SetConfig+0x9a>
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	4a29      	ldr	r2, [pc, #164]	@ (8012838 <TIM_Base_SetConfig+0x13c>)
 8012792:	4293      	cmp	r3, r2
 8012794:	d108      	bne.n	80127a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801279c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801279e:	683b      	ldr	r3, [r7, #0]
 80127a0:	68db      	ldr	r3, [r3, #12]
 80127a2:	68fa      	ldr	r2, [r7, #12]
 80127a4:	4313      	orrs	r3, r2
 80127a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80127ae:	683b      	ldr	r3, [r7, #0]
 80127b0:	695b      	ldr	r3, [r3, #20]
 80127b2:	4313      	orrs	r3, r2
 80127b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80127b6:	683b      	ldr	r3, [r7, #0]
 80127b8:	689a      	ldr	r2, [r3, #8]
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	681a      	ldr	r2, [r3, #0]
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	4a14      	ldr	r2, [pc, #80]	@ (801281c <TIM_Base_SetConfig+0x120>)
 80127ca:	4293      	cmp	r3, r2
 80127cc:	d00f      	beq.n	80127ee <TIM_Base_SetConfig+0xf2>
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	4a16      	ldr	r2, [pc, #88]	@ (801282c <TIM_Base_SetConfig+0x130>)
 80127d2:	4293      	cmp	r3, r2
 80127d4:	d00b      	beq.n	80127ee <TIM_Base_SetConfig+0xf2>
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	4a15      	ldr	r2, [pc, #84]	@ (8012830 <TIM_Base_SetConfig+0x134>)
 80127da:	4293      	cmp	r3, r2
 80127dc:	d007      	beq.n	80127ee <TIM_Base_SetConfig+0xf2>
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	4a14      	ldr	r2, [pc, #80]	@ (8012834 <TIM_Base_SetConfig+0x138>)
 80127e2:	4293      	cmp	r3, r2
 80127e4:	d003      	beq.n	80127ee <TIM_Base_SetConfig+0xf2>
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	4a13      	ldr	r2, [pc, #76]	@ (8012838 <TIM_Base_SetConfig+0x13c>)
 80127ea:	4293      	cmp	r3, r2
 80127ec:	d103      	bne.n	80127f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80127ee:	683b      	ldr	r3, [r7, #0]
 80127f0:	691a      	ldr	r2, [r3, #16]
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	f043 0204 	orr.w	r2, r3, #4
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2201      	movs	r2, #1
 8012806:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	68fa      	ldr	r2, [r7, #12]
 801280c:	601a      	str	r2, [r3, #0]
}
 801280e:	bf00      	nop
 8012810:	3714      	adds	r7, #20
 8012812:	46bd      	mov	sp, r7
 8012814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012818:	4770      	bx	lr
 801281a:	bf00      	nop
 801281c:	40010000 	.word	0x40010000
 8012820:	40000400 	.word	0x40000400
 8012824:	40000800 	.word	0x40000800
 8012828:	40000c00 	.word	0x40000c00
 801282c:	40010400 	.word	0x40010400
 8012830:	40014000 	.word	0x40014000
 8012834:	40014400 	.word	0x40014400
 8012838:	40014800 	.word	0x40014800

0801283c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801283c:	b480      	push	{r7}
 801283e:	b087      	sub	sp, #28
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
 8012844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	6a1b      	ldr	r3, [r3, #32]
 801284a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	6a1b      	ldr	r3, [r3, #32]
 8012850:	f023 0201 	bic.w	r2, r3, #1
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	685b      	ldr	r3, [r3, #4]
 801285c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	699b      	ldr	r3, [r3, #24]
 8012862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012864:	68fa      	ldr	r2, [r7, #12]
 8012866:	4b37      	ldr	r3, [pc, #220]	@ (8012944 <TIM_OC1_SetConfig+0x108>)
 8012868:	4013      	ands	r3, r2
 801286a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	f023 0303 	bic.w	r3, r3, #3
 8012872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012874:	683b      	ldr	r3, [r7, #0]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	68fa      	ldr	r2, [r7, #12]
 801287a:	4313      	orrs	r3, r2
 801287c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801287e:	697b      	ldr	r3, [r7, #20]
 8012880:	f023 0302 	bic.w	r3, r3, #2
 8012884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012886:	683b      	ldr	r3, [r7, #0]
 8012888:	689b      	ldr	r3, [r3, #8]
 801288a:	697a      	ldr	r2, [r7, #20]
 801288c:	4313      	orrs	r3, r2
 801288e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	4a2d      	ldr	r2, [pc, #180]	@ (8012948 <TIM_OC1_SetConfig+0x10c>)
 8012894:	4293      	cmp	r3, r2
 8012896:	d00f      	beq.n	80128b8 <TIM_OC1_SetConfig+0x7c>
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	4a2c      	ldr	r2, [pc, #176]	@ (801294c <TIM_OC1_SetConfig+0x110>)
 801289c:	4293      	cmp	r3, r2
 801289e:	d00b      	beq.n	80128b8 <TIM_OC1_SetConfig+0x7c>
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	4a2b      	ldr	r2, [pc, #172]	@ (8012950 <TIM_OC1_SetConfig+0x114>)
 80128a4:	4293      	cmp	r3, r2
 80128a6:	d007      	beq.n	80128b8 <TIM_OC1_SetConfig+0x7c>
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	4a2a      	ldr	r2, [pc, #168]	@ (8012954 <TIM_OC1_SetConfig+0x118>)
 80128ac:	4293      	cmp	r3, r2
 80128ae:	d003      	beq.n	80128b8 <TIM_OC1_SetConfig+0x7c>
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	4a29      	ldr	r2, [pc, #164]	@ (8012958 <TIM_OC1_SetConfig+0x11c>)
 80128b4:	4293      	cmp	r3, r2
 80128b6:	d10c      	bne.n	80128d2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80128b8:	697b      	ldr	r3, [r7, #20]
 80128ba:	f023 0308 	bic.w	r3, r3, #8
 80128be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80128c0:	683b      	ldr	r3, [r7, #0]
 80128c2:	68db      	ldr	r3, [r3, #12]
 80128c4:	697a      	ldr	r2, [r7, #20]
 80128c6:	4313      	orrs	r3, r2
 80128c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80128ca:	697b      	ldr	r3, [r7, #20]
 80128cc:	f023 0304 	bic.w	r3, r3, #4
 80128d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	4a1c      	ldr	r2, [pc, #112]	@ (8012948 <TIM_OC1_SetConfig+0x10c>)
 80128d6:	4293      	cmp	r3, r2
 80128d8:	d00f      	beq.n	80128fa <TIM_OC1_SetConfig+0xbe>
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	4a1b      	ldr	r2, [pc, #108]	@ (801294c <TIM_OC1_SetConfig+0x110>)
 80128de:	4293      	cmp	r3, r2
 80128e0:	d00b      	beq.n	80128fa <TIM_OC1_SetConfig+0xbe>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	4a1a      	ldr	r2, [pc, #104]	@ (8012950 <TIM_OC1_SetConfig+0x114>)
 80128e6:	4293      	cmp	r3, r2
 80128e8:	d007      	beq.n	80128fa <TIM_OC1_SetConfig+0xbe>
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	4a19      	ldr	r2, [pc, #100]	@ (8012954 <TIM_OC1_SetConfig+0x118>)
 80128ee:	4293      	cmp	r3, r2
 80128f0:	d003      	beq.n	80128fa <TIM_OC1_SetConfig+0xbe>
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	4a18      	ldr	r2, [pc, #96]	@ (8012958 <TIM_OC1_SetConfig+0x11c>)
 80128f6:	4293      	cmp	r3, r2
 80128f8:	d111      	bne.n	801291e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80128fa:	693b      	ldr	r3, [r7, #16]
 80128fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012902:	693b      	ldr	r3, [r7, #16]
 8012904:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801290a:	683b      	ldr	r3, [r7, #0]
 801290c:	695b      	ldr	r3, [r3, #20]
 801290e:	693a      	ldr	r2, [r7, #16]
 8012910:	4313      	orrs	r3, r2
 8012912:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012914:	683b      	ldr	r3, [r7, #0]
 8012916:	699b      	ldr	r3, [r3, #24]
 8012918:	693a      	ldr	r2, [r7, #16]
 801291a:	4313      	orrs	r3, r2
 801291c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	693a      	ldr	r2, [r7, #16]
 8012922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	68fa      	ldr	r2, [r7, #12]
 8012928:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	685a      	ldr	r2, [r3, #4]
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	697a      	ldr	r2, [r7, #20]
 8012936:	621a      	str	r2, [r3, #32]
}
 8012938:	bf00      	nop
 801293a:	371c      	adds	r7, #28
 801293c:	46bd      	mov	sp, r7
 801293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012942:	4770      	bx	lr
 8012944:	fffeff8f 	.word	0xfffeff8f
 8012948:	40010000 	.word	0x40010000
 801294c:	40010400 	.word	0x40010400
 8012950:	40014000 	.word	0x40014000
 8012954:	40014400 	.word	0x40014400
 8012958:	40014800 	.word	0x40014800

0801295c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801295c:	b480      	push	{r7}
 801295e:	b087      	sub	sp, #28
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
 8012964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	6a1b      	ldr	r3, [r3, #32]
 801296a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	6a1b      	ldr	r3, [r3, #32]
 8012970:	f023 0210 	bic.w	r2, r3, #16
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	685b      	ldr	r3, [r3, #4]
 801297c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	699b      	ldr	r3, [r3, #24]
 8012982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012984:	68fa      	ldr	r2, [r7, #12]
 8012986:	4b34      	ldr	r3, [pc, #208]	@ (8012a58 <TIM_OC2_SetConfig+0xfc>)
 8012988:	4013      	ands	r3, r2
 801298a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	021b      	lsls	r3, r3, #8
 801299a:	68fa      	ldr	r2, [r7, #12]
 801299c:	4313      	orrs	r3, r2
 801299e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80129a0:	697b      	ldr	r3, [r7, #20]
 80129a2:	f023 0320 	bic.w	r3, r3, #32
 80129a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	689b      	ldr	r3, [r3, #8]
 80129ac:	011b      	lsls	r3, r3, #4
 80129ae:	697a      	ldr	r2, [r7, #20]
 80129b0:	4313      	orrs	r3, r2
 80129b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	4a29      	ldr	r2, [pc, #164]	@ (8012a5c <TIM_OC2_SetConfig+0x100>)
 80129b8:	4293      	cmp	r3, r2
 80129ba:	d003      	beq.n	80129c4 <TIM_OC2_SetConfig+0x68>
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	4a28      	ldr	r2, [pc, #160]	@ (8012a60 <TIM_OC2_SetConfig+0x104>)
 80129c0:	4293      	cmp	r3, r2
 80129c2:	d10d      	bne.n	80129e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80129c4:	697b      	ldr	r3, [r7, #20]
 80129c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80129ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80129cc:	683b      	ldr	r3, [r7, #0]
 80129ce:	68db      	ldr	r3, [r3, #12]
 80129d0:	011b      	lsls	r3, r3, #4
 80129d2:	697a      	ldr	r2, [r7, #20]
 80129d4:	4313      	orrs	r3, r2
 80129d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80129de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	4a1e      	ldr	r2, [pc, #120]	@ (8012a5c <TIM_OC2_SetConfig+0x100>)
 80129e4:	4293      	cmp	r3, r2
 80129e6:	d00f      	beq.n	8012a08 <TIM_OC2_SetConfig+0xac>
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	4a1d      	ldr	r2, [pc, #116]	@ (8012a60 <TIM_OC2_SetConfig+0x104>)
 80129ec:	4293      	cmp	r3, r2
 80129ee:	d00b      	beq.n	8012a08 <TIM_OC2_SetConfig+0xac>
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	4a1c      	ldr	r2, [pc, #112]	@ (8012a64 <TIM_OC2_SetConfig+0x108>)
 80129f4:	4293      	cmp	r3, r2
 80129f6:	d007      	beq.n	8012a08 <TIM_OC2_SetConfig+0xac>
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	4a1b      	ldr	r2, [pc, #108]	@ (8012a68 <TIM_OC2_SetConfig+0x10c>)
 80129fc:	4293      	cmp	r3, r2
 80129fe:	d003      	beq.n	8012a08 <TIM_OC2_SetConfig+0xac>
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	4a1a      	ldr	r2, [pc, #104]	@ (8012a6c <TIM_OC2_SetConfig+0x110>)
 8012a04:	4293      	cmp	r3, r2
 8012a06:	d113      	bne.n	8012a30 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012a08:	693b      	ldr	r3, [r7, #16]
 8012a0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012a0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012a16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012a18:	683b      	ldr	r3, [r7, #0]
 8012a1a:	695b      	ldr	r3, [r3, #20]
 8012a1c:	009b      	lsls	r3, r3, #2
 8012a1e:	693a      	ldr	r2, [r7, #16]
 8012a20:	4313      	orrs	r3, r2
 8012a22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	699b      	ldr	r3, [r3, #24]
 8012a28:	009b      	lsls	r3, r3, #2
 8012a2a:	693a      	ldr	r2, [r7, #16]
 8012a2c:	4313      	orrs	r3, r2
 8012a2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	693a      	ldr	r2, [r7, #16]
 8012a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	68fa      	ldr	r2, [r7, #12]
 8012a3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012a3c:	683b      	ldr	r3, [r7, #0]
 8012a3e:	685a      	ldr	r2, [r3, #4]
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	697a      	ldr	r2, [r7, #20]
 8012a48:	621a      	str	r2, [r3, #32]
}
 8012a4a:	bf00      	nop
 8012a4c:	371c      	adds	r7, #28
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a54:	4770      	bx	lr
 8012a56:	bf00      	nop
 8012a58:	feff8fff 	.word	0xfeff8fff
 8012a5c:	40010000 	.word	0x40010000
 8012a60:	40010400 	.word	0x40010400
 8012a64:	40014000 	.word	0x40014000
 8012a68:	40014400 	.word	0x40014400
 8012a6c:	40014800 	.word	0x40014800

08012a70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012a70:	b480      	push	{r7}
 8012a72:	b087      	sub	sp, #28
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	6078      	str	r0, [r7, #4]
 8012a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	6a1b      	ldr	r3, [r3, #32]
 8012a7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	6a1b      	ldr	r3, [r3, #32]
 8012a84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	685b      	ldr	r3, [r3, #4]
 8012a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	69db      	ldr	r3, [r3, #28]
 8012a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012a98:	68fa      	ldr	r2, [r7, #12]
 8012a9a:	4b33      	ldr	r3, [pc, #204]	@ (8012b68 <TIM_OC3_SetConfig+0xf8>)
 8012a9c:	4013      	ands	r3, r2
 8012a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f023 0303 	bic.w	r3, r3, #3
 8012aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012aa8:	683b      	ldr	r3, [r7, #0]
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	68fa      	ldr	r2, [r7, #12]
 8012aae:	4313      	orrs	r3, r2
 8012ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012ab2:	697b      	ldr	r3, [r7, #20]
 8012ab4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012aba:	683b      	ldr	r3, [r7, #0]
 8012abc:	689b      	ldr	r3, [r3, #8]
 8012abe:	021b      	lsls	r3, r3, #8
 8012ac0:	697a      	ldr	r2, [r7, #20]
 8012ac2:	4313      	orrs	r3, r2
 8012ac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	4a28      	ldr	r2, [pc, #160]	@ (8012b6c <TIM_OC3_SetConfig+0xfc>)
 8012aca:	4293      	cmp	r3, r2
 8012acc:	d003      	beq.n	8012ad6 <TIM_OC3_SetConfig+0x66>
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	4a27      	ldr	r2, [pc, #156]	@ (8012b70 <TIM_OC3_SetConfig+0x100>)
 8012ad2:	4293      	cmp	r3, r2
 8012ad4:	d10d      	bne.n	8012af2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012ad6:	697b      	ldr	r3, [r7, #20]
 8012ad8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012adc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012ade:	683b      	ldr	r3, [r7, #0]
 8012ae0:	68db      	ldr	r3, [r3, #12]
 8012ae2:	021b      	lsls	r3, r3, #8
 8012ae4:	697a      	ldr	r2, [r7, #20]
 8012ae6:	4313      	orrs	r3, r2
 8012ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012aea:	697b      	ldr	r3, [r7, #20]
 8012aec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	4a1d      	ldr	r2, [pc, #116]	@ (8012b6c <TIM_OC3_SetConfig+0xfc>)
 8012af6:	4293      	cmp	r3, r2
 8012af8:	d00f      	beq.n	8012b1a <TIM_OC3_SetConfig+0xaa>
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	4a1c      	ldr	r2, [pc, #112]	@ (8012b70 <TIM_OC3_SetConfig+0x100>)
 8012afe:	4293      	cmp	r3, r2
 8012b00:	d00b      	beq.n	8012b1a <TIM_OC3_SetConfig+0xaa>
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	4a1b      	ldr	r2, [pc, #108]	@ (8012b74 <TIM_OC3_SetConfig+0x104>)
 8012b06:	4293      	cmp	r3, r2
 8012b08:	d007      	beq.n	8012b1a <TIM_OC3_SetConfig+0xaa>
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8012b78 <TIM_OC3_SetConfig+0x108>)
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	d003      	beq.n	8012b1a <TIM_OC3_SetConfig+0xaa>
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	4a19      	ldr	r2, [pc, #100]	@ (8012b7c <TIM_OC3_SetConfig+0x10c>)
 8012b16:	4293      	cmp	r3, r2
 8012b18:	d113      	bne.n	8012b42 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012b1a:	693b      	ldr	r3, [r7, #16]
 8012b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012b22:	693b      	ldr	r3, [r7, #16]
 8012b24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	695b      	ldr	r3, [r3, #20]
 8012b2e:	011b      	lsls	r3, r3, #4
 8012b30:	693a      	ldr	r2, [r7, #16]
 8012b32:	4313      	orrs	r3, r2
 8012b34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012b36:	683b      	ldr	r3, [r7, #0]
 8012b38:	699b      	ldr	r3, [r3, #24]
 8012b3a:	011b      	lsls	r3, r3, #4
 8012b3c:	693a      	ldr	r2, [r7, #16]
 8012b3e:	4313      	orrs	r3, r2
 8012b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	693a      	ldr	r2, [r7, #16]
 8012b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	68fa      	ldr	r2, [r7, #12]
 8012b4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	685a      	ldr	r2, [r3, #4]
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	697a      	ldr	r2, [r7, #20]
 8012b5a:	621a      	str	r2, [r3, #32]
}
 8012b5c:	bf00      	nop
 8012b5e:	371c      	adds	r7, #28
 8012b60:	46bd      	mov	sp, r7
 8012b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b66:	4770      	bx	lr
 8012b68:	fffeff8f 	.word	0xfffeff8f
 8012b6c:	40010000 	.word	0x40010000
 8012b70:	40010400 	.word	0x40010400
 8012b74:	40014000 	.word	0x40014000
 8012b78:	40014400 	.word	0x40014400
 8012b7c:	40014800 	.word	0x40014800

08012b80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b80:	b480      	push	{r7}
 8012b82:	b087      	sub	sp, #28
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
 8012b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	6a1b      	ldr	r3, [r3, #32]
 8012b8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	6a1b      	ldr	r3, [r3, #32]
 8012b94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	685b      	ldr	r3, [r3, #4]
 8012ba0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	69db      	ldr	r3, [r3, #28]
 8012ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012ba8:	68fa      	ldr	r2, [r7, #12]
 8012baa:	4b24      	ldr	r3, [pc, #144]	@ (8012c3c <TIM_OC4_SetConfig+0xbc>)
 8012bac:	4013      	ands	r3, r2
 8012bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012bb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012bb8:	683b      	ldr	r3, [r7, #0]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	021b      	lsls	r3, r3, #8
 8012bbe:	68fa      	ldr	r2, [r7, #12]
 8012bc0:	4313      	orrs	r3, r2
 8012bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012bc4:	693b      	ldr	r3, [r7, #16]
 8012bc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012bcc:	683b      	ldr	r3, [r7, #0]
 8012bce:	689b      	ldr	r3, [r3, #8]
 8012bd0:	031b      	lsls	r3, r3, #12
 8012bd2:	693a      	ldr	r2, [r7, #16]
 8012bd4:	4313      	orrs	r3, r2
 8012bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	4a19      	ldr	r2, [pc, #100]	@ (8012c40 <TIM_OC4_SetConfig+0xc0>)
 8012bdc:	4293      	cmp	r3, r2
 8012bde:	d00f      	beq.n	8012c00 <TIM_OC4_SetConfig+0x80>
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	4a18      	ldr	r2, [pc, #96]	@ (8012c44 <TIM_OC4_SetConfig+0xc4>)
 8012be4:	4293      	cmp	r3, r2
 8012be6:	d00b      	beq.n	8012c00 <TIM_OC4_SetConfig+0x80>
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	4a17      	ldr	r2, [pc, #92]	@ (8012c48 <TIM_OC4_SetConfig+0xc8>)
 8012bec:	4293      	cmp	r3, r2
 8012bee:	d007      	beq.n	8012c00 <TIM_OC4_SetConfig+0x80>
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	4a16      	ldr	r2, [pc, #88]	@ (8012c4c <TIM_OC4_SetConfig+0xcc>)
 8012bf4:	4293      	cmp	r3, r2
 8012bf6:	d003      	beq.n	8012c00 <TIM_OC4_SetConfig+0x80>
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	4a15      	ldr	r2, [pc, #84]	@ (8012c50 <TIM_OC4_SetConfig+0xd0>)
 8012bfc:	4293      	cmp	r3, r2
 8012bfe:	d109      	bne.n	8012c14 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012c00:	697b      	ldr	r3, [r7, #20]
 8012c02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012c08:	683b      	ldr	r3, [r7, #0]
 8012c0a:	695b      	ldr	r3, [r3, #20]
 8012c0c:	019b      	lsls	r3, r3, #6
 8012c0e:	697a      	ldr	r2, [r7, #20]
 8012c10:	4313      	orrs	r3, r2
 8012c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	697a      	ldr	r2, [r7, #20]
 8012c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	68fa      	ldr	r2, [r7, #12]
 8012c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012c20:	683b      	ldr	r3, [r7, #0]
 8012c22:	685a      	ldr	r2, [r3, #4]
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	693a      	ldr	r2, [r7, #16]
 8012c2c:	621a      	str	r2, [r3, #32]
}
 8012c2e:	bf00      	nop
 8012c30:	371c      	adds	r7, #28
 8012c32:	46bd      	mov	sp, r7
 8012c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c38:	4770      	bx	lr
 8012c3a:	bf00      	nop
 8012c3c:	feff8fff 	.word	0xfeff8fff
 8012c40:	40010000 	.word	0x40010000
 8012c44:	40010400 	.word	0x40010400
 8012c48:	40014000 	.word	0x40014000
 8012c4c:	40014400 	.word	0x40014400
 8012c50:	40014800 	.word	0x40014800

08012c54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012c54:	b480      	push	{r7}
 8012c56:	b087      	sub	sp, #28
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	6078      	str	r0, [r7, #4]
 8012c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	6a1b      	ldr	r3, [r3, #32]
 8012c62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	6a1b      	ldr	r3, [r3, #32]
 8012c68:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	685b      	ldr	r3, [r3, #4]
 8012c74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012c7c:	68fa      	ldr	r2, [r7, #12]
 8012c7e:	4b21      	ldr	r3, [pc, #132]	@ (8012d04 <TIM_OC5_SetConfig+0xb0>)
 8012c80:	4013      	ands	r3, r2
 8012c82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012c84:	683b      	ldr	r3, [r7, #0]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	68fa      	ldr	r2, [r7, #12]
 8012c8a:	4313      	orrs	r3, r2
 8012c8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012c8e:	693b      	ldr	r3, [r7, #16]
 8012c90:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012c94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012c96:	683b      	ldr	r3, [r7, #0]
 8012c98:	689b      	ldr	r3, [r3, #8]
 8012c9a:	041b      	lsls	r3, r3, #16
 8012c9c:	693a      	ldr	r2, [r7, #16]
 8012c9e:	4313      	orrs	r3, r2
 8012ca0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	4a18      	ldr	r2, [pc, #96]	@ (8012d08 <TIM_OC5_SetConfig+0xb4>)
 8012ca6:	4293      	cmp	r3, r2
 8012ca8:	d00f      	beq.n	8012cca <TIM_OC5_SetConfig+0x76>
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	4a17      	ldr	r2, [pc, #92]	@ (8012d0c <TIM_OC5_SetConfig+0xb8>)
 8012cae:	4293      	cmp	r3, r2
 8012cb0:	d00b      	beq.n	8012cca <TIM_OC5_SetConfig+0x76>
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	4a16      	ldr	r2, [pc, #88]	@ (8012d10 <TIM_OC5_SetConfig+0xbc>)
 8012cb6:	4293      	cmp	r3, r2
 8012cb8:	d007      	beq.n	8012cca <TIM_OC5_SetConfig+0x76>
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	4a15      	ldr	r2, [pc, #84]	@ (8012d14 <TIM_OC5_SetConfig+0xc0>)
 8012cbe:	4293      	cmp	r3, r2
 8012cc0:	d003      	beq.n	8012cca <TIM_OC5_SetConfig+0x76>
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	4a14      	ldr	r2, [pc, #80]	@ (8012d18 <TIM_OC5_SetConfig+0xc4>)
 8012cc6:	4293      	cmp	r3, r2
 8012cc8:	d109      	bne.n	8012cde <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012cca:	697b      	ldr	r3, [r7, #20]
 8012ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	695b      	ldr	r3, [r3, #20]
 8012cd6:	021b      	lsls	r3, r3, #8
 8012cd8:	697a      	ldr	r2, [r7, #20]
 8012cda:	4313      	orrs	r3, r2
 8012cdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	697a      	ldr	r2, [r7, #20]
 8012ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	68fa      	ldr	r2, [r7, #12]
 8012ce8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012cea:	683b      	ldr	r3, [r7, #0]
 8012cec:	685a      	ldr	r2, [r3, #4]
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	693a      	ldr	r2, [r7, #16]
 8012cf6:	621a      	str	r2, [r3, #32]
}
 8012cf8:	bf00      	nop
 8012cfa:	371c      	adds	r7, #28
 8012cfc:	46bd      	mov	sp, r7
 8012cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d02:	4770      	bx	lr
 8012d04:	fffeff8f 	.word	0xfffeff8f
 8012d08:	40010000 	.word	0x40010000
 8012d0c:	40010400 	.word	0x40010400
 8012d10:	40014000 	.word	0x40014000
 8012d14:	40014400 	.word	0x40014400
 8012d18:	40014800 	.word	0x40014800

08012d1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012d1c:	b480      	push	{r7}
 8012d1e:	b087      	sub	sp, #28
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
 8012d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	6a1b      	ldr	r3, [r3, #32]
 8012d2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6a1b      	ldr	r3, [r3, #32]
 8012d30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	685b      	ldr	r3, [r3, #4]
 8012d3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012d44:	68fa      	ldr	r2, [r7, #12]
 8012d46:	4b22      	ldr	r3, [pc, #136]	@ (8012dd0 <TIM_OC6_SetConfig+0xb4>)
 8012d48:	4013      	ands	r3, r2
 8012d4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012d4c:	683b      	ldr	r3, [r7, #0]
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	021b      	lsls	r3, r3, #8
 8012d52:	68fa      	ldr	r2, [r7, #12]
 8012d54:	4313      	orrs	r3, r2
 8012d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012d58:	693b      	ldr	r3, [r7, #16]
 8012d5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012d60:	683b      	ldr	r3, [r7, #0]
 8012d62:	689b      	ldr	r3, [r3, #8]
 8012d64:	051b      	lsls	r3, r3, #20
 8012d66:	693a      	ldr	r2, [r7, #16]
 8012d68:	4313      	orrs	r3, r2
 8012d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	4a19      	ldr	r2, [pc, #100]	@ (8012dd4 <TIM_OC6_SetConfig+0xb8>)
 8012d70:	4293      	cmp	r3, r2
 8012d72:	d00f      	beq.n	8012d94 <TIM_OC6_SetConfig+0x78>
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	4a18      	ldr	r2, [pc, #96]	@ (8012dd8 <TIM_OC6_SetConfig+0xbc>)
 8012d78:	4293      	cmp	r3, r2
 8012d7a:	d00b      	beq.n	8012d94 <TIM_OC6_SetConfig+0x78>
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	4a17      	ldr	r2, [pc, #92]	@ (8012ddc <TIM_OC6_SetConfig+0xc0>)
 8012d80:	4293      	cmp	r3, r2
 8012d82:	d007      	beq.n	8012d94 <TIM_OC6_SetConfig+0x78>
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	4a16      	ldr	r2, [pc, #88]	@ (8012de0 <TIM_OC6_SetConfig+0xc4>)
 8012d88:	4293      	cmp	r3, r2
 8012d8a:	d003      	beq.n	8012d94 <TIM_OC6_SetConfig+0x78>
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	4a15      	ldr	r2, [pc, #84]	@ (8012de4 <TIM_OC6_SetConfig+0xc8>)
 8012d90:	4293      	cmp	r3, r2
 8012d92:	d109      	bne.n	8012da8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8012d9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8012d9c:	683b      	ldr	r3, [r7, #0]
 8012d9e:	695b      	ldr	r3, [r3, #20]
 8012da0:	029b      	lsls	r3, r3, #10
 8012da2:	697a      	ldr	r2, [r7, #20]
 8012da4:	4313      	orrs	r3, r2
 8012da6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	697a      	ldr	r2, [r7, #20]
 8012dac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	68fa      	ldr	r2, [r7, #12]
 8012db2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8012db4:	683b      	ldr	r3, [r7, #0]
 8012db6:	685a      	ldr	r2, [r3, #4]
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	693a      	ldr	r2, [r7, #16]
 8012dc0:	621a      	str	r2, [r3, #32]
}
 8012dc2:	bf00      	nop
 8012dc4:	371c      	adds	r7, #28
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dcc:	4770      	bx	lr
 8012dce:	bf00      	nop
 8012dd0:	feff8fff 	.word	0xfeff8fff
 8012dd4:	40010000 	.word	0x40010000
 8012dd8:	40010400 	.word	0x40010400
 8012ddc:	40014000 	.word	0x40014000
 8012de0:	40014400 	.word	0x40014400
 8012de4:	40014800 	.word	0x40014800

08012de8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012de8:	b480      	push	{r7}
 8012dea:	b087      	sub	sp, #28
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	60f8      	str	r0, [r7, #12]
 8012df0:	60b9      	str	r1, [r7, #8]
 8012df2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012df4:	68bb      	ldr	r3, [r7, #8]
 8012df6:	f003 031f 	and.w	r3, r3, #31
 8012dfa:	2201      	movs	r2, #1
 8012dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8012e00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	6a1a      	ldr	r2, [r3, #32]
 8012e06:	697b      	ldr	r3, [r7, #20]
 8012e08:	43db      	mvns	r3, r3
 8012e0a:	401a      	ands	r2, r3
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	6a1a      	ldr	r2, [r3, #32]
 8012e14:	68bb      	ldr	r3, [r7, #8]
 8012e16:	f003 031f 	and.w	r3, r3, #31
 8012e1a:	6879      	ldr	r1, [r7, #4]
 8012e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8012e20:	431a      	orrs	r2, r3
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	621a      	str	r2, [r3, #32]
}
 8012e26:	bf00      	nop
 8012e28:	371c      	adds	r7, #28
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e30:	4770      	bx	lr
	...

08012e34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012e34:	b480      	push	{r7}
 8012e36:	b085      	sub	sp, #20
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
 8012e3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012e44:	2b01      	cmp	r3, #1
 8012e46:	d101      	bne.n	8012e4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012e48:	2302      	movs	r3, #2
 8012e4a:	e06d      	b.n	8012f28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	2201      	movs	r2, #1
 8012e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	2202      	movs	r2, #2
 8012e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	685b      	ldr	r3, [r3, #4]
 8012e62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	689b      	ldr	r3, [r3, #8]
 8012e6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	4a30      	ldr	r2, [pc, #192]	@ (8012f34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012e72:	4293      	cmp	r3, r2
 8012e74:	d004      	beq.n	8012e80 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8012f38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012e7c:	4293      	cmp	r3, r2
 8012e7e:	d108      	bne.n	8012e92 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012e80:	68fb      	ldr	r3, [r7, #12]
 8012e82:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8012e86:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	685b      	ldr	r3, [r3, #4]
 8012e8c:	68fa      	ldr	r2, [r7, #12]
 8012e8e:	4313      	orrs	r3, r2
 8012e90:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012e92:	68fb      	ldr	r3, [r7, #12]
 8012e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012e98:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012e9a:	683b      	ldr	r3, [r7, #0]
 8012e9c:	681b      	ldr	r3, [r3, #0]
 8012e9e:	68fa      	ldr	r2, [r7, #12]
 8012ea0:	4313      	orrs	r3, r2
 8012ea2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	68fa      	ldr	r2, [r7, #12]
 8012eaa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	4a20      	ldr	r2, [pc, #128]	@ (8012f34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012eb2:	4293      	cmp	r3, r2
 8012eb4:	d022      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012ebe:	d01d      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8012f3c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8012ec6:	4293      	cmp	r3, r2
 8012ec8:	d018      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	4a1c      	ldr	r2, [pc, #112]	@ (8012f40 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8012ed0:	4293      	cmp	r3, r2
 8012ed2:	d013      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8012f44 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8012eda:	4293      	cmp	r3, r2
 8012edc:	d00e      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	4a15      	ldr	r2, [pc, #84]	@ (8012f38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012ee4:	4293      	cmp	r3, r2
 8012ee6:	d009      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	4a16      	ldr	r2, [pc, #88]	@ (8012f48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8012eee:	4293      	cmp	r3, r2
 8012ef0:	d004      	beq.n	8012efc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	4a15      	ldr	r2, [pc, #84]	@ (8012f4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8012ef8:	4293      	cmp	r3, r2
 8012efa:	d10c      	bne.n	8012f16 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012efc:	68bb      	ldr	r3, [r7, #8]
 8012efe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012f02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	689b      	ldr	r3, [r3, #8]
 8012f08:	68ba      	ldr	r2, [r7, #8]
 8012f0a:	4313      	orrs	r3, r2
 8012f0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	68ba      	ldr	r2, [r7, #8]
 8012f14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	2201      	movs	r2, #1
 8012f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2200      	movs	r2, #0
 8012f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012f26:	2300      	movs	r3, #0
}
 8012f28:	4618      	mov	r0, r3
 8012f2a:	3714      	adds	r7, #20
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f32:	4770      	bx	lr
 8012f34:	40010000 	.word	0x40010000
 8012f38:	40010400 	.word	0x40010400
 8012f3c:	40000400 	.word	0x40000400
 8012f40:	40000800 	.word	0x40000800
 8012f44:	40000c00 	.word	0x40000c00
 8012f48:	40001800 	.word	0x40001800
 8012f4c:	40014000 	.word	0x40014000

08012f50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012f50:	b580      	push	{r7, lr}
 8012f52:	b082      	sub	sp, #8
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d101      	bne.n	8012f62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012f5e:	2301      	movs	r3, #1
 8012f60:	e042      	b.n	8012fe8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d106      	bne.n	8012f7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	2200      	movs	r2, #0
 8012f70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	f7f3 f847 	bl	8006008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	2224      	movs	r2, #36	@ 0x24
 8012f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	681b      	ldr	r3, [r3, #0]
 8012f8c:	f022 0201 	bic.w	r2, r2, #1
 8012f90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d002      	beq.n	8012fa0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8012f9a:	6878      	ldr	r0, [r7, #4]
 8012f9c:	f001 fb0c 	bl	80145b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012fa0:	6878      	ldr	r0, [r7, #4]
 8012fa2:	f000 fda1 	bl	8013ae8 <UART_SetConfig>
 8012fa6:	4603      	mov	r3, r0
 8012fa8:	2b01      	cmp	r3, #1
 8012faa:	d101      	bne.n	8012fb0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8012fac:	2301      	movs	r3, #1
 8012fae:	e01b      	b.n	8012fe8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	685a      	ldr	r2, [r3, #4]
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012fbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	689a      	ldr	r2, [r3, #8]
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012fce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	681a      	ldr	r2, [r3, #0]
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	f042 0201 	orr.w	r2, r2, #1
 8012fde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012fe0:	6878      	ldr	r0, [r7, #4]
 8012fe2:	f001 fb8b 	bl	80146fc <UART_CheckIdleState>
 8012fe6:	4603      	mov	r3, r0
}
 8012fe8:	4618      	mov	r0, r3
 8012fea:	3708      	adds	r7, #8
 8012fec:	46bd      	mov	sp, r7
 8012fee:	bd80      	pop	{r7, pc}

08012ff0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b08a      	sub	sp, #40	@ 0x28
 8012ff4:	af02      	add	r7, sp, #8
 8012ff6:	60f8      	str	r0, [r7, #12]
 8012ff8:	60b9      	str	r1, [r7, #8]
 8012ffa:	603b      	str	r3, [r7, #0]
 8012ffc:	4613      	mov	r3, r2
 8012ffe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013006:	2b20      	cmp	r3, #32
 8013008:	d17b      	bne.n	8013102 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801300a:	68bb      	ldr	r3, [r7, #8]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d002      	beq.n	8013016 <HAL_UART_Transmit+0x26>
 8013010:	88fb      	ldrh	r3, [r7, #6]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d101      	bne.n	801301a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8013016:	2301      	movs	r3, #1
 8013018:	e074      	b.n	8013104 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	2200      	movs	r2, #0
 801301e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	2221      	movs	r2, #33	@ 0x21
 8013026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801302a:	f7f4 fb9f 	bl	800776c <HAL_GetTick>
 801302e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	88fa      	ldrh	r2, [r7, #6]
 8013034:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	88fa      	ldrh	r2, [r7, #6]
 801303c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	689b      	ldr	r3, [r3, #8]
 8013044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013048:	d108      	bne.n	801305c <HAL_UART_Transmit+0x6c>
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	691b      	ldr	r3, [r3, #16]
 801304e:	2b00      	cmp	r3, #0
 8013050:	d104      	bne.n	801305c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8013052:	2300      	movs	r3, #0
 8013054:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	61bb      	str	r3, [r7, #24]
 801305a:	e003      	b.n	8013064 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801305c:	68bb      	ldr	r3, [r7, #8]
 801305e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013060:	2300      	movs	r3, #0
 8013062:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8013064:	e030      	b.n	80130c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013066:	683b      	ldr	r3, [r7, #0]
 8013068:	9300      	str	r3, [sp, #0]
 801306a:	697b      	ldr	r3, [r7, #20]
 801306c:	2200      	movs	r2, #0
 801306e:	2180      	movs	r1, #128	@ 0x80
 8013070:	68f8      	ldr	r0, [r7, #12]
 8013072:	f001 fbed 	bl	8014850 <UART_WaitOnFlagUntilTimeout>
 8013076:	4603      	mov	r3, r0
 8013078:	2b00      	cmp	r3, #0
 801307a:	d005      	beq.n	8013088 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	2220      	movs	r2, #32
 8013080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8013084:	2303      	movs	r3, #3
 8013086:	e03d      	b.n	8013104 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d10b      	bne.n	80130a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801308e:	69bb      	ldr	r3, [r7, #24]
 8013090:	881b      	ldrh	r3, [r3, #0]
 8013092:	461a      	mov	r2, r3
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801309c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801309e:	69bb      	ldr	r3, [r7, #24]
 80130a0:	3302      	adds	r3, #2
 80130a2:	61bb      	str	r3, [r7, #24]
 80130a4:	e007      	b.n	80130b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80130a6:	69fb      	ldr	r3, [r7, #28]
 80130a8:	781a      	ldrb	r2, [r3, #0]
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80130b0:	69fb      	ldr	r3, [r7, #28]
 80130b2:	3301      	adds	r3, #1
 80130b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80130bc:	b29b      	uxth	r3, r3
 80130be:	3b01      	subs	r3, #1
 80130c0:	b29a      	uxth	r2, r3
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80130ce:	b29b      	uxth	r3, r3
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d1c8      	bne.n	8013066 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80130d4:	683b      	ldr	r3, [r7, #0]
 80130d6:	9300      	str	r3, [sp, #0]
 80130d8:	697b      	ldr	r3, [r7, #20]
 80130da:	2200      	movs	r2, #0
 80130dc:	2140      	movs	r1, #64	@ 0x40
 80130de:	68f8      	ldr	r0, [r7, #12]
 80130e0:	f001 fbb6 	bl	8014850 <UART_WaitOnFlagUntilTimeout>
 80130e4:	4603      	mov	r3, r0
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d005      	beq.n	80130f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	2220      	movs	r2, #32
 80130ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80130f2:	2303      	movs	r3, #3
 80130f4:	e006      	b.n	8013104 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	2220      	movs	r2, #32
 80130fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80130fe:	2300      	movs	r3, #0
 8013100:	e000      	b.n	8013104 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8013102:	2302      	movs	r3, #2
  }
}
 8013104:	4618      	mov	r0, r3
 8013106:	3720      	adds	r7, #32
 8013108:	46bd      	mov	sp, r7
 801310a:	bd80      	pop	{r7, pc}

0801310c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801310c:	b580      	push	{r7, lr}
 801310e:	b08a      	sub	sp, #40	@ 0x28
 8013110:	af00      	add	r7, sp, #0
 8013112:	60f8      	str	r0, [r7, #12]
 8013114:	60b9      	str	r1, [r7, #8]
 8013116:	4613      	mov	r3, r2
 8013118:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013120:	2b20      	cmp	r3, #32
 8013122:	d137      	bne.n	8013194 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8013124:	68bb      	ldr	r3, [r7, #8]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d002      	beq.n	8013130 <HAL_UART_Receive_IT+0x24>
 801312a:	88fb      	ldrh	r3, [r7, #6]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d101      	bne.n	8013134 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8013130:	2301      	movs	r3, #1
 8013132:	e030      	b.n	8013196 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	2200      	movs	r2, #0
 8013138:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	4a18      	ldr	r2, [pc, #96]	@ (80131a0 <HAL_UART_Receive_IT+0x94>)
 8013140:	4293      	cmp	r3, r2
 8013142:	d01f      	beq.n	8013184 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	685b      	ldr	r3, [r3, #4]
 801314a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801314e:	2b00      	cmp	r3, #0
 8013150:	d018      	beq.n	8013184 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013158:	697b      	ldr	r3, [r7, #20]
 801315a:	e853 3f00 	ldrex	r3, [r3]
 801315e:	613b      	str	r3, [r7, #16]
   return(result);
 8013160:	693b      	ldr	r3, [r7, #16]
 8013162:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8013166:	627b      	str	r3, [r7, #36]	@ 0x24
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	681b      	ldr	r3, [r3, #0]
 801316c:	461a      	mov	r2, r3
 801316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013170:	623b      	str	r3, [r7, #32]
 8013172:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013174:	69f9      	ldr	r1, [r7, #28]
 8013176:	6a3a      	ldr	r2, [r7, #32]
 8013178:	e841 2300 	strex	r3, r2, [r1]
 801317c:	61bb      	str	r3, [r7, #24]
   return(result);
 801317e:	69bb      	ldr	r3, [r7, #24]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d1e6      	bne.n	8013152 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8013184:	88fb      	ldrh	r3, [r7, #6]
 8013186:	461a      	mov	r2, r3
 8013188:	68b9      	ldr	r1, [r7, #8]
 801318a:	68f8      	ldr	r0, [r7, #12]
 801318c:	f001 fbce 	bl	801492c <UART_Start_Receive_IT>
 8013190:	4603      	mov	r3, r0
 8013192:	e000      	b.n	8013196 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013194:	2302      	movs	r3, #2
  }
}
 8013196:	4618      	mov	r0, r3
 8013198:	3728      	adds	r7, #40	@ 0x28
 801319a:	46bd      	mov	sp, r7
 801319c:	bd80      	pop	{r7, pc}
 801319e:	bf00      	nop
 80131a0:	58000c00 	.word	0x58000c00

080131a4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80131a4:	b580      	push	{r7, lr}
 80131a6:	b09a      	sub	sp, #104	@ 0x68
 80131a8:	af00      	add	r7, sp, #0
 80131aa:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80131b4:	e853 3f00 	ldrex	r3, [r3]
 80131b8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80131ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80131bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80131c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	461a      	mov	r2, r3
 80131c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80131ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80131cc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80131d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80131d2:	e841 2300 	strex	r3, r2, [r1]
 80131d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80131d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d1e6      	bne.n	80131ac <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	3308      	adds	r3, #8
 80131e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80131e8:	e853 3f00 	ldrex	r3, [r3]
 80131ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80131ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80131f0:	4b46      	ldr	r3, [pc, #280]	@ (801330c <HAL_UART_AbortReceive+0x168>)
 80131f2:	4013      	ands	r3, r2
 80131f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	3308      	adds	r3, #8
 80131fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80131fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8013200:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013202:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013206:	e841 2300 	strex	r3, r2, [r1]
 801320a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801320c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801320e:	2b00      	cmp	r3, #0
 8013210:	d1e5      	bne.n	80131de <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013216:	2b01      	cmp	r3, #1
 8013218:	d118      	bne.n	801324c <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013220:	6a3b      	ldr	r3, [r7, #32]
 8013222:	e853 3f00 	ldrex	r3, [r3]
 8013226:	61fb      	str	r3, [r7, #28]
   return(result);
 8013228:	69fb      	ldr	r3, [r7, #28]
 801322a:	f023 0310 	bic.w	r3, r3, #16
 801322e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	461a      	mov	r2, r3
 8013236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013238:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801323a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801323c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801323e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013240:	e841 2300 	strex	r3, r2, [r1]
 8013244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013248:	2b00      	cmp	r3, #0
 801324a:	d1e6      	bne.n	801321a <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	689b      	ldr	r3, [r3, #8]
 8013252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013256:	2b40      	cmp	r3, #64	@ 0x40
 8013258:	d13b      	bne.n	80132d2 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	3308      	adds	r3, #8
 8013260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	e853 3f00 	ldrex	r3, [r3]
 8013268:	60bb      	str	r3, [r7, #8]
   return(result);
 801326a:	68bb      	ldr	r3, [r7, #8]
 801326c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013270:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	3308      	adds	r3, #8
 8013278:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801327a:	61ba      	str	r2, [r7, #24]
 801327c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801327e:	6979      	ldr	r1, [r7, #20]
 8013280:	69ba      	ldr	r2, [r7, #24]
 8013282:	e841 2300 	strex	r3, r2, [r1]
 8013286:	613b      	str	r3, [r7, #16]
   return(result);
 8013288:	693b      	ldr	r3, [r7, #16]
 801328a:	2b00      	cmp	r3, #0
 801328c:	d1e5      	bne.n	801325a <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013294:	2b00      	cmp	r3, #0
 8013296:	d01c      	beq.n	80132d2 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801329e:	2200      	movs	r2, #0
 80132a0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132a8:	4618      	mov	r0, r3
 80132aa:	f7f6 ffcd 	bl	800a248 <HAL_DMA_Abort>
 80132ae:	4603      	mov	r3, r0
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d00e      	beq.n	80132d2 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132ba:	4618      	mov	r0, r3
 80132bc:	f7f8 fc52 	bl	800bb64 <HAL_DMA_GetError>
 80132c0:	4603      	mov	r3, r0
 80132c2:	2b20      	cmp	r3, #32
 80132c4:	d105      	bne.n	80132d2 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	2210      	movs	r2, #16
 80132ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80132ce:	2303      	movs	r3, #3
 80132d0:	e017      	b.n	8013302 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	2200      	movs	r2, #0
 80132d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	220f      	movs	r2, #15
 80132e0:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	699a      	ldr	r2, [r3, #24]
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	f042 0208 	orr.w	r2, r2, #8
 80132f0:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	2220      	movs	r2, #32
 80132f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2200      	movs	r2, #0
 80132fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8013300:	2300      	movs	r3, #0
}
 8013302:	4618      	mov	r0, r3
 8013304:	3768      	adds	r7, #104	@ 0x68
 8013306:	46bd      	mov	sp, r7
 8013308:	bd80      	pop	{r7, pc}
 801330a:	bf00      	nop
 801330c:	effffffe 	.word	0xeffffffe

08013310 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b0ba      	sub	sp, #232	@ 0xe8
 8013314:	af00      	add	r7, sp, #0
 8013316:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	69db      	ldr	r3, [r3, #28]
 801331e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	681b      	ldr	r3, [r3, #0]
 8013330:	689b      	ldr	r3, [r3, #8]
 8013332:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8013336:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801333a:	f640 030f 	movw	r3, #2063	@ 0x80f
 801333e:	4013      	ands	r3, r2
 8013340:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8013344:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013348:	2b00      	cmp	r3, #0
 801334a:	d11b      	bne.n	8013384 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801334c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013350:	f003 0320 	and.w	r3, r3, #32
 8013354:	2b00      	cmp	r3, #0
 8013356:	d015      	beq.n	8013384 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801335c:	f003 0320 	and.w	r3, r3, #32
 8013360:	2b00      	cmp	r3, #0
 8013362:	d105      	bne.n	8013370 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801336c:	2b00      	cmp	r3, #0
 801336e:	d009      	beq.n	8013384 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013374:	2b00      	cmp	r3, #0
 8013376:	f000 8393 	beq.w	8013aa0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	4798      	blx	r3
      }
      return;
 8013382:	e38d      	b.n	8013aa0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013388:	2b00      	cmp	r3, #0
 801338a:	f000 8123 	beq.w	80135d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801338e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013392:	4b8d      	ldr	r3, [pc, #564]	@ (80135c8 <HAL_UART_IRQHandler+0x2b8>)
 8013394:	4013      	ands	r3, r2
 8013396:	2b00      	cmp	r3, #0
 8013398:	d106      	bne.n	80133a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801339a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801339e:	4b8b      	ldr	r3, [pc, #556]	@ (80135cc <HAL_UART_IRQHandler+0x2bc>)
 80133a0:	4013      	ands	r3, r2
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	f000 8116 	beq.w	80135d4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80133a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80133ac:	f003 0301 	and.w	r3, r3, #1
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d011      	beq.n	80133d8 <HAL_UART_IRQHandler+0xc8>
 80133b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80133b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d00b      	beq.n	80133d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	2201      	movs	r2, #1
 80133c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80133ce:	f043 0201 	orr.w	r2, r3, #1
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80133d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80133dc:	f003 0302 	and.w	r3, r3, #2
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d011      	beq.n	8013408 <HAL_UART_IRQHandler+0xf8>
 80133e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80133e8:	f003 0301 	and.w	r3, r3, #1
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d00b      	beq.n	8013408 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	2202      	movs	r2, #2
 80133f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80133fe:	f043 0204 	orr.w	r2, r3, #4
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801340c:	f003 0304 	and.w	r3, r3, #4
 8013410:	2b00      	cmp	r3, #0
 8013412:	d011      	beq.n	8013438 <HAL_UART_IRQHandler+0x128>
 8013414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013418:	f003 0301 	and.w	r3, r3, #1
 801341c:	2b00      	cmp	r3, #0
 801341e:	d00b      	beq.n	8013438 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	2204      	movs	r2, #4
 8013426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801342e:	f043 0202 	orr.w	r2, r3, #2
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801343c:	f003 0308 	and.w	r3, r3, #8
 8013440:	2b00      	cmp	r3, #0
 8013442:	d017      	beq.n	8013474 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013448:	f003 0320 	and.w	r3, r3, #32
 801344c:	2b00      	cmp	r3, #0
 801344e:	d105      	bne.n	801345c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8013450:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013454:	4b5c      	ldr	r3, [pc, #368]	@ (80135c8 <HAL_UART_IRQHandler+0x2b8>)
 8013456:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8013458:	2b00      	cmp	r3, #0
 801345a:	d00b      	beq.n	8013474 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	2208      	movs	r2, #8
 8013462:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801346a:	f043 0208 	orr.w	r2, r3, #8
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801347c:	2b00      	cmp	r3, #0
 801347e:	d012      	beq.n	80134a6 <HAL_UART_IRQHandler+0x196>
 8013480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013484:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013488:	2b00      	cmp	r3, #0
 801348a:	d00c      	beq.n	80134a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013494:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801349c:	f043 0220 	orr.w	r2, r3, #32
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	f000 82f9 	beq.w	8013aa4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80134b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80134b6:	f003 0320 	and.w	r3, r3, #32
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d013      	beq.n	80134e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80134be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80134c2:	f003 0320 	and.w	r3, r3, #32
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d105      	bne.n	80134d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80134ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80134ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d007      	beq.n	80134e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d003      	beq.n	80134e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80134e2:	6878      	ldr	r0, [r7, #4]
 80134e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80134ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	689b      	ldr	r3, [r3, #8]
 80134f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134fa:	2b40      	cmp	r3, #64	@ 0x40
 80134fc:	d005      	beq.n	801350a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80134fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8013502:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013506:	2b00      	cmp	r3, #0
 8013508:	d054      	beq.n	80135b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f001 fb30 	bl	8014b70 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	689b      	ldr	r3, [r3, #8]
 8013516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801351a:	2b40      	cmp	r3, #64	@ 0x40
 801351c:	d146      	bne.n	80135ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	3308      	adds	r3, #8
 8013524:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801352c:	e853 3f00 	ldrex	r3, [r3]
 8013530:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8013534:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801353c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	3308      	adds	r3, #8
 8013546:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801354a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801354e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013552:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013556:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801355a:	e841 2300 	strex	r3, r2, [r1]
 801355e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8013562:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013566:	2b00      	cmp	r3, #0
 8013568:	d1d9      	bne.n	801351e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013570:	2b00      	cmp	r3, #0
 8013572:	d017      	beq.n	80135a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801357a:	4a15      	ldr	r2, [pc, #84]	@ (80135d0 <HAL_UART_IRQHandler+0x2c0>)
 801357c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013584:	4618      	mov	r0, r3
 8013586:	f7f7 f97d 	bl	800a884 <HAL_DMA_Abort_IT>
 801358a:	4603      	mov	r3, r0
 801358c:	2b00      	cmp	r3, #0
 801358e:	d019      	beq.n	80135c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013598:	687a      	ldr	r2, [r7, #4]
 801359a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801359e:	4610      	mov	r0, r2
 80135a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135a2:	e00f      	b.n	80135c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f7f0 fb8d 	bl	8003cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135aa:	e00b      	b.n	80135c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80135ac:	6878      	ldr	r0, [r7, #4]
 80135ae:	f7f0 fb89 	bl	8003cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135b2:	e007      	b.n	80135c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80135b4:	6878      	ldr	r0, [r7, #4]
 80135b6:	f7f0 fb85 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	2200      	movs	r2, #0
 80135be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80135c2:	e26f      	b.n	8013aa4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135c4:	bf00      	nop
    return;
 80135c6:	e26d      	b.n	8013aa4 <HAL_UART_IRQHandler+0x794>
 80135c8:	10000001 	.word	0x10000001
 80135cc:	04000120 	.word	0x04000120
 80135d0:	08014c3d 	.word	0x08014c3d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80135d8:	2b01      	cmp	r3, #1
 80135da:	f040 8203 	bne.w	80139e4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80135de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80135e2:	f003 0310 	and.w	r3, r3, #16
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	f000 81fc 	beq.w	80139e4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80135ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80135f0:	f003 0310 	and.w	r3, r3, #16
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	f000 81f5 	beq.w	80139e4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	2210      	movs	r2, #16
 8013600:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	689b      	ldr	r3, [r3, #8]
 8013608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801360c:	2b40      	cmp	r3, #64	@ 0x40
 801360e:	f040 816d 	bne.w	80138ec <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	4aa4      	ldr	r2, [pc, #656]	@ (80138ac <HAL_UART_IRQHandler+0x59c>)
 801361c:	4293      	cmp	r3, r2
 801361e:	d068      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	4aa1      	ldr	r2, [pc, #644]	@ (80138b0 <HAL_UART_IRQHandler+0x5a0>)
 801362a:	4293      	cmp	r3, r2
 801362c:	d061      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	4a9f      	ldr	r2, [pc, #636]	@ (80138b4 <HAL_UART_IRQHandler+0x5a4>)
 8013638:	4293      	cmp	r3, r2
 801363a:	d05a      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	4a9c      	ldr	r2, [pc, #624]	@ (80138b8 <HAL_UART_IRQHandler+0x5a8>)
 8013646:	4293      	cmp	r3, r2
 8013648:	d053      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	4a9a      	ldr	r2, [pc, #616]	@ (80138bc <HAL_UART_IRQHandler+0x5ac>)
 8013654:	4293      	cmp	r3, r2
 8013656:	d04c      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	4a97      	ldr	r2, [pc, #604]	@ (80138c0 <HAL_UART_IRQHandler+0x5b0>)
 8013662:	4293      	cmp	r3, r2
 8013664:	d045      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	4a95      	ldr	r2, [pc, #596]	@ (80138c4 <HAL_UART_IRQHandler+0x5b4>)
 8013670:	4293      	cmp	r3, r2
 8013672:	d03e      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	4a92      	ldr	r2, [pc, #584]	@ (80138c8 <HAL_UART_IRQHandler+0x5b8>)
 801367e:	4293      	cmp	r3, r2
 8013680:	d037      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	4a90      	ldr	r2, [pc, #576]	@ (80138cc <HAL_UART_IRQHandler+0x5bc>)
 801368c:	4293      	cmp	r3, r2
 801368e:	d030      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	4a8d      	ldr	r2, [pc, #564]	@ (80138d0 <HAL_UART_IRQHandler+0x5c0>)
 801369a:	4293      	cmp	r3, r2
 801369c:	d029      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	4a8b      	ldr	r2, [pc, #556]	@ (80138d4 <HAL_UART_IRQHandler+0x5c4>)
 80136a8:	4293      	cmp	r3, r2
 80136aa:	d022      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	4a88      	ldr	r2, [pc, #544]	@ (80138d8 <HAL_UART_IRQHandler+0x5c8>)
 80136b6:	4293      	cmp	r3, r2
 80136b8:	d01b      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	4a86      	ldr	r2, [pc, #536]	@ (80138dc <HAL_UART_IRQHandler+0x5cc>)
 80136c4:	4293      	cmp	r3, r2
 80136c6:	d014      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	4a83      	ldr	r2, [pc, #524]	@ (80138e0 <HAL_UART_IRQHandler+0x5d0>)
 80136d2:	4293      	cmp	r3, r2
 80136d4:	d00d      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	4a81      	ldr	r2, [pc, #516]	@ (80138e4 <HAL_UART_IRQHandler+0x5d4>)
 80136e0:	4293      	cmp	r3, r2
 80136e2:	d006      	beq.n	80136f2 <HAL_UART_IRQHandler+0x3e2>
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	4a7e      	ldr	r2, [pc, #504]	@ (80138e8 <HAL_UART_IRQHandler+0x5d8>)
 80136ee:	4293      	cmp	r3, r2
 80136f0:	d106      	bne.n	8013700 <HAL_UART_IRQHandler+0x3f0>
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	685b      	ldr	r3, [r3, #4]
 80136fc:	b29b      	uxth	r3, r3
 80136fe:	e005      	b.n	801370c <HAL_UART_IRQHandler+0x3fc>
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	685b      	ldr	r3, [r3, #4]
 801370a:	b29b      	uxth	r3, r3
 801370c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013710:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013714:	2b00      	cmp	r3, #0
 8013716:	f000 80ad 	beq.w	8013874 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013720:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013724:	429a      	cmp	r2, r3
 8013726:	f080 80a5 	bcs.w	8013874 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013730:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801373a:	69db      	ldr	r3, [r3, #28]
 801373c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013740:	f000 8087 	beq.w	8013852 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801374c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013750:	e853 3f00 	ldrex	r3, [r3]
 8013754:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013758:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801375c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	461a      	mov	r2, r3
 801376a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801376e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013772:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013776:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801377a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801377e:	e841 2300 	strex	r3, r2, [r1]
 8013782:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013786:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801378a:	2b00      	cmp	r3, #0
 801378c:	d1da      	bne.n	8013744 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	3308      	adds	r3, #8
 8013794:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013798:	e853 3f00 	ldrex	r3, [r3]
 801379c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801379e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80137a0:	f023 0301 	bic.w	r3, r3, #1
 80137a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	3308      	adds	r3, #8
 80137ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80137b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80137b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80137ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80137be:	e841 2300 	strex	r3, r2, [r1]
 80137c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80137c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d1e1      	bne.n	801378e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	3308      	adds	r3, #8
 80137d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137d4:	e853 3f00 	ldrex	r3, [r3]
 80137d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80137da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80137dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80137e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	681b      	ldr	r3, [r3, #0]
 80137e8:	3308      	adds	r3, #8
 80137ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80137ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80137f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80137f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80137f6:	e841 2300 	strex	r3, r2, [r1]
 80137fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80137fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d1e3      	bne.n	80137ca <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	2220      	movs	r2, #32
 8013806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	2200      	movs	r2, #0
 801380e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	681b      	ldr	r3, [r3, #0]
 8013814:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013816:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013818:	e853 3f00 	ldrex	r3, [r3]
 801381c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801381e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013820:	f023 0310 	bic.w	r3, r3, #16
 8013824:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	461a      	mov	r2, r3
 801382e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013832:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013834:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013836:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013838:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801383a:	e841 2300 	strex	r3, r2, [r1]
 801383e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013840:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013842:	2b00      	cmp	r3, #0
 8013844:	d1e4      	bne.n	8013810 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801384c:	4618      	mov	r0, r3
 801384e:	f7f6 fcfb 	bl	800a248 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	2202      	movs	r2, #2
 8013856:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013864:	b29b      	uxth	r3, r3
 8013866:	1ad3      	subs	r3, r2, r3
 8013868:	b29b      	uxth	r3, r3
 801386a:	4619      	mov	r1, r3
 801386c:	6878      	ldr	r0, [r7, #4]
 801386e:	f000 f92f 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013872:	e119      	b.n	8013aa8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801387a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801387e:	429a      	cmp	r2, r3
 8013880:	f040 8112 	bne.w	8013aa8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801388a:	69db      	ldr	r3, [r3, #28]
 801388c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013890:	f040 810a 	bne.w	8013aa8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2202      	movs	r2, #2
 8013898:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80138a0:	4619      	mov	r1, r3
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f000 f914 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
      return;
 80138a8:	e0fe      	b.n	8013aa8 <HAL_UART_IRQHandler+0x798>
 80138aa:	bf00      	nop
 80138ac:	40020010 	.word	0x40020010
 80138b0:	40020028 	.word	0x40020028
 80138b4:	40020040 	.word	0x40020040
 80138b8:	40020058 	.word	0x40020058
 80138bc:	40020070 	.word	0x40020070
 80138c0:	40020088 	.word	0x40020088
 80138c4:	400200a0 	.word	0x400200a0
 80138c8:	400200b8 	.word	0x400200b8
 80138cc:	40020410 	.word	0x40020410
 80138d0:	40020428 	.word	0x40020428
 80138d4:	40020440 	.word	0x40020440
 80138d8:	40020458 	.word	0x40020458
 80138dc:	40020470 	.word	0x40020470
 80138e0:	40020488 	.word	0x40020488
 80138e4:	400204a0 	.word	0x400204a0
 80138e8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80138f8:	b29b      	uxth	r3, r3
 80138fa:	1ad3      	subs	r3, r2, r3
 80138fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013906:	b29b      	uxth	r3, r3
 8013908:	2b00      	cmp	r3, #0
 801390a:	f000 80cf 	beq.w	8013aac <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801390e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013912:	2b00      	cmp	r3, #0
 8013914:	f000 80ca 	beq.w	8013aac <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801391e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013920:	e853 3f00 	ldrex	r3, [r3]
 8013924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801392c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	461a      	mov	r2, r3
 8013936:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801393a:	647b      	str	r3, [r7, #68]	@ 0x44
 801393c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801393e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013940:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013942:	e841 2300 	strex	r3, r2, [r1]
 8013946:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801394a:	2b00      	cmp	r3, #0
 801394c:	d1e4      	bne.n	8013918 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	3308      	adds	r3, #8
 8013954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013958:	e853 3f00 	ldrex	r3, [r3]
 801395c:	623b      	str	r3, [r7, #32]
   return(result);
 801395e:	6a3a      	ldr	r2, [r7, #32]
 8013960:	4b55      	ldr	r3, [pc, #340]	@ (8013ab8 <HAL_UART_IRQHandler+0x7a8>)
 8013962:	4013      	ands	r3, r2
 8013964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	3308      	adds	r3, #8
 801396e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013972:	633a      	str	r2, [r7, #48]	@ 0x30
 8013974:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013976:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801397a:	e841 2300 	strex	r3, r2, [r1]
 801397e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013982:	2b00      	cmp	r3, #0
 8013984:	d1e3      	bne.n	801394e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	2220      	movs	r2, #32
 801398a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	2200      	movs	r2, #0
 8013992:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	2200      	movs	r2, #0
 8013998:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139a0:	693b      	ldr	r3, [r7, #16]
 80139a2:	e853 3f00 	ldrex	r3, [r3]
 80139a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	f023 0310 	bic.w	r3, r3, #16
 80139ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	461a      	mov	r2, r3
 80139b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80139bc:	61fb      	str	r3, [r7, #28]
 80139be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139c0:	69b9      	ldr	r1, [r7, #24]
 80139c2:	69fa      	ldr	r2, [r7, #28]
 80139c4:	e841 2300 	strex	r3, r2, [r1]
 80139c8:	617b      	str	r3, [r7, #20]
   return(result);
 80139ca:	697b      	ldr	r3, [r7, #20]
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d1e4      	bne.n	801399a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	2202      	movs	r2, #2
 80139d4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80139d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80139da:	4619      	mov	r1, r3
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f000 f877 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80139e2:	e063      	b.n	8013aac <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80139e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80139e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d00e      	beq.n	8013a0e <HAL_UART_IRQHandler+0x6fe>
 80139f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80139f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d008      	beq.n	8013a0e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	681b      	ldr	r3, [r3, #0]
 8013a00:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8013a04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013a06:	6878      	ldr	r0, [r7, #4]
 8013a08:	f001 fe76 	bl	80156f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013a0c:	e051      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d014      	beq.n	8013a44 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013a1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d105      	bne.n	8013a32 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d008      	beq.n	8013a44 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d03a      	beq.n	8013ab0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013a3e:	6878      	ldr	r0, [r7, #4]
 8013a40:	4798      	blx	r3
    }
    return;
 8013a42:	e035      	b.n	8013ab0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d009      	beq.n	8013a64 <HAL_UART_IRQHandler+0x754>
 8013a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d003      	beq.n	8013a64 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013a5c:	6878      	ldr	r0, [r7, #4]
 8013a5e:	f001 f8ff 	bl	8014c60 <UART_EndTransmit_IT>
    return;
 8013a62:	e026      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d009      	beq.n	8013a84 <HAL_UART_IRQHandler+0x774>
 8013a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d003      	beq.n	8013a84 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013a7c:	6878      	ldr	r0, [r7, #4]
 8013a7e:	f001 fe4f 	bl	8015720 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013a82:	e016      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d010      	beq.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
 8013a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	da0c      	bge.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f001 fe37 	bl	801570c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013a9e:	e008      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013aa0:	bf00      	nop
 8013aa2:	e006      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013aa4:	bf00      	nop
 8013aa6:	e004      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013aa8:	bf00      	nop
 8013aaa:	e002      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013aac:	bf00      	nop
 8013aae:	e000      	b.n	8013ab2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013ab0:	bf00      	nop
  }
}
 8013ab2:	37e8      	adds	r7, #232	@ 0xe8
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	bd80      	pop	{r7, pc}
 8013ab8:	effffffe 	.word	0xeffffffe

08013abc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013abc:	b480      	push	{r7}
 8013abe:	b083      	sub	sp, #12
 8013ac0:	af00      	add	r7, sp, #0
 8013ac2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8013ac4:	bf00      	nop
 8013ac6:	370c      	adds	r7, #12
 8013ac8:	46bd      	mov	sp, r7
 8013aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ace:	4770      	bx	lr

08013ad0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013ad0:	b480      	push	{r7}
 8013ad2:	b083      	sub	sp, #12
 8013ad4:	af00      	add	r7, sp, #0
 8013ad6:	6078      	str	r0, [r7, #4]
 8013ad8:	460b      	mov	r3, r1
 8013ada:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013adc:	bf00      	nop
 8013ade:	370c      	adds	r7, #12
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae6:	4770      	bx	lr

08013ae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013aec:	b092      	sub	sp, #72	@ 0x48
 8013aee:	af00      	add	r7, sp, #0
 8013af0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013af2:	2300      	movs	r3, #0
 8013af4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013af8:	697b      	ldr	r3, [r7, #20]
 8013afa:	689a      	ldr	r2, [r3, #8]
 8013afc:	697b      	ldr	r3, [r7, #20]
 8013afe:	691b      	ldr	r3, [r3, #16]
 8013b00:	431a      	orrs	r2, r3
 8013b02:	697b      	ldr	r3, [r7, #20]
 8013b04:	695b      	ldr	r3, [r3, #20]
 8013b06:	431a      	orrs	r2, r3
 8013b08:	697b      	ldr	r3, [r7, #20]
 8013b0a:	69db      	ldr	r3, [r3, #28]
 8013b0c:	4313      	orrs	r3, r2
 8013b0e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013b10:	697b      	ldr	r3, [r7, #20]
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	681a      	ldr	r2, [r3, #0]
 8013b16:	4bbe      	ldr	r3, [pc, #760]	@ (8013e10 <UART_SetConfig+0x328>)
 8013b18:	4013      	ands	r3, r2
 8013b1a:	697a      	ldr	r2, [r7, #20]
 8013b1c:	6812      	ldr	r2, [r2, #0]
 8013b1e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013b20:	430b      	orrs	r3, r1
 8013b22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013b24:	697b      	ldr	r3, [r7, #20]
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	685b      	ldr	r3, [r3, #4]
 8013b2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013b2e:	697b      	ldr	r3, [r7, #20]
 8013b30:	68da      	ldr	r2, [r3, #12]
 8013b32:	697b      	ldr	r3, [r7, #20]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	430a      	orrs	r2, r1
 8013b38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013b3a:	697b      	ldr	r3, [r7, #20]
 8013b3c:	699b      	ldr	r3, [r3, #24]
 8013b3e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013b40:	697b      	ldr	r3, [r7, #20]
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	4ab3      	ldr	r2, [pc, #716]	@ (8013e14 <UART_SetConfig+0x32c>)
 8013b46:	4293      	cmp	r3, r2
 8013b48:	d004      	beq.n	8013b54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013b4a:	697b      	ldr	r3, [r7, #20]
 8013b4c:	6a1b      	ldr	r3, [r3, #32]
 8013b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013b50:	4313      	orrs	r3, r2
 8013b52:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013b54:	697b      	ldr	r3, [r7, #20]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	689a      	ldr	r2, [r3, #8]
 8013b5a:	4baf      	ldr	r3, [pc, #700]	@ (8013e18 <UART_SetConfig+0x330>)
 8013b5c:	4013      	ands	r3, r2
 8013b5e:	697a      	ldr	r2, [r7, #20]
 8013b60:	6812      	ldr	r2, [r2, #0]
 8013b62:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013b64:	430b      	orrs	r3, r1
 8013b66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013b68:	697b      	ldr	r3, [r7, #20]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b6e:	f023 010f 	bic.w	r1, r3, #15
 8013b72:	697b      	ldr	r3, [r7, #20]
 8013b74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013b76:	697b      	ldr	r3, [r7, #20]
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	430a      	orrs	r2, r1
 8013b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013b7e:	697b      	ldr	r3, [r7, #20]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	4aa6      	ldr	r2, [pc, #664]	@ (8013e1c <UART_SetConfig+0x334>)
 8013b84:	4293      	cmp	r3, r2
 8013b86:	d177      	bne.n	8013c78 <UART_SetConfig+0x190>
 8013b88:	4ba5      	ldr	r3, [pc, #660]	@ (8013e20 <UART_SetConfig+0x338>)
 8013b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013b8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013b90:	2b28      	cmp	r3, #40	@ 0x28
 8013b92:	d86d      	bhi.n	8013c70 <UART_SetConfig+0x188>
 8013b94:	a201      	add	r2, pc, #4	@ (adr r2, 8013b9c <UART_SetConfig+0xb4>)
 8013b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b9a:	bf00      	nop
 8013b9c:	08013c41 	.word	0x08013c41
 8013ba0:	08013c71 	.word	0x08013c71
 8013ba4:	08013c71 	.word	0x08013c71
 8013ba8:	08013c71 	.word	0x08013c71
 8013bac:	08013c71 	.word	0x08013c71
 8013bb0:	08013c71 	.word	0x08013c71
 8013bb4:	08013c71 	.word	0x08013c71
 8013bb8:	08013c71 	.word	0x08013c71
 8013bbc:	08013c49 	.word	0x08013c49
 8013bc0:	08013c71 	.word	0x08013c71
 8013bc4:	08013c71 	.word	0x08013c71
 8013bc8:	08013c71 	.word	0x08013c71
 8013bcc:	08013c71 	.word	0x08013c71
 8013bd0:	08013c71 	.word	0x08013c71
 8013bd4:	08013c71 	.word	0x08013c71
 8013bd8:	08013c71 	.word	0x08013c71
 8013bdc:	08013c51 	.word	0x08013c51
 8013be0:	08013c71 	.word	0x08013c71
 8013be4:	08013c71 	.word	0x08013c71
 8013be8:	08013c71 	.word	0x08013c71
 8013bec:	08013c71 	.word	0x08013c71
 8013bf0:	08013c71 	.word	0x08013c71
 8013bf4:	08013c71 	.word	0x08013c71
 8013bf8:	08013c71 	.word	0x08013c71
 8013bfc:	08013c59 	.word	0x08013c59
 8013c00:	08013c71 	.word	0x08013c71
 8013c04:	08013c71 	.word	0x08013c71
 8013c08:	08013c71 	.word	0x08013c71
 8013c0c:	08013c71 	.word	0x08013c71
 8013c10:	08013c71 	.word	0x08013c71
 8013c14:	08013c71 	.word	0x08013c71
 8013c18:	08013c71 	.word	0x08013c71
 8013c1c:	08013c61 	.word	0x08013c61
 8013c20:	08013c71 	.word	0x08013c71
 8013c24:	08013c71 	.word	0x08013c71
 8013c28:	08013c71 	.word	0x08013c71
 8013c2c:	08013c71 	.word	0x08013c71
 8013c30:	08013c71 	.word	0x08013c71
 8013c34:	08013c71 	.word	0x08013c71
 8013c38:	08013c71 	.word	0x08013c71
 8013c3c:	08013c69 	.word	0x08013c69
 8013c40:	2301      	movs	r3, #1
 8013c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c46:	e222      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c48:	2304      	movs	r3, #4
 8013c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c4e:	e21e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c50:	2308      	movs	r3, #8
 8013c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c56:	e21a      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c58:	2310      	movs	r3, #16
 8013c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c5e:	e216      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c60:	2320      	movs	r3, #32
 8013c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c66:	e212      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c68:	2340      	movs	r3, #64	@ 0x40
 8013c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c6e:	e20e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c70:	2380      	movs	r3, #128	@ 0x80
 8013c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c76:	e20a      	b.n	801408e <UART_SetConfig+0x5a6>
 8013c78:	697b      	ldr	r3, [r7, #20]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	4a69      	ldr	r2, [pc, #420]	@ (8013e24 <UART_SetConfig+0x33c>)
 8013c7e:	4293      	cmp	r3, r2
 8013c80:	d130      	bne.n	8013ce4 <UART_SetConfig+0x1fc>
 8013c82:	4b67      	ldr	r3, [pc, #412]	@ (8013e20 <UART_SetConfig+0x338>)
 8013c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013c86:	f003 0307 	and.w	r3, r3, #7
 8013c8a:	2b05      	cmp	r3, #5
 8013c8c:	d826      	bhi.n	8013cdc <UART_SetConfig+0x1f4>
 8013c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8013c94 <UART_SetConfig+0x1ac>)
 8013c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c94:	08013cad 	.word	0x08013cad
 8013c98:	08013cb5 	.word	0x08013cb5
 8013c9c:	08013cbd 	.word	0x08013cbd
 8013ca0:	08013cc5 	.word	0x08013cc5
 8013ca4:	08013ccd 	.word	0x08013ccd
 8013ca8:	08013cd5 	.word	0x08013cd5
 8013cac:	2300      	movs	r3, #0
 8013cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cb2:	e1ec      	b.n	801408e <UART_SetConfig+0x5a6>
 8013cb4:	2304      	movs	r3, #4
 8013cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cba:	e1e8      	b.n	801408e <UART_SetConfig+0x5a6>
 8013cbc:	2308      	movs	r3, #8
 8013cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cc2:	e1e4      	b.n	801408e <UART_SetConfig+0x5a6>
 8013cc4:	2310      	movs	r3, #16
 8013cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cca:	e1e0      	b.n	801408e <UART_SetConfig+0x5a6>
 8013ccc:	2320      	movs	r3, #32
 8013cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cd2:	e1dc      	b.n	801408e <UART_SetConfig+0x5a6>
 8013cd4:	2340      	movs	r3, #64	@ 0x40
 8013cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cda:	e1d8      	b.n	801408e <UART_SetConfig+0x5a6>
 8013cdc:	2380      	movs	r3, #128	@ 0x80
 8013cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ce2:	e1d4      	b.n	801408e <UART_SetConfig+0x5a6>
 8013ce4:	697b      	ldr	r3, [r7, #20]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	4a4f      	ldr	r2, [pc, #316]	@ (8013e28 <UART_SetConfig+0x340>)
 8013cea:	4293      	cmp	r3, r2
 8013cec:	d130      	bne.n	8013d50 <UART_SetConfig+0x268>
 8013cee:	4b4c      	ldr	r3, [pc, #304]	@ (8013e20 <UART_SetConfig+0x338>)
 8013cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013cf2:	f003 0307 	and.w	r3, r3, #7
 8013cf6:	2b05      	cmp	r3, #5
 8013cf8:	d826      	bhi.n	8013d48 <UART_SetConfig+0x260>
 8013cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8013d00 <UART_SetConfig+0x218>)
 8013cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d00:	08013d19 	.word	0x08013d19
 8013d04:	08013d21 	.word	0x08013d21
 8013d08:	08013d29 	.word	0x08013d29
 8013d0c:	08013d31 	.word	0x08013d31
 8013d10:	08013d39 	.word	0x08013d39
 8013d14:	08013d41 	.word	0x08013d41
 8013d18:	2300      	movs	r3, #0
 8013d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d1e:	e1b6      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d20:	2304      	movs	r3, #4
 8013d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d26:	e1b2      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d28:	2308      	movs	r3, #8
 8013d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d2e:	e1ae      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d30:	2310      	movs	r3, #16
 8013d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d36:	e1aa      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d38:	2320      	movs	r3, #32
 8013d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d3e:	e1a6      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d40:	2340      	movs	r3, #64	@ 0x40
 8013d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d46:	e1a2      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d48:	2380      	movs	r3, #128	@ 0x80
 8013d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d4e:	e19e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d50:	697b      	ldr	r3, [r7, #20]
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	4a35      	ldr	r2, [pc, #212]	@ (8013e2c <UART_SetConfig+0x344>)
 8013d56:	4293      	cmp	r3, r2
 8013d58:	d130      	bne.n	8013dbc <UART_SetConfig+0x2d4>
 8013d5a:	4b31      	ldr	r3, [pc, #196]	@ (8013e20 <UART_SetConfig+0x338>)
 8013d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013d5e:	f003 0307 	and.w	r3, r3, #7
 8013d62:	2b05      	cmp	r3, #5
 8013d64:	d826      	bhi.n	8013db4 <UART_SetConfig+0x2cc>
 8013d66:	a201      	add	r2, pc, #4	@ (adr r2, 8013d6c <UART_SetConfig+0x284>)
 8013d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d6c:	08013d85 	.word	0x08013d85
 8013d70:	08013d8d 	.word	0x08013d8d
 8013d74:	08013d95 	.word	0x08013d95
 8013d78:	08013d9d 	.word	0x08013d9d
 8013d7c:	08013da5 	.word	0x08013da5
 8013d80:	08013dad 	.word	0x08013dad
 8013d84:	2300      	movs	r3, #0
 8013d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d8a:	e180      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d8c:	2304      	movs	r3, #4
 8013d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d92:	e17c      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d94:	2308      	movs	r3, #8
 8013d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d9a:	e178      	b.n	801408e <UART_SetConfig+0x5a6>
 8013d9c:	2310      	movs	r3, #16
 8013d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013da2:	e174      	b.n	801408e <UART_SetConfig+0x5a6>
 8013da4:	2320      	movs	r3, #32
 8013da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013daa:	e170      	b.n	801408e <UART_SetConfig+0x5a6>
 8013dac:	2340      	movs	r3, #64	@ 0x40
 8013dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013db2:	e16c      	b.n	801408e <UART_SetConfig+0x5a6>
 8013db4:	2380      	movs	r3, #128	@ 0x80
 8013db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013dba:	e168      	b.n	801408e <UART_SetConfig+0x5a6>
 8013dbc:	697b      	ldr	r3, [r7, #20]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8013e30 <UART_SetConfig+0x348>)
 8013dc2:	4293      	cmp	r3, r2
 8013dc4:	d142      	bne.n	8013e4c <UART_SetConfig+0x364>
 8013dc6:	4b16      	ldr	r3, [pc, #88]	@ (8013e20 <UART_SetConfig+0x338>)
 8013dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013dca:	f003 0307 	and.w	r3, r3, #7
 8013dce:	2b05      	cmp	r3, #5
 8013dd0:	d838      	bhi.n	8013e44 <UART_SetConfig+0x35c>
 8013dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8013dd8 <UART_SetConfig+0x2f0>)
 8013dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dd8:	08013df1 	.word	0x08013df1
 8013ddc:	08013df9 	.word	0x08013df9
 8013de0:	08013e01 	.word	0x08013e01
 8013de4:	08013e09 	.word	0x08013e09
 8013de8:	08013e35 	.word	0x08013e35
 8013dec:	08013e3d 	.word	0x08013e3d
 8013df0:	2300      	movs	r3, #0
 8013df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013df6:	e14a      	b.n	801408e <UART_SetConfig+0x5a6>
 8013df8:	2304      	movs	r3, #4
 8013dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013dfe:	e146      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e00:	2308      	movs	r3, #8
 8013e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013e06:	e142      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e08:	2310      	movs	r3, #16
 8013e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013e0e:	e13e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e10:	cfff69f3 	.word	0xcfff69f3
 8013e14:	58000c00 	.word	0x58000c00
 8013e18:	11fff4ff 	.word	0x11fff4ff
 8013e1c:	40011000 	.word	0x40011000
 8013e20:	58024400 	.word	0x58024400
 8013e24:	40004400 	.word	0x40004400
 8013e28:	40004800 	.word	0x40004800
 8013e2c:	40004c00 	.word	0x40004c00
 8013e30:	40005000 	.word	0x40005000
 8013e34:	2320      	movs	r3, #32
 8013e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013e3a:	e128      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e3c:	2340      	movs	r3, #64	@ 0x40
 8013e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013e42:	e124      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e44:	2380      	movs	r3, #128	@ 0x80
 8013e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013e4a:	e120      	b.n	801408e <UART_SetConfig+0x5a6>
 8013e4c:	697b      	ldr	r3, [r7, #20]
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	4acb      	ldr	r2, [pc, #812]	@ (8014180 <UART_SetConfig+0x698>)
 8013e52:	4293      	cmp	r3, r2
 8013e54:	d176      	bne.n	8013f44 <UART_SetConfig+0x45c>
 8013e56:	4bcb      	ldr	r3, [pc, #812]	@ (8014184 <UART_SetConfig+0x69c>)
 8013e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013e5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013e5e:	2b28      	cmp	r3, #40	@ 0x28
 8013e60:	d86c      	bhi.n	8013f3c <UART_SetConfig+0x454>
 8013e62:	a201      	add	r2, pc, #4	@ (adr r2, 8013e68 <UART_SetConfig+0x380>)
 8013e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e68:	08013f0d 	.word	0x08013f0d
 8013e6c:	08013f3d 	.word	0x08013f3d
 8013e70:	08013f3d 	.word	0x08013f3d
 8013e74:	08013f3d 	.word	0x08013f3d
 8013e78:	08013f3d 	.word	0x08013f3d
 8013e7c:	08013f3d 	.word	0x08013f3d
 8013e80:	08013f3d 	.word	0x08013f3d
 8013e84:	08013f3d 	.word	0x08013f3d
 8013e88:	08013f15 	.word	0x08013f15
 8013e8c:	08013f3d 	.word	0x08013f3d
 8013e90:	08013f3d 	.word	0x08013f3d
 8013e94:	08013f3d 	.word	0x08013f3d
 8013e98:	08013f3d 	.word	0x08013f3d
 8013e9c:	08013f3d 	.word	0x08013f3d
 8013ea0:	08013f3d 	.word	0x08013f3d
 8013ea4:	08013f3d 	.word	0x08013f3d
 8013ea8:	08013f1d 	.word	0x08013f1d
 8013eac:	08013f3d 	.word	0x08013f3d
 8013eb0:	08013f3d 	.word	0x08013f3d
 8013eb4:	08013f3d 	.word	0x08013f3d
 8013eb8:	08013f3d 	.word	0x08013f3d
 8013ebc:	08013f3d 	.word	0x08013f3d
 8013ec0:	08013f3d 	.word	0x08013f3d
 8013ec4:	08013f3d 	.word	0x08013f3d
 8013ec8:	08013f25 	.word	0x08013f25
 8013ecc:	08013f3d 	.word	0x08013f3d
 8013ed0:	08013f3d 	.word	0x08013f3d
 8013ed4:	08013f3d 	.word	0x08013f3d
 8013ed8:	08013f3d 	.word	0x08013f3d
 8013edc:	08013f3d 	.word	0x08013f3d
 8013ee0:	08013f3d 	.word	0x08013f3d
 8013ee4:	08013f3d 	.word	0x08013f3d
 8013ee8:	08013f2d 	.word	0x08013f2d
 8013eec:	08013f3d 	.word	0x08013f3d
 8013ef0:	08013f3d 	.word	0x08013f3d
 8013ef4:	08013f3d 	.word	0x08013f3d
 8013ef8:	08013f3d 	.word	0x08013f3d
 8013efc:	08013f3d 	.word	0x08013f3d
 8013f00:	08013f3d 	.word	0x08013f3d
 8013f04:	08013f3d 	.word	0x08013f3d
 8013f08:	08013f35 	.word	0x08013f35
 8013f0c:	2301      	movs	r3, #1
 8013f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f12:	e0bc      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f14:	2304      	movs	r3, #4
 8013f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f1a:	e0b8      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f1c:	2308      	movs	r3, #8
 8013f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f22:	e0b4      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f24:	2310      	movs	r3, #16
 8013f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f2a:	e0b0      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f2c:	2320      	movs	r3, #32
 8013f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f32:	e0ac      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f34:	2340      	movs	r3, #64	@ 0x40
 8013f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f3a:	e0a8      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f3c:	2380      	movs	r3, #128	@ 0x80
 8013f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f42:	e0a4      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f44:	697b      	ldr	r3, [r7, #20]
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	4a8f      	ldr	r2, [pc, #572]	@ (8014188 <UART_SetConfig+0x6a0>)
 8013f4a:	4293      	cmp	r3, r2
 8013f4c:	d130      	bne.n	8013fb0 <UART_SetConfig+0x4c8>
 8013f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8014184 <UART_SetConfig+0x69c>)
 8013f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013f52:	f003 0307 	and.w	r3, r3, #7
 8013f56:	2b05      	cmp	r3, #5
 8013f58:	d826      	bhi.n	8013fa8 <UART_SetConfig+0x4c0>
 8013f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8013f60 <UART_SetConfig+0x478>)
 8013f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f60:	08013f79 	.word	0x08013f79
 8013f64:	08013f81 	.word	0x08013f81
 8013f68:	08013f89 	.word	0x08013f89
 8013f6c:	08013f91 	.word	0x08013f91
 8013f70:	08013f99 	.word	0x08013f99
 8013f74:	08013fa1 	.word	0x08013fa1
 8013f78:	2300      	movs	r3, #0
 8013f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f7e:	e086      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f80:	2304      	movs	r3, #4
 8013f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f86:	e082      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f88:	2308      	movs	r3, #8
 8013f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f8e:	e07e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f90:	2310      	movs	r3, #16
 8013f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f96:	e07a      	b.n	801408e <UART_SetConfig+0x5a6>
 8013f98:	2320      	movs	r3, #32
 8013f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013f9e:	e076      	b.n	801408e <UART_SetConfig+0x5a6>
 8013fa0:	2340      	movs	r3, #64	@ 0x40
 8013fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013fa6:	e072      	b.n	801408e <UART_SetConfig+0x5a6>
 8013fa8:	2380      	movs	r3, #128	@ 0x80
 8013faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013fae:	e06e      	b.n	801408e <UART_SetConfig+0x5a6>
 8013fb0:	697b      	ldr	r3, [r7, #20]
 8013fb2:	681b      	ldr	r3, [r3, #0]
 8013fb4:	4a75      	ldr	r2, [pc, #468]	@ (801418c <UART_SetConfig+0x6a4>)
 8013fb6:	4293      	cmp	r3, r2
 8013fb8:	d130      	bne.n	801401c <UART_SetConfig+0x534>
 8013fba:	4b72      	ldr	r3, [pc, #456]	@ (8014184 <UART_SetConfig+0x69c>)
 8013fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013fbe:	f003 0307 	and.w	r3, r3, #7
 8013fc2:	2b05      	cmp	r3, #5
 8013fc4:	d826      	bhi.n	8014014 <UART_SetConfig+0x52c>
 8013fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8013fcc <UART_SetConfig+0x4e4>)
 8013fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fcc:	08013fe5 	.word	0x08013fe5
 8013fd0:	08013fed 	.word	0x08013fed
 8013fd4:	08013ff5 	.word	0x08013ff5
 8013fd8:	08013ffd 	.word	0x08013ffd
 8013fdc:	08014005 	.word	0x08014005
 8013fe0:	0801400d 	.word	0x0801400d
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013fea:	e050      	b.n	801408e <UART_SetConfig+0x5a6>
 8013fec:	2304      	movs	r3, #4
 8013fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ff2:	e04c      	b.n	801408e <UART_SetConfig+0x5a6>
 8013ff4:	2308      	movs	r3, #8
 8013ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ffa:	e048      	b.n	801408e <UART_SetConfig+0x5a6>
 8013ffc:	2310      	movs	r3, #16
 8013ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014002:	e044      	b.n	801408e <UART_SetConfig+0x5a6>
 8014004:	2320      	movs	r3, #32
 8014006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801400a:	e040      	b.n	801408e <UART_SetConfig+0x5a6>
 801400c:	2340      	movs	r3, #64	@ 0x40
 801400e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014012:	e03c      	b.n	801408e <UART_SetConfig+0x5a6>
 8014014:	2380      	movs	r3, #128	@ 0x80
 8014016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801401a:	e038      	b.n	801408e <UART_SetConfig+0x5a6>
 801401c:	697b      	ldr	r3, [r7, #20]
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	4a5b      	ldr	r2, [pc, #364]	@ (8014190 <UART_SetConfig+0x6a8>)
 8014022:	4293      	cmp	r3, r2
 8014024:	d130      	bne.n	8014088 <UART_SetConfig+0x5a0>
 8014026:	4b57      	ldr	r3, [pc, #348]	@ (8014184 <UART_SetConfig+0x69c>)
 8014028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801402a:	f003 0307 	and.w	r3, r3, #7
 801402e:	2b05      	cmp	r3, #5
 8014030:	d826      	bhi.n	8014080 <UART_SetConfig+0x598>
 8014032:	a201      	add	r2, pc, #4	@ (adr r2, 8014038 <UART_SetConfig+0x550>)
 8014034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014038:	08014051 	.word	0x08014051
 801403c:	08014059 	.word	0x08014059
 8014040:	08014061 	.word	0x08014061
 8014044:	08014069 	.word	0x08014069
 8014048:	08014071 	.word	0x08014071
 801404c:	08014079 	.word	0x08014079
 8014050:	2302      	movs	r3, #2
 8014052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014056:	e01a      	b.n	801408e <UART_SetConfig+0x5a6>
 8014058:	2304      	movs	r3, #4
 801405a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801405e:	e016      	b.n	801408e <UART_SetConfig+0x5a6>
 8014060:	2308      	movs	r3, #8
 8014062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014066:	e012      	b.n	801408e <UART_SetConfig+0x5a6>
 8014068:	2310      	movs	r3, #16
 801406a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801406e:	e00e      	b.n	801408e <UART_SetConfig+0x5a6>
 8014070:	2320      	movs	r3, #32
 8014072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014076:	e00a      	b.n	801408e <UART_SetConfig+0x5a6>
 8014078:	2340      	movs	r3, #64	@ 0x40
 801407a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801407e:	e006      	b.n	801408e <UART_SetConfig+0x5a6>
 8014080:	2380      	movs	r3, #128	@ 0x80
 8014082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014086:	e002      	b.n	801408e <UART_SetConfig+0x5a6>
 8014088:	2380      	movs	r3, #128	@ 0x80
 801408a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801408e:	697b      	ldr	r3, [r7, #20]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	4a3f      	ldr	r2, [pc, #252]	@ (8014190 <UART_SetConfig+0x6a8>)
 8014094:	4293      	cmp	r3, r2
 8014096:	f040 80f8 	bne.w	801428a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801409a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801409e:	2b20      	cmp	r3, #32
 80140a0:	dc46      	bgt.n	8014130 <UART_SetConfig+0x648>
 80140a2:	2b02      	cmp	r3, #2
 80140a4:	f2c0 8082 	blt.w	80141ac <UART_SetConfig+0x6c4>
 80140a8:	3b02      	subs	r3, #2
 80140aa:	2b1e      	cmp	r3, #30
 80140ac:	d87e      	bhi.n	80141ac <UART_SetConfig+0x6c4>
 80140ae:	a201      	add	r2, pc, #4	@ (adr r2, 80140b4 <UART_SetConfig+0x5cc>)
 80140b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140b4:	08014137 	.word	0x08014137
 80140b8:	080141ad 	.word	0x080141ad
 80140bc:	0801413f 	.word	0x0801413f
 80140c0:	080141ad 	.word	0x080141ad
 80140c4:	080141ad 	.word	0x080141ad
 80140c8:	080141ad 	.word	0x080141ad
 80140cc:	0801414f 	.word	0x0801414f
 80140d0:	080141ad 	.word	0x080141ad
 80140d4:	080141ad 	.word	0x080141ad
 80140d8:	080141ad 	.word	0x080141ad
 80140dc:	080141ad 	.word	0x080141ad
 80140e0:	080141ad 	.word	0x080141ad
 80140e4:	080141ad 	.word	0x080141ad
 80140e8:	080141ad 	.word	0x080141ad
 80140ec:	0801415f 	.word	0x0801415f
 80140f0:	080141ad 	.word	0x080141ad
 80140f4:	080141ad 	.word	0x080141ad
 80140f8:	080141ad 	.word	0x080141ad
 80140fc:	080141ad 	.word	0x080141ad
 8014100:	080141ad 	.word	0x080141ad
 8014104:	080141ad 	.word	0x080141ad
 8014108:	080141ad 	.word	0x080141ad
 801410c:	080141ad 	.word	0x080141ad
 8014110:	080141ad 	.word	0x080141ad
 8014114:	080141ad 	.word	0x080141ad
 8014118:	080141ad 	.word	0x080141ad
 801411c:	080141ad 	.word	0x080141ad
 8014120:	080141ad 	.word	0x080141ad
 8014124:	080141ad 	.word	0x080141ad
 8014128:	080141ad 	.word	0x080141ad
 801412c:	0801419f 	.word	0x0801419f
 8014130:	2b40      	cmp	r3, #64	@ 0x40
 8014132:	d037      	beq.n	80141a4 <UART_SetConfig+0x6bc>
 8014134:	e03a      	b.n	80141ac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8014136:	f7fd f8f7 	bl	8011328 <HAL_RCCEx_GetD3PCLK1Freq>
 801413a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801413c:	e03c      	b.n	80141b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801413e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014142:	4618      	mov	r0, r3
 8014144:	f7fd f906 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801414a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801414c:	e034      	b.n	80141b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801414e:	f107 0318 	add.w	r3, r7, #24
 8014152:	4618      	mov	r0, r3
 8014154:	f7fd fa52 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014158:	69fb      	ldr	r3, [r7, #28]
 801415a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801415c:	e02c      	b.n	80141b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801415e:	4b09      	ldr	r3, [pc, #36]	@ (8014184 <UART_SetConfig+0x69c>)
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	f003 0320 	and.w	r3, r3, #32
 8014166:	2b00      	cmp	r3, #0
 8014168:	d016      	beq.n	8014198 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801416a:	4b06      	ldr	r3, [pc, #24]	@ (8014184 <UART_SetConfig+0x69c>)
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	08db      	lsrs	r3, r3, #3
 8014170:	f003 0303 	and.w	r3, r3, #3
 8014174:	4a07      	ldr	r2, [pc, #28]	@ (8014194 <UART_SetConfig+0x6ac>)
 8014176:	fa22 f303 	lsr.w	r3, r2, r3
 801417a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801417c:	e01c      	b.n	80141b8 <UART_SetConfig+0x6d0>
 801417e:	bf00      	nop
 8014180:	40011400 	.word	0x40011400
 8014184:	58024400 	.word	0x58024400
 8014188:	40007800 	.word	0x40007800
 801418c:	40007c00 	.word	0x40007c00
 8014190:	58000c00 	.word	0x58000c00
 8014194:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8014198:	4b9d      	ldr	r3, [pc, #628]	@ (8014410 <UART_SetConfig+0x928>)
 801419a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801419c:	e00c      	b.n	80141b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801419e:	4b9d      	ldr	r3, [pc, #628]	@ (8014414 <UART_SetConfig+0x92c>)
 80141a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141a2:	e009      	b.n	80141b8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80141a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80141a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141aa:	e005      	b.n	80141b8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80141ac:	2300      	movs	r3, #0
 80141ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80141b0:	2301      	movs	r3, #1
 80141b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80141b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80141b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	f000 81de 	beq.w	801457c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80141c0:	697b      	ldr	r3, [r7, #20]
 80141c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141c4:	4a94      	ldr	r2, [pc, #592]	@ (8014418 <UART_SetConfig+0x930>)
 80141c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80141ca:	461a      	mov	r2, r3
 80141cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80141d2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80141d4:	697b      	ldr	r3, [r7, #20]
 80141d6:	685a      	ldr	r2, [r3, #4]
 80141d8:	4613      	mov	r3, r2
 80141da:	005b      	lsls	r3, r3, #1
 80141dc:	4413      	add	r3, r2
 80141de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80141e0:	429a      	cmp	r2, r3
 80141e2:	d305      	bcc.n	80141f0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80141e4:	697b      	ldr	r3, [r7, #20]
 80141e6:	685b      	ldr	r3, [r3, #4]
 80141e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80141ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80141ec:	429a      	cmp	r2, r3
 80141ee:	d903      	bls.n	80141f8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80141f0:	2301      	movs	r3, #1
 80141f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80141f6:	e1c1      	b.n	801457c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80141f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141fa:	2200      	movs	r2, #0
 80141fc:	60bb      	str	r3, [r7, #8]
 80141fe:	60fa      	str	r2, [r7, #12]
 8014200:	697b      	ldr	r3, [r7, #20]
 8014202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014204:	4a84      	ldr	r2, [pc, #528]	@ (8014418 <UART_SetConfig+0x930>)
 8014206:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801420a:	b29b      	uxth	r3, r3
 801420c:	2200      	movs	r2, #0
 801420e:	603b      	str	r3, [r7, #0]
 8014210:	607a      	str	r2, [r7, #4]
 8014212:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014216:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801421a:	f7ec fa85 	bl	8000728 <__aeabi_uldivmod>
 801421e:	4602      	mov	r2, r0
 8014220:	460b      	mov	r3, r1
 8014222:	4610      	mov	r0, r2
 8014224:	4619      	mov	r1, r3
 8014226:	f04f 0200 	mov.w	r2, #0
 801422a:	f04f 0300 	mov.w	r3, #0
 801422e:	020b      	lsls	r3, r1, #8
 8014230:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014234:	0202      	lsls	r2, r0, #8
 8014236:	6979      	ldr	r1, [r7, #20]
 8014238:	6849      	ldr	r1, [r1, #4]
 801423a:	0849      	lsrs	r1, r1, #1
 801423c:	2000      	movs	r0, #0
 801423e:	460c      	mov	r4, r1
 8014240:	4605      	mov	r5, r0
 8014242:	eb12 0804 	adds.w	r8, r2, r4
 8014246:	eb43 0905 	adc.w	r9, r3, r5
 801424a:	697b      	ldr	r3, [r7, #20]
 801424c:	685b      	ldr	r3, [r3, #4]
 801424e:	2200      	movs	r2, #0
 8014250:	469a      	mov	sl, r3
 8014252:	4693      	mov	fp, r2
 8014254:	4652      	mov	r2, sl
 8014256:	465b      	mov	r3, fp
 8014258:	4640      	mov	r0, r8
 801425a:	4649      	mov	r1, r9
 801425c:	f7ec fa64 	bl	8000728 <__aeabi_uldivmod>
 8014260:	4602      	mov	r2, r0
 8014262:	460b      	mov	r3, r1
 8014264:	4613      	mov	r3, r2
 8014266:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801426a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801426e:	d308      	bcc.n	8014282 <UART_SetConfig+0x79a>
 8014270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014276:	d204      	bcs.n	8014282 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8014278:	697b      	ldr	r3, [r7, #20]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801427e:	60da      	str	r2, [r3, #12]
 8014280:	e17c      	b.n	801457c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8014282:	2301      	movs	r3, #1
 8014284:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014288:	e178      	b.n	801457c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801428a:	697b      	ldr	r3, [r7, #20]
 801428c:	69db      	ldr	r3, [r3, #28]
 801428e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014292:	f040 80c5 	bne.w	8014420 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8014296:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801429a:	2b20      	cmp	r3, #32
 801429c:	dc48      	bgt.n	8014330 <UART_SetConfig+0x848>
 801429e:	2b00      	cmp	r3, #0
 80142a0:	db7b      	blt.n	801439a <UART_SetConfig+0x8b2>
 80142a2:	2b20      	cmp	r3, #32
 80142a4:	d879      	bhi.n	801439a <UART_SetConfig+0x8b2>
 80142a6:	a201      	add	r2, pc, #4	@ (adr r2, 80142ac <UART_SetConfig+0x7c4>)
 80142a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142ac:	08014337 	.word	0x08014337
 80142b0:	0801433f 	.word	0x0801433f
 80142b4:	0801439b 	.word	0x0801439b
 80142b8:	0801439b 	.word	0x0801439b
 80142bc:	08014347 	.word	0x08014347
 80142c0:	0801439b 	.word	0x0801439b
 80142c4:	0801439b 	.word	0x0801439b
 80142c8:	0801439b 	.word	0x0801439b
 80142cc:	08014357 	.word	0x08014357
 80142d0:	0801439b 	.word	0x0801439b
 80142d4:	0801439b 	.word	0x0801439b
 80142d8:	0801439b 	.word	0x0801439b
 80142dc:	0801439b 	.word	0x0801439b
 80142e0:	0801439b 	.word	0x0801439b
 80142e4:	0801439b 	.word	0x0801439b
 80142e8:	0801439b 	.word	0x0801439b
 80142ec:	08014367 	.word	0x08014367
 80142f0:	0801439b 	.word	0x0801439b
 80142f4:	0801439b 	.word	0x0801439b
 80142f8:	0801439b 	.word	0x0801439b
 80142fc:	0801439b 	.word	0x0801439b
 8014300:	0801439b 	.word	0x0801439b
 8014304:	0801439b 	.word	0x0801439b
 8014308:	0801439b 	.word	0x0801439b
 801430c:	0801439b 	.word	0x0801439b
 8014310:	0801439b 	.word	0x0801439b
 8014314:	0801439b 	.word	0x0801439b
 8014318:	0801439b 	.word	0x0801439b
 801431c:	0801439b 	.word	0x0801439b
 8014320:	0801439b 	.word	0x0801439b
 8014324:	0801439b 	.word	0x0801439b
 8014328:	0801439b 	.word	0x0801439b
 801432c:	0801438d 	.word	0x0801438d
 8014330:	2b40      	cmp	r3, #64	@ 0x40
 8014332:	d02e      	beq.n	8014392 <UART_SetConfig+0x8aa>
 8014334:	e031      	b.n	801439a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014336:	f7fb f841 	bl	800f3bc <HAL_RCC_GetPCLK1Freq>
 801433a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801433c:	e033      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801433e:	f7fb f853 	bl	800f3e8 <HAL_RCC_GetPCLK2Freq>
 8014342:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014344:	e02f      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801434a:	4618      	mov	r0, r3
 801434c:	f7fd f802 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014354:	e027      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014356:	f107 0318 	add.w	r3, r7, #24
 801435a:	4618      	mov	r0, r3
 801435c:	f7fd f94e 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014360:	69fb      	ldr	r3, [r7, #28]
 8014362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014364:	e01f      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014366:	4b2d      	ldr	r3, [pc, #180]	@ (801441c <UART_SetConfig+0x934>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	f003 0320 	and.w	r3, r3, #32
 801436e:	2b00      	cmp	r3, #0
 8014370:	d009      	beq.n	8014386 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014372:	4b2a      	ldr	r3, [pc, #168]	@ (801441c <UART_SetConfig+0x934>)
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	08db      	lsrs	r3, r3, #3
 8014378:	f003 0303 	and.w	r3, r3, #3
 801437c:	4a24      	ldr	r2, [pc, #144]	@ (8014410 <UART_SetConfig+0x928>)
 801437e:	fa22 f303 	lsr.w	r3, r2, r3
 8014382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014384:	e00f      	b.n	80143a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8014386:	4b22      	ldr	r3, [pc, #136]	@ (8014410 <UART_SetConfig+0x928>)
 8014388:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801438a:	e00c      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801438c:	4b21      	ldr	r3, [pc, #132]	@ (8014414 <UART_SetConfig+0x92c>)
 801438e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014390:	e009      	b.n	80143a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014398:	e005      	b.n	80143a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801439a:	2300      	movs	r3, #0
 801439c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801439e:	2301      	movs	r3, #1
 80143a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80143a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80143a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	f000 80e7 	beq.w	801457c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80143ae:	697b      	ldr	r3, [r7, #20]
 80143b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143b2:	4a19      	ldr	r2, [pc, #100]	@ (8014418 <UART_SetConfig+0x930>)
 80143b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80143b8:	461a      	mov	r2, r3
 80143ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80143c0:	005a      	lsls	r2, r3, #1
 80143c2:	697b      	ldr	r3, [r7, #20]
 80143c4:	685b      	ldr	r3, [r3, #4]
 80143c6:	085b      	lsrs	r3, r3, #1
 80143c8:	441a      	add	r2, r3
 80143ca:	697b      	ldr	r3, [r7, #20]
 80143cc:	685b      	ldr	r3, [r3, #4]
 80143ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80143d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80143d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143d6:	2b0f      	cmp	r3, #15
 80143d8:	d916      	bls.n	8014408 <UART_SetConfig+0x920>
 80143da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80143e0:	d212      	bcs.n	8014408 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80143e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143e4:	b29b      	uxth	r3, r3
 80143e6:	f023 030f 	bic.w	r3, r3, #15
 80143ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80143ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143ee:	085b      	lsrs	r3, r3, #1
 80143f0:	b29b      	uxth	r3, r3
 80143f2:	f003 0307 	and.w	r3, r3, #7
 80143f6:	b29a      	uxth	r2, r3
 80143f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80143fa:	4313      	orrs	r3, r2
 80143fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80143fe:	697b      	ldr	r3, [r7, #20]
 8014400:	681b      	ldr	r3, [r3, #0]
 8014402:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014404:	60da      	str	r2, [r3, #12]
 8014406:	e0b9      	b.n	801457c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8014408:	2301      	movs	r3, #1
 801440a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801440e:	e0b5      	b.n	801457c <UART_SetConfig+0xa94>
 8014410:	03d09000 	.word	0x03d09000
 8014414:	003d0900 	.word	0x003d0900
 8014418:	0802a37c 	.word	0x0802a37c
 801441c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8014420:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014424:	2b20      	cmp	r3, #32
 8014426:	dc49      	bgt.n	80144bc <UART_SetConfig+0x9d4>
 8014428:	2b00      	cmp	r3, #0
 801442a:	db7c      	blt.n	8014526 <UART_SetConfig+0xa3e>
 801442c:	2b20      	cmp	r3, #32
 801442e:	d87a      	bhi.n	8014526 <UART_SetConfig+0xa3e>
 8014430:	a201      	add	r2, pc, #4	@ (adr r2, 8014438 <UART_SetConfig+0x950>)
 8014432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014436:	bf00      	nop
 8014438:	080144c3 	.word	0x080144c3
 801443c:	080144cb 	.word	0x080144cb
 8014440:	08014527 	.word	0x08014527
 8014444:	08014527 	.word	0x08014527
 8014448:	080144d3 	.word	0x080144d3
 801444c:	08014527 	.word	0x08014527
 8014450:	08014527 	.word	0x08014527
 8014454:	08014527 	.word	0x08014527
 8014458:	080144e3 	.word	0x080144e3
 801445c:	08014527 	.word	0x08014527
 8014460:	08014527 	.word	0x08014527
 8014464:	08014527 	.word	0x08014527
 8014468:	08014527 	.word	0x08014527
 801446c:	08014527 	.word	0x08014527
 8014470:	08014527 	.word	0x08014527
 8014474:	08014527 	.word	0x08014527
 8014478:	080144f3 	.word	0x080144f3
 801447c:	08014527 	.word	0x08014527
 8014480:	08014527 	.word	0x08014527
 8014484:	08014527 	.word	0x08014527
 8014488:	08014527 	.word	0x08014527
 801448c:	08014527 	.word	0x08014527
 8014490:	08014527 	.word	0x08014527
 8014494:	08014527 	.word	0x08014527
 8014498:	08014527 	.word	0x08014527
 801449c:	08014527 	.word	0x08014527
 80144a0:	08014527 	.word	0x08014527
 80144a4:	08014527 	.word	0x08014527
 80144a8:	08014527 	.word	0x08014527
 80144ac:	08014527 	.word	0x08014527
 80144b0:	08014527 	.word	0x08014527
 80144b4:	08014527 	.word	0x08014527
 80144b8:	08014519 	.word	0x08014519
 80144bc:	2b40      	cmp	r3, #64	@ 0x40
 80144be:	d02e      	beq.n	801451e <UART_SetConfig+0xa36>
 80144c0:	e031      	b.n	8014526 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80144c2:	f7fa ff7b 	bl	800f3bc <HAL_RCC_GetPCLK1Freq>
 80144c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80144c8:	e033      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80144ca:	f7fa ff8d 	bl	800f3e8 <HAL_RCC_GetPCLK2Freq>
 80144ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80144d0:	e02f      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80144d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80144d6:	4618      	mov	r0, r3
 80144d8:	f7fc ff3c 	bl	8011354 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80144dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80144e0:	e027      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80144e2:	f107 0318 	add.w	r3, r7, #24
 80144e6:	4618      	mov	r0, r3
 80144e8:	f7fd f888 	bl	80115fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80144ec:	69fb      	ldr	r3, [r7, #28]
 80144ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80144f0:	e01f      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80144f2:	4b2d      	ldr	r3, [pc, #180]	@ (80145a8 <UART_SetConfig+0xac0>)
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	f003 0320 	and.w	r3, r3, #32
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d009      	beq.n	8014512 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80144fe:	4b2a      	ldr	r3, [pc, #168]	@ (80145a8 <UART_SetConfig+0xac0>)
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	08db      	lsrs	r3, r3, #3
 8014504:	f003 0303 	and.w	r3, r3, #3
 8014508:	4a28      	ldr	r2, [pc, #160]	@ (80145ac <UART_SetConfig+0xac4>)
 801450a:	fa22 f303 	lsr.w	r3, r2, r3
 801450e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014510:	e00f      	b.n	8014532 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8014512:	4b26      	ldr	r3, [pc, #152]	@ (80145ac <UART_SetConfig+0xac4>)
 8014514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014516:	e00c      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014518:	4b25      	ldr	r3, [pc, #148]	@ (80145b0 <UART_SetConfig+0xac8>)
 801451a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801451c:	e009      	b.n	8014532 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801451e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014524:	e005      	b.n	8014532 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8014526:	2300      	movs	r3, #0
 8014528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801452a:	2301      	movs	r3, #1
 801452c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014530:	bf00      	nop
    }

    if (pclk != 0U)
 8014532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014534:	2b00      	cmp	r3, #0
 8014536:	d021      	beq.n	801457c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014538:	697b      	ldr	r3, [r7, #20]
 801453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801453c:	4a1d      	ldr	r2, [pc, #116]	@ (80145b4 <UART_SetConfig+0xacc>)
 801453e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014542:	461a      	mov	r2, r3
 8014544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014546:	fbb3 f2f2 	udiv	r2, r3, r2
 801454a:	697b      	ldr	r3, [r7, #20]
 801454c:	685b      	ldr	r3, [r3, #4]
 801454e:	085b      	lsrs	r3, r3, #1
 8014550:	441a      	add	r2, r3
 8014552:	697b      	ldr	r3, [r7, #20]
 8014554:	685b      	ldr	r3, [r3, #4]
 8014556:	fbb2 f3f3 	udiv	r3, r2, r3
 801455a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801455c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801455e:	2b0f      	cmp	r3, #15
 8014560:	d909      	bls.n	8014576 <UART_SetConfig+0xa8e>
 8014562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014568:	d205      	bcs.n	8014576 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801456a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801456c:	b29a      	uxth	r2, r3
 801456e:	697b      	ldr	r3, [r7, #20]
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	60da      	str	r2, [r3, #12]
 8014574:	e002      	b.n	801457c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8014576:	2301      	movs	r3, #1
 8014578:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801457c:	697b      	ldr	r3, [r7, #20]
 801457e:	2201      	movs	r2, #1
 8014580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014584:	697b      	ldr	r3, [r7, #20]
 8014586:	2201      	movs	r2, #1
 8014588:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801458c:	697b      	ldr	r3, [r7, #20]
 801458e:	2200      	movs	r2, #0
 8014590:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014592:	697b      	ldr	r3, [r7, #20]
 8014594:	2200      	movs	r2, #0
 8014596:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014598:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801459c:	4618      	mov	r0, r3
 801459e:	3748      	adds	r7, #72	@ 0x48
 80145a0:	46bd      	mov	sp, r7
 80145a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80145a6:	bf00      	nop
 80145a8:	58024400 	.word	0x58024400
 80145ac:	03d09000 	.word	0x03d09000
 80145b0:	003d0900 	.word	0x003d0900
 80145b4:	0802a37c 	.word	0x0802a37c

080145b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80145b8:	b480      	push	{r7}
 80145ba:	b083      	sub	sp, #12
 80145bc:	af00      	add	r7, sp, #0
 80145be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145c4:	f003 0308 	and.w	r3, r3, #8
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d00a      	beq.n	80145e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	685b      	ldr	r3, [r3, #4]
 80145d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	430a      	orrs	r2, r1
 80145e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80145e6:	f003 0301 	and.w	r3, r3, #1
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d00a      	beq.n	8014604 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	685b      	ldr	r3, [r3, #4]
 80145f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	430a      	orrs	r2, r1
 8014602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014608:	f003 0302 	and.w	r3, r3, #2
 801460c:	2b00      	cmp	r3, #0
 801460e:	d00a      	beq.n	8014626 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	685b      	ldr	r3, [r3, #4]
 8014616:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	430a      	orrs	r2, r1
 8014624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801462a:	f003 0304 	and.w	r3, r3, #4
 801462e:	2b00      	cmp	r3, #0
 8014630:	d00a      	beq.n	8014648 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	685b      	ldr	r3, [r3, #4]
 8014638:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	430a      	orrs	r2, r1
 8014646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801464c:	f003 0310 	and.w	r3, r3, #16
 8014650:	2b00      	cmp	r3, #0
 8014652:	d00a      	beq.n	801466a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	689b      	ldr	r3, [r3, #8]
 801465a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	430a      	orrs	r2, r1
 8014668:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801466e:	f003 0320 	and.w	r3, r3, #32
 8014672:	2b00      	cmp	r3, #0
 8014674:	d00a      	beq.n	801468c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	689b      	ldr	r3, [r3, #8]
 801467c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	430a      	orrs	r2, r1
 801468a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014694:	2b00      	cmp	r3, #0
 8014696:	d01a      	beq.n	80146ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	685b      	ldr	r3, [r3, #4]
 801469e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	430a      	orrs	r2, r1
 80146ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80146b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80146b6:	d10a      	bne.n	80146ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	685b      	ldr	r3, [r3, #4]
 80146be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	430a      	orrs	r2, r1
 80146cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80146d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d00a      	beq.n	80146f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	685b      	ldr	r3, [r3, #4]
 80146e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	430a      	orrs	r2, r1
 80146ee:	605a      	str	r2, [r3, #4]
  }
}
 80146f0:	bf00      	nop
 80146f2:	370c      	adds	r7, #12
 80146f4:	46bd      	mov	sp, r7
 80146f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146fa:	4770      	bx	lr

080146fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b098      	sub	sp, #96	@ 0x60
 8014700:	af02      	add	r7, sp, #8
 8014702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	2200      	movs	r2, #0
 8014708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801470c:	f7f3 f82e 	bl	800776c <HAL_GetTick>
 8014710:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	f003 0308 	and.w	r3, r3, #8
 801471c:	2b08      	cmp	r3, #8
 801471e:	d12f      	bne.n	8014780 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014720:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014724:	9300      	str	r3, [sp, #0]
 8014726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014728:	2200      	movs	r2, #0
 801472a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801472e:	6878      	ldr	r0, [r7, #4]
 8014730:	f000 f88e 	bl	8014850 <UART_WaitOnFlagUntilTimeout>
 8014734:	4603      	mov	r3, r0
 8014736:	2b00      	cmp	r3, #0
 8014738:	d022      	beq.n	8014780 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014742:	e853 3f00 	ldrex	r3, [r3]
 8014746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801474a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801474e:	653b      	str	r3, [r7, #80]	@ 0x50
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	461a      	mov	r2, r3
 8014756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014758:	647b      	str	r3, [r7, #68]	@ 0x44
 801475a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801475c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801475e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014760:	e841 2300 	strex	r3, r2, [r1]
 8014764:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014768:	2b00      	cmp	r3, #0
 801476a:	d1e6      	bne.n	801473a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	2220      	movs	r2, #32
 8014770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	2200      	movs	r2, #0
 8014778:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801477c:	2303      	movs	r3, #3
 801477e:	e063      	b.n	8014848 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	f003 0304 	and.w	r3, r3, #4
 801478a:	2b04      	cmp	r3, #4
 801478c:	d149      	bne.n	8014822 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801478e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014792:	9300      	str	r3, [sp, #0]
 8014794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014796:	2200      	movs	r2, #0
 8014798:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801479c:	6878      	ldr	r0, [r7, #4]
 801479e:	f000 f857 	bl	8014850 <UART_WaitOnFlagUntilTimeout>
 80147a2:	4603      	mov	r3, r0
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d03c      	beq.n	8014822 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147b0:	e853 3f00 	ldrex	r3, [r3]
 80147b4:	623b      	str	r3, [r7, #32]
   return(result);
 80147b6:	6a3b      	ldr	r3, [r7, #32]
 80147b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80147bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	681b      	ldr	r3, [r3, #0]
 80147c2:	461a      	mov	r2, r3
 80147c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80147c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80147c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80147cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147ce:	e841 2300 	strex	r3, r2, [r1]
 80147d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80147d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d1e6      	bne.n	80147a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	3308      	adds	r3, #8
 80147e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147e2:	693b      	ldr	r3, [r7, #16]
 80147e4:	e853 3f00 	ldrex	r3, [r3]
 80147e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	f023 0301 	bic.w	r3, r3, #1
 80147f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	3308      	adds	r3, #8
 80147f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80147fa:	61fa      	str	r2, [r7, #28]
 80147fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147fe:	69b9      	ldr	r1, [r7, #24]
 8014800:	69fa      	ldr	r2, [r7, #28]
 8014802:	e841 2300 	strex	r3, r2, [r1]
 8014806:	617b      	str	r3, [r7, #20]
   return(result);
 8014808:	697b      	ldr	r3, [r7, #20]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d1e5      	bne.n	80147da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	2220      	movs	r2, #32
 8014812:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	2200      	movs	r2, #0
 801481a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801481e:	2303      	movs	r3, #3
 8014820:	e012      	b.n	8014848 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	2220      	movs	r2, #32
 8014826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	2220      	movs	r2, #32
 801482e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	2200      	movs	r2, #0
 8014836:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	2200      	movs	r2, #0
 801483c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	2200      	movs	r2, #0
 8014842:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014846:	2300      	movs	r3, #0
}
 8014848:	4618      	mov	r0, r3
 801484a:	3758      	adds	r7, #88	@ 0x58
 801484c:	46bd      	mov	sp, r7
 801484e:	bd80      	pop	{r7, pc}

08014850 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014850:	b580      	push	{r7, lr}
 8014852:	b084      	sub	sp, #16
 8014854:	af00      	add	r7, sp, #0
 8014856:	60f8      	str	r0, [r7, #12]
 8014858:	60b9      	str	r1, [r7, #8]
 801485a:	603b      	str	r3, [r7, #0]
 801485c:	4613      	mov	r3, r2
 801485e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014860:	e04f      	b.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014862:	69bb      	ldr	r3, [r7, #24]
 8014864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014868:	d04b      	beq.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801486a:	f7f2 ff7f 	bl	800776c <HAL_GetTick>
 801486e:	4602      	mov	r2, r0
 8014870:	683b      	ldr	r3, [r7, #0]
 8014872:	1ad3      	subs	r3, r2, r3
 8014874:	69ba      	ldr	r2, [r7, #24]
 8014876:	429a      	cmp	r2, r3
 8014878:	d302      	bcc.n	8014880 <UART_WaitOnFlagUntilTimeout+0x30>
 801487a:	69bb      	ldr	r3, [r7, #24]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d101      	bne.n	8014884 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014880:	2303      	movs	r3, #3
 8014882:	e04e      	b.n	8014922 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	f003 0304 	and.w	r3, r3, #4
 801488e:	2b00      	cmp	r3, #0
 8014890:	d037      	beq.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	2b80      	cmp	r3, #128	@ 0x80
 8014896:	d034      	beq.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	2b40      	cmp	r3, #64	@ 0x40
 801489c:	d031      	beq.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	69db      	ldr	r3, [r3, #28]
 80148a4:	f003 0308 	and.w	r3, r3, #8
 80148a8:	2b08      	cmp	r3, #8
 80148aa:	d110      	bne.n	80148ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	2208      	movs	r2, #8
 80148b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80148b4:	68f8      	ldr	r0, [r7, #12]
 80148b6:	f000 f95b 	bl	8014b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80148ba:	68fb      	ldr	r3, [r7, #12]
 80148bc:	2208      	movs	r2, #8
 80148be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80148c2:	68fb      	ldr	r3, [r7, #12]
 80148c4:	2200      	movs	r2, #0
 80148c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80148ca:	2301      	movs	r3, #1
 80148cc:	e029      	b.n	8014922 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	69db      	ldr	r3, [r3, #28]
 80148d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80148d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80148dc:	d111      	bne.n	8014902 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80148e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80148e8:	68f8      	ldr	r0, [r7, #12]
 80148ea:	f000 f941 	bl	8014b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	2220      	movs	r2, #32
 80148f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	2200      	movs	r2, #0
 80148fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80148fe:	2303      	movs	r3, #3
 8014900:	e00f      	b.n	8014922 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014902:	68fb      	ldr	r3, [r7, #12]
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	69da      	ldr	r2, [r3, #28]
 8014908:	68bb      	ldr	r3, [r7, #8]
 801490a:	4013      	ands	r3, r2
 801490c:	68ba      	ldr	r2, [r7, #8]
 801490e:	429a      	cmp	r2, r3
 8014910:	bf0c      	ite	eq
 8014912:	2301      	moveq	r3, #1
 8014914:	2300      	movne	r3, #0
 8014916:	b2db      	uxtb	r3, r3
 8014918:	461a      	mov	r2, r3
 801491a:	79fb      	ldrb	r3, [r7, #7]
 801491c:	429a      	cmp	r2, r3
 801491e:	d0a0      	beq.n	8014862 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014920:	2300      	movs	r3, #0
}
 8014922:	4618      	mov	r0, r3
 8014924:	3710      	adds	r7, #16
 8014926:	46bd      	mov	sp, r7
 8014928:	bd80      	pop	{r7, pc}
	...

0801492c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801492c:	b480      	push	{r7}
 801492e:	b0a3      	sub	sp, #140	@ 0x8c
 8014930:	af00      	add	r7, sp, #0
 8014932:	60f8      	str	r0, [r7, #12]
 8014934:	60b9      	str	r1, [r7, #8]
 8014936:	4613      	mov	r3, r2
 8014938:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	68ba      	ldr	r2, [r7, #8]
 801493e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014940:	68fb      	ldr	r3, [r7, #12]
 8014942:	88fa      	ldrh	r2, [r7, #6]
 8014944:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	88fa      	ldrh	r2, [r7, #6]
 801494c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	2200      	movs	r2, #0
 8014954:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014956:	68fb      	ldr	r3, [r7, #12]
 8014958:	689b      	ldr	r3, [r3, #8]
 801495a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801495e:	d10e      	bne.n	801497e <UART_Start_Receive_IT+0x52>
 8014960:	68fb      	ldr	r3, [r7, #12]
 8014962:	691b      	ldr	r3, [r3, #16]
 8014964:	2b00      	cmp	r3, #0
 8014966:	d105      	bne.n	8014974 <UART_Start_Receive_IT+0x48>
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801496e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014972:	e02d      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	22ff      	movs	r2, #255	@ 0xff
 8014978:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801497c:	e028      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	689b      	ldr	r3, [r3, #8]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d10d      	bne.n	80149a2 <UART_Start_Receive_IT+0x76>
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	691b      	ldr	r3, [r3, #16]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d104      	bne.n	8014998 <UART_Start_Receive_IT+0x6c>
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	22ff      	movs	r2, #255	@ 0xff
 8014992:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014996:	e01b      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	227f      	movs	r2, #127	@ 0x7f
 801499c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80149a0:	e016      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	689b      	ldr	r3, [r3, #8]
 80149a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80149aa:	d10d      	bne.n	80149c8 <UART_Start_Receive_IT+0x9c>
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	691b      	ldr	r3, [r3, #16]
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d104      	bne.n	80149be <UART_Start_Receive_IT+0x92>
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	227f      	movs	r2, #127	@ 0x7f
 80149b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80149bc:	e008      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	223f      	movs	r2, #63	@ 0x3f
 80149c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80149c6:	e003      	b.n	80149d0 <UART_Start_Receive_IT+0xa4>
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	2200      	movs	r2, #0
 80149cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80149d0:	68fb      	ldr	r3, [r7, #12]
 80149d2:	2200      	movs	r2, #0
 80149d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	2222      	movs	r2, #34	@ 0x22
 80149dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	681b      	ldr	r3, [r3, #0]
 80149e4:	3308      	adds	r3, #8
 80149e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80149e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80149ea:	e853 3f00 	ldrex	r3, [r3]
 80149ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80149f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80149f2:	f043 0301 	orr.w	r3, r3, #1
 80149f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	3308      	adds	r3, #8
 8014a00:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8014a04:	673a      	str	r2, [r7, #112]	@ 0x70
 8014a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014a08:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8014a0a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8014a0c:	e841 2300 	strex	r3, r2, [r1]
 8014a10:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8014a12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d1e3      	bne.n	80149e0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014a20:	d14f      	bne.n	8014ac2 <UART_Start_Receive_IT+0x196>
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014a28:	88fa      	ldrh	r2, [r7, #6]
 8014a2a:	429a      	cmp	r2, r3
 8014a2c:	d349      	bcc.n	8014ac2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	689b      	ldr	r3, [r3, #8]
 8014a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014a36:	d107      	bne.n	8014a48 <UART_Start_Receive_IT+0x11c>
 8014a38:	68fb      	ldr	r3, [r7, #12]
 8014a3a:	691b      	ldr	r3, [r3, #16]
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d103      	bne.n	8014a48 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	4a47      	ldr	r2, [pc, #284]	@ (8014b60 <UART_Start_Receive_IT+0x234>)
 8014a44:	675a      	str	r2, [r3, #116]	@ 0x74
 8014a46:	e002      	b.n	8014a4e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	4a46      	ldr	r2, [pc, #280]	@ (8014b64 <UART_Start_Receive_IT+0x238>)
 8014a4c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	691b      	ldr	r3, [r3, #16]
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d01a      	beq.n	8014a8c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014a56:	68fb      	ldr	r3, [r7, #12]
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014a5e:	e853 3f00 	ldrex	r3, [r3]
 8014a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8014a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014a6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	461a      	mov	r2, r3
 8014a74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014a7a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014a7c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014a7e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014a80:	e841 2300 	strex	r3, r2, [r1]
 8014a84:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8014a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d1e4      	bne.n	8014a56 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	3308      	adds	r3, #8
 8014a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a96:	e853 3f00 	ldrex	r3, [r3]
 8014a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014aa2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8014aa4:	68fb      	ldr	r3, [r7, #12]
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	3308      	adds	r3, #8
 8014aaa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014aac:	64ba      	str	r2, [r7, #72]	@ 0x48
 8014aae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ab0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8014ab2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014ab4:	e841 2300 	strex	r3, r2, [r1]
 8014ab8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8014aba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d1e5      	bne.n	8014a8c <UART_Start_Receive_IT+0x160>
 8014ac0:	e046      	b.n	8014b50 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	689b      	ldr	r3, [r3, #8]
 8014ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014aca:	d107      	bne.n	8014adc <UART_Start_Receive_IT+0x1b0>
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	691b      	ldr	r3, [r3, #16]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d103      	bne.n	8014adc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8014ad4:	68fb      	ldr	r3, [r7, #12]
 8014ad6:	4a24      	ldr	r2, [pc, #144]	@ (8014b68 <UART_Start_Receive_IT+0x23c>)
 8014ad8:	675a      	str	r2, [r3, #116]	@ 0x74
 8014ada:	e002      	b.n	8014ae2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8014adc:	68fb      	ldr	r3, [r7, #12]
 8014ade:	4a23      	ldr	r2, [pc, #140]	@ (8014b6c <UART_Start_Receive_IT+0x240>)
 8014ae0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	691b      	ldr	r3, [r3, #16]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d019      	beq.n	8014b1e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	681b      	ldr	r3, [r3, #0]
 8014aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014af2:	e853 3f00 	ldrex	r3, [r3]
 8014af6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014afa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8014afe:	677b      	str	r3, [r7, #116]	@ 0x74
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	681b      	ldr	r3, [r3, #0]
 8014b04:	461a      	mov	r2, r3
 8014b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014b08:	637b      	str	r3, [r7, #52]	@ 0x34
 8014b0a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b0c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014b0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014b10:	e841 2300 	strex	r3, r2, [r1]
 8014b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8014b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d1e6      	bne.n	8014aea <UART_Start_Receive_IT+0x1be>
 8014b1c:	e018      	b.n	8014b50 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014b1e:	68fb      	ldr	r3, [r7, #12]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b24:	697b      	ldr	r3, [r7, #20]
 8014b26:	e853 3f00 	ldrex	r3, [r3]
 8014b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8014b2c:	693b      	ldr	r3, [r7, #16]
 8014b2e:	f043 0320 	orr.w	r3, r3, #32
 8014b32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	461a      	mov	r2, r3
 8014b3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014b3c:	623b      	str	r3, [r7, #32]
 8014b3e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b40:	69f9      	ldr	r1, [r7, #28]
 8014b42:	6a3a      	ldr	r2, [r7, #32]
 8014b44:	e841 2300 	strex	r3, r2, [r1]
 8014b48:	61bb      	str	r3, [r7, #24]
   return(result);
 8014b4a:	69bb      	ldr	r3, [r7, #24]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d1e6      	bne.n	8014b1e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8014b50:	2300      	movs	r3, #0
}
 8014b52:	4618      	mov	r0, r3
 8014b54:	378c      	adds	r7, #140	@ 0x8c
 8014b56:	46bd      	mov	sp, r7
 8014b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b5c:	4770      	bx	lr
 8014b5e:	bf00      	nop
 8014b60:	0801538d 	.word	0x0801538d
 8014b64:	08015029 	.word	0x08015029
 8014b68:	08014e71 	.word	0x08014e71
 8014b6c:	08014cb9 	.word	0x08014cb9

08014b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8014b70:	b480      	push	{r7}
 8014b72:	b095      	sub	sp, #84	@ 0x54
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014b80:	e853 3f00 	ldrex	r3, [r3]
 8014b84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	461a      	mov	r2, r3
 8014b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014b96:	643b      	str	r3, [r7, #64]	@ 0x40
 8014b98:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014b9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014b9e:	e841 2300 	strex	r3, r2, [r1]
 8014ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d1e6      	bne.n	8014b78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	3308      	adds	r3, #8
 8014bb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bb2:	6a3b      	ldr	r3, [r7, #32]
 8014bb4:	e853 3f00 	ldrex	r3, [r3]
 8014bb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8014bba:	69fa      	ldr	r2, [r7, #28]
 8014bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8014c38 <UART_EndRxTransfer+0xc8>)
 8014bbe:	4013      	ands	r3, r2
 8014bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	3308      	adds	r3, #8
 8014bc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014bca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014bce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014bd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014bd2:	e841 2300 	strex	r3, r2, [r1]
 8014bd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d1e5      	bne.n	8014baa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014be2:	2b01      	cmp	r3, #1
 8014be4:	d118      	bne.n	8014c18 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	e853 3f00 	ldrex	r3, [r3]
 8014bf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8014bf4:	68bb      	ldr	r3, [r7, #8]
 8014bf6:	f023 0310 	bic.w	r3, r3, #16
 8014bfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	461a      	mov	r2, r3
 8014c02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c04:	61bb      	str	r3, [r7, #24]
 8014c06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c08:	6979      	ldr	r1, [r7, #20]
 8014c0a:	69ba      	ldr	r2, [r7, #24]
 8014c0c:	e841 2300 	strex	r3, r2, [r1]
 8014c10:	613b      	str	r3, [r7, #16]
   return(result);
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d1e6      	bne.n	8014be6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	2220      	movs	r2, #32
 8014c1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	2200      	movs	r2, #0
 8014c24:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2200      	movs	r2, #0
 8014c2a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8014c2c:	bf00      	nop
 8014c2e:	3754      	adds	r7, #84	@ 0x54
 8014c30:	46bd      	mov	sp, r7
 8014c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c36:	4770      	bx	lr
 8014c38:	effffffe 	.word	0xeffffffe

08014c3c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014c3c:	b580      	push	{r7, lr}
 8014c3e:	b084      	sub	sp, #16
 8014c40:	af00      	add	r7, sp, #0
 8014c42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014c48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	2200      	movs	r2, #0
 8014c4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014c52:	68f8      	ldr	r0, [r7, #12]
 8014c54:	f7ef f836 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014c58:	bf00      	nop
 8014c5a:	3710      	adds	r7, #16
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}

08014c60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014c60:	b580      	push	{r7, lr}
 8014c62:	b088      	sub	sp, #32
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	e853 3f00 	ldrex	r3, [r3]
 8014c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8014c76:	68bb      	ldr	r3, [r7, #8]
 8014c78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014c7c:	61fb      	str	r3, [r7, #28]
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	461a      	mov	r2, r3
 8014c84:	69fb      	ldr	r3, [r7, #28]
 8014c86:	61bb      	str	r3, [r7, #24]
 8014c88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c8a:	6979      	ldr	r1, [r7, #20]
 8014c8c:	69ba      	ldr	r2, [r7, #24]
 8014c8e:	e841 2300 	strex	r3, r2, [r1]
 8014c92:	613b      	str	r3, [r7, #16]
   return(result);
 8014c94:	693b      	ldr	r3, [r7, #16]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d1e6      	bne.n	8014c68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	2220      	movs	r2, #32
 8014c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014ca8:	6878      	ldr	r0, [r7, #4]
 8014caa:	f7fe ff07 	bl	8013abc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014cae:	bf00      	nop
 8014cb0:	3720      	adds	r7, #32
 8014cb2:	46bd      	mov	sp, r7
 8014cb4:	bd80      	pop	{r7, pc}
	...

08014cb8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8014cb8:	b580      	push	{r7, lr}
 8014cba:	b09c      	sub	sp, #112	@ 0x70
 8014cbc:	af00      	add	r7, sp, #0
 8014cbe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014cc6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014cd0:	2b22      	cmp	r3, #34	@ 0x22
 8014cd2:	f040 80be 	bne.w	8014e52 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cdc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8014ce0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8014ce4:	b2d9      	uxtb	r1, r3
 8014ce6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8014cea:	b2da      	uxtb	r2, r3
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014cf0:	400a      	ands	r2, r1
 8014cf2:	b2d2      	uxtb	r2, r2
 8014cf4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014cfa:	1c5a      	adds	r2, r3, #1
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014d06:	b29b      	uxth	r3, r3
 8014d08:	3b01      	subs	r3, #1
 8014d0a:	b29a      	uxth	r2, r3
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014d18:	b29b      	uxth	r3, r3
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	f040 80a1 	bne.w	8014e62 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014d28:	e853 3f00 	ldrex	r3, [r3]
 8014d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014d34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	681b      	ldr	r3, [r3, #0]
 8014d3a:	461a      	mov	r2, r3
 8014d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014d3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014d40:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014d44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014d46:	e841 2300 	strex	r3, r2, [r1]
 8014d4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014d4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d1e6      	bne.n	8014d20 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	681b      	ldr	r3, [r3, #0]
 8014d56:	3308      	adds	r3, #8
 8014d58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d5c:	e853 3f00 	ldrex	r3, [r3]
 8014d60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d64:	f023 0301 	bic.w	r3, r3, #1
 8014d68:	667b      	str	r3, [r7, #100]	@ 0x64
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	3308      	adds	r3, #8
 8014d70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014d72:	647a      	str	r2, [r7, #68]	@ 0x44
 8014d74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014d78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014d7a:	e841 2300 	strex	r3, r2, [r1]
 8014d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d1e5      	bne.n	8014d52 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	2220      	movs	r2, #32
 8014d8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	2200      	movs	r2, #0
 8014d92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	2200      	movs	r2, #0
 8014d98:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	4a33      	ldr	r2, [pc, #204]	@ (8014e6c <UART_RxISR_8BIT+0x1b4>)
 8014da0:	4293      	cmp	r3, r2
 8014da2:	d01f      	beq.n	8014de4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	681b      	ldr	r3, [r3, #0]
 8014da8:	685b      	ldr	r3, [r3, #4]
 8014daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	d018      	beq.n	8014de4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	681b      	ldr	r3, [r3, #0]
 8014db6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dba:	e853 3f00 	ldrex	r3, [r3]
 8014dbe:	623b      	str	r3, [r7, #32]
   return(result);
 8014dc0:	6a3b      	ldr	r3, [r7, #32]
 8014dc2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014dc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	461a      	mov	r2, r3
 8014dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8014dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014dd8:	e841 2300 	strex	r3, r2, [r1]
 8014ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d1e6      	bne.n	8014db2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014de8:	2b01      	cmp	r3, #1
 8014dea:	d12e      	bne.n	8014e4a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	2200      	movs	r2, #0
 8014df0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	681b      	ldr	r3, [r3, #0]
 8014df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014df8:	693b      	ldr	r3, [r7, #16]
 8014dfa:	e853 3f00 	ldrex	r3, [r3]
 8014dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	f023 0310 	bic.w	r3, r3, #16
 8014e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	461a      	mov	r2, r3
 8014e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014e10:	61fb      	str	r3, [r7, #28]
 8014e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e14:	69b9      	ldr	r1, [r7, #24]
 8014e16:	69fa      	ldr	r2, [r7, #28]
 8014e18:	e841 2300 	strex	r3, r2, [r1]
 8014e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8014e1e:	697b      	ldr	r3, [r7, #20]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d1e6      	bne.n	8014df2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	681b      	ldr	r3, [r3, #0]
 8014e28:	69db      	ldr	r3, [r3, #28]
 8014e2a:	f003 0310 	and.w	r3, r3, #16
 8014e2e:	2b10      	cmp	r3, #16
 8014e30:	d103      	bne.n	8014e3a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	2210      	movs	r2, #16
 8014e38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014e40:	4619      	mov	r1, r3
 8014e42:	6878      	ldr	r0, [r7, #4]
 8014e44:	f7fe fe44 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014e48:	e00b      	b.n	8014e62 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8014e4a:	6878      	ldr	r0, [r7, #4]
 8014e4c:	f7ee ff0e 	bl	8003c6c <HAL_UART_RxCpltCallback>
}
 8014e50:	e007      	b.n	8014e62 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	699a      	ldr	r2, [r3, #24]
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	f042 0208 	orr.w	r2, r2, #8
 8014e60:	619a      	str	r2, [r3, #24]
}
 8014e62:	bf00      	nop
 8014e64:	3770      	adds	r7, #112	@ 0x70
 8014e66:	46bd      	mov	sp, r7
 8014e68:	bd80      	pop	{r7, pc}
 8014e6a:	bf00      	nop
 8014e6c:	58000c00 	.word	0x58000c00

08014e70 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8014e70:	b580      	push	{r7, lr}
 8014e72:	b09c      	sub	sp, #112	@ 0x70
 8014e74:	af00      	add	r7, sp, #0
 8014e76:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014e7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014e88:	2b22      	cmp	r3, #34	@ 0x22
 8014e8a:	f040 80be 	bne.w	801500a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8014e9e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8014ea2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8014ea6:	4013      	ands	r3, r2
 8014ea8:	b29a      	uxth	r2, r3
 8014eaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014eac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014eb2:	1c9a      	adds	r2, r3, #2
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014ebe:	b29b      	uxth	r3, r3
 8014ec0:	3b01      	subs	r3, #1
 8014ec2:	b29a      	uxth	r2, r3
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014ed0:	b29b      	uxth	r3, r3
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	f040 80a1 	bne.w	801501a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014ee0:	e853 3f00 	ldrex	r3, [r3]
 8014ee4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8014ee6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014ee8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014eec:	667b      	str	r3, [r7, #100]	@ 0x64
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	461a      	mov	r2, r3
 8014ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014ef6:	657b      	str	r3, [r7, #84]	@ 0x54
 8014ef8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014efa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014efc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014efe:	e841 2300 	strex	r3, r2, [r1]
 8014f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8014f04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d1e6      	bne.n	8014ed8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	3308      	adds	r3, #8
 8014f10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014f14:	e853 3f00 	ldrex	r3, [r3]
 8014f18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f1c:	f023 0301 	bic.w	r3, r3, #1
 8014f20:	663b      	str	r3, [r7, #96]	@ 0x60
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	3308      	adds	r3, #8
 8014f28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014f2a:	643a      	str	r2, [r7, #64]	@ 0x40
 8014f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014f30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014f32:	e841 2300 	strex	r3, r2, [r1]
 8014f36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d1e5      	bne.n	8014f0a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	2220      	movs	r2, #32
 8014f42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	2200      	movs	r2, #0
 8014f4a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2200      	movs	r2, #0
 8014f50:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	4a33      	ldr	r2, [pc, #204]	@ (8015024 <UART_RxISR_16BIT+0x1b4>)
 8014f58:	4293      	cmp	r3, r2
 8014f5a:	d01f      	beq.n	8014f9c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	685b      	ldr	r3, [r3, #4]
 8014f62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d018      	beq.n	8014f9c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f70:	6a3b      	ldr	r3, [r7, #32]
 8014f72:	e853 3f00 	ldrex	r3, [r3]
 8014f76:	61fb      	str	r3, [r7, #28]
   return(result);
 8014f78:	69fb      	ldr	r3, [r7, #28]
 8014f7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014f7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	681b      	ldr	r3, [r3, #0]
 8014f84:	461a      	mov	r2, r3
 8014f86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014f8a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014f90:	e841 2300 	strex	r3, r2, [r1]
 8014f94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d1e6      	bne.n	8014f6a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014fa0:	2b01      	cmp	r3, #1
 8014fa2:	d12e      	bne.n	8015002 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	e853 3f00 	ldrex	r3, [r3]
 8014fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8014fb8:	68bb      	ldr	r3, [r7, #8]
 8014fba:	f023 0310 	bic.w	r3, r3, #16
 8014fbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	461a      	mov	r2, r3
 8014fc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014fc8:	61bb      	str	r3, [r7, #24]
 8014fca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fcc:	6979      	ldr	r1, [r7, #20]
 8014fce:	69ba      	ldr	r2, [r7, #24]
 8014fd0:	e841 2300 	strex	r3, r2, [r1]
 8014fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8014fd6:	693b      	ldr	r3, [r7, #16]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d1e6      	bne.n	8014faa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	69db      	ldr	r3, [r3, #28]
 8014fe2:	f003 0310 	and.w	r3, r3, #16
 8014fe6:	2b10      	cmp	r3, #16
 8014fe8:	d103      	bne.n	8014ff2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	2210      	movs	r2, #16
 8014ff0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014ff8:	4619      	mov	r1, r3
 8014ffa:	6878      	ldr	r0, [r7, #4]
 8014ffc:	f7fe fd68 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015000:	e00b      	b.n	801501a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8015002:	6878      	ldr	r0, [r7, #4]
 8015004:	f7ee fe32 	bl	8003c6c <HAL_UART_RxCpltCallback>
}
 8015008:	e007      	b.n	801501a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	699a      	ldr	r2, [r3, #24]
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	f042 0208 	orr.w	r2, r2, #8
 8015018:	619a      	str	r2, [r3, #24]
}
 801501a:	bf00      	nop
 801501c:	3770      	adds	r7, #112	@ 0x70
 801501e:	46bd      	mov	sp, r7
 8015020:	bd80      	pop	{r7, pc}
 8015022:	bf00      	nop
 8015024:	58000c00 	.word	0x58000c00

08015028 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015028:	b580      	push	{r7, lr}
 801502a:	b0ac      	sub	sp, #176	@ 0xb0
 801502c:	af00      	add	r7, sp, #0
 801502e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015036:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	69db      	ldr	r3, [r3, #28]
 8015040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	681b      	ldr	r3, [r3, #0]
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	689b      	ldr	r3, [r3, #8]
 8015054:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801505e:	2b22      	cmp	r3, #34	@ 0x22
 8015060:	f040 8181 	bne.w	8015366 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801506a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801506e:	e124      	b.n	80152ba <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	681b      	ldr	r3, [r3, #0]
 8015074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015076:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801507a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801507e:	b2d9      	uxtb	r1, r3
 8015080:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8015084:	b2da      	uxtb	r2, r3
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801508a:	400a      	ands	r2, r1
 801508c:	b2d2      	uxtb	r2, r2
 801508e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015094:	1c5a      	adds	r2, r3, #1
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80150a0:	b29b      	uxth	r3, r3
 80150a2:	3b01      	subs	r3, #1
 80150a4:	b29a      	uxth	r2, r3
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	69db      	ldr	r3, [r3, #28]
 80150b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80150b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80150ba:	f003 0307 	and.w	r3, r3, #7
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d053      	beq.n	801516a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80150c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80150c6:	f003 0301 	and.w	r3, r3, #1
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d011      	beq.n	80150f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80150ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80150d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d00b      	beq.n	80150f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	2201      	movs	r2, #1
 80150e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80150e8:	f043 0201 	orr.w	r2, r3, #1
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80150f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80150f6:	f003 0302 	and.w	r3, r3, #2
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d011      	beq.n	8015122 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80150fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015102:	f003 0301 	and.w	r3, r3, #1
 8015106:	2b00      	cmp	r3, #0
 8015108:	d00b      	beq.n	8015122 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	2202      	movs	r2, #2
 8015110:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015118:	f043 0204 	orr.w	r2, r3, #4
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015126:	f003 0304 	and.w	r3, r3, #4
 801512a:	2b00      	cmp	r3, #0
 801512c:	d011      	beq.n	8015152 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801512e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015132:	f003 0301 	and.w	r3, r3, #1
 8015136:	2b00      	cmp	r3, #0
 8015138:	d00b      	beq.n	8015152 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	2204      	movs	r2, #4
 8015140:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015148:	f043 0202 	orr.w	r2, r3, #2
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015158:	2b00      	cmp	r3, #0
 801515a:	d006      	beq.n	801516a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801515c:	6878      	ldr	r0, [r7, #4]
 801515e:	f7ee fdb1 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	2200      	movs	r2, #0
 8015166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015170:	b29b      	uxth	r3, r3
 8015172:	2b00      	cmp	r3, #0
 8015174:	f040 80a1 	bne.w	80152ba <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801517e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015180:	e853 3f00 	ldrex	r3, [r3]
 8015184:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8015186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015188:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801518c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015190:	687b      	ldr	r3, [r7, #4]
 8015192:	681b      	ldr	r3, [r3, #0]
 8015194:	461a      	mov	r2, r3
 8015196:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801519a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801519c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801519e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80151a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80151a2:	e841 2300 	strex	r3, r2, [r1]
 80151a6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80151a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d1e4      	bne.n	8015178 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	3308      	adds	r3, #8
 80151b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80151b8:	e853 3f00 	ldrex	r3, [r3]
 80151bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80151be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80151c0:	4b6f      	ldr	r3, [pc, #444]	@ (8015380 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80151c2:	4013      	ands	r3, r2
 80151c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	681b      	ldr	r3, [r3, #0]
 80151cc:	3308      	adds	r3, #8
 80151ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80151d2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80151d4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151d6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80151d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80151da:	e841 2300 	strex	r3, r2, [r1]
 80151de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80151e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d1e3      	bne.n	80151ae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	2220      	movs	r2, #32
 80151ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2200      	movs	r2, #0
 80151f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	2200      	movs	r2, #0
 80151f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	681b      	ldr	r3, [r3, #0]
 80151fe:	4a61      	ldr	r2, [pc, #388]	@ (8015384 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8015200:	4293      	cmp	r3, r2
 8015202:	d021      	beq.n	8015248 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	685b      	ldr	r3, [r3, #4]
 801520a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801520e:	2b00      	cmp	r3, #0
 8015210:	d01a      	beq.n	8015248 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801521a:	e853 3f00 	ldrex	r3, [r3]
 801521e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8015220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015222:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	461a      	mov	r2, r3
 8015230:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015234:	657b      	str	r3, [r7, #84]	@ 0x54
 8015236:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015238:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801523a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801523c:	e841 2300 	strex	r3, r2, [r1]
 8015240:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015244:	2b00      	cmp	r3, #0
 8015246:	d1e4      	bne.n	8015212 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801524c:	2b01      	cmp	r3, #1
 801524e:	d130      	bne.n	80152b2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	2200      	movs	r2, #0
 8015254:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801525c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801525e:	e853 3f00 	ldrex	r3, [r3]
 8015262:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015266:	f023 0310 	bic.w	r3, r3, #16
 801526a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	461a      	mov	r2, r3
 8015274:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015278:	643b      	str	r3, [r7, #64]	@ 0x40
 801527a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801527c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801527e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015280:	e841 2300 	strex	r3, r2, [r1]
 8015284:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015288:	2b00      	cmp	r3, #0
 801528a:	d1e4      	bne.n	8015256 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	69db      	ldr	r3, [r3, #28]
 8015292:	f003 0310 	and.w	r3, r3, #16
 8015296:	2b10      	cmp	r3, #16
 8015298:	d103      	bne.n	80152a2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	2210      	movs	r2, #16
 80152a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80152a8:	4619      	mov	r1, r3
 80152aa:	6878      	ldr	r0, [r7, #4]
 80152ac:	f7fe fc10 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80152b0:	e00e      	b.n	80152d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80152b2:	6878      	ldr	r0, [r7, #4]
 80152b4:	f7ee fcda 	bl	8003c6c <HAL_UART_RxCpltCallback>
        break;
 80152b8:	e00a      	b.n	80152d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80152ba:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d006      	beq.n	80152d0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80152c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80152c6:	f003 0320 	and.w	r3, r3, #32
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	f47f aed0 	bne.w	8015070 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80152d6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80152da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d049      	beq.n	8015376 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80152e8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80152ec:	429a      	cmp	r2, r3
 80152ee:	d242      	bcs.n	8015376 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	3308      	adds	r3, #8
 80152f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80152f8:	6a3b      	ldr	r3, [r7, #32]
 80152fa:	e853 3f00 	ldrex	r3, [r3]
 80152fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8015300:	69fb      	ldr	r3, [r7, #28]
 8015302:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015306:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	681b      	ldr	r3, [r3, #0]
 801530e:	3308      	adds	r3, #8
 8015310:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015314:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015316:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015318:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801531a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801531c:	e841 2300 	strex	r3, r2, [r1]
 8015320:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015324:	2b00      	cmp	r3, #0
 8015326:	d1e3      	bne.n	80152f0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	4a17      	ldr	r2, [pc, #92]	@ (8015388 <UART_RxISR_8BIT_FIFOEN+0x360>)
 801532c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	681b      	ldr	r3, [r3, #0]
 8015332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	e853 3f00 	ldrex	r3, [r3]
 801533a:	60bb      	str	r3, [r7, #8]
   return(result);
 801533c:	68bb      	ldr	r3, [r7, #8]
 801533e:	f043 0320 	orr.w	r3, r3, #32
 8015342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	461a      	mov	r2, r3
 801534c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015350:	61bb      	str	r3, [r7, #24]
 8015352:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015354:	6979      	ldr	r1, [r7, #20]
 8015356:	69ba      	ldr	r2, [r7, #24]
 8015358:	e841 2300 	strex	r3, r2, [r1]
 801535c:	613b      	str	r3, [r7, #16]
   return(result);
 801535e:	693b      	ldr	r3, [r7, #16]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d1e4      	bne.n	801532e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015364:	e007      	b.n	8015376 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	681b      	ldr	r3, [r3, #0]
 801536a:	699a      	ldr	r2, [r3, #24]
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	f042 0208 	orr.w	r2, r2, #8
 8015374:	619a      	str	r2, [r3, #24]
}
 8015376:	bf00      	nop
 8015378:	37b0      	adds	r7, #176	@ 0xb0
 801537a:	46bd      	mov	sp, r7
 801537c:	bd80      	pop	{r7, pc}
 801537e:	bf00      	nop
 8015380:	effffffe 	.word	0xeffffffe
 8015384:	58000c00 	.word	0x58000c00
 8015388:	08014cb9 	.word	0x08014cb9

0801538c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801538c:	b580      	push	{r7, lr}
 801538e:	b0ae      	sub	sp, #184	@ 0xb8
 8015390:	af00      	add	r7, sp, #0
 8015392:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801539a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	69db      	ldr	r3, [r3, #28]
 80153a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	689b      	ldr	r3, [r3, #8]
 80153b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80153c2:	2b22      	cmp	r3, #34	@ 0x22
 80153c4:	f040 8185 	bne.w	80156d2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80153ce:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80153d2:	e128      	b.n	8015626 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	681b      	ldr	r3, [r3, #0]
 80153d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80153da:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80153e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80153e6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80153ea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80153ee:	4013      	ands	r3, r2
 80153f0:	b29a      	uxth	r2, r3
 80153f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80153f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80153fc:	1c9a      	adds	r2, r3, #2
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015408:	b29b      	uxth	r3, r3
 801540a:	3b01      	subs	r3, #1
 801540c:	b29a      	uxth	r2, r3
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015414:	687b      	ldr	r3, [r7, #4]
 8015416:	681b      	ldr	r3, [r3, #0]
 8015418:	69db      	ldr	r3, [r3, #28]
 801541a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801541e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015422:	f003 0307 	and.w	r3, r3, #7
 8015426:	2b00      	cmp	r3, #0
 8015428:	d053      	beq.n	80154d2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801542a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801542e:	f003 0301 	and.w	r3, r3, #1
 8015432:	2b00      	cmp	r3, #0
 8015434:	d011      	beq.n	801545a <UART_RxISR_16BIT_FIFOEN+0xce>
 8015436:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801543a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801543e:	2b00      	cmp	r3, #0
 8015440:	d00b      	beq.n	801545a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	681b      	ldr	r3, [r3, #0]
 8015446:	2201      	movs	r2, #1
 8015448:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015450:	f043 0201 	orr.w	r2, r3, #1
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801545a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801545e:	f003 0302 	and.w	r3, r3, #2
 8015462:	2b00      	cmp	r3, #0
 8015464:	d011      	beq.n	801548a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015466:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801546a:	f003 0301 	and.w	r3, r3, #1
 801546e:	2b00      	cmp	r3, #0
 8015470:	d00b      	beq.n	801548a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	2202      	movs	r2, #2
 8015478:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015480:	f043 0204 	orr.w	r2, r3, #4
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801548a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801548e:	f003 0304 	and.w	r3, r3, #4
 8015492:	2b00      	cmp	r3, #0
 8015494:	d011      	beq.n	80154ba <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015496:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801549a:	f003 0301 	and.w	r3, r3, #1
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d00b      	beq.n	80154ba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	681b      	ldr	r3, [r3, #0]
 80154a6:	2204      	movs	r2, #4
 80154a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80154b0:	f043 0202 	orr.w	r2, r3, #2
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d006      	beq.n	80154d2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80154c4:	6878      	ldr	r0, [r7, #4]
 80154c6:	f7ee fbfd 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	2200      	movs	r2, #0
 80154ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154d8:	b29b      	uxth	r3, r3
 80154da:	2b00      	cmp	r3, #0
 80154dc:	f040 80a3 	bne.w	8015626 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80154e8:	e853 3f00 	ldrex	r3, [r3]
 80154ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80154ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80154f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80154f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	461a      	mov	r2, r3
 80154fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015502:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015506:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015508:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801550a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801550e:	e841 2300 	strex	r3, r2, [r1]
 8015512:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015514:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015516:	2b00      	cmp	r3, #0
 8015518:	d1e2      	bne.n	80154e0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	3308      	adds	r3, #8
 8015520:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015524:	e853 3f00 	ldrex	r3, [r3]
 8015528:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801552a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801552c:	4b6f      	ldr	r3, [pc, #444]	@ (80156ec <UART_RxISR_16BIT_FIFOEN+0x360>)
 801552e:	4013      	ands	r3, r2
 8015530:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	681b      	ldr	r3, [r3, #0]
 8015538:	3308      	adds	r3, #8
 801553a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801553e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015540:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015542:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015544:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8015546:	e841 2300 	strex	r3, r2, [r1]
 801554a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801554c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801554e:	2b00      	cmp	r3, #0
 8015550:	d1e3      	bne.n	801551a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	2220      	movs	r2, #32
 8015556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	2200      	movs	r2, #0
 801555e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	2200      	movs	r2, #0
 8015564:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	681b      	ldr	r3, [r3, #0]
 801556a:	4a61      	ldr	r2, [pc, #388]	@ (80156f0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801556c:	4293      	cmp	r3, r2
 801556e:	d021      	beq.n	80155b4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	685b      	ldr	r3, [r3, #4]
 8015576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801557a:	2b00      	cmp	r3, #0
 801557c:	d01a      	beq.n	80155b4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015586:	e853 3f00 	ldrex	r3, [r3]
 801558a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801558c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801558e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015592:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	461a      	mov	r2, r3
 801559c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80155a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80155a2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80155a6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80155a8:	e841 2300 	strex	r3, r2, [r1]
 80155ac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80155ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d1e4      	bne.n	801557e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80155b8:	2b01      	cmp	r3, #1
 80155ba:	d130      	bne.n	801561e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	2200      	movs	r2, #0
 80155c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155ca:	e853 3f00 	ldrex	r3, [r3]
 80155ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80155d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80155d2:	f023 0310 	bic.w	r3, r3, #16
 80155d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	461a      	mov	r2, r3
 80155e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80155e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80155e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80155ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80155ec:	e841 2300 	strex	r3, r2, [r1]
 80155f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80155f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d1e4      	bne.n	80155c2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	69db      	ldr	r3, [r3, #28]
 80155fe:	f003 0310 	and.w	r3, r3, #16
 8015602:	2b10      	cmp	r3, #16
 8015604:	d103      	bne.n	801560e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	2210      	movs	r2, #16
 801560c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015614:	4619      	mov	r1, r3
 8015616:	6878      	ldr	r0, [r7, #4]
 8015618:	f7fe fa5a 	bl	8013ad0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801561c:	e00e      	b.n	801563c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 801561e:	6878      	ldr	r0, [r7, #4]
 8015620:	f7ee fb24 	bl	8003c6c <HAL_UART_RxCpltCallback>
        break;
 8015624:	e00a      	b.n	801563c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015626:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801562a:	2b00      	cmp	r3, #0
 801562c:	d006      	beq.n	801563c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 801562e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015632:	f003 0320 	and.w	r3, r3, #32
 8015636:	2b00      	cmp	r3, #0
 8015638:	f47f aecc 	bne.w	80153d4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015642:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015646:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801564a:	2b00      	cmp	r3, #0
 801564c:	d049      	beq.n	80156e2 <UART_RxISR_16BIT_FIFOEN+0x356>
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015654:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015658:	429a      	cmp	r2, r3
 801565a:	d242      	bcs.n	80156e2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	3308      	adds	r3, #8
 8015662:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015666:	e853 3f00 	ldrex	r3, [r3]
 801566a:	623b      	str	r3, [r7, #32]
   return(result);
 801566c:	6a3b      	ldr	r3, [r7, #32]
 801566e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015672:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	681b      	ldr	r3, [r3, #0]
 801567a:	3308      	adds	r3, #8
 801567c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015680:	633a      	str	r2, [r7, #48]	@ 0x30
 8015682:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015684:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015686:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015688:	e841 2300 	strex	r3, r2, [r1]
 801568c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801568e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015690:	2b00      	cmp	r3, #0
 8015692:	d1e3      	bne.n	801565c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	4a17      	ldr	r2, [pc, #92]	@ (80156f4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015698:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	681b      	ldr	r3, [r3, #0]
 801569e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80156a0:	693b      	ldr	r3, [r7, #16]
 80156a2:	e853 3f00 	ldrex	r3, [r3]
 80156a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	f043 0320 	orr.w	r3, r3, #32
 80156ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	681b      	ldr	r3, [r3, #0]
 80156b6:	461a      	mov	r2, r3
 80156b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80156bc:	61fb      	str	r3, [r7, #28]
 80156be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80156c0:	69b9      	ldr	r1, [r7, #24]
 80156c2:	69fa      	ldr	r2, [r7, #28]
 80156c4:	e841 2300 	strex	r3, r2, [r1]
 80156c8:	617b      	str	r3, [r7, #20]
   return(result);
 80156ca:	697b      	ldr	r3, [r7, #20]
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d1e4      	bne.n	801569a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80156d0:	e007      	b.n	80156e2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	681b      	ldr	r3, [r3, #0]
 80156d6:	699a      	ldr	r2, [r3, #24]
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	681b      	ldr	r3, [r3, #0]
 80156dc:	f042 0208 	orr.w	r2, r2, #8
 80156e0:	619a      	str	r2, [r3, #24]
}
 80156e2:	bf00      	nop
 80156e4:	37b8      	adds	r7, #184	@ 0xb8
 80156e6:	46bd      	mov	sp, r7
 80156e8:	bd80      	pop	{r7, pc}
 80156ea:	bf00      	nop
 80156ec:	effffffe 	.word	0xeffffffe
 80156f0:	58000c00 	.word	0x58000c00
 80156f4:	08014e71 	.word	0x08014e71

080156f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80156f8:	b480      	push	{r7}
 80156fa:	b083      	sub	sp, #12
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015700:	bf00      	nop
 8015702:	370c      	adds	r7, #12
 8015704:	46bd      	mov	sp, r7
 8015706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801570a:	4770      	bx	lr

0801570c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801570c:	b480      	push	{r7}
 801570e:	b083      	sub	sp, #12
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015714:	bf00      	nop
 8015716:	370c      	adds	r7, #12
 8015718:	46bd      	mov	sp, r7
 801571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801571e:	4770      	bx	lr

08015720 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015720:	b480      	push	{r7}
 8015722:	b083      	sub	sp, #12
 8015724:	af00      	add	r7, sp, #0
 8015726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015728:	bf00      	nop
 801572a:	370c      	adds	r7, #12
 801572c:	46bd      	mov	sp, r7
 801572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015732:	4770      	bx	lr

08015734 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015734:	b480      	push	{r7}
 8015736:	b085      	sub	sp, #20
 8015738:	af00      	add	r7, sp, #0
 801573a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015742:	2b01      	cmp	r3, #1
 8015744:	d101      	bne.n	801574a <HAL_UARTEx_DisableFifoMode+0x16>
 8015746:	2302      	movs	r3, #2
 8015748:	e027      	b.n	801579a <HAL_UARTEx_DisableFifoMode+0x66>
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	2201      	movs	r2, #1
 801574e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	2224      	movs	r2, #36	@ 0x24
 8015756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	681a      	ldr	r2, [r3, #0]
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	681b      	ldr	r3, [r3, #0]
 801576c:	f022 0201 	bic.w	r2, r2, #1
 8015770:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015772:	68fb      	ldr	r3, [r7, #12]
 8015774:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015778:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801577a:	687b      	ldr	r3, [r7, #4]
 801577c:	2200      	movs	r2, #0
 801577e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	68fa      	ldr	r2, [r7, #12]
 8015786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	2220      	movs	r2, #32
 801578c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	2200      	movs	r2, #0
 8015794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015798:	2300      	movs	r3, #0
}
 801579a:	4618      	mov	r0, r3
 801579c:	3714      	adds	r7, #20
 801579e:	46bd      	mov	sp, r7
 80157a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157a4:	4770      	bx	lr

080157a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80157a6:	b580      	push	{r7, lr}
 80157a8:	b084      	sub	sp, #16
 80157aa:	af00      	add	r7, sp, #0
 80157ac:	6078      	str	r0, [r7, #4]
 80157ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80157b6:	2b01      	cmp	r3, #1
 80157b8:	d101      	bne.n	80157be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80157ba:	2302      	movs	r3, #2
 80157bc:	e02d      	b.n	801581a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	2201      	movs	r2, #1
 80157c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80157c6:	687b      	ldr	r3, [r7, #4]
 80157c8:	2224      	movs	r2, #36	@ 0x24
 80157ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	681a      	ldr	r2, [r3, #0]
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	f022 0201 	bic.w	r2, r2, #1
 80157e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	681b      	ldr	r3, [r3, #0]
 80157ea:	689b      	ldr	r3, [r3, #8]
 80157ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	683a      	ldr	r2, [r7, #0]
 80157f6:	430a      	orrs	r2, r1
 80157f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80157fa:	6878      	ldr	r0, [r7, #4]
 80157fc:	f000 f850 	bl	80158a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	68fa      	ldr	r2, [r7, #12]
 8015806:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	2220      	movs	r2, #32
 801580c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	2200      	movs	r2, #0
 8015814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015818:	2300      	movs	r3, #0
}
 801581a:	4618      	mov	r0, r3
 801581c:	3710      	adds	r7, #16
 801581e:	46bd      	mov	sp, r7
 8015820:	bd80      	pop	{r7, pc}

08015822 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015822:	b580      	push	{r7, lr}
 8015824:	b084      	sub	sp, #16
 8015826:	af00      	add	r7, sp, #0
 8015828:	6078      	str	r0, [r7, #4]
 801582a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015832:	2b01      	cmp	r3, #1
 8015834:	d101      	bne.n	801583a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015836:	2302      	movs	r3, #2
 8015838:	e02d      	b.n	8015896 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	2201      	movs	r2, #1
 801583e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2224      	movs	r2, #36	@ 0x24
 8015846:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	681b      	ldr	r3, [r3, #0]
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	681b      	ldr	r3, [r3, #0]
 8015856:	681a      	ldr	r2, [r3, #0]
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	681b      	ldr	r3, [r3, #0]
 801585c:	f022 0201 	bic.w	r2, r2, #1
 8015860:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	689b      	ldr	r3, [r3, #8]
 8015868:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	681b      	ldr	r3, [r3, #0]
 8015870:	683a      	ldr	r2, [r7, #0]
 8015872:	430a      	orrs	r2, r1
 8015874:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015876:	6878      	ldr	r0, [r7, #4]
 8015878:	f000 f812 	bl	80158a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	681b      	ldr	r3, [r3, #0]
 8015880:	68fa      	ldr	r2, [r7, #12]
 8015882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	2220      	movs	r2, #32
 8015888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	2200      	movs	r2, #0
 8015890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015894:	2300      	movs	r3, #0
}
 8015896:	4618      	mov	r0, r3
 8015898:	3710      	adds	r7, #16
 801589a:	46bd      	mov	sp, r7
 801589c:	bd80      	pop	{r7, pc}
	...

080158a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80158a0:	b480      	push	{r7}
 80158a2:	b085      	sub	sp, #20
 80158a4:	af00      	add	r7, sp, #0
 80158a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d108      	bne.n	80158c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2201      	movs	r2, #1
 80158b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	2201      	movs	r2, #1
 80158bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80158c0:	e031      	b.n	8015926 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80158c2:	2310      	movs	r3, #16
 80158c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80158c6:	2310      	movs	r3, #16
 80158c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	689b      	ldr	r3, [r3, #8]
 80158d0:	0e5b      	lsrs	r3, r3, #25
 80158d2:	b2db      	uxtb	r3, r3
 80158d4:	f003 0307 	and.w	r3, r3, #7
 80158d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	681b      	ldr	r3, [r3, #0]
 80158de:	689b      	ldr	r3, [r3, #8]
 80158e0:	0f5b      	lsrs	r3, r3, #29
 80158e2:	b2db      	uxtb	r3, r3
 80158e4:	f003 0307 	and.w	r3, r3, #7
 80158e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80158ea:	7bbb      	ldrb	r3, [r7, #14]
 80158ec:	7b3a      	ldrb	r2, [r7, #12]
 80158ee:	4911      	ldr	r1, [pc, #68]	@ (8015934 <UARTEx_SetNbDataToProcess+0x94>)
 80158f0:	5c8a      	ldrb	r2, [r1, r2]
 80158f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80158f6:	7b3a      	ldrb	r2, [r7, #12]
 80158f8:	490f      	ldr	r1, [pc, #60]	@ (8015938 <UARTEx_SetNbDataToProcess+0x98>)
 80158fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80158fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8015900:	b29a      	uxth	r2, r3
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015908:	7bfb      	ldrb	r3, [r7, #15]
 801590a:	7b7a      	ldrb	r2, [r7, #13]
 801590c:	4909      	ldr	r1, [pc, #36]	@ (8015934 <UARTEx_SetNbDataToProcess+0x94>)
 801590e:	5c8a      	ldrb	r2, [r1, r2]
 8015910:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015914:	7b7a      	ldrb	r2, [r7, #13]
 8015916:	4908      	ldr	r1, [pc, #32]	@ (8015938 <UARTEx_SetNbDataToProcess+0x98>)
 8015918:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801591a:	fb93 f3f2 	sdiv	r3, r3, r2
 801591e:	b29a      	uxth	r2, r3
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8015926:	bf00      	nop
 8015928:	3714      	adds	r7, #20
 801592a:	46bd      	mov	sp, r7
 801592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015930:	4770      	bx	lr
 8015932:	bf00      	nop
 8015934:	0802a394 	.word	0x0802a394
 8015938:	0802a39c 	.word	0x0802a39c

0801593c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 801593c:	b580      	push	{r7, lr}
 801593e:	b084      	sub	sp, #16
 8015940:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8015942:	4b92      	ldr	r3, [pc, #584]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015944:	22c0      	movs	r2, #192	@ 0xc0
 8015946:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8015948:	4b90      	ldr	r3, [pc, #576]	@ (8015b8c <MX_LWIP_Init+0x250>)
 801594a:	22a8      	movs	r2, #168	@ 0xa8
 801594c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 801594e:	4b8f      	ldr	r3, [pc, #572]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015950:	2201      	movs	r2, #1
 8015952:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 8015954:	4b8d      	ldr	r3, [pc, #564]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015956:	220a      	movs	r2, #10
 8015958:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 801595a:	4b8d      	ldr	r3, [pc, #564]	@ (8015b90 <MX_LWIP_Init+0x254>)
 801595c:	22ff      	movs	r2, #255	@ 0xff
 801595e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8015960:	4b8b      	ldr	r3, [pc, #556]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015962:	22ff      	movs	r2, #255	@ 0xff
 8015964:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8015966:	4b8a      	ldr	r3, [pc, #552]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015968:	22ff      	movs	r2, #255	@ 0xff
 801596a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 801596c:	4b88      	ldr	r3, [pc, #544]	@ (8015b90 <MX_LWIP_Init+0x254>)
 801596e:	2200      	movs	r2, #0
 8015970:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8015972:	4b88      	ldr	r3, [pc, #544]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015974:	22c0      	movs	r2, #192	@ 0xc0
 8015976:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8015978:	4b86      	ldr	r3, [pc, #536]	@ (8015b94 <MX_LWIP_Init+0x258>)
 801597a:	22a8      	movs	r2, #168	@ 0xa8
 801597c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 801597e:	4b85      	ldr	r3, [pc, #532]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015980:	2201      	movs	r2, #1
 8015982:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8015984:	4b83      	ldr	r3, [pc, #524]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015986:	2201      	movs	r2, #1
 8015988:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 801598a:	2100      	movs	r1, #0
 801598c:	2000      	movs	r0, #0
 801598e:	f00b fbc5 	bl	802111c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8015992:	4b7e      	ldr	r3, [pc, #504]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015994:	781b      	ldrb	r3, [r3, #0]
 8015996:	061a      	lsls	r2, r3, #24
 8015998:	4b7c      	ldr	r3, [pc, #496]	@ (8015b8c <MX_LWIP_Init+0x250>)
 801599a:	785b      	ldrb	r3, [r3, #1]
 801599c:	041b      	lsls	r3, r3, #16
 801599e:	431a      	orrs	r2, r3
 80159a0:	4b7a      	ldr	r3, [pc, #488]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159a2:	789b      	ldrb	r3, [r3, #2]
 80159a4:	021b      	lsls	r3, r3, #8
 80159a6:	4313      	orrs	r3, r2
 80159a8:	4a78      	ldr	r2, [pc, #480]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159aa:	78d2      	ldrb	r2, [r2, #3]
 80159ac:	4313      	orrs	r3, r2
 80159ae:	061a      	lsls	r2, r3, #24
 80159b0:	4b76      	ldr	r3, [pc, #472]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159b2:	781b      	ldrb	r3, [r3, #0]
 80159b4:	0619      	lsls	r1, r3, #24
 80159b6:	4b75      	ldr	r3, [pc, #468]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159b8:	785b      	ldrb	r3, [r3, #1]
 80159ba:	041b      	lsls	r3, r3, #16
 80159bc:	4319      	orrs	r1, r3
 80159be:	4b73      	ldr	r3, [pc, #460]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159c0:	789b      	ldrb	r3, [r3, #2]
 80159c2:	021b      	lsls	r3, r3, #8
 80159c4:	430b      	orrs	r3, r1
 80159c6:	4971      	ldr	r1, [pc, #452]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159c8:	78c9      	ldrb	r1, [r1, #3]
 80159ca:	430b      	orrs	r3, r1
 80159cc:	021b      	lsls	r3, r3, #8
 80159ce:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80159d2:	431a      	orrs	r2, r3
 80159d4:	4b6d      	ldr	r3, [pc, #436]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159d6:	781b      	ldrb	r3, [r3, #0]
 80159d8:	0619      	lsls	r1, r3, #24
 80159da:	4b6c      	ldr	r3, [pc, #432]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159dc:	785b      	ldrb	r3, [r3, #1]
 80159de:	041b      	lsls	r3, r3, #16
 80159e0:	4319      	orrs	r1, r3
 80159e2:	4b6a      	ldr	r3, [pc, #424]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159e4:	789b      	ldrb	r3, [r3, #2]
 80159e6:	021b      	lsls	r3, r3, #8
 80159e8:	430b      	orrs	r3, r1
 80159ea:	4968      	ldr	r1, [pc, #416]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159ec:	78c9      	ldrb	r1, [r1, #3]
 80159ee:	430b      	orrs	r3, r1
 80159f0:	0a1b      	lsrs	r3, r3, #8
 80159f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80159f6:	431a      	orrs	r2, r3
 80159f8:	4b64      	ldr	r3, [pc, #400]	@ (8015b8c <MX_LWIP_Init+0x250>)
 80159fa:	781b      	ldrb	r3, [r3, #0]
 80159fc:	0619      	lsls	r1, r3, #24
 80159fe:	4b63      	ldr	r3, [pc, #396]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015a00:	785b      	ldrb	r3, [r3, #1]
 8015a02:	041b      	lsls	r3, r3, #16
 8015a04:	4319      	orrs	r1, r3
 8015a06:	4b61      	ldr	r3, [pc, #388]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015a08:	789b      	ldrb	r3, [r3, #2]
 8015a0a:	021b      	lsls	r3, r3, #8
 8015a0c:	430b      	orrs	r3, r1
 8015a0e:	495f      	ldr	r1, [pc, #380]	@ (8015b8c <MX_LWIP_Init+0x250>)
 8015a10:	78c9      	ldrb	r1, [r1, #3]
 8015a12:	430b      	orrs	r3, r1
 8015a14:	0e1b      	lsrs	r3, r3, #24
 8015a16:	4313      	orrs	r3, r2
 8015a18:	4a5f      	ldr	r2, [pc, #380]	@ (8015b98 <MX_LWIP_Init+0x25c>)
 8015a1a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8015a1c:	4b5c      	ldr	r3, [pc, #368]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a1e:	781b      	ldrb	r3, [r3, #0]
 8015a20:	061a      	lsls	r2, r3, #24
 8015a22:	4b5b      	ldr	r3, [pc, #364]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a24:	785b      	ldrb	r3, [r3, #1]
 8015a26:	041b      	lsls	r3, r3, #16
 8015a28:	431a      	orrs	r2, r3
 8015a2a:	4b59      	ldr	r3, [pc, #356]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a2c:	789b      	ldrb	r3, [r3, #2]
 8015a2e:	021b      	lsls	r3, r3, #8
 8015a30:	4313      	orrs	r3, r2
 8015a32:	4a57      	ldr	r2, [pc, #348]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a34:	78d2      	ldrb	r2, [r2, #3]
 8015a36:	4313      	orrs	r3, r2
 8015a38:	061a      	lsls	r2, r3, #24
 8015a3a:	4b55      	ldr	r3, [pc, #340]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a3c:	781b      	ldrb	r3, [r3, #0]
 8015a3e:	0619      	lsls	r1, r3, #24
 8015a40:	4b53      	ldr	r3, [pc, #332]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a42:	785b      	ldrb	r3, [r3, #1]
 8015a44:	041b      	lsls	r3, r3, #16
 8015a46:	4319      	orrs	r1, r3
 8015a48:	4b51      	ldr	r3, [pc, #324]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a4a:	789b      	ldrb	r3, [r3, #2]
 8015a4c:	021b      	lsls	r3, r3, #8
 8015a4e:	430b      	orrs	r3, r1
 8015a50:	494f      	ldr	r1, [pc, #316]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a52:	78c9      	ldrb	r1, [r1, #3]
 8015a54:	430b      	orrs	r3, r1
 8015a56:	021b      	lsls	r3, r3, #8
 8015a58:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015a5c:	431a      	orrs	r2, r3
 8015a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a60:	781b      	ldrb	r3, [r3, #0]
 8015a62:	0619      	lsls	r1, r3, #24
 8015a64:	4b4a      	ldr	r3, [pc, #296]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a66:	785b      	ldrb	r3, [r3, #1]
 8015a68:	041b      	lsls	r3, r3, #16
 8015a6a:	4319      	orrs	r1, r3
 8015a6c:	4b48      	ldr	r3, [pc, #288]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a6e:	789b      	ldrb	r3, [r3, #2]
 8015a70:	021b      	lsls	r3, r3, #8
 8015a72:	430b      	orrs	r3, r1
 8015a74:	4946      	ldr	r1, [pc, #280]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a76:	78c9      	ldrb	r1, [r1, #3]
 8015a78:	430b      	orrs	r3, r1
 8015a7a:	0a1b      	lsrs	r3, r3, #8
 8015a7c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8015a80:	431a      	orrs	r2, r3
 8015a82:	4b43      	ldr	r3, [pc, #268]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a84:	781b      	ldrb	r3, [r3, #0]
 8015a86:	0619      	lsls	r1, r3, #24
 8015a88:	4b41      	ldr	r3, [pc, #260]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a8a:	785b      	ldrb	r3, [r3, #1]
 8015a8c:	041b      	lsls	r3, r3, #16
 8015a8e:	4319      	orrs	r1, r3
 8015a90:	4b3f      	ldr	r3, [pc, #252]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a92:	789b      	ldrb	r3, [r3, #2]
 8015a94:	021b      	lsls	r3, r3, #8
 8015a96:	430b      	orrs	r3, r1
 8015a98:	493d      	ldr	r1, [pc, #244]	@ (8015b90 <MX_LWIP_Init+0x254>)
 8015a9a:	78c9      	ldrb	r1, [r1, #3]
 8015a9c:	430b      	orrs	r3, r1
 8015a9e:	0e1b      	lsrs	r3, r3, #24
 8015aa0:	4313      	orrs	r3, r2
 8015aa2:	4a3e      	ldr	r2, [pc, #248]	@ (8015b9c <MX_LWIP_Init+0x260>)
 8015aa4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8015aa6:	4b3b      	ldr	r3, [pc, #236]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015aa8:	781b      	ldrb	r3, [r3, #0]
 8015aaa:	061a      	lsls	r2, r3, #24
 8015aac:	4b39      	ldr	r3, [pc, #228]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015aae:	785b      	ldrb	r3, [r3, #1]
 8015ab0:	041b      	lsls	r3, r3, #16
 8015ab2:	431a      	orrs	r2, r3
 8015ab4:	4b37      	ldr	r3, [pc, #220]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015ab6:	789b      	ldrb	r3, [r3, #2]
 8015ab8:	021b      	lsls	r3, r3, #8
 8015aba:	4313      	orrs	r3, r2
 8015abc:	4a35      	ldr	r2, [pc, #212]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015abe:	78d2      	ldrb	r2, [r2, #3]
 8015ac0:	4313      	orrs	r3, r2
 8015ac2:	061a      	lsls	r2, r3, #24
 8015ac4:	4b33      	ldr	r3, [pc, #204]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015ac6:	781b      	ldrb	r3, [r3, #0]
 8015ac8:	0619      	lsls	r1, r3, #24
 8015aca:	4b32      	ldr	r3, [pc, #200]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015acc:	785b      	ldrb	r3, [r3, #1]
 8015ace:	041b      	lsls	r3, r3, #16
 8015ad0:	4319      	orrs	r1, r3
 8015ad2:	4b30      	ldr	r3, [pc, #192]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015ad4:	789b      	ldrb	r3, [r3, #2]
 8015ad6:	021b      	lsls	r3, r3, #8
 8015ad8:	430b      	orrs	r3, r1
 8015ada:	492e      	ldr	r1, [pc, #184]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015adc:	78c9      	ldrb	r1, [r1, #3]
 8015ade:	430b      	orrs	r3, r1
 8015ae0:	021b      	lsls	r3, r3, #8
 8015ae2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015ae6:	431a      	orrs	r2, r3
 8015ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015aea:	781b      	ldrb	r3, [r3, #0]
 8015aec:	0619      	lsls	r1, r3, #24
 8015aee:	4b29      	ldr	r3, [pc, #164]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015af0:	785b      	ldrb	r3, [r3, #1]
 8015af2:	041b      	lsls	r3, r3, #16
 8015af4:	4319      	orrs	r1, r3
 8015af6:	4b27      	ldr	r3, [pc, #156]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015af8:	789b      	ldrb	r3, [r3, #2]
 8015afa:	021b      	lsls	r3, r3, #8
 8015afc:	430b      	orrs	r3, r1
 8015afe:	4925      	ldr	r1, [pc, #148]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015b00:	78c9      	ldrb	r1, [r1, #3]
 8015b02:	430b      	orrs	r3, r1
 8015b04:	0a1b      	lsrs	r3, r3, #8
 8015b06:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8015b0a:	431a      	orrs	r2, r3
 8015b0c:	4b21      	ldr	r3, [pc, #132]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015b0e:	781b      	ldrb	r3, [r3, #0]
 8015b10:	0619      	lsls	r1, r3, #24
 8015b12:	4b20      	ldr	r3, [pc, #128]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015b14:	785b      	ldrb	r3, [r3, #1]
 8015b16:	041b      	lsls	r3, r3, #16
 8015b18:	4319      	orrs	r1, r3
 8015b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015b1c:	789b      	ldrb	r3, [r3, #2]
 8015b1e:	021b      	lsls	r3, r3, #8
 8015b20:	430b      	orrs	r3, r1
 8015b22:	491c      	ldr	r1, [pc, #112]	@ (8015b94 <MX_LWIP_Init+0x258>)
 8015b24:	78c9      	ldrb	r1, [r1, #3]
 8015b26:	430b      	orrs	r3, r1
 8015b28:	0e1b      	lsrs	r3, r3, #24
 8015b2a:	4313      	orrs	r3, r2
 8015b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8015ba0 <MX_LWIP_Init+0x264>)
 8015b2e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8015b30:	4b1c      	ldr	r3, [pc, #112]	@ (8015ba4 <MX_LWIP_Init+0x268>)
 8015b32:	9302      	str	r3, [sp, #8]
 8015b34:	4b1c      	ldr	r3, [pc, #112]	@ (8015ba8 <MX_LWIP_Init+0x26c>)
 8015b36:	9301      	str	r3, [sp, #4]
 8015b38:	2300      	movs	r3, #0
 8015b3a:	9300      	str	r3, [sp, #0]
 8015b3c:	4b18      	ldr	r3, [pc, #96]	@ (8015ba0 <MX_LWIP_Init+0x264>)
 8015b3e:	4a17      	ldr	r2, [pc, #92]	@ (8015b9c <MX_LWIP_Init+0x260>)
 8015b40:	4915      	ldr	r1, [pc, #84]	@ (8015b98 <MX_LWIP_Init+0x25c>)
 8015b42:	481a      	ldr	r0, [pc, #104]	@ (8015bac <MX_LWIP_Init+0x270>)
 8015b44:	f008 fec2 	bl	801e8cc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8015b48:	4818      	ldr	r0, [pc, #96]	@ (8015bac <MX_LWIP_Init+0x270>)
 8015b4a:	f009 f86d 	bl	801ec28 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8015b4e:	4817      	ldr	r0, [pc, #92]	@ (8015bac <MX_LWIP_Init+0x270>)
 8015b50:	f009 f87a 	bl	801ec48 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8015b54:	4916      	ldr	r1, [pc, #88]	@ (8015bb0 <MX_LWIP_Init+0x274>)
 8015b56:	4815      	ldr	r0, [pc, #84]	@ (8015bac <MX_LWIP_Init+0x270>)
 8015b58:	f009 f978 	bl	801ee4c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8015b5c:	2224      	movs	r2, #36	@ 0x24
 8015b5e:	2100      	movs	r1, #0
 8015b60:	4814      	ldr	r0, [pc, #80]	@ (8015bb4 <MX_LWIP_Init+0x278>)
 8015b62:	f00e fa91 	bl	8024088 <memset>
  attributes.name = "EthLink";
 8015b66:	4b13      	ldr	r3, [pc, #76]	@ (8015bb4 <MX_LWIP_Init+0x278>)
 8015b68:	4a13      	ldr	r2, [pc, #76]	@ (8015bb8 <MX_LWIP_Init+0x27c>)
 8015b6a:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8015b6c:	4b11      	ldr	r3, [pc, #68]	@ (8015bb4 <MX_LWIP_Init+0x278>)
 8015b6e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8015b72:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8015b74:	4b0f      	ldr	r3, [pc, #60]	@ (8015bb4 <MX_LWIP_Init+0x278>)
 8015b76:	2210      	movs	r2, #16
 8015b78:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8015b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8015bb4 <MX_LWIP_Init+0x278>)
 8015b7c:	490b      	ldr	r1, [pc, #44]	@ (8015bac <MX_LWIP_Init+0x270>)
 8015b7e:	480f      	ldr	r0, [pc, #60]	@ (8015bbc <MX_LWIP_Init+0x280>)
 8015b80:	f000 fdf7 	bl	8016772 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8015b84:	bf00      	nop
 8015b86:	46bd      	mov	sp, r7
 8015b88:	bd80      	pop	{r7, pc}
 8015b8a:	bf00      	nop
 8015b8c:	24001444 	.word	0x24001444
 8015b90:	24001448 	.word	0x24001448
 8015b94:	2400144c 	.word	0x2400144c
 8015b98:	24001438 	.word	0x24001438
 8015b9c:	2400143c 	.word	0x2400143c
 8015ba0:	24001440 	.word	0x24001440
 8015ba4:	080210ad 	.word	0x080210ad
 8015ba8:	080160a9 	.word	0x080160a9
 8015bac:	24001404 	.word	0x24001404
 8015bb0:	08015bc1 	.word	0x08015bc1
 8015bb4:	24001450 	.word	0x24001450
 8015bb8:	08027eb0 	.word	0x08027eb0
 8015bbc:	0801639d 	.word	0x0801639d

08015bc0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8015bc0:	b480      	push	{r7}
 8015bc2:	b083      	sub	sp, #12
 8015bc4:	af00      	add	r7, sp, #0
 8015bc6:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8015bc8:	bf00      	nop
 8015bca:	370c      	adds	r7, #12
 8015bcc:	46bd      	mov	sp, r7
 8015bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd2:	4770      	bx	lr

08015bd4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8015bd4:	b580      	push	{r7, lr}
 8015bd6:	b082      	sub	sp, #8
 8015bd8:	af00      	add	r7, sp, #0
 8015bda:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8015bdc:	4b04      	ldr	r3, [pc, #16]	@ (8015bf0 <HAL_ETH_RxCpltCallback+0x1c>)
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	4618      	mov	r0, r3
 8015be2:	f001 f85d 	bl	8016ca0 <osSemaphoreRelease>
}
 8015be6:	bf00      	nop
 8015be8:	3708      	adds	r7, #8
 8015bea:	46bd      	mov	sp, r7
 8015bec:	bd80      	pop	{r7, pc}
 8015bee:	bf00      	nop
 8015bf0:	2400147c 	.word	0x2400147c

08015bf4 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8015bf4:	b580      	push	{r7, lr}
 8015bf6:	b082      	sub	sp, #8
 8015bf8:	af00      	add	r7, sp, #0
 8015bfa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8015bfc:	4b04      	ldr	r3, [pc, #16]	@ (8015c10 <HAL_ETH_TxCpltCallback+0x1c>)
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	4618      	mov	r0, r3
 8015c02:	f001 f84d 	bl	8016ca0 <osSemaphoreRelease>
}
 8015c06:	bf00      	nop
 8015c08:	3708      	adds	r7, #8
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	bd80      	pop	{r7, pc}
 8015c0e:	bf00      	nop
 8015c10:	24001480 	.word	0x24001480

08015c14 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b082      	sub	sp, #8
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8015c1c:	6878      	ldr	r0, [r7, #4]
 8015c1e:	f7f7 fb84 	bl	800d32a <HAL_ETH_GetDMAError>
 8015c22:	4603      	mov	r3, r0
 8015c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015c28:	2b80      	cmp	r3, #128	@ 0x80
 8015c2a:	d104      	bne.n	8015c36 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8015c2c:	4b04      	ldr	r3, [pc, #16]	@ (8015c40 <HAL_ETH_ErrorCallback+0x2c>)
 8015c2e:	681b      	ldr	r3, [r3, #0]
 8015c30:	4618      	mov	r0, r3
 8015c32:	f001 f835 	bl	8016ca0 <osSemaphoreRelease>
  }
}
 8015c36:	bf00      	nop
 8015c38:	3708      	adds	r7, #8
 8015c3a:	46bd      	mov	sp, r7
 8015c3c:	bd80      	pop	{r7, pc}
 8015c3e:	bf00      	nop
 8015c40:	2400147c 	.word	0x2400147c

08015c44 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8015c44:	b580      	push	{r7, lr}
 8015c46:	b0aa      	sub	sp, #168	@ 0xa8
 8015c48:	af00      	add	r7, sp, #0
 8015c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8015c4c:	2300      	movs	r3, #0
 8015c4e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 8015c52:	2300      	movs	r3, #0
 8015c54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 8015c58:	2300      	movs	r3, #0
 8015c5a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 8015c5e:	f107 0310 	add.w	r3, r7, #16
 8015c62:	2264      	movs	r2, #100	@ 0x64
 8015c64:	2100      	movs	r1, #0
 8015c66:	4618      	mov	r0, r3
 8015c68:	f00e fa0e 	bl	8024088 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8015c6c:	4b89      	ldr	r3, [pc, #548]	@ (8015e94 <low_level_init+0x250>)
 8015c6e:	4a8a      	ldr	r2, [pc, #552]	@ (8015e98 <low_level_init+0x254>)
 8015c70:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8015c72:	2300      	movs	r3, #0
 8015c74:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8015c76:	2380      	movs	r3, #128	@ 0x80
 8015c78:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8015c7a:	23e1      	movs	r3, #225	@ 0xe1
 8015c7c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8015c7e:	2300      	movs	r3, #0
 8015c80:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8015c82:	2300      	movs	r3, #0
 8015c84:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8015c86:	2300      	movs	r3, #0
 8015c88:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8015c8a:	4a82      	ldr	r2, [pc, #520]	@ (8015e94 <low_level_init+0x250>)
 8015c8c:	f107 0308 	add.w	r3, r7, #8
 8015c90:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8015c92:	4b80      	ldr	r3, [pc, #512]	@ (8015e94 <low_level_init+0x250>)
 8015c94:	2201      	movs	r2, #1
 8015c96:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8015c98:	4b7e      	ldr	r3, [pc, #504]	@ (8015e94 <low_level_init+0x250>)
 8015c9a:	4a80      	ldr	r2, [pc, #512]	@ (8015e9c <low_level_init+0x258>)
 8015c9c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8015c9e:	4b7d      	ldr	r3, [pc, #500]	@ (8015e94 <low_level_init+0x250>)
 8015ca0:	4a7f      	ldr	r2, [pc, #508]	@ (8015ea0 <low_level_init+0x25c>)
 8015ca2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8015ca4:	4b7b      	ldr	r3, [pc, #492]	@ (8015e94 <low_level_init+0x250>)
 8015ca6:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8015caa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8015cac:	4879      	ldr	r0, [pc, #484]	@ (8015e94 <low_level_init+0x250>)
 8015cae:	f7f6 fb4d 	bl	800c34c <HAL_ETH_Init>
 8015cb2:	4603      	mov	r3, r0
 8015cb4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8015cb8:	2238      	movs	r2, #56	@ 0x38
 8015cba:	2100      	movs	r1, #0
 8015cbc:	4879      	ldr	r0, [pc, #484]	@ (8015ea4 <low_level_init+0x260>)
 8015cbe:	f00e f9e3 	bl	8024088 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8015cc2:	4b78      	ldr	r3, [pc, #480]	@ (8015ea4 <low_level_init+0x260>)
 8015cc4:	2221      	movs	r2, #33	@ 0x21
 8015cc6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8015cc8:	4b76      	ldr	r3, [pc, #472]	@ (8015ea4 <low_level_init+0x260>)
 8015cca:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8015cce:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8015cd0:	4b74      	ldr	r3, [pc, #464]	@ (8015ea4 <low_level_init+0x260>)
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8015cd6:	4874      	ldr	r0, [pc, #464]	@ (8015ea8 <low_level_init+0x264>)
 8015cd8:	f008 fc20 	bl	801e51c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	2206      	movs	r2, #6
 8015ce0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8015ce4:	4b6b      	ldr	r3, [pc, #428]	@ (8015e94 <low_level_init+0x250>)
 8015ce6:	685b      	ldr	r3, [r3, #4]
 8015ce8:	781a      	ldrb	r2, [r3, #0]
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8015cf0:	4b68      	ldr	r3, [pc, #416]	@ (8015e94 <low_level_init+0x250>)
 8015cf2:	685b      	ldr	r3, [r3, #4]
 8015cf4:	785a      	ldrb	r2, [r3, #1]
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8015cfc:	4b65      	ldr	r3, [pc, #404]	@ (8015e94 <low_level_init+0x250>)
 8015cfe:	685b      	ldr	r3, [r3, #4]
 8015d00:	789a      	ldrb	r2, [r3, #2]
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8015d08:	4b62      	ldr	r3, [pc, #392]	@ (8015e94 <low_level_init+0x250>)
 8015d0a:	685b      	ldr	r3, [r3, #4]
 8015d0c:	78da      	ldrb	r2, [r3, #3]
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8015d14:	4b5f      	ldr	r3, [pc, #380]	@ (8015e94 <low_level_init+0x250>)
 8015d16:	685b      	ldr	r3, [r3, #4]
 8015d18:	791a      	ldrb	r2, [r3, #4]
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8015d20:	4b5c      	ldr	r3, [pc, #368]	@ (8015e94 <low_level_init+0x250>)
 8015d22:	685b      	ldr	r3, [r3, #4]
 8015d24:	795a      	ldrb	r2, [r3, #5]
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8015d32:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d3a:	f043 030a 	orr.w	r3, r3, #10
 8015d3e:	b2da      	uxtb	r2, r3
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8015d46:	2200      	movs	r2, #0
 8015d48:	2100      	movs	r1, #0
 8015d4a:	2001      	movs	r0, #1
 8015d4c:	f000 fecc 	bl	8016ae8 <osSemaphoreNew>
 8015d50:	4603      	mov	r3, r0
 8015d52:	4a56      	ldr	r2, [pc, #344]	@ (8015eac <low_level_init+0x268>)
 8015d54:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8015d56:	2200      	movs	r2, #0
 8015d58:	2100      	movs	r1, #0
 8015d5a:	2001      	movs	r0, #1
 8015d5c:	f000 fec4 	bl	8016ae8 <osSemaphoreNew>
 8015d60:	4603      	mov	r3, r0
 8015d62:	4a53      	ldr	r2, [pc, #332]	@ (8015eb0 <low_level_init+0x26c>)
 8015d64:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8015d66:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8015d6a:	2224      	movs	r2, #36	@ 0x24
 8015d6c:	2100      	movs	r1, #0
 8015d6e:	4618      	mov	r0, r3
 8015d70:	f00e f98a 	bl	8024088 <memset>
  attributes.name = "EthIf";
 8015d74:	4b4f      	ldr	r3, [pc, #316]	@ (8015eb4 <low_level_init+0x270>)
 8015d76:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8015d78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015d7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8015d80:	2330      	movs	r3, #48	@ 0x30
 8015d82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 8015d86:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8015d8a:	461a      	mov	r2, r3
 8015d8c:	6879      	ldr	r1, [r7, #4]
 8015d8e:	484a      	ldr	r0, [pc, #296]	@ (8015eb8 <low_level_init+0x274>)
 8015d90:	f000 fcef 	bl	8016772 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8015d94:	4949      	ldr	r1, [pc, #292]	@ (8015ebc <low_level_init+0x278>)
 8015d96:	484a      	ldr	r0, [pc, #296]	@ (8015ec0 <low_level_init+0x27c>)
 8015d98:	f7f1 f976 	bl	8007088 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8015d9c:	4848      	ldr	r0, [pc, #288]	@ (8015ec0 <low_level_init+0x27c>)
 8015d9e:	f7f1 f9a5 	bl	80070ec <LAN8742_Init>
 8015da2:	4603      	mov	r3, r0
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d006      	beq.n	8015db6 <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 8015da8:	6878      	ldr	r0, [r7, #4]
 8015daa:	f009 f81f 	bl	801edec <netif_set_link_down>
    netif_set_down(netif);
 8015dae:	6878      	ldr	r0, [r7, #4]
 8015db0:	f008 ffb6 	bl	801ed20 <netif_set_down>
 8015db4:	e06b      	b.n	8015e8e <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8015db6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d165      	bne.n	8015e8a <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8015dbe:	4840      	ldr	r0, [pc, #256]	@ (8015ec0 <low_level_init+0x27c>)
 8015dc0:	f7f1 f9e1 	bl	8007186 <LAN8742_GetLinkState>
 8015dc4:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8015dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015dcc:	2b01      	cmp	r3, #1
 8015dce:	dc06      	bgt.n	8015dde <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 8015dd0:	6878      	ldr	r0, [r7, #4]
 8015dd2:	f009 f80b 	bl	801edec <netif_set_link_down>
      netif_set_down(netif);
 8015dd6:	6878      	ldr	r0, [r7, #4]
 8015dd8:	f008 ffa2 	bl	801ed20 <netif_set_down>
 8015ddc:	e057      	b.n	8015e8e <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 8015dde:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015de2:	3b02      	subs	r3, #2
 8015de4:	2b03      	cmp	r3, #3
 8015de6:	d82b      	bhi.n	8015e40 <low_level_init+0x1fc>
 8015de8:	a201      	add	r2, pc, #4	@ (adr r2, 8015df0 <low_level_init+0x1ac>)
 8015dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015dee:	bf00      	nop
 8015df0:	08015e01 	.word	0x08015e01
 8015df4:	08015e13 	.word	0x08015e13
 8015df8:	08015e23 	.word	0x08015e23
 8015dfc:	08015e33 	.word	0x08015e33
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8015e00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015e04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8015e08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8015e0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8015e10:	e01f      	b.n	8015e52 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8015e12:	2300      	movs	r3, #0
 8015e14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8015e18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8015e1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8015e20:	e017      	b.n	8015e52 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8015e22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015e26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8015e30:	e00f      	b.n	8015e52 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8015e32:	2300      	movs	r3, #0
 8015e34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8015e38:	2300      	movs	r3, #0
 8015e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8015e3e:	e008      	b.n	8015e52 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8015e40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015e44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8015e48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8015e4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8015e50:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8015e52:	f107 0310 	add.w	r3, r7, #16
 8015e56:	4619      	mov	r1, r3
 8015e58:	480e      	ldr	r0, [pc, #56]	@ (8015e94 <low_level_init+0x250>)
 8015e5a:	f7f7 f81b 	bl	800ce94 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8015e5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8015e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 8015e64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8015e6a:	f107 0310 	add.w	r3, r7, #16
 8015e6e:	4619      	mov	r1, r3
 8015e70:	4808      	ldr	r0, [pc, #32]	@ (8015e94 <low_level_init+0x250>)
 8015e72:	f7f7 f9e3 	bl	800d23c <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8015e76:	4807      	ldr	r0, [pc, #28]	@ (8015e94 <low_level_init+0x250>)
 8015e78:	f7f6 fb66 	bl	800c548 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8015e7c:	6878      	ldr	r0, [r7, #4]
 8015e7e:	f008 fee3 	bl	801ec48 <netif_set_up>
    netif_set_link_up(netif);
 8015e82:	6878      	ldr	r0, [r7, #4]
 8015e84:	f008 ff7e 	bl	801ed84 <netif_set_link_up>
 8015e88:	e001      	b.n	8015e8e <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 8015e8a:	f7ef fc26 	bl	80056da <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8015e8e:	37a8      	adds	r7, #168	@ 0xa8
 8015e90:	46bd      	mov	sp, r7
 8015e92:	bd80      	pop	{r7, pc}
 8015e94:	24001484 	.word	0x24001484
 8015e98:	40028000 	.word	0x40028000
 8015e9c:	30000060 	.word	0x30000060
 8015ea0:	30000000 	.word	0x30000000
 8015ea4:	24001534 	.word	0x24001534
 8015ea8:	0802a3a4 	.word	0x0802a3a4
 8015eac:	2400147c 	.word	0x2400147c
 8015eb0:	24001480 	.word	0x24001480
 8015eb4:	08027f04 	.word	0x08027f04
 8015eb8:	08016055 	.word	0x08016055
 8015ebc:	240000b0 	.word	0x240000b0
 8015ec0:	2400156c 	.word	0x2400156c

08015ec4 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b092      	sub	sp, #72	@ 0x48
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
 8015ecc:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8015ece:	2300      	movs	r3, #0
 8015ed0:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8015ed2:	2300      	movs	r3, #0
 8015ed4:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8015ed6:	2300      	movs	r3, #0
 8015ed8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8015edc:	f107 030c 	add.w	r3, r7, #12
 8015ee0:	2230      	movs	r2, #48	@ 0x30
 8015ee2:	2100      	movs	r1, #0
 8015ee4:	4618      	mov	r0, r3
 8015ee6:	f00e f8cf 	bl	8024088 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8015eea:	f107 030c 	add.w	r3, r7, #12
 8015eee:	2230      	movs	r2, #48	@ 0x30
 8015ef0:	2100      	movs	r1, #0
 8015ef2:	4618      	mov	r0, r3
 8015ef4:	f00e f8c8 	bl	8024088 <memset>

  for(q = p; q != NULL; q = q->next)
 8015ef8:	683b      	ldr	r3, [r7, #0]
 8015efa:	643b      	str	r3, [r7, #64]	@ 0x40
 8015efc:	e045      	b.n	8015f8a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8015efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f00:	2b03      	cmp	r3, #3
 8015f02:	d902      	bls.n	8015f0a <low_level_output+0x46>
      return ERR_IF;
 8015f04:	f06f 030b 	mvn.w	r3, #11
 8015f08:	e07f      	b.n	801600a <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8015f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f0c:	6859      	ldr	r1, [r3, #4]
 8015f0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015f10:	4613      	mov	r3, r2
 8015f12:	005b      	lsls	r3, r3, #1
 8015f14:	4413      	add	r3, r2
 8015f16:	009b      	lsls	r3, r3, #2
 8015f18:	3348      	adds	r3, #72	@ 0x48
 8015f1a:	443b      	add	r3, r7
 8015f1c:	3b3c      	subs	r3, #60	@ 0x3c
 8015f1e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8015f20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f22:	895b      	ldrh	r3, [r3, #10]
 8015f24:	4619      	mov	r1, r3
 8015f26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015f28:	4613      	mov	r3, r2
 8015f2a:	005b      	lsls	r3, r3, #1
 8015f2c:	4413      	add	r3, r2
 8015f2e:	009b      	lsls	r3, r3, #2
 8015f30:	3348      	adds	r3, #72	@ 0x48
 8015f32:	443b      	add	r3, r7
 8015f34:	3b38      	subs	r3, #56	@ 0x38
 8015f36:	6019      	str	r1, [r3, #0]

    if(i>0)
 8015f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d011      	beq.n	8015f62 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8015f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f40:	1e5a      	subs	r2, r3, #1
 8015f42:	f107 000c 	add.w	r0, r7, #12
 8015f46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8015f48:	460b      	mov	r3, r1
 8015f4a:	005b      	lsls	r3, r3, #1
 8015f4c:	440b      	add	r3, r1
 8015f4e:	009b      	lsls	r3, r3, #2
 8015f50:	18c1      	adds	r1, r0, r3
 8015f52:	4613      	mov	r3, r2
 8015f54:	005b      	lsls	r3, r3, #1
 8015f56:	4413      	add	r3, r2
 8015f58:	009b      	lsls	r3, r3, #2
 8015f5a:	3348      	adds	r3, #72	@ 0x48
 8015f5c:	443b      	add	r3, r7
 8015f5e:	3b34      	subs	r3, #52	@ 0x34
 8015f60:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8015f62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d109      	bne.n	8015f7e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8015f6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015f6c:	4613      	mov	r3, r2
 8015f6e:	005b      	lsls	r3, r3, #1
 8015f70:	4413      	add	r3, r2
 8015f72:	009b      	lsls	r3, r3, #2
 8015f74:	3348      	adds	r3, #72	@ 0x48
 8015f76:	443b      	add	r3, r7
 8015f78:	3b34      	subs	r3, #52	@ 0x34
 8015f7a:	2200      	movs	r2, #0
 8015f7c:	601a      	str	r2, [r3, #0]
    }

    i++;
 8015f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015f80:	3301      	adds	r3, #1
 8015f82:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8015f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	643b      	str	r3, [r7, #64]	@ 0x40
 8015f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d1b6      	bne.n	8015efe <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8015f90:	683b      	ldr	r3, [r7, #0]
 8015f92:	891b      	ldrh	r3, [r3, #8]
 8015f94:	461a      	mov	r2, r3
 8015f96:	4b1f      	ldr	r3, [pc, #124]	@ (8016014 <low_level_output+0x150>)
 8015f98:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8015f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8016014 <low_level_output+0x150>)
 8015f9c:	f107 030c 	add.w	r3, r7, #12
 8015fa0:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8015fa2:	4a1c      	ldr	r2, [pc, #112]	@ (8016014 <low_level_output+0x150>)
 8015fa4:	683b      	ldr	r3, [r7, #0]
 8015fa6:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8015fa8:	6838      	ldr	r0, [r7, #0]
 8015faa:	f009 fb7f 	bl	801f6ac <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8015fae:	4919      	ldr	r1, [pc, #100]	@ (8016014 <low_level_output+0x150>)
 8015fb0:	4819      	ldr	r0, [pc, #100]	@ (8016018 <low_level_output+0x154>)
 8015fb2:	f7f6 fbb5 	bl	800c720 <HAL_ETH_Transmit_IT>
 8015fb6:	4603      	mov	r3, r0
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d103      	bne.n	8015fc4 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8015fbc:	2300      	movs	r3, #0
 8015fbe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8015fc2:	e01b      	b.n	8015ffc <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8015fc4:	4814      	ldr	r0, [pc, #80]	@ (8016018 <low_level_output+0x154>)
 8015fc6:	f7f7 f9a3 	bl	800d310 <HAL_ETH_GetError>
 8015fca:	4603      	mov	r3, r0
 8015fcc:	f003 0302 	and.w	r3, r3, #2
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d00d      	beq.n	8015ff0 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8015fd4:	4b11      	ldr	r3, [pc, #68]	@ (801601c <low_level_output+0x158>)
 8015fd6:	681b      	ldr	r3, [r3, #0]
 8015fd8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8015fdc:	4618      	mov	r0, r3
 8015fde:	f000 fe0d 	bl	8016bfc <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 8015fe2:	480d      	ldr	r0, [pc, #52]	@ (8016018 <low_level_output+0x154>)
 8015fe4:	f7f6 fd23 	bl	800ca2e <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8015fe8:	23fe      	movs	r3, #254	@ 0xfe
 8015fea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8015fee:	e005      	b.n	8015ffc <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8015ff0:	6838      	ldr	r0, [r7, #0]
 8015ff2:	f009 fab5 	bl	801f560 <pbuf_free>
        errval =  ERR_IF;
 8015ff6:	23f4      	movs	r3, #244	@ 0xf4
 8015ff8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8015ffc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8016000:	f113 0f02 	cmn.w	r3, #2
 8016004:	d0d3      	beq.n	8015fae <low_level_output+0xea>

  return errval;
 8016006:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 801600a:	4618      	mov	r0, r3
 801600c:	3748      	adds	r7, #72	@ 0x48
 801600e:	46bd      	mov	sp, r7
 8016010:	bd80      	pop	{r7, pc}
 8016012:	bf00      	nop
 8016014:	24001534 	.word	0x24001534
 8016018:	24001484 	.word	0x24001484
 801601c:	24001480 	.word	0x24001480

08016020 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8016020:	b580      	push	{r7, lr}
 8016022:	b084      	sub	sp, #16
 8016024:	af00      	add	r7, sp, #0
 8016026:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8016028:	2300      	movs	r3, #0
 801602a:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 801602c:	4b07      	ldr	r3, [pc, #28]	@ (801604c <low_level_input+0x2c>)
 801602e:	781b      	ldrb	r3, [r3, #0]
 8016030:	2b00      	cmp	r3, #0
 8016032:	d105      	bne.n	8016040 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8016034:	f107 030c 	add.w	r3, r7, #12
 8016038:	4619      	mov	r1, r3
 801603a:	4805      	ldr	r0, [pc, #20]	@ (8016050 <low_level_input+0x30>)
 801603c:	f7f6 fbc1 	bl	800c7c2 <HAL_ETH_ReadData>
  }

  return p;
 8016040:	68fb      	ldr	r3, [r7, #12]
}
 8016042:	4618      	mov	r0, r3
 8016044:	3710      	adds	r7, #16
 8016046:	46bd      	mov	sp, r7
 8016048:	bd80      	pop	{r7, pc}
 801604a:	bf00      	nop
 801604c:	24001478 	.word	0x24001478
 8016050:	24001484 	.word	0x24001484

08016054 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8016054:	b580      	push	{r7, lr}
 8016056:	b084      	sub	sp, #16
 8016058:	af00      	add	r7, sp, #0
 801605a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 801605c:	2300      	movs	r3, #0
 801605e:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8016064:	4b0f      	ldr	r3, [pc, #60]	@ (80160a4 <ethernetif_input+0x50>)
 8016066:	681b      	ldr	r3, [r3, #0]
 8016068:	f04f 31ff 	mov.w	r1, #4294967295
 801606c:	4618      	mov	r0, r3
 801606e:	f000 fdc5 	bl	8016bfc <osSemaphoreAcquire>
 8016072:	4603      	mov	r3, r0
 8016074:	2b00      	cmp	r3, #0
 8016076:	d1f5      	bne.n	8016064 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8016078:	68b8      	ldr	r0, [r7, #8]
 801607a:	f7ff ffd1 	bl	8016020 <low_level_input>
 801607e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d00a      	beq.n	801609c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8016086:	68bb      	ldr	r3, [r7, #8]
 8016088:	691b      	ldr	r3, [r3, #16]
 801608a:	68b9      	ldr	r1, [r7, #8]
 801608c:	68f8      	ldr	r0, [r7, #12]
 801608e:	4798      	blx	r3
 8016090:	4603      	mov	r3, r0
 8016092:	2b00      	cmp	r3, #0
 8016094:	d002      	beq.n	801609c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8016096:	68f8      	ldr	r0, [r7, #12]
 8016098:	f009 fa62 	bl	801f560 <pbuf_free>
          }
        }
      } while(p!=NULL);
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	2b00      	cmp	r3, #0
 80160a0:	d1ea      	bne.n	8016078 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80160a2:	e7df      	b.n	8016064 <ethernetif_input+0x10>
 80160a4:	2400147c 	.word	0x2400147c

080160a8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b082      	sub	sp, #8
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80160b0:	687b      	ldr	r3, [r7, #4]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d106      	bne.n	80160c4 <ethernetif_init+0x1c>
 80160b6:	4b0e      	ldr	r3, [pc, #56]	@ (80160f0 <ethernetif_init+0x48>)
 80160b8:	f240 222b 	movw	r2, #555	@ 0x22b
 80160bc:	490d      	ldr	r1, [pc, #52]	@ (80160f4 <ethernetif_init+0x4c>)
 80160be:	480e      	ldr	r0, [pc, #56]	@ (80160f8 <ethernetif_init+0x50>)
 80160c0:	f00d fddc 	bl	8023c7c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	2273      	movs	r2, #115	@ 0x73
 80160c8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	2274      	movs	r2, #116	@ 0x74
 80160d0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	4a09      	ldr	r2, [pc, #36]	@ (80160fc <ethernetif_init+0x54>)
 80160d8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80160da:	687b      	ldr	r3, [r7, #4]
 80160dc:	4a08      	ldr	r2, [pc, #32]	@ (8016100 <ethernetif_init+0x58>)
 80160de:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80160e0:	6878      	ldr	r0, [r7, #4]
 80160e2:	f7ff fdaf 	bl	8015c44 <low_level_init>

  return ERR_OK;
 80160e6:	2300      	movs	r3, #0
}
 80160e8:	4618      	mov	r0, r3
 80160ea:	3708      	adds	r7, #8
 80160ec:	46bd      	mov	sp, r7
 80160ee:	bd80      	pop	{r7, pc}
 80160f0:	08027f0c 	.word	0x08027f0c
 80160f4:	08027f28 	.word	0x08027f28
 80160f8:	08027f38 	.word	0x08027f38
 80160fc:	0801bbf1 	.word	0x0801bbf1
 8016100:	08015ec5 	.word	0x08015ec5

08016104 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8016104:	b580      	push	{r7, lr}
 8016106:	b084      	sub	sp, #16
 8016108:	af00      	add	r7, sp, #0
 801610a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8016110:	68f9      	ldr	r1, [r7, #12]
 8016112:	4809      	ldr	r0, [pc, #36]	@ (8016138 <pbuf_free_custom+0x34>)
 8016114:	f008 faf2 	bl	801e6fc <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8016118:	4b08      	ldr	r3, [pc, #32]	@ (801613c <pbuf_free_custom+0x38>)
 801611a:	781b      	ldrb	r3, [r3, #0]
 801611c:	2b01      	cmp	r3, #1
 801611e:	d107      	bne.n	8016130 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8016120:	4b06      	ldr	r3, [pc, #24]	@ (801613c <pbuf_free_custom+0x38>)
 8016122:	2200      	movs	r2, #0
 8016124:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8016126:	4b06      	ldr	r3, [pc, #24]	@ (8016140 <pbuf_free_custom+0x3c>)
 8016128:	681b      	ldr	r3, [r3, #0]
 801612a:	4618      	mov	r0, r3
 801612c:	f000 fdb8 	bl	8016ca0 <osSemaphoreRelease>
  }
}
 8016130:	bf00      	nop
 8016132:	3710      	adds	r7, #16
 8016134:	46bd      	mov	sp, r7
 8016136:	bd80      	pop	{r7, pc}
 8016138:	0802a3a4 	.word	0x0802a3a4
 801613c:	24001478 	.word	0x24001478
 8016140:	2400147c 	.word	0x2400147c

08016144 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8016144:	b580      	push	{r7, lr}
 8016146:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8016148:	f7f1 fb10 	bl	800776c <HAL_GetTick>
 801614c:	4603      	mov	r3, r0
}
 801614e:	4618      	mov	r0, r3
 8016150:	bd80      	pop	{r7, pc}
	...

08016154 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b08e      	sub	sp, #56	@ 0x38
 8016158:	af00      	add	r7, sp, #0
 801615a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801615c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016160:	2200      	movs	r2, #0
 8016162:	601a      	str	r2, [r3, #0]
 8016164:	605a      	str	r2, [r3, #4]
 8016166:	609a      	str	r2, [r3, #8]
 8016168:	60da      	str	r2, [r3, #12]
 801616a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	681b      	ldr	r3, [r3, #0]
 8016170:	4a5d      	ldr	r2, [pc, #372]	@ (80162e8 <HAL_ETH_MspInit+0x194>)
 8016172:	4293      	cmp	r3, r2
 8016174:	f040 80b3 	bne.w	80162de <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8016178:	4b5c      	ldr	r3, [pc, #368]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 801617a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801617e:	4a5b      	ldr	r2, [pc, #364]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8016184:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8016188:	4b58      	ldr	r3, [pc, #352]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 801618a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801618e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016192:	623b      	str	r3, [r7, #32]
 8016194:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8016196:	4b55      	ldr	r3, [pc, #340]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016198:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801619c:	4a53      	ldr	r2, [pc, #332]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 801619e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80161a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80161a6:	4b51      	ldr	r3, [pc, #324]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80161ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80161b0:	61fb      	str	r3, [r7, #28]
 80161b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80161b4:	4b4d      	ldr	r3, [pc, #308]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80161ba:	4a4c      	ldr	r2, [pc, #304]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80161c0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80161c4:	4b49      	ldr	r3, [pc, #292]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80161ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80161ce:	61bb      	str	r3, [r7, #24]
 80161d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80161d2:	4b46      	ldr	r3, [pc, #280]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80161d8:	4a44      	ldr	r2, [pc, #272]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161da:	f043 0304 	orr.w	r3, r3, #4
 80161de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80161e2:	4b42      	ldr	r3, [pc, #264]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80161e8:	f003 0304 	and.w	r3, r3, #4
 80161ec:	617b      	str	r3, [r7, #20]
 80161ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80161f0:	4b3e      	ldr	r3, [pc, #248]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80161f6:	4a3d      	ldr	r2, [pc, #244]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 80161f8:	f043 0301 	orr.w	r3, r3, #1
 80161fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8016200:	4b3a      	ldr	r3, [pc, #232]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016202:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016206:	f003 0301 	and.w	r3, r3, #1
 801620a:	613b      	str	r3, [r7, #16]
 801620c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801620e:	4b37      	ldr	r3, [pc, #220]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016214:	4a35      	ldr	r2, [pc, #212]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016216:	f043 0302 	orr.w	r3, r3, #2
 801621a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801621e:	4b33      	ldr	r3, [pc, #204]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016224:	f003 0302 	and.w	r3, r3, #2
 8016228:	60fb      	str	r3, [r7, #12]
 801622a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801622c:	4b2f      	ldr	r3, [pc, #188]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 801622e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016232:	4a2e      	ldr	r2, [pc, #184]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 8016234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016238:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801623c:	4b2b      	ldr	r3, [pc, #172]	@ (80162ec <HAL_ETH_MspInit+0x198>)
 801623e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016246:	60bb      	str	r3, [r7, #8]
 8016248:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 801624a:	2332      	movs	r3, #50	@ 0x32
 801624c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801624e:	2302      	movs	r3, #2
 8016250:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016252:	2300      	movs	r3, #0
 8016254:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8016256:	2302      	movs	r3, #2
 8016258:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801625a:	230b      	movs	r3, #11
 801625c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801625e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016262:	4619      	mov	r1, r3
 8016264:	4822      	ldr	r0, [pc, #136]	@ (80162f0 <HAL_ETH_MspInit+0x19c>)
 8016266:	f7f7 fe5f 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 801626a:	2386      	movs	r3, #134	@ 0x86
 801626c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801626e:	2302      	movs	r3, #2
 8016270:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016272:	2300      	movs	r3, #0
 8016274:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8016276:	2302      	movs	r3, #2
 8016278:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801627a:	230b      	movs	r3, #11
 801627c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801627e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016282:	4619      	mov	r1, r3
 8016284:	481b      	ldr	r0, [pc, #108]	@ (80162f4 <HAL_ETH_MspInit+0x1a0>)
 8016286:	f7f7 fe4f 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 801628a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801628e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016290:	2302      	movs	r3, #2
 8016292:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016294:	2300      	movs	r3, #0
 8016296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8016298:	2302      	movs	r3, #2
 801629a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801629c:	230b      	movs	r3, #11
 801629e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80162a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80162a4:	4619      	mov	r1, r3
 80162a6:	4814      	ldr	r0, [pc, #80]	@ (80162f8 <HAL_ETH_MspInit+0x1a4>)
 80162a8:	f7f7 fe3e 	bl	800df28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80162ac:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80162b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80162b2:	2302      	movs	r3, #2
 80162b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80162b6:	2300      	movs	r3, #0
 80162b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80162ba:	2302      	movs	r3, #2
 80162bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80162be:	230b      	movs	r3, #11
 80162c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80162c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80162c6:	4619      	mov	r1, r3
 80162c8:	480c      	ldr	r0, [pc, #48]	@ (80162fc <HAL_ETH_MspInit+0x1a8>)
 80162ca:	f7f7 fe2d 	bl	800df28 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80162ce:	2200      	movs	r2, #0
 80162d0:	2105      	movs	r1, #5
 80162d2:	203d      	movs	r0, #61	@ 0x3d
 80162d4:	f7f3 f9ab 	bl	800962e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80162d8:	203d      	movs	r0, #61	@ 0x3d
 80162da:	f7f3 f9c2 	bl	8009662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80162de:	bf00      	nop
 80162e0:	3738      	adds	r7, #56	@ 0x38
 80162e2:	46bd      	mov	sp, r7
 80162e4:	bd80      	pop	{r7, pc}
 80162e6:	bf00      	nop
 80162e8:	40028000 	.word	0x40028000
 80162ec:	58024400 	.word	0x58024400
 80162f0:	58020800 	.word	0x58020800
 80162f4:	58020000 	.word	0x58020000
 80162f8:	58020400 	.word	0x58020400
 80162fc:	58021800 	.word	0x58021800

08016300 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8016300:	b580      	push	{r7, lr}
 8016302:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8016304:	4802      	ldr	r0, [pc, #8]	@ (8016310 <ETH_PHY_IO_Init+0x10>)
 8016306:	f7f6 ffb3 	bl	800d270 <HAL_ETH_SetMDIOClockRange>

  return 0;
 801630a:	2300      	movs	r3, #0
}
 801630c:	4618      	mov	r0, r3
 801630e:	bd80      	pop	{r7, pc}
 8016310:	24001484 	.word	0x24001484

08016314 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8016314:	b480      	push	{r7}
 8016316:	af00      	add	r7, sp, #0
  return 0;
 8016318:	2300      	movs	r3, #0
}
 801631a:	4618      	mov	r0, r3
 801631c:	46bd      	mov	sp, r7
 801631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016322:	4770      	bx	lr

08016324 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8016324:	b580      	push	{r7, lr}
 8016326:	b084      	sub	sp, #16
 8016328:	af00      	add	r7, sp, #0
 801632a:	60f8      	str	r0, [r7, #12]
 801632c:	60b9      	str	r1, [r7, #8]
 801632e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	68ba      	ldr	r2, [r7, #8]
 8016334:	68f9      	ldr	r1, [r7, #12]
 8016336:	4807      	ldr	r0, [pc, #28]	@ (8016354 <ETH_PHY_IO_ReadReg+0x30>)
 8016338:	f7f6 fd04 	bl	800cd44 <HAL_ETH_ReadPHYRegister>
 801633c:	4603      	mov	r3, r0
 801633e:	2b00      	cmp	r3, #0
 8016340:	d002      	beq.n	8016348 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8016342:	f04f 33ff 	mov.w	r3, #4294967295
 8016346:	e000      	b.n	801634a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8016348:	2300      	movs	r3, #0
}
 801634a:	4618      	mov	r0, r3
 801634c:	3710      	adds	r7, #16
 801634e:	46bd      	mov	sp, r7
 8016350:	bd80      	pop	{r7, pc}
 8016352:	bf00      	nop
 8016354:	24001484 	.word	0x24001484

08016358 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b084      	sub	sp, #16
 801635c:	af00      	add	r7, sp, #0
 801635e:	60f8      	str	r0, [r7, #12]
 8016360:	60b9      	str	r1, [r7, #8]
 8016362:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	68ba      	ldr	r2, [r7, #8]
 8016368:	68f9      	ldr	r1, [r7, #12]
 801636a:	4807      	ldr	r0, [pc, #28]	@ (8016388 <ETH_PHY_IO_WriteReg+0x30>)
 801636c:	f7f6 fd3e 	bl	800cdec <HAL_ETH_WritePHYRegister>
 8016370:	4603      	mov	r3, r0
 8016372:	2b00      	cmp	r3, #0
 8016374:	d002      	beq.n	801637c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8016376:	f04f 33ff 	mov.w	r3, #4294967295
 801637a:	e000      	b.n	801637e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 801637c:	2300      	movs	r3, #0
}
 801637e:	4618      	mov	r0, r3
 8016380:	3710      	adds	r7, #16
 8016382:	46bd      	mov	sp, r7
 8016384:	bd80      	pop	{r7, pc}
 8016386:	bf00      	nop
 8016388:	24001484 	.word	0x24001484

0801638c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 801638c:	b580      	push	{r7, lr}
 801638e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8016390:	f7f1 f9ec 	bl	800776c <HAL_GetTick>
 8016394:	4603      	mov	r3, r0
}
 8016396:	4618      	mov	r0, r3
 8016398:	bd80      	pop	{r7, pc}
	...

0801639c <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 801639c:	b580      	push	{r7, lr}
 801639e:	b0a0      	sub	sp, #128	@ 0x80
 80163a0:	af00      	add	r7, sp, #0
 80163a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80163a4:	f107 0308 	add.w	r3, r7, #8
 80163a8:	2264      	movs	r2, #100	@ 0x64
 80163aa:	2100      	movs	r1, #0
 80163ac:	4618      	mov	r0, r3
 80163ae:	f00d fe6b 	bl	8024088 <memset>
  int32_t PHYLinkState = 0;
 80163b2:	2300      	movs	r3, #0
 80163b4:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80163b6:	2300      	movs	r3, #0
 80163b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80163ba:	2300      	movs	r3, #0
 80163bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80163be:	2300      	movs	r3, #0
 80163c0:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  static int32_t last_PHYLinkState = -1;
/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80163c6:	483a      	ldr	r0, [pc, #232]	@ (80164b0 <ethernet_link_thread+0x114>)
 80163c8:	f7f0 fedd 	bl	8007186 <LAN8742_GetLinkState>
 80163cc:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80163ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80163d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80163d4:	089b      	lsrs	r3, r3, #2
 80163d6:	f003 0301 	and.w	r3, r3, #1
 80163da:	b2db      	uxtb	r3, r3
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d00c      	beq.n	80163fa <ethernet_link_thread+0x5e>
 80163e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80163e2:	2b01      	cmp	r3, #1
 80163e4:	dc09      	bgt.n	80163fa <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 80163e6:	4833      	ldr	r0, [pc, #204]	@ (80164b4 <ethernet_link_thread+0x118>)
 80163e8:	f7f6 f922 	bl	800c630 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80163ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80163ee:	f008 fc97 	bl	801ed20 <netif_set_down>
    netif_set_link_down(netif);
 80163f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80163f4:	f008 fcfa 	bl	801edec <netif_set_link_down>
 80163f8:	e055      	b.n	80164a6 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80163fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80163fc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016400:	f003 0304 	and.w	r3, r3, #4
 8016404:	2b00      	cmp	r3, #0
 8016406:	d14e      	bne.n	80164a6 <ethernet_link_thread+0x10a>
 8016408:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801640a:	2b01      	cmp	r3, #1
 801640c:	dd4b      	ble.n	80164a6 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 801640e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016410:	3b02      	subs	r3, #2
 8016412:	2b03      	cmp	r3, #3
 8016414:	d82a      	bhi.n	801646c <ethernet_link_thread+0xd0>
 8016416:	a201      	add	r2, pc, #4	@ (adr r2, 801641c <ethernet_link_thread+0x80>)
 8016418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801641c:	0801642d 	.word	0x0801642d
 8016420:	0801643f 	.word	0x0801643f
 8016424:	0801644f 	.word	0x0801644f
 8016428:	0801645f 	.word	0x0801645f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 801642c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016430:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8016432:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8016436:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8016438:	2301      	movs	r3, #1
 801643a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 801643c:	e017      	b.n	801646e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 801643e:	2300      	movs	r3, #0
 8016440:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8016442:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8016446:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8016448:	2301      	movs	r3, #1
 801644a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 801644c:	e00f      	b.n	801646e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 801644e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016452:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8016454:	2300      	movs	r3, #0
 8016456:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8016458:	2301      	movs	r3, #1
 801645a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 801645c:	e007      	b.n	801646e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 801645e:	2300      	movs	r3, #0
 8016460:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8016462:	2300      	movs	r3, #0
 8016464:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8016466:	2301      	movs	r3, #1
 8016468:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 801646a:	e000      	b.n	801646e <ethernet_link_thread+0xd2>
    default:
      break;
 801646c:	bf00      	nop
    }

    if(linkchanged)
 801646e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016470:	2b00      	cmp	r3, #0
 8016472:	d018      	beq.n	80164a6 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8016474:	f107 0308 	add.w	r3, r7, #8
 8016478:	4619      	mov	r1, r3
 801647a:	480e      	ldr	r0, [pc, #56]	@ (80164b4 <ethernet_link_thread+0x118>)
 801647c:	f7f6 fd0a 	bl	800ce94 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8016480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016482:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8016484:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016486:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8016488:	f107 0308 	add.w	r3, r7, #8
 801648c:	4619      	mov	r1, r3
 801648e:	4809      	ldr	r0, [pc, #36]	@ (80164b4 <ethernet_link_thread+0x118>)
 8016490:	f7f6 fed4 	bl	800d23c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8016494:	4807      	ldr	r0, [pc, #28]	@ (80164b4 <ethernet_link_thread+0x118>)
 8016496:	f7f6 f857 	bl	800c548 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 801649a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801649c:	f008 fbd4 	bl	801ec48 <netif_set_up>
      netif_set_link_up(netif);
 80164a0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80164a2:	f008 fc6f 	bl	801ed84 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80164a6:	2064      	movs	r0, #100	@ 0x64
 80164a8:	f000 f9f5 	bl	8016896 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80164ac:	e78b      	b.n	80163c6 <ethernet_link_thread+0x2a>
 80164ae:	bf00      	nop
 80164b0:	2400156c 	.word	0x2400156c
 80164b4:	24001484 	.word	0x24001484

080164b8 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80164b8:	b580      	push	{r7, lr}
 80164ba:	b086      	sub	sp, #24
 80164bc:	af02      	add	r7, sp, #8
 80164be:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80164c0:	4812      	ldr	r0, [pc, #72]	@ (801650c <HAL_ETH_RxAllocateCallback+0x54>)
 80164c2:	f008 f8a7 	bl	801e614 <memp_malloc_pool>
 80164c6:	60f8      	str	r0, [r7, #12]
  if (p)
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d014      	beq.n	80164f8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	f103 0220 	add.w	r2, r3, #32
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	4a0d      	ldr	r2, [pc, #52]	@ (8016510 <HAL_ETH_RxAllocateCallback+0x58>)
 80164dc:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80164e6:	9201      	str	r2, [sp, #4]
 80164e8:	9300      	str	r3, [sp, #0]
 80164ea:	68fb      	ldr	r3, [r7, #12]
 80164ec:	2241      	movs	r2, #65	@ 0x41
 80164ee:	2100      	movs	r1, #0
 80164f0:	2000      	movs	r0, #0
 80164f2:	f008 fe7b 	bl	801f1ec <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80164f6:	e005      	b.n	8016504 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80164f8:	4b06      	ldr	r3, [pc, #24]	@ (8016514 <HAL_ETH_RxAllocateCallback+0x5c>)
 80164fa:	2201      	movs	r2, #1
 80164fc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	2200      	movs	r2, #0
 8016502:	601a      	str	r2, [r3, #0]
}
 8016504:	bf00      	nop
 8016506:	3710      	adds	r7, #16
 8016508:	46bd      	mov	sp, r7
 801650a:	bd80      	pop	{r7, pc}
 801650c:	0802a3a4 	.word	0x0802a3a4
 8016510:	08016105 	.word	0x08016105
 8016514:	24001478 	.word	0x24001478

08016518 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8016518:	b480      	push	{r7}
 801651a:	b08f      	sub	sp, #60	@ 0x3c
 801651c:	af00      	add	r7, sp, #0
 801651e:	60f8      	str	r0, [r7, #12]
 8016520:	60b9      	str	r1, [r7, #8]
 8016522:	607a      	str	r2, [r7, #4]
 8016524:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8016526:	68fb      	ldr	r3, [r7, #12]
 8016528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 801652a:	68bb      	ldr	r3, [r7, #8]
 801652c:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *p = NULL;
 801652e:	2300      	movs	r3, #0
 8016530:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	3b20      	subs	r3, #32
 8016536:	637b      	str	r3, [r7, #52]	@ 0x34
  p->next = NULL;
 8016538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801653a:	2200      	movs	r2, #0
 801653c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 801653e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016540:	2200      	movs	r2, #0
 8016542:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8016544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016546:	887a      	ldrh	r2, [r7, #2]
 8016548:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 801654a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801654c:	681b      	ldr	r3, [r3, #0]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d103      	bne.n	801655a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8016552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016554:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016556:	601a      	str	r2, [r3, #0]
 8016558:	e003      	b.n	8016562 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 801655a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016560:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8016562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016564:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016566:	601a      	str	r2, [r3, #0]
  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  /* Compute total length for the whole chained packet and set each pbuf's tot_len
   * to the length of this pbuf plus all following pbufs. Doing this incrementally
   * on each callback caused previously accumulated (and growing) tot_len values. */
  if (*ppStart)
 8016568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	2b00      	cmp	r3, #0
 801656e:	d025      	beq.n	80165bc <HAL_ETH_RxLinkCallback+0xa4>
  {
    uint32_t total_len = 0U;
 8016570:	2300      	movs	r3, #0
 8016572:	633b      	str	r3, [r7, #48]	@ 0x30
    /* First compute the packet total */
    for (p = *ppStart; p != NULL; p = p->next)
 8016574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	637b      	str	r3, [r7, #52]	@ 0x34
 801657a:	e008      	b.n	801658e <HAL_ETH_RxLinkCallback+0x76>
    {
      total_len += p->len;
 801657c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801657e:	895b      	ldrh	r3, [r3, #10]
 8016580:	461a      	mov	r2, r3
 8016582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016584:	4413      	add	r3, r2
 8016586:	633b      	str	r3, [r7, #48]	@ 0x30
    for (p = *ppStart; p != NULL; p = p->next)
 8016588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	637b      	str	r3, [r7, #52]	@ 0x34
 801658e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016590:	2b00      	cmp	r3, #0
 8016592:	d1f3      	bne.n	801657c <HAL_ETH_RxLinkCallback+0x64>
    }

    /* Then assign tot_len for each pbuf: remaining length from this pbuf to packet end */
    for (p = *ppStart; p != NULL; p = p->next)
 8016594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	637b      	str	r3, [r7, #52]	@ 0x34
 801659a:	e00c      	b.n	80165b6 <HAL_ETH_RxLinkCallback+0x9e>
    {
      p->tot_len = total_len;
 801659c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801659e:	b29a      	uxth	r2, r3
 80165a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165a2:	811a      	strh	r2, [r3, #8]
      total_len -= p->len;
 80165a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165a6:	895b      	ldrh	r3, [r3, #10]
 80165a8:	461a      	mov	r2, r3
 80165aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165ac:	1a9b      	subs	r3, r3, r2
 80165ae:	633b      	str	r3, [r7, #48]	@ 0x30
    for (p = *ppStart; p != NULL; p = p->next)
 80165b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165b2:	681b      	ldr	r3, [r3, #0]
 80165b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80165b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d1ef      	bne.n	801659c <HAL_ETH_RxLinkCallback+0x84>
    }
  }

  /* Invalidate D-Cache for the exact RX span so CPU reads fresh data. */
  uintptr_t addr = (uintptr_t)buff & ~((uintptr_t)0x1FU);
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	f023 031f 	bic.w	r3, r3, #31
 80165c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t inv_len = (uint32_t)(((uintptr_t)buff - addr) + Length + 31U) & ~31U;
 80165c4:	687a      	ldr	r2, [r7, #4]
 80165c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165c8:	1ad2      	subs	r2, r2, r3
 80165ca:	887b      	ldrh	r3, [r7, #2]
 80165cc:	4413      	add	r3, r2
 80165ce:	331f      	adds	r3, #31
 80165d0:	f023 031f 	bic.w	r3, r3, #31
 80165d4:	623b      	str	r3, [r7, #32]
  SCB_InvalidateDCache_by_Addr((uint32_t *)addr, inv_len);
 80165d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80165d8:	6a3b      	ldr	r3, [r7, #32]
 80165da:	61fa      	str	r2, [r7, #28]
 80165dc:	61bb      	str	r3, [r7, #24]
    if ( dsize > 0 ) { 
 80165de:	69bb      	ldr	r3, [r7, #24]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	dd1d      	ble.n	8016620 <HAL_ETH_RxLinkCallback+0x108>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80165e4:	69fb      	ldr	r3, [r7, #28]
 80165e6:	f003 021f 	and.w	r2, r3, #31
 80165ea:	69bb      	ldr	r3, [r7, #24]
 80165ec:	4413      	add	r3, r2
 80165ee:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80165f0:	69fb      	ldr	r3, [r7, #28]
 80165f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80165f4:	f3bf 8f4f 	dsb	sy
}
 80165f8:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80165fa:	4a0d      	ldr	r2, [pc, #52]	@ (8016630 <HAL_ETH_RxLinkCallback+0x118>)
 80165fc:	693b      	ldr	r3, [r7, #16]
 80165fe:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8016602:	693b      	ldr	r3, [r7, #16]
 8016604:	3320      	adds	r3, #32
 8016606:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8016608:	697b      	ldr	r3, [r7, #20]
 801660a:	3b20      	subs	r3, #32
 801660c:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 801660e:	697b      	ldr	r3, [r7, #20]
 8016610:	2b00      	cmp	r3, #0
 8016612:	dcf2      	bgt.n	80165fa <HAL_ETH_RxLinkCallback+0xe2>
  __ASM volatile ("dsb 0xF":::"memory");
 8016614:	f3bf 8f4f 	dsb	sy
}
 8016618:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801661a:	f3bf 8f6f 	isb	sy
}
 801661e:	bf00      	nop
}
 8016620:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 8016622:	bf00      	nop
 8016624:	373c      	adds	r7, #60	@ 0x3c
 8016626:	46bd      	mov	sp, r7
 8016628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801662c:	4770      	bx	lr
 801662e:	bf00      	nop
 8016630:	e000ed00 	.word	0xe000ed00

08016634 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8016634:	b580      	push	{r7, lr}
 8016636:	b082      	sub	sp, #8
 8016638:	af00      	add	r7, sp, #0
 801663a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 801663c:	6878      	ldr	r0, [r7, #4]
 801663e:	f008 ff8f 	bl	801f560 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8016642:	bf00      	nop
 8016644:	3708      	adds	r7, #8
 8016646:	46bd      	mov	sp, r7
 8016648:	bd80      	pop	{r7, pc}
	...

0801664c <__NVIC_SetPriority>:
{
 801664c:	b480      	push	{r7}
 801664e:	b083      	sub	sp, #12
 8016650:	af00      	add	r7, sp, #0
 8016652:	4603      	mov	r3, r0
 8016654:	6039      	str	r1, [r7, #0]
 8016656:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8016658:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801665c:	2b00      	cmp	r3, #0
 801665e:	db0a      	blt.n	8016676 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016660:	683b      	ldr	r3, [r7, #0]
 8016662:	b2da      	uxtb	r2, r3
 8016664:	490c      	ldr	r1, [pc, #48]	@ (8016698 <__NVIC_SetPriority+0x4c>)
 8016666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801666a:	0112      	lsls	r2, r2, #4
 801666c:	b2d2      	uxtb	r2, r2
 801666e:	440b      	add	r3, r1
 8016670:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8016674:	e00a      	b.n	801668c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016676:	683b      	ldr	r3, [r7, #0]
 8016678:	b2da      	uxtb	r2, r3
 801667a:	4908      	ldr	r1, [pc, #32]	@ (801669c <__NVIC_SetPriority+0x50>)
 801667c:	88fb      	ldrh	r3, [r7, #6]
 801667e:	f003 030f 	and.w	r3, r3, #15
 8016682:	3b04      	subs	r3, #4
 8016684:	0112      	lsls	r2, r2, #4
 8016686:	b2d2      	uxtb	r2, r2
 8016688:	440b      	add	r3, r1
 801668a:	761a      	strb	r2, [r3, #24]
}
 801668c:	bf00      	nop
 801668e:	370c      	adds	r7, #12
 8016690:	46bd      	mov	sp, r7
 8016692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016696:	4770      	bx	lr
 8016698:	e000e100 	.word	0xe000e100
 801669c:	e000ed00 	.word	0xe000ed00

080166a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80166a0:	b580      	push	{r7, lr}
 80166a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80166a4:	2100      	movs	r1, #0
 80166a6:	f06f 0004 	mvn.w	r0, #4
 80166aa:	f7ff ffcf 	bl	801664c <__NVIC_SetPriority>
#endif
}
 80166ae:	bf00      	nop
 80166b0:	bd80      	pop	{r7, pc}
	...

080166b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80166b4:	b480      	push	{r7}
 80166b6:	b083      	sub	sp, #12
 80166b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80166ba:	f3ef 8305 	mrs	r3, IPSR
 80166be:	603b      	str	r3, [r7, #0]
  return(result);
 80166c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d003      	beq.n	80166ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80166c6:	f06f 0305 	mvn.w	r3, #5
 80166ca:	607b      	str	r3, [r7, #4]
 80166cc:	e00c      	b.n	80166e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80166ce:	4b0a      	ldr	r3, [pc, #40]	@ (80166f8 <osKernelInitialize+0x44>)
 80166d0:	681b      	ldr	r3, [r3, #0]
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d105      	bne.n	80166e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80166d6:	4b08      	ldr	r3, [pc, #32]	@ (80166f8 <osKernelInitialize+0x44>)
 80166d8:	2201      	movs	r2, #1
 80166da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80166dc:	2300      	movs	r3, #0
 80166de:	607b      	str	r3, [r7, #4]
 80166e0:	e002      	b.n	80166e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80166e2:	f04f 33ff 	mov.w	r3, #4294967295
 80166e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80166e8:	687b      	ldr	r3, [r7, #4]
}
 80166ea:	4618      	mov	r0, r3
 80166ec:	370c      	adds	r7, #12
 80166ee:	46bd      	mov	sp, r7
 80166f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166f4:	4770      	bx	lr
 80166f6:	bf00      	nop
 80166f8:	2400158c 	.word	0x2400158c

080166fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b082      	sub	sp, #8
 8016700:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016702:	f3ef 8305 	mrs	r3, IPSR
 8016706:	603b      	str	r3, [r7, #0]
  return(result);
 8016708:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801670a:	2b00      	cmp	r3, #0
 801670c:	d003      	beq.n	8016716 <osKernelStart+0x1a>
    stat = osErrorISR;
 801670e:	f06f 0305 	mvn.w	r3, #5
 8016712:	607b      	str	r3, [r7, #4]
 8016714:	e010      	b.n	8016738 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8016716:	4b0b      	ldr	r3, [pc, #44]	@ (8016744 <osKernelStart+0x48>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	2b01      	cmp	r3, #1
 801671c:	d109      	bne.n	8016732 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801671e:	f7ff ffbf 	bl	80166a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8016722:	4b08      	ldr	r3, [pc, #32]	@ (8016744 <osKernelStart+0x48>)
 8016724:	2202      	movs	r2, #2
 8016726:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8016728:	f002 fd56 	bl	80191d8 <vTaskStartScheduler>
      stat = osOK;
 801672c:	2300      	movs	r3, #0
 801672e:	607b      	str	r3, [r7, #4]
 8016730:	e002      	b.n	8016738 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8016732:	f04f 33ff 	mov.w	r3, #4294967295
 8016736:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016738:	687b      	ldr	r3, [r7, #4]
}
 801673a:	4618      	mov	r0, r3
 801673c:	3708      	adds	r7, #8
 801673e:	46bd      	mov	sp, r7
 8016740:	bd80      	pop	{r7, pc}
 8016742:	bf00      	nop
 8016744:	2400158c 	.word	0x2400158c

08016748 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8016748:	b580      	push	{r7, lr}
 801674a:	b082      	sub	sp, #8
 801674c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801674e:	f3ef 8305 	mrs	r3, IPSR
 8016752:	603b      	str	r3, [r7, #0]
  return(result);
 8016754:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8016756:	2b00      	cmp	r3, #0
 8016758:	d003      	beq.n	8016762 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 801675a:	f002 fe69 	bl	8019430 <xTaskGetTickCountFromISR>
 801675e:	6078      	str	r0, [r7, #4]
 8016760:	e002      	b.n	8016768 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8016762:	f002 fe55 	bl	8019410 <xTaskGetTickCount>
 8016766:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8016768:	687b      	ldr	r3, [r7, #4]
}
 801676a:	4618      	mov	r0, r3
 801676c:	3708      	adds	r7, #8
 801676e:	46bd      	mov	sp, r7
 8016770:	bd80      	pop	{r7, pc}

08016772 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8016772:	b580      	push	{r7, lr}
 8016774:	b08e      	sub	sp, #56	@ 0x38
 8016776:	af04      	add	r7, sp, #16
 8016778:	60f8      	str	r0, [r7, #12]
 801677a:	60b9      	str	r1, [r7, #8]
 801677c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801677e:	2300      	movs	r3, #0
 8016780:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016782:	f3ef 8305 	mrs	r3, IPSR
 8016786:	617b      	str	r3, [r7, #20]
  return(result);
 8016788:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801678a:	2b00      	cmp	r3, #0
 801678c:	d17e      	bne.n	801688c <osThreadNew+0x11a>
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	2b00      	cmp	r3, #0
 8016792:	d07b      	beq.n	801688c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8016794:	2380      	movs	r3, #128	@ 0x80
 8016796:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8016798:	2318      	movs	r3, #24
 801679a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801679c:	2300      	movs	r3, #0
 801679e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80167a0:	f04f 33ff 	mov.w	r3, #4294967295
 80167a4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d045      	beq.n	8016838 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d002      	beq.n	80167ba <osThreadNew+0x48>
        name = attr->name;
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	699b      	ldr	r3, [r3, #24]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d002      	beq.n	80167c8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	699b      	ldr	r3, [r3, #24]
 80167c6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80167c8:	69fb      	ldr	r3, [r7, #28]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d008      	beq.n	80167e0 <osThreadNew+0x6e>
 80167ce:	69fb      	ldr	r3, [r7, #28]
 80167d0:	2b38      	cmp	r3, #56	@ 0x38
 80167d2:	d805      	bhi.n	80167e0 <osThreadNew+0x6e>
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	685b      	ldr	r3, [r3, #4]
 80167d8:	f003 0301 	and.w	r3, r3, #1
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d001      	beq.n	80167e4 <osThreadNew+0x72>
        return (NULL);
 80167e0:	2300      	movs	r3, #0
 80167e2:	e054      	b.n	801688e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	695b      	ldr	r3, [r3, #20]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d003      	beq.n	80167f4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	695b      	ldr	r3, [r3, #20]
 80167f0:	089b      	lsrs	r3, r3, #2
 80167f2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	689b      	ldr	r3, [r3, #8]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d00e      	beq.n	801681a <osThreadNew+0xa8>
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	68db      	ldr	r3, [r3, #12]
 8016800:	2ba7      	cmp	r3, #167	@ 0xa7
 8016802:	d90a      	bls.n	801681a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8016808:	2b00      	cmp	r3, #0
 801680a:	d006      	beq.n	801681a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	695b      	ldr	r3, [r3, #20]
 8016810:	2b00      	cmp	r3, #0
 8016812:	d002      	beq.n	801681a <osThreadNew+0xa8>
        mem = 1;
 8016814:	2301      	movs	r3, #1
 8016816:	61bb      	str	r3, [r7, #24]
 8016818:	e010      	b.n	801683c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	689b      	ldr	r3, [r3, #8]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d10c      	bne.n	801683c <osThreadNew+0xca>
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	68db      	ldr	r3, [r3, #12]
 8016826:	2b00      	cmp	r3, #0
 8016828:	d108      	bne.n	801683c <osThreadNew+0xca>
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	691b      	ldr	r3, [r3, #16]
 801682e:	2b00      	cmp	r3, #0
 8016830:	d104      	bne.n	801683c <osThreadNew+0xca>
          mem = 0;
 8016832:	2300      	movs	r3, #0
 8016834:	61bb      	str	r3, [r7, #24]
 8016836:	e001      	b.n	801683c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8016838:	2300      	movs	r3, #0
 801683a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801683c:	69bb      	ldr	r3, [r7, #24]
 801683e:	2b01      	cmp	r3, #1
 8016840:	d110      	bne.n	8016864 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8016846:	687a      	ldr	r2, [r7, #4]
 8016848:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801684a:	9202      	str	r2, [sp, #8]
 801684c:	9301      	str	r3, [sp, #4]
 801684e:	69fb      	ldr	r3, [r7, #28]
 8016850:	9300      	str	r3, [sp, #0]
 8016852:	68bb      	ldr	r3, [r7, #8]
 8016854:	6a3a      	ldr	r2, [r7, #32]
 8016856:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016858:	68f8      	ldr	r0, [r7, #12]
 801685a:	f002 fa49 	bl	8018cf0 <xTaskCreateStatic>
 801685e:	4603      	mov	r3, r0
 8016860:	613b      	str	r3, [r7, #16]
 8016862:	e013      	b.n	801688c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8016864:	69bb      	ldr	r3, [r7, #24]
 8016866:	2b00      	cmp	r3, #0
 8016868:	d110      	bne.n	801688c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801686a:	6a3b      	ldr	r3, [r7, #32]
 801686c:	b29a      	uxth	r2, r3
 801686e:	f107 0310 	add.w	r3, r7, #16
 8016872:	9301      	str	r3, [sp, #4]
 8016874:	69fb      	ldr	r3, [r7, #28]
 8016876:	9300      	str	r3, [sp, #0]
 8016878:	68bb      	ldr	r3, [r7, #8]
 801687a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801687c:	68f8      	ldr	r0, [r7, #12]
 801687e:	f002 fa97 	bl	8018db0 <xTaskCreate>
 8016882:	4603      	mov	r3, r0
 8016884:	2b01      	cmp	r3, #1
 8016886:	d001      	beq.n	801688c <osThreadNew+0x11a>
            hTask = NULL;
 8016888:	2300      	movs	r3, #0
 801688a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801688c:	693b      	ldr	r3, [r7, #16]
}
 801688e:	4618      	mov	r0, r3
 8016890:	3728      	adds	r7, #40	@ 0x28
 8016892:	46bd      	mov	sp, r7
 8016894:	bd80      	pop	{r7, pc}

08016896 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8016896:	b580      	push	{r7, lr}
 8016898:	b084      	sub	sp, #16
 801689a:	af00      	add	r7, sp, #0
 801689c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801689e:	f3ef 8305 	mrs	r3, IPSR
 80168a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80168a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d003      	beq.n	80168b2 <osDelay+0x1c>
    stat = osErrorISR;
 80168aa:	f06f 0305 	mvn.w	r3, #5
 80168ae:	60fb      	str	r3, [r7, #12]
 80168b0:	e007      	b.n	80168c2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80168b2:	2300      	movs	r3, #0
 80168b4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	d002      	beq.n	80168c2 <osDelay+0x2c>
      vTaskDelay(ticks);
 80168bc:	6878      	ldr	r0, [r7, #4]
 80168be:	f002 fc55 	bl	801916c <vTaskDelay>
    }
  }

  return (stat);
 80168c2:	68fb      	ldr	r3, [r7, #12]
}
 80168c4:	4618      	mov	r0, r3
 80168c6:	3710      	adds	r7, #16
 80168c8:	46bd      	mov	sp, r7
 80168ca:	bd80      	pop	{r7, pc}

080168cc <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80168cc:	b580      	push	{r7, lr}
 80168ce:	b088      	sub	sp, #32
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80168d4:	2300      	movs	r3, #0
 80168d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80168d8:	f3ef 8305 	mrs	r3, IPSR
 80168dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80168de:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d174      	bne.n	80169ce <osMutexNew+0x102>
    if (attr != NULL) {
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d003      	beq.n	80168f2 <osMutexNew+0x26>
      type = attr->attr_bits;
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	685b      	ldr	r3, [r3, #4]
 80168ee:	61bb      	str	r3, [r7, #24]
 80168f0:	e001      	b.n	80168f6 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80168f2:	2300      	movs	r3, #0
 80168f4:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80168f6:	69bb      	ldr	r3, [r7, #24]
 80168f8:	f003 0301 	and.w	r3, r3, #1
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d002      	beq.n	8016906 <osMutexNew+0x3a>
      rmtx = 1U;
 8016900:	2301      	movs	r3, #1
 8016902:	617b      	str	r3, [r7, #20]
 8016904:	e001      	b.n	801690a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8016906:	2300      	movs	r3, #0
 8016908:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 801690a:	69bb      	ldr	r3, [r7, #24]
 801690c:	f003 0308 	and.w	r3, r3, #8
 8016910:	2b00      	cmp	r3, #0
 8016912:	d15c      	bne.n	80169ce <osMutexNew+0x102>
      mem = -1;
 8016914:	f04f 33ff 	mov.w	r3, #4294967295
 8016918:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	2b00      	cmp	r3, #0
 801691e:	d015      	beq.n	801694c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	689b      	ldr	r3, [r3, #8]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d006      	beq.n	8016936 <osMutexNew+0x6a>
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	68db      	ldr	r3, [r3, #12]
 801692c:	2b4f      	cmp	r3, #79	@ 0x4f
 801692e:	d902      	bls.n	8016936 <osMutexNew+0x6a>
          mem = 1;
 8016930:	2301      	movs	r3, #1
 8016932:	613b      	str	r3, [r7, #16]
 8016934:	e00c      	b.n	8016950 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	689b      	ldr	r3, [r3, #8]
 801693a:	2b00      	cmp	r3, #0
 801693c:	d108      	bne.n	8016950 <osMutexNew+0x84>
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	68db      	ldr	r3, [r3, #12]
 8016942:	2b00      	cmp	r3, #0
 8016944:	d104      	bne.n	8016950 <osMutexNew+0x84>
            mem = 0;
 8016946:	2300      	movs	r3, #0
 8016948:	613b      	str	r3, [r7, #16]
 801694a:	e001      	b.n	8016950 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 801694c:	2300      	movs	r3, #0
 801694e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8016950:	693b      	ldr	r3, [r7, #16]
 8016952:	2b01      	cmp	r3, #1
 8016954:	d112      	bne.n	801697c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8016956:	697b      	ldr	r3, [r7, #20]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d007      	beq.n	801696c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	689b      	ldr	r3, [r3, #8]
 8016960:	4619      	mov	r1, r3
 8016962:	2004      	movs	r0, #4
 8016964:	f001 fa19 	bl	8017d9a <xQueueCreateMutexStatic>
 8016968:	61f8      	str	r0, [r7, #28]
 801696a:	e016      	b.n	801699a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	689b      	ldr	r3, [r3, #8]
 8016970:	4619      	mov	r1, r3
 8016972:	2001      	movs	r0, #1
 8016974:	f001 fa11 	bl	8017d9a <xQueueCreateMutexStatic>
 8016978:	61f8      	str	r0, [r7, #28]
 801697a:	e00e      	b.n	801699a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 801697c:	693b      	ldr	r3, [r7, #16]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d10b      	bne.n	801699a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8016982:	697b      	ldr	r3, [r7, #20]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d004      	beq.n	8016992 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8016988:	2004      	movs	r0, #4
 801698a:	f001 f9ee 	bl	8017d6a <xQueueCreateMutex>
 801698e:	61f8      	str	r0, [r7, #28]
 8016990:	e003      	b.n	801699a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8016992:	2001      	movs	r0, #1
 8016994:	f001 f9e9 	bl	8017d6a <xQueueCreateMutex>
 8016998:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 801699a:	69fb      	ldr	r3, [r7, #28]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d00c      	beq.n	80169ba <osMutexNew+0xee>
        if (attr != NULL) {
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d003      	beq.n	80169ae <osMutexNew+0xe2>
          name = attr->name;
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	681b      	ldr	r3, [r3, #0]
 80169aa:	60fb      	str	r3, [r7, #12]
 80169ac:	e001      	b.n	80169b2 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80169ae:	2300      	movs	r3, #0
 80169b0:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80169b2:	68f9      	ldr	r1, [r7, #12]
 80169b4:	69f8      	ldr	r0, [r7, #28]
 80169b6:	f002 f913 	bl	8018be0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80169ba:	69fb      	ldr	r3, [r7, #28]
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d006      	beq.n	80169ce <osMutexNew+0x102>
 80169c0:	697b      	ldr	r3, [r7, #20]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d003      	beq.n	80169ce <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80169c6:	69fb      	ldr	r3, [r7, #28]
 80169c8:	f043 0301 	orr.w	r3, r3, #1
 80169cc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80169ce:	69fb      	ldr	r3, [r7, #28]
}
 80169d0:	4618      	mov	r0, r3
 80169d2:	3720      	adds	r7, #32
 80169d4:	46bd      	mov	sp, r7
 80169d6:	bd80      	pop	{r7, pc}

080169d8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80169d8:	b580      	push	{r7, lr}
 80169da:	b086      	sub	sp, #24
 80169dc:	af00      	add	r7, sp, #0
 80169de:	6078      	str	r0, [r7, #4]
 80169e0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	f023 0301 	bic.w	r3, r3, #1
 80169e8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f003 0301 	and.w	r3, r3, #1
 80169f0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80169f2:	2300      	movs	r3, #0
 80169f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80169f6:	f3ef 8305 	mrs	r3, IPSR
 80169fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80169fc:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d003      	beq.n	8016a0a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8016a02:	f06f 0305 	mvn.w	r3, #5
 8016a06:	617b      	str	r3, [r7, #20]
 8016a08:	e02c      	b.n	8016a64 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8016a0a:	693b      	ldr	r3, [r7, #16]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d103      	bne.n	8016a18 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8016a10:	f06f 0303 	mvn.w	r3, #3
 8016a14:	617b      	str	r3, [r7, #20]
 8016a16:	e025      	b.n	8016a64 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d011      	beq.n	8016a42 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8016a1e:	6839      	ldr	r1, [r7, #0]
 8016a20:	6938      	ldr	r0, [r7, #16]
 8016a22:	f001 fa0a 	bl	8017e3a <xQueueTakeMutexRecursive>
 8016a26:	4603      	mov	r3, r0
 8016a28:	2b01      	cmp	r3, #1
 8016a2a:	d01b      	beq.n	8016a64 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016a2c:	683b      	ldr	r3, [r7, #0]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d003      	beq.n	8016a3a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8016a32:	f06f 0301 	mvn.w	r3, #1
 8016a36:	617b      	str	r3, [r7, #20]
 8016a38:	e014      	b.n	8016a64 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8016a3a:	f06f 0302 	mvn.w	r3, #2
 8016a3e:	617b      	str	r3, [r7, #20]
 8016a40:	e010      	b.n	8016a64 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8016a42:	6839      	ldr	r1, [r7, #0]
 8016a44:	6938      	ldr	r0, [r7, #16]
 8016a46:	f001 fdaf 	bl	80185a8 <xQueueSemaphoreTake>
 8016a4a:	4603      	mov	r3, r0
 8016a4c:	2b01      	cmp	r3, #1
 8016a4e:	d009      	beq.n	8016a64 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8016a50:	683b      	ldr	r3, [r7, #0]
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d003      	beq.n	8016a5e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8016a56:	f06f 0301 	mvn.w	r3, #1
 8016a5a:	617b      	str	r3, [r7, #20]
 8016a5c:	e002      	b.n	8016a64 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8016a5e:	f06f 0302 	mvn.w	r3, #2
 8016a62:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8016a64:	697b      	ldr	r3, [r7, #20]
}
 8016a66:	4618      	mov	r0, r3
 8016a68:	3718      	adds	r7, #24
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	bd80      	pop	{r7, pc}

08016a6e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8016a6e:	b580      	push	{r7, lr}
 8016a70:	b086      	sub	sp, #24
 8016a72:	af00      	add	r7, sp, #0
 8016a74:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	f023 0301 	bic.w	r3, r3, #1
 8016a7c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	f003 0301 	and.w	r3, r3, #1
 8016a84:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8016a86:	2300      	movs	r3, #0
 8016a88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016a8a:	f3ef 8305 	mrs	r3, IPSR
 8016a8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8016a90:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d003      	beq.n	8016a9e <osMutexRelease+0x30>
    stat = osErrorISR;
 8016a96:	f06f 0305 	mvn.w	r3, #5
 8016a9a:	617b      	str	r3, [r7, #20]
 8016a9c:	e01f      	b.n	8016ade <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8016a9e:	693b      	ldr	r3, [r7, #16]
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d103      	bne.n	8016aac <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8016aa4:	f06f 0303 	mvn.w	r3, #3
 8016aa8:	617b      	str	r3, [r7, #20]
 8016aaa:	e018      	b.n	8016ade <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d009      	beq.n	8016ac6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8016ab2:	6938      	ldr	r0, [r7, #16]
 8016ab4:	f001 f98c 	bl	8017dd0 <xQueueGiveMutexRecursive>
 8016ab8:	4603      	mov	r3, r0
 8016aba:	2b01      	cmp	r3, #1
 8016abc:	d00f      	beq.n	8016ade <osMutexRelease+0x70>
        stat = osErrorResource;
 8016abe:	f06f 0302 	mvn.w	r3, #2
 8016ac2:	617b      	str	r3, [r7, #20]
 8016ac4:	e00b      	b.n	8016ade <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8016ac6:	2300      	movs	r3, #0
 8016ac8:	2200      	movs	r2, #0
 8016aca:	2100      	movs	r1, #0
 8016acc:	6938      	ldr	r0, [r7, #16]
 8016ace:	f001 fa59 	bl	8017f84 <xQueueGenericSend>
 8016ad2:	4603      	mov	r3, r0
 8016ad4:	2b01      	cmp	r3, #1
 8016ad6:	d002      	beq.n	8016ade <osMutexRelease+0x70>
        stat = osErrorResource;
 8016ad8:	f06f 0302 	mvn.w	r3, #2
 8016adc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8016ade:	697b      	ldr	r3, [r7, #20]
}
 8016ae0:	4618      	mov	r0, r3
 8016ae2:	3718      	adds	r7, #24
 8016ae4:	46bd      	mov	sp, r7
 8016ae6:	bd80      	pop	{r7, pc}

08016ae8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8016ae8:	b580      	push	{r7, lr}
 8016aea:	b08a      	sub	sp, #40	@ 0x28
 8016aec:	af02      	add	r7, sp, #8
 8016aee:	60f8      	str	r0, [r7, #12]
 8016af0:	60b9      	str	r1, [r7, #8]
 8016af2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8016af4:	2300      	movs	r3, #0
 8016af6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016af8:	f3ef 8305 	mrs	r3, IPSR
 8016afc:	613b      	str	r3, [r7, #16]
  return(result);
 8016afe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d175      	bne.n	8016bf0 <osSemaphoreNew+0x108>
 8016b04:	68fb      	ldr	r3, [r7, #12]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d072      	beq.n	8016bf0 <osSemaphoreNew+0x108>
 8016b0a:	68ba      	ldr	r2, [r7, #8]
 8016b0c:	68fb      	ldr	r3, [r7, #12]
 8016b0e:	429a      	cmp	r2, r3
 8016b10:	d86e      	bhi.n	8016bf0 <osSemaphoreNew+0x108>
    mem = -1;
 8016b12:	f04f 33ff 	mov.w	r3, #4294967295
 8016b16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d015      	beq.n	8016b4a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	689b      	ldr	r3, [r3, #8]
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d006      	beq.n	8016b34 <osSemaphoreNew+0x4c>
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	68db      	ldr	r3, [r3, #12]
 8016b2a:	2b4f      	cmp	r3, #79	@ 0x4f
 8016b2c:	d902      	bls.n	8016b34 <osSemaphoreNew+0x4c>
        mem = 1;
 8016b2e:	2301      	movs	r3, #1
 8016b30:	61bb      	str	r3, [r7, #24]
 8016b32:	e00c      	b.n	8016b4e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	689b      	ldr	r3, [r3, #8]
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d108      	bne.n	8016b4e <osSemaphoreNew+0x66>
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	68db      	ldr	r3, [r3, #12]
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d104      	bne.n	8016b4e <osSemaphoreNew+0x66>
          mem = 0;
 8016b44:	2300      	movs	r3, #0
 8016b46:	61bb      	str	r3, [r7, #24]
 8016b48:	e001      	b.n	8016b4e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8016b4e:	69bb      	ldr	r3, [r7, #24]
 8016b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b54:	d04c      	beq.n	8016bf0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	2b01      	cmp	r3, #1
 8016b5a:	d128      	bne.n	8016bae <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8016b5c:	69bb      	ldr	r3, [r7, #24]
 8016b5e:	2b01      	cmp	r3, #1
 8016b60:	d10a      	bne.n	8016b78 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	689b      	ldr	r3, [r3, #8]
 8016b66:	2203      	movs	r2, #3
 8016b68:	9200      	str	r2, [sp, #0]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	2100      	movs	r1, #0
 8016b6e:	2001      	movs	r0, #1
 8016b70:	f001 f806 	bl	8017b80 <xQueueGenericCreateStatic>
 8016b74:	61f8      	str	r0, [r7, #28]
 8016b76:	e005      	b.n	8016b84 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8016b78:	2203      	movs	r2, #3
 8016b7a:	2100      	movs	r1, #0
 8016b7c:	2001      	movs	r0, #1
 8016b7e:	f001 f87c 	bl	8017c7a <xQueueGenericCreate>
 8016b82:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8016b84:	69fb      	ldr	r3, [r7, #28]
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d022      	beq.n	8016bd0 <osSemaphoreNew+0xe8>
 8016b8a:	68bb      	ldr	r3, [r7, #8]
 8016b8c:	2b00      	cmp	r3, #0
 8016b8e:	d01f      	beq.n	8016bd0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8016b90:	2300      	movs	r3, #0
 8016b92:	2200      	movs	r2, #0
 8016b94:	2100      	movs	r1, #0
 8016b96:	69f8      	ldr	r0, [r7, #28]
 8016b98:	f001 f9f4 	bl	8017f84 <xQueueGenericSend>
 8016b9c:	4603      	mov	r3, r0
 8016b9e:	2b01      	cmp	r3, #1
 8016ba0:	d016      	beq.n	8016bd0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8016ba2:	69f8      	ldr	r0, [r7, #28]
 8016ba4:	f001 fed0 	bl	8018948 <vQueueDelete>
            hSemaphore = NULL;
 8016ba8:	2300      	movs	r3, #0
 8016baa:	61fb      	str	r3, [r7, #28]
 8016bac:	e010      	b.n	8016bd0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8016bae:	69bb      	ldr	r3, [r7, #24]
 8016bb0:	2b01      	cmp	r3, #1
 8016bb2:	d108      	bne.n	8016bc6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	689b      	ldr	r3, [r3, #8]
 8016bb8:	461a      	mov	r2, r3
 8016bba:	68b9      	ldr	r1, [r7, #8]
 8016bbc:	68f8      	ldr	r0, [r7, #12]
 8016bbe:	f001 f973 	bl	8017ea8 <xQueueCreateCountingSemaphoreStatic>
 8016bc2:	61f8      	str	r0, [r7, #28]
 8016bc4:	e004      	b.n	8016bd0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8016bc6:	68b9      	ldr	r1, [r7, #8]
 8016bc8:	68f8      	ldr	r0, [r7, #12]
 8016bca:	f001 f9a6 	bl	8017f1a <xQueueCreateCountingSemaphore>
 8016bce:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8016bd0:	69fb      	ldr	r3, [r7, #28]
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d00c      	beq.n	8016bf0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d003      	beq.n	8016be4 <osSemaphoreNew+0xfc>
          name = attr->name;
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	617b      	str	r3, [r7, #20]
 8016be2:	e001      	b.n	8016be8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8016be4:	2300      	movs	r3, #0
 8016be6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8016be8:	6979      	ldr	r1, [r7, #20]
 8016bea:	69f8      	ldr	r0, [r7, #28]
 8016bec:	f001 fff8 	bl	8018be0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8016bf0:	69fb      	ldr	r3, [r7, #28]
}
 8016bf2:	4618      	mov	r0, r3
 8016bf4:	3720      	adds	r7, #32
 8016bf6:	46bd      	mov	sp, r7
 8016bf8:	bd80      	pop	{r7, pc}
	...

08016bfc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8016bfc:	b580      	push	{r7, lr}
 8016bfe:	b086      	sub	sp, #24
 8016c00:	af00      	add	r7, sp, #0
 8016c02:	6078      	str	r0, [r7, #4]
 8016c04:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8016c0e:	693b      	ldr	r3, [r7, #16]
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d103      	bne.n	8016c1c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8016c14:	f06f 0303 	mvn.w	r3, #3
 8016c18:	617b      	str	r3, [r7, #20]
 8016c1a:	e039      	b.n	8016c90 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016c1c:	f3ef 8305 	mrs	r3, IPSR
 8016c20:	60fb      	str	r3, [r7, #12]
  return(result);
 8016c22:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d022      	beq.n	8016c6e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8016c28:	683b      	ldr	r3, [r7, #0]
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d003      	beq.n	8016c36 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8016c2e:	f06f 0303 	mvn.w	r3, #3
 8016c32:	617b      	str	r3, [r7, #20]
 8016c34:	e02c      	b.n	8016c90 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8016c36:	2300      	movs	r3, #0
 8016c38:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8016c3a:	f107 0308 	add.w	r3, r7, #8
 8016c3e:	461a      	mov	r2, r3
 8016c40:	2100      	movs	r1, #0
 8016c42:	6938      	ldr	r0, [r7, #16]
 8016c44:	f001 fdc0 	bl	80187c8 <xQueueReceiveFromISR>
 8016c48:	4603      	mov	r3, r0
 8016c4a:	2b01      	cmp	r3, #1
 8016c4c:	d003      	beq.n	8016c56 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8016c4e:	f06f 0302 	mvn.w	r3, #2
 8016c52:	617b      	str	r3, [r7, #20]
 8016c54:	e01c      	b.n	8016c90 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8016c56:	68bb      	ldr	r3, [r7, #8]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d019      	beq.n	8016c90 <osSemaphoreAcquire+0x94>
 8016c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8016c9c <osSemaphoreAcquire+0xa0>)
 8016c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016c62:	601a      	str	r2, [r3, #0]
 8016c64:	f3bf 8f4f 	dsb	sy
 8016c68:	f3bf 8f6f 	isb	sy
 8016c6c:	e010      	b.n	8016c90 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8016c6e:	6839      	ldr	r1, [r7, #0]
 8016c70:	6938      	ldr	r0, [r7, #16]
 8016c72:	f001 fc99 	bl	80185a8 <xQueueSemaphoreTake>
 8016c76:	4603      	mov	r3, r0
 8016c78:	2b01      	cmp	r3, #1
 8016c7a:	d009      	beq.n	8016c90 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8016c7c:	683b      	ldr	r3, [r7, #0]
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d003      	beq.n	8016c8a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8016c82:	f06f 0301 	mvn.w	r3, #1
 8016c86:	617b      	str	r3, [r7, #20]
 8016c88:	e002      	b.n	8016c90 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8016c8a:	f06f 0302 	mvn.w	r3, #2
 8016c8e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8016c90:	697b      	ldr	r3, [r7, #20]
}
 8016c92:	4618      	mov	r0, r3
 8016c94:	3718      	adds	r7, #24
 8016c96:	46bd      	mov	sp, r7
 8016c98:	bd80      	pop	{r7, pc}
 8016c9a:	bf00      	nop
 8016c9c:	e000ed04 	.word	0xe000ed04

08016ca0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8016ca0:	b580      	push	{r7, lr}
 8016ca2:	b086      	sub	sp, #24
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8016cac:	2300      	movs	r3, #0
 8016cae:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8016cb0:	693b      	ldr	r3, [r7, #16]
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	d103      	bne.n	8016cbe <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8016cb6:	f06f 0303 	mvn.w	r3, #3
 8016cba:	617b      	str	r3, [r7, #20]
 8016cbc:	e02c      	b.n	8016d18 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016cbe:	f3ef 8305 	mrs	r3, IPSR
 8016cc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8016cc4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d01a      	beq.n	8016d00 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8016cca:	2300      	movs	r3, #0
 8016ccc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8016cce:	f107 0308 	add.w	r3, r7, #8
 8016cd2:	4619      	mov	r1, r3
 8016cd4:	6938      	ldr	r0, [r7, #16]
 8016cd6:	f001 faf5 	bl	80182c4 <xQueueGiveFromISR>
 8016cda:	4603      	mov	r3, r0
 8016cdc:	2b01      	cmp	r3, #1
 8016cde:	d003      	beq.n	8016ce8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8016ce0:	f06f 0302 	mvn.w	r3, #2
 8016ce4:	617b      	str	r3, [r7, #20]
 8016ce6:	e017      	b.n	8016d18 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8016ce8:	68bb      	ldr	r3, [r7, #8]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d014      	beq.n	8016d18 <osSemaphoreRelease+0x78>
 8016cee:	4b0d      	ldr	r3, [pc, #52]	@ (8016d24 <osSemaphoreRelease+0x84>)
 8016cf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016cf4:	601a      	str	r2, [r3, #0]
 8016cf6:	f3bf 8f4f 	dsb	sy
 8016cfa:	f3bf 8f6f 	isb	sy
 8016cfe:	e00b      	b.n	8016d18 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8016d00:	2300      	movs	r3, #0
 8016d02:	2200      	movs	r2, #0
 8016d04:	2100      	movs	r1, #0
 8016d06:	6938      	ldr	r0, [r7, #16]
 8016d08:	f001 f93c 	bl	8017f84 <xQueueGenericSend>
 8016d0c:	4603      	mov	r3, r0
 8016d0e:	2b01      	cmp	r3, #1
 8016d10:	d002      	beq.n	8016d18 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8016d12:	f06f 0302 	mvn.w	r3, #2
 8016d16:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8016d18:	697b      	ldr	r3, [r7, #20]
}
 8016d1a:	4618      	mov	r0, r3
 8016d1c:	3718      	adds	r7, #24
 8016d1e:	46bd      	mov	sp, r7
 8016d20:	bd80      	pop	{r7, pc}
 8016d22:	bf00      	nop
 8016d24:	e000ed04 	.word	0xe000ed04

08016d28 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8016d28:	b580      	push	{r7, lr}
 8016d2a:	b086      	sub	sp, #24
 8016d2c:	af00      	add	r7, sp, #0
 8016d2e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016d34:	f3ef 8305 	mrs	r3, IPSR
 8016d38:	60fb      	str	r3, [r7, #12]
  return(result);
 8016d3a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d003      	beq.n	8016d48 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8016d40:	f06f 0305 	mvn.w	r3, #5
 8016d44:	617b      	str	r3, [r7, #20]
 8016d46:	e00e      	b.n	8016d66 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8016d48:	693b      	ldr	r3, [r7, #16]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d103      	bne.n	8016d56 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8016d4e:	f06f 0303 	mvn.w	r3, #3
 8016d52:	617b      	str	r3, [r7, #20]
 8016d54:	e007      	b.n	8016d66 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8016d56:	6938      	ldr	r0, [r7, #16]
 8016d58:	f001 ff6c 	bl	8018c34 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8016d5c:	2300      	movs	r3, #0
 8016d5e:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8016d60:	6938      	ldr	r0, [r7, #16]
 8016d62:	f001 fdf1 	bl	8018948 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8016d66:	697b      	ldr	r3, [r7, #20]
}
 8016d68:	4618      	mov	r0, r3
 8016d6a:	3718      	adds	r7, #24
 8016d6c:	46bd      	mov	sp, r7
 8016d6e:	bd80      	pop	{r7, pc}

08016d70 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b08a      	sub	sp, #40	@ 0x28
 8016d74:	af02      	add	r7, sp, #8
 8016d76:	60f8      	str	r0, [r7, #12]
 8016d78:	60b9      	str	r1, [r7, #8]
 8016d7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016d80:	f3ef 8305 	mrs	r3, IPSR
 8016d84:	613b      	str	r3, [r7, #16]
  return(result);
 8016d86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	d15f      	bne.n	8016e4c <osMessageQueueNew+0xdc>
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	d05c      	beq.n	8016e4c <osMessageQueueNew+0xdc>
 8016d92:	68bb      	ldr	r3, [r7, #8]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d059      	beq.n	8016e4c <osMessageQueueNew+0xdc>
    mem = -1;
 8016d98:	f04f 33ff 	mov.w	r3, #4294967295
 8016d9c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d029      	beq.n	8016df8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	689b      	ldr	r3, [r3, #8]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d012      	beq.n	8016dd2 <osMessageQueueNew+0x62>
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	68db      	ldr	r3, [r3, #12]
 8016db0:	2b4f      	cmp	r3, #79	@ 0x4f
 8016db2:	d90e      	bls.n	8016dd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d00a      	beq.n	8016dd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	695a      	ldr	r2, [r3, #20]
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	68b9      	ldr	r1, [r7, #8]
 8016dc4:	fb01 f303 	mul.w	r3, r1, r3
 8016dc8:	429a      	cmp	r2, r3
 8016dca:	d302      	bcc.n	8016dd2 <osMessageQueueNew+0x62>
        mem = 1;
 8016dcc:	2301      	movs	r3, #1
 8016dce:	61bb      	str	r3, [r7, #24]
 8016dd0:	e014      	b.n	8016dfc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	689b      	ldr	r3, [r3, #8]
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d110      	bne.n	8016dfc <osMessageQueueNew+0x8c>
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	68db      	ldr	r3, [r3, #12]
 8016dde:	2b00      	cmp	r3, #0
 8016de0:	d10c      	bne.n	8016dfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d108      	bne.n	8016dfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	695b      	ldr	r3, [r3, #20]
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	d104      	bne.n	8016dfc <osMessageQueueNew+0x8c>
          mem = 0;
 8016df2:	2300      	movs	r3, #0
 8016df4:	61bb      	str	r3, [r7, #24]
 8016df6:	e001      	b.n	8016dfc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8016df8:	2300      	movs	r3, #0
 8016dfa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8016dfc:	69bb      	ldr	r3, [r7, #24]
 8016dfe:	2b01      	cmp	r3, #1
 8016e00:	d10b      	bne.n	8016e1a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	691a      	ldr	r2, [r3, #16]
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	689b      	ldr	r3, [r3, #8]
 8016e0a:	2100      	movs	r1, #0
 8016e0c:	9100      	str	r1, [sp, #0]
 8016e0e:	68b9      	ldr	r1, [r7, #8]
 8016e10:	68f8      	ldr	r0, [r7, #12]
 8016e12:	f000 feb5 	bl	8017b80 <xQueueGenericCreateStatic>
 8016e16:	61f8      	str	r0, [r7, #28]
 8016e18:	e008      	b.n	8016e2c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8016e1a:	69bb      	ldr	r3, [r7, #24]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d105      	bne.n	8016e2c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8016e20:	2200      	movs	r2, #0
 8016e22:	68b9      	ldr	r1, [r7, #8]
 8016e24:	68f8      	ldr	r0, [r7, #12]
 8016e26:	f000 ff28 	bl	8017c7a <xQueueGenericCreate>
 8016e2a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8016e2c:	69fb      	ldr	r3, [r7, #28]
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	d00c      	beq.n	8016e4c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d003      	beq.n	8016e40 <osMessageQueueNew+0xd0>
        name = attr->name;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	681b      	ldr	r3, [r3, #0]
 8016e3c:	617b      	str	r3, [r7, #20]
 8016e3e:	e001      	b.n	8016e44 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8016e40:	2300      	movs	r3, #0
 8016e42:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8016e44:	6979      	ldr	r1, [r7, #20]
 8016e46:	69f8      	ldr	r0, [r7, #28]
 8016e48:	f001 feca 	bl	8018be0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8016e4c:	69fb      	ldr	r3, [r7, #28]
}
 8016e4e:	4618      	mov	r0, r3
 8016e50:	3720      	adds	r7, #32
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bd80      	pop	{r7, pc}
	...

08016e58 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8016e58:	b580      	push	{r7, lr}
 8016e5a:	b088      	sub	sp, #32
 8016e5c:	af00      	add	r7, sp, #0
 8016e5e:	60f8      	str	r0, [r7, #12]
 8016e60:	60b9      	str	r1, [r7, #8]
 8016e62:	603b      	str	r3, [r7, #0]
 8016e64:	4613      	mov	r3, r2
 8016e66:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016e6c:	2300      	movs	r3, #0
 8016e6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016e70:	f3ef 8305 	mrs	r3, IPSR
 8016e74:	617b      	str	r3, [r7, #20]
  return(result);
 8016e76:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d028      	beq.n	8016ece <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016e7c:	69bb      	ldr	r3, [r7, #24]
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d005      	beq.n	8016e8e <osMessageQueuePut+0x36>
 8016e82:	68bb      	ldr	r3, [r7, #8]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d002      	beq.n	8016e8e <osMessageQueuePut+0x36>
 8016e88:	683b      	ldr	r3, [r7, #0]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d003      	beq.n	8016e96 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8016e8e:	f06f 0303 	mvn.w	r3, #3
 8016e92:	61fb      	str	r3, [r7, #28]
 8016e94:	e038      	b.n	8016f08 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8016e96:	2300      	movs	r3, #0
 8016e98:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8016e9a:	f107 0210 	add.w	r2, r7, #16
 8016e9e:	2300      	movs	r3, #0
 8016ea0:	68b9      	ldr	r1, [r7, #8]
 8016ea2:	69b8      	ldr	r0, [r7, #24]
 8016ea4:	f001 f970 	bl	8018188 <xQueueGenericSendFromISR>
 8016ea8:	4603      	mov	r3, r0
 8016eaa:	2b01      	cmp	r3, #1
 8016eac:	d003      	beq.n	8016eb6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8016eae:	f06f 0302 	mvn.w	r3, #2
 8016eb2:	61fb      	str	r3, [r7, #28]
 8016eb4:	e028      	b.n	8016f08 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8016eb6:	693b      	ldr	r3, [r7, #16]
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	d025      	beq.n	8016f08 <osMessageQueuePut+0xb0>
 8016ebc:	4b15      	ldr	r3, [pc, #84]	@ (8016f14 <osMessageQueuePut+0xbc>)
 8016ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ec2:	601a      	str	r2, [r3, #0]
 8016ec4:	f3bf 8f4f 	dsb	sy
 8016ec8:	f3bf 8f6f 	isb	sy
 8016ecc:	e01c      	b.n	8016f08 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016ece:	69bb      	ldr	r3, [r7, #24]
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d002      	beq.n	8016eda <osMessageQueuePut+0x82>
 8016ed4:	68bb      	ldr	r3, [r7, #8]
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	d103      	bne.n	8016ee2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8016eda:	f06f 0303 	mvn.w	r3, #3
 8016ede:	61fb      	str	r3, [r7, #28]
 8016ee0:	e012      	b.n	8016f08 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016ee2:	2300      	movs	r3, #0
 8016ee4:	683a      	ldr	r2, [r7, #0]
 8016ee6:	68b9      	ldr	r1, [r7, #8]
 8016ee8:	69b8      	ldr	r0, [r7, #24]
 8016eea:	f001 f84b 	bl	8017f84 <xQueueGenericSend>
 8016eee:	4603      	mov	r3, r0
 8016ef0:	2b01      	cmp	r3, #1
 8016ef2:	d009      	beq.n	8016f08 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8016ef4:	683b      	ldr	r3, [r7, #0]
 8016ef6:	2b00      	cmp	r3, #0
 8016ef8:	d003      	beq.n	8016f02 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8016efa:	f06f 0301 	mvn.w	r3, #1
 8016efe:	61fb      	str	r3, [r7, #28]
 8016f00:	e002      	b.n	8016f08 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8016f02:	f06f 0302 	mvn.w	r3, #2
 8016f06:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016f08:	69fb      	ldr	r3, [r7, #28]
}
 8016f0a:	4618      	mov	r0, r3
 8016f0c:	3720      	adds	r7, #32
 8016f0e:	46bd      	mov	sp, r7
 8016f10:	bd80      	pop	{r7, pc}
 8016f12:	bf00      	nop
 8016f14:	e000ed04 	.word	0xe000ed04

08016f18 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8016f18:	b580      	push	{r7, lr}
 8016f1a:	b088      	sub	sp, #32
 8016f1c:	af00      	add	r7, sp, #0
 8016f1e:	60f8      	str	r0, [r7, #12]
 8016f20:	60b9      	str	r1, [r7, #8]
 8016f22:	607a      	str	r2, [r7, #4]
 8016f24:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016f26:	68fb      	ldr	r3, [r7, #12]
 8016f28:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016f2a:	2300      	movs	r3, #0
 8016f2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016f2e:	f3ef 8305 	mrs	r3, IPSR
 8016f32:	617b      	str	r3, [r7, #20]
  return(result);
 8016f34:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d028      	beq.n	8016f8c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016f3a:	69bb      	ldr	r3, [r7, #24]
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d005      	beq.n	8016f4c <osMessageQueueGet+0x34>
 8016f40:	68bb      	ldr	r3, [r7, #8]
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d002      	beq.n	8016f4c <osMessageQueueGet+0x34>
 8016f46:	683b      	ldr	r3, [r7, #0]
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d003      	beq.n	8016f54 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8016f4c:	f06f 0303 	mvn.w	r3, #3
 8016f50:	61fb      	str	r3, [r7, #28]
 8016f52:	e037      	b.n	8016fc4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8016f54:	2300      	movs	r3, #0
 8016f56:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8016f58:	f107 0310 	add.w	r3, r7, #16
 8016f5c:	461a      	mov	r2, r3
 8016f5e:	68b9      	ldr	r1, [r7, #8]
 8016f60:	69b8      	ldr	r0, [r7, #24]
 8016f62:	f001 fc31 	bl	80187c8 <xQueueReceiveFromISR>
 8016f66:	4603      	mov	r3, r0
 8016f68:	2b01      	cmp	r3, #1
 8016f6a:	d003      	beq.n	8016f74 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8016f6c:	f06f 0302 	mvn.w	r3, #2
 8016f70:	61fb      	str	r3, [r7, #28]
 8016f72:	e027      	b.n	8016fc4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8016f74:	693b      	ldr	r3, [r7, #16]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d024      	beq.n	8016fc4 <osMessageQueueGet+0xac>
 8016f7a:	4b15      	ldr	r3, [pc, #84]	@ (8016fd0 <osMessageQueueGet+0xb8>)
 8016f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016f80:	601a      	str	r2, [r3, #0]
 8016f82:	f3bf 8f4f 	dsb	sy
 8016f86:	f3bf 8f6f 	isb	sy
 8016f8a:	e01b      	b.n	8016fc4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016f8c:	69bb      	ldr	r3, [r7, #24]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d002      	beq.n	8016f98 <osMessageQueueGet+0x80>
 8016f92:	68bb      	ldr	r3, [r7, #8]
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d103      	bne.n	8016fa0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8016f98:	f06f 0303 	mvn.w	r3, #3
 8016f9c:	61fb      	str	r3, [r7, #28]
 8016f9e:	e011      	b.n	8016fc4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8016fa0:	683a      	ldr	r2, [r7, #0]
 8016fa2:	68b9      	ldr	r1, [r7, #8]
 8016fa4:	69b8      	ldr	r0, [r7, #24]
 8016fa6:	f001 fa1d 	bl	80183e4 <xQueueReceive>
 8016faa:	4603      	mov	r3, r0
 8016fac:	2b01      	cmp	r3, #1
 8016fae:	d009      	beq.n	8016fc4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8016fb0:	683b      	ldr	r3, [r7, #0]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d003      	beq.n	8016fbe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8016fb6:	f06f 0301 	mvn.w	r3, #1
 8016fba:	61fb      	str	r3, [r7, #28]
 8016fbc:	e002      	b.n	8016fc4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8016fbe:	f06f 0302 	mvn.w	r3, #2
 8016fc2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016fc4:	69fb      	ldr	r3, [r7, #28]
}
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	3720      	adds	r7, #32
 8016fca:	46bd      	mov	sp, r7
 8016fcc:	bd80      	pop	{r7, pc}
 8016fce:	bf00      	nop
 8016fd0:	e000ed04 	.word	0xe000ed04

08016fd4 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8016fd4:	b580      	push	{r7, lr}
 8016fd6:	b086      	sub	sp, #24
 8016fd8:	af00      	add	r7, sp, #0
 8016fda:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8016fe0:	693b      	ldr	r3, [r7, #16]
 8016fe2:	2b00      	cmp	r3, #0
 8016fe4:	d102      	bne.n	8016fec <osMessageQueueGetCount+0x18>
    count = 0U;
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	617b      	str	r3, [r7, #20]
 8016fea:	e00e      	b.n	801700a <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016fec:	f3ef 8305 	mrs	r3, IPSR
 8016ff0:	60fb      	str	r3, [r7, #12]
  return(result);
 8016ff2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d004      	beq.n	8017002 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8016ff8:	6938      	ldr	r0, [r7, #16]
 8016ffa:	f001 fc86 	bl	801890a <uxQueueMessagesWaitingFromISR>
 8016ffe:	6178      	str	r0, [r7, #20]
 8017000:	e003      	b.n	801700a <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8017002:	6938      	ldr	r0, [r7, #16]
 8017004:	f001 fc62 	bl	80188cc <uxQueueMessagesWaiting>
 8017008:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 801700a:	697b      	ldr	r3, [r7, #20]
}
 801700c:	4618      	mov	r0, r3
 801700e:	3718      	adds	r7, #24
 8017010:	46bd      	mov	sp, r7
 8017012:	bd80      	pop	{r7, pc}

08017014 <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 8017014:	b580      	push	{r7, lr}
 8017016:	b086      	sub	sp, #24
 8017018:	af00      	add	r7, sp, #0
 801701a:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017020:	f3ef 8305 	mrs	r3, IPSR
 8017024:	60fb      	str	r3, [r7, #12]
  return(result);
 8017026:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8017028:	2b00      	cmp	r3, #0
 801702a:	d003      	beq.n	8017034 <osMessageQueueDelete+0x20>
    stat = osErrorISR;
 801702c:	f06f 0305 	mvn.w	r3, #5
 8017030:	617b      	str	r3, [r7, #20]
 8017032:	e00e      	b.n	8017052 <osMessageQueueDelete+0x3e>
  }
  else if (hQueue == NULL) {
 8017034:	693b      	ldr	r3, [r7, #16]
 8017036:	2b00      	cmp	r3, #0
 8017038:	d103      	bne.n	8017042 <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 801703a:	f06f 0303 	mvn.w	r3, #3
 801703e:	617b      	str	r3, [r7, #20]
 8017040:	e007      	b.n	8017052 <osMessageQueueDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 8017042:	6938      	ldr	r0, [r7, #16]
 8017044:	f001 fdf6 	bl	8018c34 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8017048:	2300      	movs	r3, #0
 801704a:	617b      	str	r3, [r7, #20]
    vQueueDelete (hQueue);
 801704c:	6938      	ldr	r0, [r7, #16]
 801704e:	f001 fc7b 	bl	8018948 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8017052:	697b      	ldr	r3, [r7, #20]
}
 8017054:	4618      	mov	r0, r3
 8017056:	3718      	adds	r7, #24
 8017058:	46bd      	mov	sp, r7
 801705a:	bd80      	pop	{r7, pc}

0801705c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801705c:	b480      	push	{r7}
 801705e:	b085      	sub	sp, #20
 8017060:	af00      	add	r7, sp, #0
 8017062:	60f8      	str	r0, [r7, #12]
 8017064:	60b9      	str	r1, [r7, #8]
 8017066:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	4a07      	ldr	r2, [pc, #28]	@ (8017088 <vApplicationGetIdleTaskMemory+0x2c>)
 801706c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801706e:	68bb      	ldr	r3, [r7, #8]
 8017070:	4a06      	ldr	r2, [pc, #24]	@ (801708c <vApplicationGetIdleTaskMemory+0x30>)
 8017072:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	2280      	movs	r2, #128	@ 0x80
 8017078:	601a      	str	r2, [r3, #0]
}
 801707a:	bf00      	nop
 801707c:	3714      	adds	r7, #20
 801707e:	46bd      	mov	sp, r7
 8017080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017084:	4770      	bx	lr
 8017086:	bf00      	nop
 8017088:	24001590 	.word	0x24001590
 801708c:	24001638 	.word	0x24001638

08017090 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8017090:	b480      	push	{r7}
 8017092:	b085      	sub	sp, #20
 8017094:	af00      	add	r7, sp, #0
 8017096:	60f8      	str	r0, [r7, #12]
 8017098:	60b9      	str	r1, [r7, #8]
 801709a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801709c:	68fb      	ldr	r3, [r7, #12]
 801709e:	4a07      	ldr	r2, [pc, #28]	@ (80170bc <vApplicationGetTimerTaskMemory+0x2c>)
 80170a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80170a2:	68bb      	ldr	r3, [r7, #8]
 80170a4:	4a06      	ldr	r2, [pc, #24]	@ (80170c0 <vApplicationGetTimerTaskMemory+0x30>)
 80170a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80170ae:	601a      	str	r2, [r3, #0]
}
 80170b0:	bf00      	nop
 80170b2:	3714      	adds	r7, #20
 80170b4:	46bd      	mov	sp, r7
 80170b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ba:	4770      	bx	lr
 80170bc:	24001838 	.word	0x24001838
 80170c0:	240018e0 	.word	0x240018e0

080170c4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80170c4:	b580      	push	{r7, lr}
 80170c6:	b08a      	sub	sp, #40	@ 0x28
 80170c8:	af00      	add	r7, sp, #0
 80170ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80170cc:	2300      	movs	r3, #0
 80170ce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80170d0:	f002 f8f2 	bl	80192b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80170d4:	4b5c      	ldr	r3, [pc, #368]	@ (8017248 <pvPortMalloc+0x184>)
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d101      	bne.n	80170e0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80170dc:	f000 f924 	bl	8017328 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80170e0:	4b5a      	ldr	r3, [pc, #360]	@ (801724c <pvPortMalloc+0x188>)
 80170e2:	681a      	ldr	r2, [r3, #0]
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	4013      	ands	r3, r2
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	f040 8095 	bne.w	8017218 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d01e      	beq.n	8017132 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80170f4:	2208      	movs	r2, #8
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	4413      	add	r3, r2
 80170fa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	f003 0307 	and.w	r3, r3, #7
 8017102:	2b00      	cmp	r3, #0
 8017104:	d015      	beq.n	8017132 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	f023 0307 	bic.w	r3, r3, #7
 801710c:	3308      	adds	r3, #8
 801710e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017110:	687b      	ldr	r3, [r7, #4]
 8017112:	f003 0307 	and.w	r3, r3, #7
 8017116:	2b00      	cmp	r3, #0
 8017118:	d00b      	beq.n	8017132 <pvPortMalloc+0x6e>
	__asm volatile
 801711a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801711e:	f383 8811 	msr	BASEPRI, r3
 8017122:	f3bf 8f6f 	isb	sy
 8017126:	f3bf 8f4f 	dsb	sy
 801712a:	617b      	str	r3, [r7, #20]
}
 801712c:	bf00      	nop
 801712e:	bf00      	nop
 8017130:	e7fd      	b.n	801712e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017132:	687b      	ldr	r3, [r7, #4]
 8017134:	2b00      	cmp	r3, #0
 8017136:	d06f      	beq.n	8017218 <pvPortMalloc+0x154>
 8017138:	4b45      	ldr	r3, [pc, #276]	@ (8017250 <pvPortMalloc+0x18c>)
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	687a      	ldr	r2, [r7, #4]
 801713e:	429a      	cmp	r2, r3
 8017140:	d86a      	bhi.n	8017218 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8017142:	4b44      	ldr	r3, [pc, #272]	@ (8017254 <pvPortMalloc+0x190>)
 8017144:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8017146:	4b43      	ldr	r3, [pc, #268]	@ (8017254 <pvPortMalloc+0x190>)
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801714c:	e004      	b.n	8017158 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 801714e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017150:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8017152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017154:	681b      	ldr	r3, [r3, #0]
 8017156:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801715a:	685b      	ldr	r3, [r3, #4]
 801715c:	687a      	ldr	r2, [r7, #4]
 801715e:	429a      	cmp	r2, r3
 8017160:	d903      	bls.n	801716a <pvPortMalloc+0xa6>
 8017162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017164:	681b      	ldr	r3, [r3, #0]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d1f1      	bne.n	801714e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801716a:	4b37      	ldr	r3, [pc, #220]	@ (8017248 <pvPortMalloc+0x184>)
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017170:	429a      	cmp	r2, r3
 8017172:	d051      	beq.n	8017218 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8017174:	6a3b      	ldr	r3, [r7, #32]
 8017176:	681b      	ldr	r3, [r3, #0]
 8017178:	2208      	movs	r2, #8
 801717a:	4413      	add	r3, r2
 801717c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017180:	681a      	ldr	r2, [r3, #0]
 8017182:	6a3b      	ldr	r3, [r7, #32]
 8017184:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8017186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017188:	685a      	ldr	r2, [r3, #4]
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	1ad2      	subs	r2, r2, r3
 801718e:	2308      	movs	r3, #8
 8017190:	005b      	lsls	r3, r3, #1
 8017192:	429a      	cmp	r2, r3
 8017194:	d920      	bls.n	80171d8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8017196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	4413      	add	r3, r2
 801719c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801719e:	69bb      	ldr	r3, [r7, #24]
 80171a0:	f003 0307 	and.w	r3, r3, #7
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d00b      	beq.n	80171c0 <pvPortMalloc+0xfc>
	__asm volatile
 80171a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171ac:	f383 8811 	msr	BASEPRI, r3
 80171b0:	f3bf 8f6f 	isb	sy
 80171b4:	f3bf 8f4f 	dsb	sy
 80171b8:	613b      	str	r3, [r7, #16]
}
 80171ba:	bf00      	nop
 80171bc:	bf00      	nop
 80171be:	e7fd      	b.n	80171bc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80171c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171c2:	685a      	ldr	r2, [r3, #4]
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	1ad2      	subs	r2, r2, r3
 80171c8:	69bb      	ldr	r3, [r7, #24]
 80171ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80171cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171ce:	687a      	ldr	r2, [r7, #4]
 80171d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80171d2:	69b8      	ldr	r0, [r7, #24]
 80171d4:	f000 f90a 	bl	80173ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80171d8:	4b1d      	ldr	r3, [pc, #116]	@ (8017250 <pvPortMalloc+0x18c>)
 80171da:	681a      	ldr	r2, [r3, #0]
 80171dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171de:	685b      	ldr	r3, [r3, #4]
 80171e0:	1ad3      	subs	r3, r2, r3
 80171e2:	4a1b      	ldr	r2, [pc, #108]	@ (8017250 <pvPortMalloc+0x18c>)
 80171e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80171e6:	4b1a      	ldr	r3, [pc, #104]	@ (8017250 <pvPortMalloc+0x18c>)
 80171e8:	681a      	ldr	r2, [r3, #0]
 80171ea:	4b1b      	ldr	r3, [pc, #108]	@ (8017258 <pvPortMalloc+0x194>)
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	429a      	cmp	r2, r3
 80171f0:	d203      	bcs.n	80171fa <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80171f2:	4b17      	ldr	r3, [pc, #92]	@ (8017250 <pvPortMalloc+0x18c>)
 80171f4:	681b      	ldr	r3, [r3, #0]
 80171f6:	4a18      	ldr	r2, [pc, #96]	@ (8017258 <pvPortMalloc+0x194>)
 80171f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80171fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171fc:	685a      	ldr	r2, [r3, #4]
 80171fe:	4b13      	ldr	r3, [pc, #76]	@ (801724c <pvPortMalloc+0x188>)
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	431a      	orrs	r2, r3
 8017204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017206:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801720a:	2200      	movs	r2, #0
 801720c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801720e:	4b13      	ldr	r3, [pc, #76]	@ (801725c <pvPortMalloc+0x198>)
 8017210:	681b      	ldr	r3, [r3, #0]
 8017212:	3301      	adds	r3, #1
 8017214:	4a11      	ldr	r2, [pc, #68]	@ (801725c <pvPortMalloc+0x198>)
 8017216:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017218:	f002 f85c 	bl	80192d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801721c:	69fb      	ldr	r3, [r7, #28]
 801721e:	f003 0307 	and.w	r3, r3, #7
 8017222:	2b00      	cmp	r3, #0
 8017224:	d00b      	beq.n	801723e <pvPortMalloc+0x17a>
	__asm volatile
 8017226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801722a:	f383 8811 	msr	BASEPRI, r3
 801722e:	f3bf 8f6f 	isb	sy
 8017232:	f3bf 8f4f 	dsb	sy
 8017236:	60fb      	str	r3, [r7, #12]
}
 8017238:	bf00      	nop
 801723a:	bf00      	nop
 801723c:	e7fd      	b.n	801723a <pvPortMalloc+0x176>
	return pvReturn;
 801723e:	69fb      	ldr	r3, [r7, #28]
}
 8017240:	4618      	mov	r0, r3
 8017242:	3728      	adds	r7, #40	@ 0x28
 8017244:	46bd      	mov	sp, r7
 8017246:	bd80      	pop	{r7, pc}
 8017248:	24019ce8 	.word	0x24019ce8
 801724c:	24019cfc 	.word	0x24019cfc
 8017250:	24019cec 	.word	0x24019cec
 8017254:	24019ce0 	.word	0x24019ce0
 8017258:	24019cf0 	.word	0x24019cf0
 801725c:	24019cf4 	.word	0x24019cf4

08017260 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017260:	b580      	push	{r7, lr}
 8017262:	b086      	sub	sp, #24
 8017264:	af00      	add	r7, sp, #0
 8017266:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d04f      	beq.n	8017312 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017272:	2308      	movs	r3, #8
 8017274:	425b      	negs	r3, r3
 8017276:	697a      	ldr	r2, [r7, #20]
 8017278:	4413      	add	r3, r2
 801727a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801727c:	697b      	ldr	r3, [r7, #20]
 801727e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017280:	693b      	ldr	r3, [r7, #16]
 8017282:	685a      	ldr	r2, [r3, #4]
 8017284:	4b25      	ldr	r3, [pc, #148]	@ (801731c <vPortFree+0xbc>)
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	4013      	ands	r3, r2
 801728a:	2b00      	cmp	r3, #0
 801728c:	d10b      	bne.n	80172a6 <vPortFree+0x46>
	__asm volatile
 801728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017292:	f383 8811 	msr	BASEPRI, r3
 8017296:	f3bf 8f6f 	isb	sy
 801729a:	f3bf 8f4f 	dsb	sy
 801729e:	60fb      	str	r3, [r7, #12]
}
 80172a0:	bf00      	nop
 80172a2:	bf00      	nop
 80172a4:	e7fd      	b.n	80172a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80172a6:	693b      	ldr	r3, [r7, #16]
 80172a8:	681b      	ldr	r3, [r3, #0]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d00b      	beq.n	80172c6 <vPortFree+0x66>
	__asm volatile
 80172ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172b2:	f383 8811 	msr	BASEPRI, r3
 80172b6:	f3bf 8f6f 	isb	sy
 80172ba:	f3bf 8f4f 	dsb	sy
 80172be:	60bb      	str	r3, [r7, #8]
}
 80172c0:	bf00      	nop
 80172c2:	bf00      	nop
 80172c4:	e7fd      	b.n	80172c2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80172c6:	693b      	ldr	r3, [r7, #16]
 80172c8:	685a      	ldr	r2, [r3, #4]
 80172ca:	4b14      	ldr	r3, [pc, #80]	@ (801731c <vPortFree+0xbc>)
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	4013      	ands	r3, r2
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d01e      	beq.n	8017312 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80172d4:	693b      	ldr	r3, [r7, #16]
 80172d6:	681b      	ldr	r3, [r3, #0]
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d11a      	bne.n	8017312 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80172dc:	693b      	ldr	r3, [r7, #16]
 80172de:	685a      	ldr	r2, [r3, #4]
 80172e0:	4b0e      	ldr	r3, [pc, #56]	@ (801731c <vPortFree+0xbc>)
 80172e2:	681b      	ldr	r3, [r3, #0]
 80172e4:	43db      	mvns	r3, r3
 80172e6:	401a      	ands	r2, r3
 80172e8:	693b      	ldr	r3, [r7, #16]
 80172ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80172ec:	f001 ffe4 	bl	80192b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80172f0:	693b      	ldr	r3, [r7, #16]
 80172f2:	685a      	ldr	r2, [r3, #4]
 80172f4:	4b0a      	ldr	r3, [pc, #40]	@ (8017320 <vPortFree+0xc0>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	4413      	add	r3, r2
 80172fa:	4a09      	ldr	r2, [pc, #36]	@ (8017320 <vPortFree+0xc0>)
 80172fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80172fe:	6938      	ldr	r0, [r7, #16]
 8017300:	f000 f874 	bl	80173ec <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8017304:	4b07      	ldr	r3, [pc, #28]	@ (8017324 <vPortFree+0xc4>)
 8017306:	681b      	ldr	r3, [r3, #0]
 8017308:	3301      	adds	r3, #1
 801730a:	4a06      	ldr	r2, [pc, #24]	@ (8017324 <vPortFree+0xc4>)
 801730c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801730e:	f001 ffe1 	bl	80192d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017312:	bf00      	nop
 8017314:	3718      	adds	r7, #24
 8017316:	46bd      	mov	sp, r7
 8017318:	bd80      	pop	{r7, pc}
 801731a:	bf00      	nop
 801731c:	24019cfc 	.word	0x24019cfc
 8017320:	24019cec 	.word	0x24019cec
 8017324:	24019cf8 	.word	0x24019cf8

08017328 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017328:	b480      	push	{r7}
 801732a:	b085      	sub	sp, #20
 801732c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801732e:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 8017332:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017334:	4b27      	ldr	r3, [pc, #156]	@ (80173d4 <prvHeapInit+0xac>)
 8017336:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	f003 0307 	and.w	r3, r3, #7
 801733e:	2b00      	cmp	r3, #0
 8017340:	d00c      	beq.n	801735c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017342:	68fb      	ldr	r3, [r7, #12]
 8017344:	3307      	adds	r3, #7
 8017346:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	f023 0307 	bic.w	r3, r3, #7
 801734e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017350:	68ba      	ldr	r2, [r7, #8]
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	1ad3      	subs	r3, r2, r3
 8017356:	4a1f      	ldr	r2, [pc, #124]	@ (80173d4 <prvHeapInit+0xac>)
 8017358:	4413      	add	r3, r2
 801735a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801735c:	68fb      	ldr	r3, [r7, #12]
 801735e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017360:	4a1d      	ldr	r2, [pc, #116]	@ (80173d8 <prvHeapInit+0xb0>)
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017366:	4b1c      	ldr	r3, [pc, #112]	@ (80173d8 <prvHeapInit+0xb0>)
 8017368:	2200      	movs	r2, #0
 801736a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	68ba      	ldr	r2, [r7, #8]
 8017370:	4413      	add	r3, r2
 8017372:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017374:	2208      	movs	r2, #8
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	1a9b      	subs	r3, r3, r2
 801737a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	f023 0307 	bic.w	r3, r3, #7
 8017382:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017384:	68fb      	ldr	r3, [r7, #12]
 8017386:	4a15      	ldr	r2, [pc, #84]	@ (80173dc <prvHeapInit+0xb4>)
 8017388:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801738a:	4b14      	ldr	r3, [pc, #80]	@ (80173dc <prvHeapInit+0xb4>)
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	2200      	movs	r2, #0
 8017390:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017392:	4b12      	ldr	r3, [pc, #72]	@ (80173dc <prvHeapInit+0xb4>)
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	2200      	movs	r2, #0
 8017398:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801739e:	683b      	ldr	r3, [r7, #0]
 80173a0:	68fa      	ldr	r2, [r7, #12]
 80173a2:	1ad2      	subs	r2, r2, r3
 80173a4:	683b      	ldr	r3, [r7, #0]
 80173a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80173a8:	4b0c      	ldr	r3, [pc, #48]	@ (80173dc <prvHeapInit+0xb4>)
 80173aa:	681a      	ldr	r2, [r3, #0]
 80173ac:	683b      	ldr	r3, [r7, #0]
 80173ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80173b0:	683b      	ldr	r3, [r7, #0]
 80173b2:	685b      	ldr	r3, [r3, #4]
 80173b4:	4a0a      	ldr	r2, [pc, #40]	@ (80173e0 <prvHeapInit+0xb8>)
 80173b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80173b8:	683b      	ldr	r3, [r7, #0]
 80173ba:	685b      	ldr	r3, [r3, #4]
 80173bc:	4a09      	ldr	r2, [pc, #36]	@ (80173e4 <prvHeapInit+0xbc>)
 80173be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80173c0:	4b09      	ldr	r3, [pc, #36]	@ (80173e8 <prvHeapInit+0xc0>)
 80173c2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80173c6:	601a      	str	r2, [r3, #0]
}
 80173c8:	bf00      	nop
 80173ca:	3714      	adds	r7, #20
 80173cc:	46bd      	mov	sp, r7
 80173ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d2:	4770      	bx	lr
 80173d4:	24001ce0 	.word	0x24001ce0
 80173d8:	24019ce0 	.word	0x24019ce0
 80173dc:	24019ce8 	.word	0x24019ce8
 80173e0:	24019cf0 	.word	0x24019cf0
 80173e4:	24019cec 	.word	0x24019cec
 80173e8:	24019cfc 	.word	0x24019cfc

080173ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80173ec:	b480      	push	{r7}
 80173ee:	b085      	sub	sp, #20
 80173f0:	af00      	add	r7, sp, #0
 80173f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80173f4:	4b28      	ldr	r3, [pc, #160]	@ (8017498 <prvInsertBlockIntoFreeList+0xac>)
 80173f6:	60fb      	str	r3, [r7, #12]
 80173f8:	e002      	b.n	8017400 <prvInsertBlockIntoFreeList+0x14>
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	60fb      	str	r3, [r7, #12]
 8017400:	68fb      	ldr	r3, [r7, #12]
 8017402:	681b      	ldr	r3, [r3, #0]
 8017404:	687a      	ldr	r2, [r7, #4]
 8017406:	429a      	cmp	r2, r3
 8017408:	d8f7      	bhi.n	80173fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801740a:	68fb      	ldr	r3, [r7, #12]
 801740c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801740e:	68fb      	ldr	r3, [r7, #12]
 8017410:	685b      	ldr	r3, [r3, #4]
 8017412:	68ba      	ldr	r2, [r7, #8]
 8017414:	4413      	add	r3, r2
 8017416:	687a      	ldr	r2, [r7, #4]
 8017418:	429a      	cmp	r2, r3
 801741a:	d108      	bne.n	801742e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801741c:	68fb      	ldr	r3, [r7, #12]
 801741e:	685a      	ldr	r2, [r3, #4]
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	685b      	ldr	r3, [r3, #4]
 8017424:	441a      	add	r2, r3
 8017426:	68fb      	ldr	r3, [r7, #12]
 8017428:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801742a:	68fb      	ldr	r3, [r7, #12]
 801742c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	685b      	ldr	r3, [r3, #4]
 8017436:	68ba      	ldr	r2, [r7, #8]
 8017438:	441a      	add	r2, r3
 801743a:	68fb      	ldr	r3, [r7, #12]
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	429a      	cmp	r2, r3
 8017440:	d118      	bne.n	8017474 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017442:	68fb      	ldr	r3, [r7, #12]
 8017444:	681a      	ldr	r2, [r3, #0]
 8017446:	4b15      	ldr	r3, [pc, #84]	@ (801749c <prvInsertBlockIntoFreeList+0xb0>)
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	429a      	cmp	r2, r3
 801744c:	d00d      	beq.n	801746a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	685a      	ldr	r2, [r3, #4]
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	685b      	ldr	r3, [r3, #4]
 8017458:	441a      	add	r2, r3
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801745e:	68fb      	ldr	r3, [r7, #12]
 8017460:	681b      	ldr	r3, [r3, #0]
 8017462:	681a      	ldr	r2, [r3, #0]
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	601a      	str	r2, [r3, #0]
 8017468:	e008      	b.n	801747c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801746a:	4b0c      	ldr	r3, [pc, #48]	@ (801749c <prvInsertBlockIntoFreeList+0xb0>)
 801746c:	681a      	ldr	r2, [r3, #0]
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	601a      	str	r2, [r3, #0]
 8017472:	e003      	b.n	801747c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017474:	68fb      	ldr	r3, [r7, #12]
 8017476:	681a      	ldr	r2, [r3, #0]
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801747c:	68fa      	ldr	r2, [r7, #12]
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	429a      	cmp	r2, r3
 8017482:	d002      	beq.n	801748a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017484:	68fb      	ldr	r3, [r7, #12]
 8017486:	687a      	ldr	r2, [r7, #4]
 8017488:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801748a:	bf00      	nop
 801748c:	3714      	adds	r7, #20
 801748e:	46bd      	mov	sp, r7
 8017490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017494:	4770      	bx	lr
 8017496:	bf00      	nop
 8017498:	24019ce0 	.word	0x24019ce0
 801749c:	24019ce8 	.word	0x24019ce8

080174a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80174a0:	b480      	push	{r7}
 80174a2:	b083      	sub	sp, #12
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80174a8:	687b      	ldr	r3, [r7, #4]
 80174aa:	f103 0208 	add.w	r2, r3, #8
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	f04f 32ff 	mov.w	r2, #4294967295
 80174b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	f103 0208 	add.w	r2, r3, #8
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	f103 0208 	add.w	r2, r3, #8
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	2200      	movs	r2, #0
 80174d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80174d4:	bf00      	nop
 80174d6:	370c      	adds	r7, #12
 80174d8:	46bd      	mov	sp, r7
 80174da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174de:	4770      	bx	lr

080174e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80174e0:	b480      	push	{r7}
 80174e2:	b083      	sub	sp, #12
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	2200      	movs	r2, #0
 80174ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80174ee:	bf00      	nop
 80174f0:	370c      	adds	r7, #12
 80174f2:	46bd      	mov	sp, r7
 80174f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f8:	4770      	bx	lr

080174fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80174fa:	b480      	push	{r7}
 80174fc:	b085      	sub	sp, #20
 80174fe:	af00      	add	r7, sp, #0
 8017500:	6078      	str	r0, [r7, #4]
 8017502:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	685b      	ldr	r3, [r3, #4]
 8017508:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801750a:	683b      	ldr	r3, [r7, #0]
 801750c:	68fa      	ldr	r2, [r7, #12]
 801750e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8017510:	68fb      	ldr	r3, [r7, #12]
 8017512:	689a      	ldr	r2, [r3, #8]
 8017514:	683b      	ldr	r3, [r7, #0]
 8017516:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8017518:	68fb      	ldr	r3, [r7, #12]
 801751a:	689b      	ldr	r3, [r3, #8]
 801751c:	683a      	ldr	r2, [r7, #0]
 801751e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	683a      	ldr	r2, [r7, #0]
 8017524:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8017526:	683b      	ldr	r3, [r7, #0]
 8017528:	687a      	ldr	r2, [r7, #4]
 801752a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801752c:	687b      	ldr	r3, [r7, #4]
 801752e:	681b      	ldr	r3, [r3, #0]
 8017530:	1c5a      	adds	r2, r3, #1
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	601a      	str	r2, [r3, #0]
}
 8017536:	bf00      	nop
 8017538:	3714      	adds	r7, #20
 801753a:	46bd      	mov	sp, r7
 801753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017540:	4770      	bx	lr

08017542 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8017542:	b480      	push	{r7}
 8017544:	b085      	sub	sp, #20
 8017546:	af00      	add	r7, sp, #0
 8017548:	6078      	str	r0, [r7, #4]
 801754a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801754c:	683b      	ldr	r3, [r7, #0]
 801754e:	681b      	ldr	r3, [r3, #0]
 8017550:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8017552:	68bb      	ldr	r3, [r7, #8]
 8017554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017558:	d103      	bne.n	8017562 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	691b      	ldr	r3, [r3, #16]
 801755e:	60fb      	str	r3, [r7, #12]
 8017560:	e00c      	b.n	801757c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	3308      	adds	r3, #8
 8017566:	60fb      	str	r3, [r7, #12]
 8017568:	e002      	b.n	8017570 <vListInsert+0x2e>
 801756a:	68fb      	ldr	r3, [r7, #12]
 801756c:	685b      	ldr	r3, [r3, #4]
 801756e:	60fb      	str	r3, [r7, #12]
 8017570:	68fb      	ldr	r3, [r7, #12]
 8017572:	685b      	ldr	r3, [r3, #4]
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	68ba      	ldr	r2, [r7, #8]
 8017578:	429a      	cmp	r2, r3
 801757a:	d2f6      	bcs.n	801756a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801757c:	68fb      	ldr	r3, [r7, #12]
 801757e:	685a      	ldr	r2, [r3, #4]
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8017584:	683b      	ldr	r3, [r7, #0]
 8017586:	685b      	ldr	r3, [r3, #4]
 8017588:	683a      	ldr	r2, [r7, #0]
 801758a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801758c:	683b      	ldr	r3, [r7, #0]
 801758e:	68fa      	ldr	r2, [r7, #12]
 8017590:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8017592:	68fb      	ldr	r3, [r7, #12]
 8017594:	683a      	ldr	r2, [r7, #0]
 8017596:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8017598:	683b      	ldr	r3, [r7, #0]
 801759a:	687a      	ldr	r2, [r7, #4]
 801759c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	1c5a      	adds	r2, r3, #1
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	601a      	str	r2, [r3, #0]
}
 80175a8:	bf00      	nop
 80175aa:	3714      	adds	r7, #20
 80175ac:	46bd      	mov	sp, r7
 80175ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b2:	4770      	bx	lr

080175b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80175b4:	b480      	push	{r7}
 80175b6:	b085      	sub	sp, #20
 80175b8:	af00      	add	r7, sp, #0
 80175ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	691b      	ldr	r3, [r3, #16]
 80175c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	685b      	ldr	r3, [r3, #4]
 80175c6:	687a      	ldr	r2, [r7, #4]
 80175c8:	6892      	ldr	r2, [r2, #8]
 80175ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	689b      	ldr	r3, [r3, #8]
 80175d0:	687a      	ldr	r2, [r7, #4]
 80175d2:	6852      	ldr	r2, [r2, #4]
 80175d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	685b      	ldr	r3, [r3, #4]
 80175da:	687a      	ldr	r2, [r7, #4]
 80175dc:	429a      	cmp	r2, r3
 80175de:	d103      	bne.n	80175e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	689a      	ldr	r2, [r3, #8]
 80175e4:	68fb      	ldr	r3, [r7, #12]
 80175e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	2200      	movs	r2, #0
 80175ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	681b      	ldr	r3, [r3, #0]
 80175f2:	1e5a      	subs	r2, r3, #1
 80175f4:	68fb      	ldr	r3, [r7, #12]
 80175f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80175f8:	68fb      	ldr	r3, [r7, #12]
 80175fa:	681b      	ldr	r3, [r3, #0]
}
 80175fc:	4618      	mov	r0, r3
 80175fe:	3714      	adds	r7, #20
 8017600:	46bd      	mov	sp, r7
 8017602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017606:	4770      	bx	lr

08017608 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017608:	b480      	push	{r7}
 801760a:	b085      	sub	sp, #20
 801760c:	af00      	add	r7, sp, #0
 801760e:	60f8      	str	r0, [r7, #12]
 8017610:	60b9      	str	r1, [r7, #8]
 8017612:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	3b04      	subs	r3, #4
 8017618:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801761a:	68fb      	ldr	r3, [r7, #12]
 801761c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017620:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017622:	68fb      	ldr	r3, [r7, #12]
 8017624:	3b04      	subs	r3, #4
 8017626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017628:	68bb      	ldr	r3, [r7, #8]
 801762a:	f023 0201 	bic.w	r2, r3, #1
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	3b04      	subs	r3, #4
 8017636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017638:	4a0c      	ldr	r2, [pc, #48]	@ (801766c <pxPortInitialiseStack+0x64>)
 801763a:	68fb      	ldr	r3, [r7, #12]
 801763c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	3b14      	subs	r3, #20
 8017642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017644:	687a      	ldr	r2, [r7, #4]
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	3b04      	subs	r3, #4
 801764e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017650:	68fb      	ldr	r3, [r7, #12]
 8017652:	f06f 0202 	mvn.w	r2, #2
 8017656:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017658:	68fb      	ldr	r3, [r7, #12]
 801765a:	3b20      	subs	r3, #32
 801765c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801765e:	68fb      	ldr	r3, [r7, #12]
}
 8017660:	4618      	mov	r0, r3
 8017662:	3714      	adds	r7, #20
 8017664:	46bd      	mov	sp, r7
 8017666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801766a:	4770      	bx	lr
 801766c:	08017671 	.word	0x08017671

08017670 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8017670:	b480      	push	{r7}
 8017672:	b085      	sub	sp, #20
 8017674:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017676:	2300      	movs	r3, #0
 8017678:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801767a:	4b13      	ldr	r3, [pc, #76]	@ (80176c8 <prvTaskExitError+0x58>)
 801767c:	681b      	ldr	r3, [r3, #0]
 801767e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017682:	d00b      	beq.n	801769c <prvTaskExitError+0x2c>
	__asm volatile
 8017684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017688:	f383 8811 	msr	BASEPRI, r3
 801768c:	f3bf 8f6f 	isb	sy
 8017690:	f3bf 8f4f 	dsb	sy
 8017694:	60fb      	str	r3, [r7, #12]
}
 8017696:	bf00      	nop
 8017698:	bf00      	nop
 801769a:	e7fd      	b.n	8017698 <prvTaskExitError+0x28>
	__asm volatile
 801769c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176a0:	f383 8811 	msr	BASEPRI, r3
 80176a4:	f3bf 8f6f 	isb	sy
 80176a8:	f3bf 8f4f 	dsb	sy
 80176ac:	60bb      	str	r3, [r7, #8]
}
 80176ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80176b0:	bf00      	nop
 80176b2:	687b      	ldr	r3, [r7, #4]
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d0fc      	beq.n	80176b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80176b8:	bf00      	nop
 80176ba:	bf00      	nop
 80176bc:	3714      	adds	r7, #20
 80176be:	46bd      	mov	sp, r7
 80176c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176c4:	4770      	bx	lr
 80176c6:	bf00      	nop
 80176c8:	240000c4 	.word	0x240000c4
 80176cc:	00000000 	.word	0x00000000

080176d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80176d0:	4b07      	ldr	r3, [pc, #28]	@ (80176f0 <pxCurrentTCBConst2>)
 80176d2:	6819      	ldr	r1, [r3, #0]
 80176d4:	6808      	ldr	r0, [r1, #0]
 80176d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176da:	f380 8809 	msr	PSP, r0
 80176de:	f3bf 8f6f 	isb	sy
 80176e2:	f04f 0000 	mov.w	r0, #0
 80176e6:	f380 8811 	msr	BASEPRI, r0
 80176ea:	4770      	bx	lr
 80176ec:	f3af 8000 	nop.w

080176f0 <pxCurrentTCBConst2>:
 80176f0:	24019d48 	.word	0x24019d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80176f4:	bf00      	nop
 80176f6:	bf00      	nop

080176f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80176f8:	4808      	ldr	r0, [pc, #32]	@ (801771c <prvPortStartFirstTask+0x24>)
 80176fa:	6800      	ldr	r0, [r0, #0]
 80176fc:	6800      	ldr	r0, [r0, #0]
 80176fe:	f380 8808 	msr	MSP, r0
 8017702:	f04f 0000 	mov.w	r0, #0
 8017706:	f380 8814 	msr	CONTROL, r0
 801770a:	b662      	cpsie	i
 801770c:	b661      	cpsie	f
 801770e:	f3bf 8f4f 	dsb	sy
 8017712:	f3bf 8f6f 	isb	sy
 8017716:	df00      	svc	0
 8017718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801771a:	bf00      	nop
 801771c:	e000ed08 	.word	0xe000ed08

08017720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017720:	b580      	push	{r7, lr}
 8017722:	b086      	sub	sp, #24
 8017724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8017726:	4b47      	ldr	r3, [pc, #284]	@ (8017844 <xPortStartScheduler+0x124>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	4a47      	ldr	r2, [pc, #284]	@ (8017848 <xPortStartScheduler+0x128>)
 801772c:	4293      	cmp	r3, r2
 801772e:	d10b      	bne.n	8017748 <xPortStartScheduler+0x28>
	__asm volatile
 8017730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017734:	f383 8811 	msr	BASEPRI, r3
 8017738:	f3bf 8f6f 	isb	sy
 801773c:	f3bf 8f4f 	dsb	sy
 8017740:	60fb      	str	r3, [r7, #12]
}
 8017742:	bf00      	nop
 8017744:	bf00      	nop
 8017746:	e7fd      	b.n	8017744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8017748:	4b3e      	ldr	r3, [pc, #248]	@ (8017844 <xPortStartScheduler+0x124>)
 801774a:	681b      	ldr	r3, [r3, #0]
 801774c:	4a3f      	ldr	r2, [pc, #252]	@ (801784c <xPortStartScheduler+0x12c>)
 801774e:	4293      	cmp	r3, r2
 8017750:	d10b      	bne.n	801776a <xPortStartScheduler+0x4a>
	__asm volatile
 8017752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017756:	f383 8811 	msr	BASEPRI, r3
 801775a:	f3bf 8f6f 	isb	sy
 801775e:	f3bf 8f4f 	dsb	sy
 8017762:	613b      	str	r3, [r7, #16]
}
 8017764:	bf00      	nop
 8017766:	bf00      	nop
 8017768:	e7fd      	b.n	8017766 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801776a:	4b39      	ldr	r3, [pc, #228]	@ (8017850 <xPortStartScheduler+0x130>)
 801776c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801776e:	697b      	ldr	r3, [r7, #20]
 8017770:	781b      	ldrb	r3, [r3, #0]
 8017772:	b2db      	uxtb	r3, r3
 8017774:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017776:	697b      	ldr	r3, [r7, #20]
 8017778:	22ff      	movs	r2, #255	@ 0xff
 801777a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801777c:	697b      	ldr	r3, [r7, #20]
 801777e:	781b      	ldrb	r3, [r3, #0]
 8017780:	b2db      	uxtb	r3, r3
 8017782:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017784:	78fb      	ldrb	r3, [r7, #3]
 8017786:	b2db      	uxtb	r3, r3
 8017788:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801778c:	b2da      	uxtb	r2, r3
 801778e:	4b31      	ldr	r3, [pc, #196]	@ (8017854 <xPortStartScheduler+0x134>)
 8017790:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8017792:	4b31      	ldr	r3, [pc, #196]	@ (8017858 <xPortStartScheduler+0x138>)
 8017794:	2207      	movs	r2, #7
 8017796:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017798:	e009      	b.n	80177ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801779a:	4b2f      	ldr	r3, [pc, #188]	@ (8017858 <xPortStartScheduler+0x138>)
 801779c:	681b      	ldr	r3, [r3, #0]
 801779e:	3b01      	subs	r3, #1
 80177a0:	4a2d      	ldr	r2, [pc, #180]	@ (8017858 <xPortStartScheduler+0x138>)
 80177a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80177a4:	78fb      	ldrb	r3, [r7, #3]
 80177a6:	b2db      	uxtb	r3, r3
 80177a8:	005b      	lsls	r3, r3, #1
 80177aa:	b2db      	uxtb	r3, r3
 80177ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80177ae:	78fb      	ldrb	r3, [r7, #3]
 80177b0:	b2db      	uxtb	r3, r3
 80177b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80177b6:	2b80      	cmp	r3, #128	@ 0x80
 80177b8:	d0ef      	beq.n	801779a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80177ba:	4b27      	ldr	r3, [pc, #156]	@ (8017858 <xPortStartScheduler+0x138>)
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	f1c3 0307 	rsb	r3, r3, #7
 80177c2:	2b04      	cmp	r3, #4
 80177c4:	d00b      	beq.n	80177de <xPortStartScheduler+0xbe>
	__asm volatile
 80177c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177ca:	f383 8811 	msr	BASEPRI, r3
 80177ce:	f3bf 8f6f 	isb	sy
 80177d2:	f3bf 8f4f 	dsb	sy
 80177d6:	60bb      	str	r3, [r7, #8]
}
 80177d8:	bf00      	nop
 80177da:	bf00      	nop
 80177dc:	e7fd      	b.n	80177da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80177de:	4b1e      	ldr	r3, [pc, #120]	@ (8017858 <xPortStartScheduler+0x138>)
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	021b      	lsls	r3, r3, #8
 80177e4:	4a1c      	ldr	r2, [pc, #112]	@ (8017858 <xPortStartScheduler+0x138>)
 80177e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80177e8:	4b1b      	ldr	r3, [pc, #108]	@ (8017858 <xPortStartScheduler+0x138>)
 80177ea:	681b      	ldr	r3, [r3, #0]
 80177ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80177f0:	4a19      	ldr	r2, [pc, #100]	@ (8017858 <xPortStartScheduler+0x138>)
 80177f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80177f4:	687b      	ldr	r3, [r7, #4]
 80177f6:	b2da      	uxtb	r2, r3
 80177f8:	697b      	ldr	r3, [r7, #20]
 80177fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80177fc:	4b17      	ldr	r3, [pc, #92]	@ (801785c <xPortStartScheduler+0x13c>)
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	4a16      	ldr	r2, [pc, #88]	@ (801785c <xPortStartScheduler+0x13c>)
 8017802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017806:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017808:	4b14      	ldr	r3, [pc, #80]	@ (801785c <xPortStartScheduler+0x13c>)
 801780a:	681b      	ldr	r3, [r3, #0]
 801780c:	4a13      	ldr	r2, [pc, #76]	@ (801785c <xPortStartScheduler+0x13c>)
 801780e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017812:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017814:	f000 f8da 	bl	80179cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017818:	4b11      	ldr	r3, [pc, #68]	@ (8017860 <xPortStartScheduler+0x140>)
 801781a:	2200      	movs	r2, #0
 801781c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801781e:	f000 f8f9 	bl	8017a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017822:	4b10      	ldr	r3, [pc, #64]	@ (8017864 <xPortStartScheduler+0x144>)
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	4a0f      	ldr	r2, [pc, #60]	@ (8017864 <xPortStartScheduler+0x144>)
 8017828:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801782c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801782e:	f7ff ff63 	bl	80176f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017832:	f001 ff9d 	bl	8019770 <vTaskSwitchContext>
	prvTaskExitError();
 8017836:	f7ff ff1b 	bl	8017670 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801783a:	2300      	movs	r3, #0
}
 801783c:	4618      	mov	r0, r3
 801783e:	3718      	adds	r7, #24
 8017840:	46bd      	mov	sp, r7
 8017842:	bd80      	pop	{r7, pc}
 8017844:	e000ed00 	.word	0xe000ed00
 8017848:	410fc271 	.word	0x410fc271
 801784c:	410fc270 	.word	0x410fc270
 8017850:	e000e400 	.word	0xe000e400
 8017854:	24019d00 	.word	0x24019d00
 8017858:	24019d04 	.word	0x24019d04
 801785c:	e000ed20 	.word	0xe000ed20
 8017860:	240000c4 	.word	0x240000c4
 8017864:	e000ef34 	.word	0xe000ef34

08017868 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017868:	b480      	push	{r7}
 801786a:	b083      	sub	sp, #12
 801786c:	af00      	add	r7, sp, #0
	__asm volatile
 801786e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017872:	f383 8811 	msr	BASEPRI, r3
 8017876:	f3bf 8f6f 	isb	sy
 801787a:	f3bf 8f4f 	dsb	sy
 801787e:	607b      	str	r3, [r7, #4]
}
 8017880:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017882:	4b10      	ldr	r3, [pc, #64]	@ (80178c4 <vPortEnterCritical+0x5c>)
 8017884:	681b      	ldr	r3, [r3, #0]
 8017886:	3301      	adds	r3, #1
 8017888:	4a0e      	ldr	r2, [pc, #56]	@ (80178c4 <vPortEnterCritical+0x5c>)
 801788a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801788c:	4b0d      	ldr	r3, [pc, #52]	@ (80178c4 <vPortEnterCritical+0x5c>)
 801788e:	681b      	ldr	r3, [r3, #0]
 8017890:	2b01      	cmp	r3, #1
 8017892:	d110      	bne.n	80178b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017894:	4b0c      	ldr	r3, [pc, #48]	@ (80178c8 <vPortEnterCritical+0x60>)
 8017896:	681b      	ldr	r3, [r3, #0]
 8017898:	b2db      	uxtb	r3, r3
 801789a:	2b00      	cmp	r3, #0
 801789c:	d00b      	beq.n	80178b6 <vPortEnterCritical+0x4e>
	__asm volatile
 801789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178a2:	f383 8811 	msr	BASEPRI, r3
 80178a6:	f3bf 8f6f 	isb	sy
 80178aa:	f3bf 8f4f 	dsb	sy
 80178ae:	603b      	str	r3, [r7, #0]
}
 80178b0:	bf00      	nop
 80178b2:	bf00      	nop
 80178b4:	e7fd      	b.n	80178b2 <vPortEnterCritical+0x4a>
	}
}
 80178b6:	bf00      	nop
 80178b8:	370c      	adds	r7, #12
 80178ba:	46bd      	mov	sp, r7
 80178bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178c0:	4770      	bx	lr
 80178c2:	bf00      	nop
 80178c4:	240000c4 	.word	0x240000c4
 80178c8:	e000ed04 	.word	0xe000ed04

080178cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80178cc:	b480      	push	{r7}
 80178ce:	b083      	sub	sp, #12
 80178d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80178d2:	4b12      	ldr	r3, [pc, #72]	@ (801791c <vPortExitCritical+0x50>)
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d10b      	bne.n	80178f2 <vPortExitCritical+0x26>
	__asm volatile
 80178da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178de:	f383 8811 	msr	BASEPRI, r3
 80178e2:	f3bf 8f6f 	isb	sy
 80178e6:	f3bf 8f4f 	dsb	sy
 80178ea:	607b      	str	r3, [r7, #4]
}
 80178ec:	bf00      	nop
 80178ee:	bf00      	nop
 80178f0:	e7fd      	b.n	80178ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80178f2:	4b0a      	ldr	r3, [pc, #40]	@ (801791c <vPortExitCritical+0x50>)
 80178f4:	681b      	ldr	r3, [r3, #0]
 80178f6:	3b01      	subs	r3, #1
 80178f8:	4a08      	ldr	r2, [pc, #32]	@ (801791c <vPortExitCritical+0x50>)
 80178fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80178fc:	4b07      	ldr	r3, [pc, #28]	@ (801791c <vPortExitCritical+0x50>)
 80178fe:	681b      	ldr	r3, [r3, #0]
 8017900:	2b00      	cmp	r3, #0
 8017902:	d105      	bne.n	8017910 <vPortExitCritical+0x44>
 8017904:	2300      	movs	r3, #0
 8017906:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017908:	683b      	ldr	r3, [r7, #0]
 801790a:	f383 8811 	msr	BASEPRI, r3
}
 801790e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017910:	bf00      	nop
 8017912:	370c      	adds	r7, #12
 8017914:	46bd      	mov	sp, r7
 8017916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801791a:	4770      	bx	lr
 801791c:	240000c4 	.word	0x240000c4

08017920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017920:	f3ef 8009 	mrs	r0, PSP
 8017924:	f3bf 8f6f 	isb	sy
 8017928:	4b15      	ldr	r3, [pc, #84]	@ (8017980 <pxCurrentTCBConst>)
 801792a:	681a      	ldr	r2, [r3, #0]
 801792c:	f01e 0f10 	tst.w	lr, #16
 8017930:	bf08      	it	eq
 8017932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801793a:	6010      	str	r0, [r2, #0]
 801793c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017940:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017944:	f380 8811 	msr	BASEPRI, r0
 8017948:	f3bf 8f4f 	dsb	sy
 801794c:	f3bf 8f6f 	isb	sy
 8017950:	f001 ff0e 	bl	8019770 <vTaskSwitchContext>
 8017954:	f04f 0000 	mov.w	r0, #0
 8017958:	f380 8811 	msr	BASEPRI, r0
 801795c:	bc09      	pop	{r0, r3}
 801795e:	6819      	ldr	r1, [r3, #0]
 8017960:	6808      	ldr	r0, [r1, #0]
 8017962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017966:	f01e 0f10 	tst.w	lr, #16
 801796a:	bf08      	it	eq
 801796c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017970:	f380 8809 	msr	PSP, r0
 8017974:	f3bf 8f6f 	isb	sy
 8017978:	4770      	bx	lr
 801797a:	bf00      	nop
 801797c:	f3af 8000 	nop.w

08017980 <pxCurrentTCBConst>:
 8017980:	24019d48 	.word	0x24019d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017984:	bf00      	nop
 8017986:	bf00      	nop

08017988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b082      	sub	sp, #8
 801798c:	af00      	add	r7, sp, #0
	__asm volatile
 801798e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017992:	f383 8811 	msr	BASEPRI, r3
 8017996:	f3bf 8f6f 	isb	sy
 801799a:	f3bf 8f4f 	dsb	sy
 801799e:	607b      	str	r3, [r7, #4]
}
 80179a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80179a2:	f001 fe2b 	bl	80195fc <xTaskIncrementTick>
 80179a6:	4603      	mov	r3, r0
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	d003      	beq.n	80179b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80179ac:	4b06      	ldr	r3, [pc, #24]	@ (80179c8 <xPortSysTickHandler+0x40>)
 80179ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80179b2:	601a      	str	r2, [r3, #0]
 80179b4:	2300      	movs	r3, #0
 80179b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80179b8:	683b      	ldr	r3, [r7, #0]
 80179ba:	f383 8811 	msr	BASEPRI, r3
}
 80179be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80179c0:	bf00      	nop
 80179c2:	3708      	adds	r7, #8
 80179c4:	46bd      	mov	sp, r7
 80179c6:	bd80      	pop	{r7, pc}
 80179c8:	e000ed04 	.word	0xe000ed04

080179cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80179cc:	b480      	push	{r7}
 80179ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80179d0:	4b0b      	ldr	r3, [pc, #44]	@ (8017a00 <vPortSetupTimerInterrupt+0x34>)
 80179d2:	2200      	movs	r2, #0
 80179d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80179d6:	4b0b      	ldr	r3, [pc, #44]	@ (8017a04 <vPortSetupTimerInterrupt+0x38>)
 80179d8:	2200      	movs	r2, #0
 80179da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80179dc:	4b0a      	ldr	r3, [pc, #40]	@ (8017a08 <vPortSetupTimerInterrupt+0x3c>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	4a0a      	ldr	r2, [pc, #40]	@ (8017a0c <vPortSetupTimerInterrupt+0x40>)
 80179e2:	fba2 2303 	umull	r2, r3, r2, r3
 80179e6:	099b      	lsrs	r3, r3, #6
 80179e8:	4a09      	ldr	r2, [pc, #36]	@ (8017a10 <vPortSetupTimerInterrupt+0x44>)
 80179ea:	3b01      	subs	r3, #1
 80179ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80179ee:	4b04      	ldr	r3, [pc, #16]	@ (8017a00 <vPortSetupTimerInterrupt+0x34>)
 80179f0:	2207      	movs	r2, #7
 80179f2:	601a      	str	r2, [r3, #0]
}
 80179f4:	bf00      	nop
 80179f6:	46bd      	mov	sp, r7
 80179f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179fc:	4770      	bx	lr
 80179fe:	bf00      	nop
 8017a00:	e000e010 	.word	0xe000e010
 8017a04:	e000e018 	.word	0xe000e018
 8017a08:	24000000 	.word	0x24000000
 8017a0c:	10624dd3 	.word	0x10624dd3
 8017a10:	e000e014 	.word	0xe000e014

08017a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017a14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017a24 <vPortEnableVFP+0x10>
 8017a18:	6801      	ldr	r1, [r0, #0]
 8017a1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017a1e:	6001      	str	r1, [r0, #0]
 8017a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017a22:	bf00      	nop
 8017a24:	e000ed88 	.word	0xe000ed88

08017a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017a28:	b480      	push	{r7}
 8017a2a:	b085      	sub	sp, #20
 8017a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017a2e:	f3ef 8305 	mrs	r3, IPSR
 8017a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017a34:	68fb      	ldr	r3, [r7, #12]
 8017a36:	2b0f      	cmp	r3, #15
 8017a38:	d915      	bls.n	8017a66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8017a3a:	4a18      	ldr	r2, [pc, #96]	@ (8017a9c <vPortValidateInterruptPriority+0x74>)
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	4413      	add	r3, r2
 8017a40:	781b      	ldrb	r3, [r3, #0]
 8017a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017a44:	4b16      	ldr	r3, [pc, #88]	@ (8017aa0 <vPortValidateInterruptPriority+0x78>)
 8017a46:	781b      	ldrb	r3, [r3, #0]
 8017a48:	7afa      	ldrb	r2, [r7, #11]
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d20b      	bcs.n	8017a66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8017a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a52:	f383 8811 	msr	BASEPRI, r3
 8017a56:	f3bf 8f6f 	isb	sy
 8017a5a:	f3bf 8f4f 	dsb	sy
 8017a5e:	607b      	str	r3, [r7, #4]
}
 8017a60:	bf00      	nop
 8017a62:	bf00      	nop
 8017a64:	e7fd      	b.n	8017a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017a66:	4b0f      	ldr	r3, [pc, #60]	@ (8017aa4 <vPortValidateInterruptPriority+0x7c>)
 8017a68:	681b      	ldr	r3, [r3, #0]
 8017a6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8017aa8 <vPortValidateInterruptPriority+0x80>)
 8017a70:	681b      	ldr	r3, [r3, #0]
 8017a72:	429a      	cmp	r2, r3
 8017a74:	d90b      	bls.n	8017a8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8017a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a7a:	f383 8811 	msr	BASEPRI, r3
 8017a7e:	f3bf 8f6f 	isb	sy
 8017a82:	f3bf 8f4f 	dsb	sy
 8017a86:	603b      	str	r3, [r7, #0]
}
 8017a88:	bf00      	nop
 8017a8a:	bf00      	nop
 8017a8c:	e7fd      	b.n	8017a8a <vPortValidateInterruptPriority+0x62>
	}
 8017a8e:	bf00      	nop
 8017a90:	3714      	adds	r7, #20
 8017a92:	46bd      	mov	sp, r7
 8017a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a98:	4770      	bx	lr
 8017a9a:	bf00      	nop
 8017a9c:	e000e3f0 	.word	0xe000e3f0
 8017aa0:	24019d00 	.word	0x24019d00
 8017aa4:	e000ed0c 	.word	0xe000ed0c
 8017aa8:	24019d04 	.word	0x24019d04

08017aac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b084      	sub	sp, #16
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
 8017ab4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8017aba:	68fb      	ldr	r3, [r7, #12]
 8017abc:	2b00      	cmp	r3, #0
 8017abe:	d10b      	bne.n	8017ad8 <xQueueGenericReset+0x2c>
	__asm volatile
 8017ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ac4:	f383 8811 	msr	BASEPRI, r3
 8017ac8:	f3bf 8f6f 	isb	sy
 8017acc:	f3bf 8f4f 	dsb	sy
 8017ad0:	60bb      	str	r3, [r7, #8]
}
 8017ad2:	bf00      	nop
 8017ad4:	bf00      	nop
 8017ad6:	e7fd      	b.n	8017ad4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8017ad8:	f7ff fec6 	bl	8017868 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017adc:	68fb      	ldr	r3, [r7, #12]
 8017ade:	681a      	ldr	r2, [r3, #0]
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017ae4:	68f9      	ldr	r1, [r7, #12]
 8017ae6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8017ae8:	fb01 f303 	mul.w	r3, r1, r3
 8017aec:	441a      	add	r2, r3
 8017aee:	68fb      	ldr	r3, [r7, #12]
 8017af0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	2200      	movs	r2, #0
 8017af6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8017af8:	68fb      	ldr	r3, [r7, #12]
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	68fb      	ldr	r3, [r7, #12]
 8017afe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017b00:	68fb      	ldr	r3, [r7, #12]
 8017b02:	681a      	ldr	r2, [r3, #0]
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017b08:	3b01      	subs	r3, #1
 8017b0a:	68f9      	ldr	r1, [r7, #12]
 8017b0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8017b0e:	fb01 f303 	mul.w	r3, r1, r3
 8017b12:	441a      	add	r2, r3
 8017b14:	68fb      	ldr	r3, [r7, #12]
 8017b16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8017b18:	68fb      	ldr	r3, [r7, #12]
 8017b1a:	22ff      	movs	r2, #255	@ 0xff
 8017b1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	22ff      	movs	r2, #255	@ 0xff
 8017b24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8017b28:	683b      	ldr	r3, [r7, #0]
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d114      	bne.n	8017b58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	691b      	ldr	r3, [r3, #16]
 8017b32:	2b00      	cmp	r3, #0
 8017b34:	d01a      	beq.n	8017b6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017b36:	68fb      	ldr	r3, [r7, #12]
 8017b38:	3310      	adds	r3, #16
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	f001 fef4 	bl	8019928 <xTaskRemoveFromEventList>
 8017b40:	4603      	mov	r3, r0
 8017b42:	2b00      	cmp	r3, #0
 8017b44:	d012      	beq.n	8017b6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8017b46:	4b0d      	ldr	r3, [pc, #52]	@ (8017b7c <xQueueGenericReset+0xd0>)
 8017b48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b4c:	601a      	str	r2, [r3, #0]
 8017b4e:	f3bf 8f4f 	dsb	sy
 8017b52:	f3bf 8f6f 	isb	sy
 8017b56:	e009      	b.n	8017b6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	3310      	adds	r3, #16
 8017b5c:	4618      	mov	r0, r3
 8017b5e:	f7ff fc9f 	bl	80174a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	3324      	adds	r3, #36	@ 0x24
 8017b66:	4618      	mov	r0, r3
 8017b68:	f7ff fc9a 	bl	80174a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8017b6c:	f7ff feae 	bl	80178cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8017b70:	2301      	movs	r3, #1
}
 8017b72:	4618      	mov	r0, r3
 8017b74:	3710      	adds	r7, #16
 8017b76:	46bd      	mov	sp, r7
 8017b78:	bd80      	pop	{r7, pc}
 8017b7a:	bf00      	nop
 8017b7c:	e000ed04 	.word	0xe000ed04

08017b80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8017b80:	b580      	push	{r7, lr}
 8017b82:	b08e      	sub	sp, #56	@ 0x38
 8017b84:	af02      	add	r7, sp, #8
 8017b86:	60f8      	str	r0, [r7, #12]
 8017b88:	60b9      	str	r1, [r7, #8]
 8017b8a:	607a      	str	r2, [r7, #4]
 8017b8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8017b8e:	68fb      	ldr	r3, [r7, #12]
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	d10b      	bne.n	8017bac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8017b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b98:	f383 8811 	msr	BASEPRI, r3
 8017b9c:	f3bf 8f6f 	isb	sy
 8017ba0:	f3bf 8f4f 	dsb	sy
 8017ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8017ba6:	bf00      	nop
 8017ba8:	bf00      	nop
 8017baa:	e7fd      	b.n	8017ba8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8017bac:	683b      	ldr	r3, [r7, #0]
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	d10b      	bne.n	8017bca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8017bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017bb6:	f383 8811 	msr	BASEPRI, r3
 8017bba:	f3bf 8f6f 	isb	sy
 8017bbe:	f3bf 8f4f 	dsb	sy
 8017bc2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017bc4:	bf00      	nop
 8017bc6:	bf00      	nop
 8017bc8:	e7fd      	b.n	8017bc6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d002      	beq.n	8017bd6 <xQueueGenericCreateStatic+0x56>
 8017bd0:	68bb      	ldr	r3, [r7, #8]
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d001      	beq.n	8017bda <xQueueGenericCreateStatic+0x5a>
 8017bd6:	2301      	movs	r3, #1
 8017bd8:	e000      	b.n	8017bdc <xQueueGenericCreateStatic+0x5c>
 8017bda:	2300      	movs	r3, #0
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d10b      	bne.n	8017bf8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8017be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017be4:	f383 8811 	msr	BASEPRI, r3
 8017be8:	f3bf 8f6f 	isb	sy
 8017bec:	f3bf 8f4f 	dsb	sy
 8017bf0:	623b      	str	r3, [r7, #32]
}
 8017bf2:	bf00      	nop
 8017bf4:	bf00      	nop
 8017bf6:	e7fd      	b.n	8017bf4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d102      	bne.n	8017c04 <xQueueGenericCreateStatic+0x84>
 8017bfe:	68bb      	ldr	r3, [r7, #8]
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d101      	bne.n	8017c08 <xQueueGenericCreateStatic+0x88>
 8017c04:	2301      	movs	r3, #1
 8017c06:	e000      	b.n	8017c0a <xQueueGenericCreateStatic+0x8a>
 8017c08:	2300      	movs	r3, #0
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d10b      	bne.n	8017c26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8017c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c12:	f383 8811 	msr	BASEPRI, r3
 8017c16:	f3bf 8f6f 	isb	sy
 8017c1a:	f3bf 8f4f 	dsb	sy
 8017c1e:	61fb      	str	r3, [r7, #28]
}
 8017c20:	bf00      	nop
 8017c22:	bf00      	nop
 8017c24:	e7fd      	b.n	8017c22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8017c26:	2350      	movs	r3, #80	@ 0x50
 8017c28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8017c2a:	697b      	ldr	r3, [r7, #20]
 8017c2c:	2b50      	cmp	r3, #80	@ 0x50
 8017c2e:	d00b      	beq.n	8017c48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8017c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c34:	f383 8811 	msr	BASEPRI, r3
 8017c38:	f3bf 8f6f 	isb	sy
 8017c3c:	f3bf 8f4f 	dsb	sy
 8017c40:	61bb      	str	r3, [r7, #24]
}
 8017c42:	bf00      	nop
 8017c44:	bf00      	nop
 8017c46:	e7fd      	b.n	8017c44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8017c48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017c4a:	683b      	ldr	r3, [r7, #0]
 8017c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8017c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	d00d      	beq.n	8017c70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8017c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c56:	2201      	movs	r2, #1
 8017c58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017c5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8017c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c62:	9300      	str	r3, [sp, #0]
 8017c64:	4613      	mov	r3, r2
 8017c66:	687a      	ldr	r2, [r7, #4]
 8017c68:	68b9      	ldr	r1, [r7, #8]
 8017c6a:	68f8      	ldr	r0, [r7, #12]
 8017c6c:	f000 f840 	bl	8017cf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8017c72:	4618      	mov	r0, r3
 8017c74:	3730      	adds	r7, #48	@ 0x30
 8017c76:	46bd      	mov	sp, r7
 8017c78:	bd80      	pop	{r7, pc}

08017c7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8017c7a:	b580      	push	{r7, lr}
 8017c7c:	b08a      	sub	sp, #40	@ 0x28
 8017c7e:	af02      	add	r7, sp, #8
 8017c80:	60f8      	str	r0, [r7, #12]
 8017c82:	60b9      	str	r1, [r7, #8]
 8017c84:	4613      	mov	r3, r2
 8017c86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8017c88:	68fb      	ldr	r3, [r7, #12]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d10b      	bne.n	8017ca6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8017c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c92:	f383 8811 	msr	BASEPRI, r3
 8017c96:	f3bf 8f6f 	isb	sy
 8017c9a:	f3bf 8f4f 	dsb	sy
 8017c9e:	613b      	str	r3, [r7, #16]
}
 8017ca0:	bf00      	nop
 8017ca2:	bf00      	nop
 8017ca4:	e7fd      	b.n	8017ca2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017ca6:	68fb      	ldr	r3, [r7, #12]
 8017ca8:	68ba      	ldr	r2, [r7, #8]
 8017caa:	fb02 f303 	mul.w	r3, r2, r3
 8017cae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8017cb0:	69fb      	ldr	r3, [r7, #28]
 8017cb2:	3350      	adds	r3, #80	@ 0x50
 8017cb4:	4618      	mov	r0, r3
 8017cb6:	f7ff fa05 	bl	80170c4 <pvPortMalloc>
 8017cba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8017cbc:	69bb      	ldr	r3, [r7, #24]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d011      	beq.n	8017ce6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8017cc2:	69bb      	ldr	r3, [r7, #24]
 8017cc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017cc6:	697b      	ldr	r3, [r7, #20]
 8017cc8:	3350      	adds	r3, #80	@ 0x50
 8017cca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8017ccc:	69bb      	ldr	r3, [r7, #24]
 8017cce:	2200      	movs	r2, #0
 8017cd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017cd4:	79fa      	ldrb	r2, [r7, #7]
 8017cd6:	69bb      	ldr	r3, [r7, #24]
 8017cd8:	9300      	str	r3, [sp, #0]
 8017cda:	4613      	mov	r3, r2
 8017cdc:	697a      	ldr	r2, [r7, #20]
 8017cde:	68b9      	ldr	r1, [r7, #8]
 8017ce0:	68f8      	ldr	r0, [r7, #12]
 8017ce2:	f000 f805 	bl	8017cf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017ce6:	69bb      	ldr	r3, [r7, #24]
	}
 8017ce8:	4618      	mov	r0, r3
 8017cea:	3720      	adds	r7, #32
 8017cec:	46bd      	mov	sp, r7
 8017cee:	bd80      	pop	{r7, pc}

08017cf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8017cf0:	b580      	push	{r7, lr}
 8017cf2:	b084      	sub	sp, #16
 8017cf4:	af00      	add	r7, sp, #0
 8017cf6:	60f8      	str	r0, [r7, #12]
 8017cf8:	60b9      	str	r1, [r7, #8]
 8017cfa:	607a      	str	r2, [r7, #4]
 8017cfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8017cfe:	68bb      	ldr	r3, [r7, #8]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d103      	bne.n	8017d0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8017d04:	69bb      	ldr	r3, [r7, #24]
 8017d06:	69ba      	ldr	r2, [r7, #24]
 8017d08:	601a      	str	r2, [r3, #0]
 8017d0a:	e002      	b.n	8017d12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8017d0c:	69bb      	ldr	r3, [r7, #24]
 8017d0e:	687a      	ldr	r2, [r7, #4]
 8017d10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8017d12:	69bb      	ldr	r3, [r7, #24]
 8017d14:	68fa      	ldr	r2, [r7, #12]
 8017d16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8017d18:	69bb      	ldr	r3, [r7, #24]
 8017d1a:	68ba      	ldr	r2, [r7, #8]
 8017d1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8017d1e:	2101      	movs	r1, #1
 8017d20:	69b8      	ldr	r0, [r7, #24]
 8017d22:	f7ff fec3 	bl	8017aac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8017d26:	69bb      	ldr	r3, [r7, #24]
 8017d28:	78fa      	ldrb	r2, [r7, #3]
 8017d2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8017d2e:	bf00      	nop
 8017d30:	3710      	adds	r7, #16
 8017d32:	46bd      	mov	sp, r7
 8017d34:	bd80      	pop	{r7, pc}

08017d36 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8017d36:	b580      	push	{r7, lr}
 8017d38:	b082      	sub	sp, #8
 8017d3a:	af00      	add	r7, sp, #0
 8017d3c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d00e      	beq.n	8017d62 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	2200      	movs	r2, #0
 8017d48:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8017d4a:	687b      	ldr	r3, [r7, #4]
 8017d4c:	2200      	movs	r2, #0
 8017d4e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	2200      	movs	r2, #0
 8017d54:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8017d56:	2300      	movs	r3, #0
 8017d58:	2200      	movs	r2, #0
 8017d5a:	2100      	movs	r1, #0
 8017d5c:	6878      	ldr	r0, [r7, #4]
 8017d5e:	f000 f911 	bl	8017f84 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8017d62:	bf00      	nop
 8017d64:	3708      	adds	r7, #8
 8017d66:	46bd      	mov	sp, r7
 8017d68:	bd80      	pop	{r7, pc}

08017d6a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8017d6a:	b580      	push	{r7, lr}
 8017d6c:	b086      	sub	sp, #24
 8017d6e:	af00      	add	r7, sp, #0
 8017d70:	4603      	mov	r3, r0
 8017d72:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8017d74:	2301      	movs	r3, #1
 8017d76:	617b      	str	r3, [r7, #20]
 8017d78:	2300      	movs	r3, #0
 8017d7a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8017d7c:	79fb      	ldrb	r3, [r7, #7]
 8017d7e:	461a      	mov	r2, r3
 8017d80:	6939      	ldr	r1, [r7, #16]
 8017d82:	6978      	ldr	r0, [r7, #20]
 8017d84:	f7ff ff79 	bl	8017c7a <xQueueGenericCreate>
 8017d88:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8017d8a:	68f8      	ldr	r0, [r7, #12]
 8017d8c:	f7ff ffd3 	bl	8017d36 <prvInitialiseMutex>

		return xNewQueue;
 8017d90:	68fb      	ldr	r3, [r7, #12]
	}
 8017d92:	4618      	mov	r0, r3
 8017d94:	3718      	adds	r7, #24
 8017d96:	46bd      	mov	sp, r7
 8017d98:	bd80      	pop	{r7, pc}

08017d9a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8017d9a:	b580      	push	{r7, lr}
 8017d9c:	b088      	sub	sp, #32
 8017d9e:	af02      	add	r7, sp, #8
 8017da0:	4603      	mov	r3, r0
 8017da2:	6039      	str	r1, [r7, #0]
 8017da4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8017da6:	2301      	movs	r3, #1
 8017da8:	617b      	str	r3, [r7, #20]
 8017daa:	2300      	movs	r3, #0
 8017dac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8017dae:	79fb      	ldrb	r3, [r7, #7]
 8017db0:	9300      	str	r3, [sp, #0]
 8017db2:	683b      	ldr	r3, [r7, #0]
 8017db4:	2200      	movs	r2, #0
 8017db6:	6939      	ldr	r1, [r7, #16]
 8017db8:	6978      	ldr	r0, [r7, #20]
 8017dba:	f7ff fee1 	bl	8017b80 <xQueueGenericCreateStatic>
 8017dbe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8017dc0:	68f8      	ldr	r0, [r7, #12]
 8017dc2:	f7ff ffb8 	bl	8017d36 <prvInitialiseMutex>

		return xNewQueue;
 8017dc6:	68fb      	ldr	r3, [r7, #12]
	}
 8017dc8:	4618      	mov	r0, r3
 8017dca:	3718      	adds	r7, #24
 8017dcc:	46bd      	mov	sp, r7
 8017dce:	bd80      	pop	{r7, pc}

08017dd0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8017dd0:	b590      	push	{r4, r7, lr}
 8017dd2:	b087      	sub	sp, #28
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8017ddc:	693b      	ldr	r3, [r7, #16]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d10b      	bne.n	8017dfa <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8017de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017de6:	f383 8811 	msr	BASEPRI, r3
 8017dea:	f3bf 8f6f 	isb	sy
 8017dee:	f3bf 8f4f 	dsb	sy
 8017df2:	60fb      	str	r3, [r7, #12]
}
 8017df4:	bf00      	nop
 8017df6:	bf00      	nop
 8017df8:	e7fd      	b.n	8017df6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8017dfa:	693b      	ldr	r3, [r7, #16]
 8017dfc:	689c      	ldr	r4, [r3, #8]
 8017dfe:	f001 ff59 	bl	8019cb4 <xTaskGetCurrentTaskHandle>
 8017e02:	4603      	mov	r3, r0
 8017e04:	429c      	cmp	r4, r3
 8017e06:	d111      	bne.n	8017e2c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8017e08:	693b      	ldr	r3, [r7, #16]
 8017e0a:	68db      	ldr	r3, [r3, #12]
 8017e0c:	1e5a      	subs	r2, r3, #1
 8017e0e:	693b      	ldr	r3, [r7, #16]
 8017e10:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8017e12:	693b      	ldr	r3, [r7, #16]
 8017e14:	68db      	ldr	r3, [r3, #12]
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d105      	bne.n	8017e26 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8017e1a:	2300      	movs	r3, #0
 8017e1c:	2200      	movs	r2, #0
 8017e1e:	2100      	movs	r1, #0
 8017e20:	6938      	ldr	r0, [r7, #16]
 8017e22:	f000 f8af 	bl	8017f84 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8017e26:	2301      	movs	r3, #1
 8017e28:	617b      	str	r3, [r7, #20]
 8017e2a:	e001      	b.n	8017e30 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8017e2c:	2300      	movs	r3, #0
 8017e2e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8017e30:	697b      	ldr	r3, [r7, #20]
	}
 8017e32:	4618      	mov	r0, r3
 8017e34:	371c      	adds	r7, #28
 8017e36:	46bd      	mov	sp, r7
 8017e38:	bd90      	pop	{r4, r7, pc}

08017e3a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8017e3a:	b590      	push	{r4, r7, lr}
 8017e3c:	b087      	sub	sp, #28
 8017e3e:	af00      	add	r7, sp, #0
 8017e40:	6078      	str	r0, [r7, #4]
 8017e42:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8017e48:	693b      	ldr	r3, [r7, #16]
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	d10b      	bne.n	8017e66 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8017e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e52:	f383 8811 	msr	BASEPRI, r3
 8017e56:	f3bf 8f6f 	isb	sy
 8017e5a:	f3bf 8f4f 	dsb	sy
 8017e5e:	60fb      	str	r3, [r7, #12]
}
 8017e60:	bf00      	nop
 8017e62:	bf00      	nop
 8017e64:	e7fd      	b.n	8017e62 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8017e66:	693b      	ldr	r3, [r7, #16]
 8017e68:	689c      	ldr	r4, [r3, #8]
 8017e6a:	f001 ff23 	bl	8019cb4 <xTaskGetCurrentTaskHandle>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	429c      	cmp	r4, r3
 8017e72:	d107      	bne.n	8017e84 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8017e74:	693b      	ldr	r3, [r7, #16]
 8017e76:	68db      	ldr	r3, [r3, #12]
 8017e78:	1c5a      	adds	r2, r3, #1
 8017e7a:	693b      	ldr	r3, [r7, #16]
 8017e7c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8017e7e:	2301      	movs	r3, #1
 8017e80:	617b      	str	r3, [r7, #20]
 8017e82:	e00c      	b.n	8017e9e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8017e84:	6839      	ldr	r1, [r7, #0]
 8017e86:	6938      	ldr	r0, [r7, #16]
 8017e88:	f000 fb8e 	bl	80185a8 <xQueueSemaphoreTake>
 8017e8c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8017e8e:	697b      	ldr	r3, [r7, #20]
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d004      	beq.n	8017e9e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8017e94:	693b      	ldr	r3, [r7, #16]
 8017e96:	68db      	ldr	r3, [r3, #12]
 8017e98:	1c5a      	adds	r2, r3, #1
 8017e9a:	693b      	ldr	r3, [r7, #16]
 8017e9c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8017e9e:	697b      	ldr	r3, [r7, #20]
	}
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	371c      	adds	r7, #28
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	bd90      	pop	{r4, r7, pc}

08017ea8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8017ea8:	b580      	push	{r7, lr}
 8017eaa:	b08a      	sub	sp, #40	@ 0x28
 8017eac:	af02      	add	r7, sp, #8
 8017eae:	60f8      	str	r0, [r7, #12]
 8017eb0:	60b9      	str	r1, [r7, #8]
 8017eb2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	d10b      	bne.n	8017ed2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8017eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ebe:	f383 8811 	msr	BASEPRI, r3
 8017ec2:	f3bf 8f6f 	isb	sy
 8017ec6:	f3bf 8f4f 	dsb	sy
 8017eca:	61bb      	str	r3, [r7, #24]
}
 8017ecc:	bf00      	nop
 8017ece:	bf00      	nop
 8017ed0:	e7fd      	b.n	8017ece <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8017ed2:	68ba      	ldr	r2, [r7, #8]
 8017ed4:	68fb      	ldr	r3, [r7, #12]
 8017ed6:	429a      	cmp	r2, r3
 8017ed8:	d90b      	bls.n	8017ef2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8017eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ede:	f383 8811 	msr	BASEPRI, r3
 8017ee2:	f3bf 8f6f 	isb	sy
 8017ee6:	f3bf 8f4f 	dsb	sy
 8017eea:	617b      	str	r3, [r7, #20]
}
 8017eec:	bf00      	nop
 8017eee:	bf00      	nop
 8017ef0:	e7fd      	b.n	8017eee <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8017ef2:	2302      	movs	r3, #2
 8017ef4:	9300      	str	r3, [sp, #0]
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	2200      	movs	r2, #0
 8017efa:	2100      	movs	r1, #0
 8017efc:	68f8      	ldr	r0, [r7, #12]
 8017efe:	f7ff fe3f 	bl	8017b80 <xQueueGenericCreateStatic>
 8017f02:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8017f04:	69fb      	ldr	r3, [r7, #28]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d002      	beq.n	8017f10 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8017f0a:	69fb      	ldr	r3, [r7, #28]
 8017f0c:	68ba      	ldr	r2, [r7, #8]
 8017f0e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8017f10:	69fb      	ldr	r3, [r7, #28]
	}
 8017f12:	4618      	mov	r0, r3
 8017f14:	3720      	adds	r7, #32
 8017f16:	46bd      	mov	sp, r7
 8017f18:	bd80      	pop	{r7, pc}

08017f1a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8017f1a:	b580      	push	{r7, lr}
 8017f1c:	b086      	sub	sp, #24
 8017f1e:	af00      	add	r7, sp, #0
 8017f20:	6078      	str	r0, [r7, #4]
 8017f22:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d10b      	bne.n	8017f42 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8017f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f2e:	f383 8811 	msr	BASEPRI, r3
 8017f32:	f3bf 8f6f 	isb	sy
 8017f36:	f3bf 8f4f 	dsb	sy
 8017f3a:	613b      	str	r3, [r7, #16]
}
 8017f3c:	bf00      	nop
 8017f3e:	bf00      	nop
 8017f40:	e7fd      	b.n	8017f3e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8017f42:	683a      	ldr	r2, [r7, #0]
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	429a      	cmp	r2, r3
 8017f48:	d90b      	bls.n	8017f62 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8017f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f4e:	f383 8811 	msr	BASEPRI, r3
 8017f52:	f3bf 8f6f 	isb	sy
 8017f56:	f3bf 8f4f 	dsb	sy
 8017f5a:	60fb      	str	r3, [r7, #12]
}
 8017f5c:	bf00      	nop
 8017f5e:	bf00      	nop
 8017f60:	e7fd      	b.n	8017f5e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8017f62:	2202      	movs	r2, #2
 8017f64:	2100      	movs	r1, #0
 8017f66:	6878      	ldr	r0, [r7, #4]
 8017f68:	f7ff fe87 	bl	8017c7a <xQueueGenericCreate>
 8017f6c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8017f6e:	697b      	ldr	r3, [r7, #20]
 8017f70:	2b00      	cmp	r3, #0
 8017f72:	d002      	beq.n	8017f7a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8017f74:	697b      	ldr	r3, [r7, #20]
 8017f76:	683a      	ldr	r2, [r7, #0]
 8017f78:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8017f7a:	697b      	ldr	r3, [r7, #20]
	}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	3718      	adds	r7, #24
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bd80      	pop	{r7, pc}

08017f84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b08e      	sub	sp, #56	@ 0x38
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	60f8      	str	r0, [r7, #12]
 8017f8c:	60b9      	str	r1, [r7, #8]
 8017f8e:	607a      	str	r2, [r7, #4]
 8017f90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8017f92:	2300      	movs	r3, #0
 8017f94:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017f96:	68fb      	ldr	r3, [r7, #12]
 8017f98:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8017f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d10b      	bne.n	8017fb8 <xQueueGenericSend+0x34>
	__asm volatile
 8017fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017fa4:	f383 8811 	msr	BASEPRI, r3
 8017fa8:	f3bf 8f6f 	isb	sy
 8017fac:	f3bf 8f4f 	dsb	sy
 8017fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8017fb2:	bf00      	nop
 8017fb4:	bf00      	nop
 8017fb6:	e7fd      	b.n	8017fb4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017fb8:	68bb      	ldr	r3, [r7, #8]
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d103      	bne.n	8017fc6 <xQueueGenericSend+0x42>
 8017fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d101      	bne.n	8017fca <xQueueGenericSend+0x46>
 8017fc6:	2301      	movs	r3, #1
 8017fc8:	e000      	b.n	8017fcc <xQueueGenericSend+0x48>
 8017fca:	2300      	movs	r3, #0
 8017fcc:	2b00      	cmp	r3, #0
 8017fce:	d10b      	bne.n	8017fe8 <xQueueGenericSend+0x64>
	__asm volatile
 8017fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017fd4:	f383 8811 	msr	BASEPRI, r3
 8017fd8:	f3bf 8f6f 	isb	sy
 8017fdc:	f3bf 8f4f 	dsb	sy
 8017fe0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8017fe2:	bf00      	nop
 8017fe4:	bf00      	nop
 8017fe6:	e7fd      	b.n	8017fe4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017fe8:	683b      	ldr	r3, [r7, #0]
 8017fea:	2b02      	cmp	r3, #2
 8017fec:	d103      	bne.n	8017ff6 <xQueueGenericSend+0x72>
 8017fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017ff2:	2b01      	cmp	r3, #1
 8017ff4:	d101      	bne.n	8017ffa <xQueueGenericSend+0x76>
 8017ff6:	2301      	movs	r3, #1
 8017ff8:	e000      	b.n	8017ffc <xQueueGenericSend+0x78>
 8017ffa:	2300      	movs	r3, #0
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d10b      	bne.n	8018018 <xQueueGenericSend+0x94>
	__asm volatile
 8018000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018004:	f383 8811 	msr	BASEPRI, r3
 8018008:	f3bf 8f6f 	isb	sy
 801800c:	f3bf 8f4f 	dsb	sy
 8018010:	623b      	str	r3, [r7, #32]
}
 8018012:	bf00      	nop
 8018014:	bf00      	nop
 8018016:	e7fd      	b.n	8018014 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8018018:	f001 fe5c 	bl	8019cd4 <xTaskGetSchedulerState>
 801801c:	4603      	mov	r3, r0
 801801e:	2b00      	cmp	r3, #0
 8018020:	d102      	bne.n	8018028 <xQueueGenericSend+0xa4>
 8018022:	687b      	ldr	r3, [r7, #4]
 8018024:	2b00      	cmp	r3, #0
 8018026:	d101      	bne.n	801802c <xQueueGenericSend+0xa8>
 8018028:	2301      	movs	r3, #1
 801802a:	e000      	b.n	801802e <xQueueGenericSend+0xaa>
 801802c:	2300      	movs	r3, #0
 801802e:	2b00      	cmp	r3, #0
 8018030:	d10b      	bne.n	801804a <xQueueGenericSend+0xc6>
	__asm volatile
 8018032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018036:	f383 8811 	msr	BASEPRI, r3
 801803a:	f3bf 8f6f 	isb	sy
 801803e:	f3bf 8f4f 	dsb	sy
 8018042:	61fb      	str	r3, [r7, #28]
}
 8018044:	bf00      	nop
 8018046:	bf00      	nop
 8018048:	e7fd      	b.n	8018046 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801804a:	f7ff fc0d 	bl	8017868 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018050:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018056:	429a      	cmp	r2, r3
 8018058:	d302      	bcc.n	8018060 <xQueueGenericSend+0xdc>
 801805a:	683b      	ldr	r3, [r7, #0]
 801805c:	2b02      	cmp	r3, #2
 801805e:	d129      	bne.n	80180b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8018060:	683a      	ldr	r2, [r7, #0]
 8018062:	68b9      	ldr	r1, [r7, #8]
 8018064:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018066:	f000 fcab 	bl	80189c0 <prvCopyDataToQueue>
 801806a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801806e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018070:	2b00      	cmp	r3, #0
 8018072:	d010      	beq.n	8018096 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018076:	3324      	adds	r3, #36	@ 0x24
 8018078:	4618      	mov	r0, r3
 801807a:	f001 fc55 	bl	8019928 <xTaskRemoveFromEventList>
 801807e:	4603      	mov	r3, r0
 8018080:	2b00      	cmp	r3, #0
 8018082:	d013      	beq.n	80180ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8018084:	4b3f      	ldr	r3, [pc, #252]	@ (8018184 <xQueueGenericSend+0x200>)
 8018086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801808a:	601a      	str	r2, [r3, #0]
 801808c:	f3bf 8f4f 	dsb	sy
 8018090:	f3bf 8f6f 	isb	sy
 8018094:	e00a      	b.n	80180ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8018096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018098:	2b00      	cmp	r3, #0
 801809a:	d007      	beq.n	80180ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801809c:	4b39      	ldr	r3, [pc, #228]	@ (8018184 <xQueueGenericSend+0x200>)
 801809e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80180a2:	601a      	str	r2, [r3, #0]
 80180a4:	f3bf 8f4f 	dsb	sy
 80180a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80180ac:	f7ff fc0e 	bl	80178cc <vPortExitCritical>
				return pdPASS;
 80180b0:	2301      	movs	r3, #1
 80180b2:	e063      	b.n	801817c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	2b00      	cmp	r3, #0
 80180b8:	d103      	bne.n	80180c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80180ba:	f7ff fc07 	bl	80178cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80180be:	2300      	movs	r3, #0
 80180c0:	e05c      	b.n	801817c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80180c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	d106      	bne.n	80180d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80180c8:	f107 0314 	add.w	r3, r7, #20
 80180cc:	4618      	mov	r0, r3
 80180ce:	f001 fc8f 	bl	80199f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80180d2:	2301      	movs	r3, #1
 80180d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80180d6:	f7ff fbf9 	bl	80178cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80180da:	f001 f8ed 	bl	80192b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80180de:	f7ff fbc3 	bl	8017868 <vPortEnterCritical>
 80180e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80180e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80180e8:	b25b      	sxtb	r3, r3
 80180ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180ee:	d103      	bne.n	80180f8 <xQueueGenericSend+0x174>
 80180f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80180f2:	2200      	movs	r2, #0
 80180f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80180f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80180fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80180fe:	b25b      	sxtb	r3, r3
 8018100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018104:	d103      	bne.n	801810e <xQueueGenericSend+0x18a>
 8018106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018108:	2200      	movs	r2, #0
 801810a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801810e:	f7ff fbdd 	bl	80178cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8018112:	1d3a      	adds	r2, r7, #4
 8018114:	f107 0314 	add.w	r3, r7, #20
 8018118:	4611      	mov	r1, r2
 801811a:	4618      	mov	r0, r3
 801811c:	f001 fc7e 	bl	8019a1c <xTaskCheckForTimeOut>
 8018120:	4603      	mov	r3, r0
 8018122:	2b00      	cmp	r3, #0
 8018124:	d124      	bne.n	8018170 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8018126:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018128:	f000 fd42 	bl	8018bb0 <prvIsQueueFull>
 801812c:	4603      	mov	r3, r0
 801812e:	2b00      	cmp	r3, #0
 8018130:	d018      	beq.n	8018164 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8018132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018134:	3310      	adds	r3, #16
 8018136:	687a      	ldr	r2, [r7, #4]
 8018138:	4611      	mov	r1, r2
 801813a:	4618      	mov	r0, r3
 801813c:	f001 fba2 	bl	8019884 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8018140:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018142:	f000 fccd 	bl	8018ae0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8018146:	f001 f8c5 	bl	80192d4 <xTaskResumeAll>
 801814a:	4603      	mov	r3, r0
 801814c:	2b00      	cmp	r3, #0
 801814e:	f47f af7c 	bne.w	801804a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8018152:	4b0c      	ldr	r3, [pc, #48]	@ (8018184 <xQueueGenericSend+0x200>)
 8018154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018158:	601a      	str	r2, [r3, #0]
 801815a:	f3bf 8f4f 	dsb	sy
 801815e:	f3bf 8f6f 	isb	sy
 8018162:	e772      	b.n	801804a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8018164:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018166:	f000 fcbb 	bl	8018ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801816a:	f001 f8b3 	bl	80192d4 <xTaskResumeAll>
 801816e:	e76c      	b.n	801804a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8018170:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018172:	f000 fcb5 	bl	8018ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8018176:	f001 f8ad 	bl	80192d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801817a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801817c:	4618      	mov	r0, r3
 801817e:	3738      	adds	r7, #56	@ 0x38
 8018180:	46bd      	mov	sp, r7
 8018182:	bd80      	pop	{r7, pc}
 8018184:	e000ed04 	.word	0xe000ed04

08018188 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b090      	sub	sp, #64	@ 0x40
 801818c:	af00      	add	r7, sp, #0
 801818e:	60f8      	str	r0, [r7, #12]
 8018190:	60b9      	str	r1, [r7, #8]
 8018192:	607a      	str	r2, [r7, #4]
 8018194:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8018196:	68fb      	ldr	r3, [r7, #12]
 8018198:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801819a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801819c:	2b00      	cmp	r3, #0
 801819e:	d10b      	bne.n	80181b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80181a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181a4:	f383 8811 	msr	BASEPRI, r3
 80181a8:	f3bf 8f6f 	isb	sy
 80181ac:	f3bf 8f4f 	dsb	sy
 80181b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80181b2:	bf00      	nop
 80181b4:	bf00      	nop
 80181b6:	e7fd      	b.n	80181b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80181b8:	68bb      	ldr	r3, [r7, #8]
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	d103      	bne.n	80181c6 <xQueueGenericSendFromISR+0x3e>
 80181be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80181c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d101      	bne.n	80181ca <xQueueGenericSendFromISR+0x42>
 80181c6:	2301      	movs	r3, #1
 80181c8:	e000      	b.n	80181cc <xQueueGenericSendFromISR+0x44>
 80181ca:	2300      	movs	r3, #0
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	d10b      	bne.n	80181e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80181d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181d4:	f383 8811 	msr	BASEPRI, r3
 80181d8:	f3bf 8f6f 	isb	sy
 80181dc:	f3bf 8f4f 	dsb	sy
 80181e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80181e2:	bf00      	nop
 80181e4:	bf00      	nop
 80181e6:	e7fd      	b.n	80181e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80181e8:	683b      	ldr	r3, [r7, #0]
 80181ea:	2b02      	cmp	r3, #2
 80181ec:	d103      	bne.n	80181f6 <xQueueGenericSendFromISR+0x6e>
 80181ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80181f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80181f2:	2b01      	cmp	r3, #1
 80181f4:	d101      	bne.n	80181fa <xQueueGenericSendFromISR+0x72>
 80181f6:	2301      	movs	r3, #1
 80181f8:	e000      	b.n	80181fc <xQueueGenericSendFromISR+0x74>
 80181fa:	2300      	movs	r3, #0
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d10b      	bne.n	8018218 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8018200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018204:	f383 8811 	msr	BASEPRI, r3
 8018208:	f3bf 8f6f 	isb	sy
 801820c:	f3bf 8f4f 	dsb	sy
 8018210:	623b      	str	r3, [r7, #32]
}
 8018212:	bf00      	nop
 8018214:	bf00      	nop
 8018216:	e7fd      	b.n	8018214 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018218:	f7ff fc06 	bl	8017a28 <vPortValidateInterruptPriority>
	__asm volatile
 801821c:	f3ef 8211 	mrs	r2, BASEPRI
 8018220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018224:	f383 8811 	msr	BASEPRI, r3
 8018228:	f3bf 8f6f 	isb	sy
 801822c:	f3bf 8f4f 	dsb	sy
 8018230:	61fa      	str	r2, [r7, #28]
 8018232:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8018234:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8018236:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8018238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801823a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801823c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801823e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018240:	429a      	cmp	r2, r3
 8018242:	d302      	bcc.n	801824a <xQueueGenericSendFromISR+0xc2>
 8018244:	683b      	ldr	r3, [r7, #0]
 8018246:	2b02      	cmp	r3, #2
 8018248:	d12f      	bne.n	80182aa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801824a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801824c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018250:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8018254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018258:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801825a:	683a      	ldr	r2, [r7, #0]
 801825c:	68b9      	ldr	r1, [r7, #8]
 801825e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8018260:	f000 fbae 	bl	80189c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8018264:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8018268:	f1b3 3fff 	cmp.w	r3, #4294967295
 801826c:	d112      	bne.n	8018294 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801826e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018272:	2b00      	cmp	r3, #0
 8018274:	d016      	beq.n	80182a4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018278:	3324      	adds	r3, #36	@ 0x24
 801827a:	4618      	mov	r0, r3
 801827c:	f001 fb54 	bl	8019928 <xTaskRemoveFromEventList>
 8018280:	4603      	mov	r3, r0
 8018282:	2b00      	cmp	r3, #0
 8018284:	d00e      	beq.n	80182a4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	2b00      	cmp	r3, #0
 801828a:	d00b      	beq.n	80182a4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	2201      	movs	r2, #1
 8018290:	601a      	str	r2, [r3, #0]
 8018292:	e007      	b.n	80182a4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8018294:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8018298:	3301      	adds	r3, #1
 801829a:	b2db      	uxtb	r3, r3
 801829c:	b25a      	sxtb	r2, r3
 801829e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80182a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80182a4:	2301      	movs	r3, #1
 80182a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80182a8:	e001      	b.n	80182ae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80182aa:	2300      	movs	r3, #0
 80182ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80182ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80182b0:	617b      	str	r3, [r7, #20]
	__asm volatile
 80182b2:	697b      	ldr	r3, [r7, #20]
 80182b4:	f383 8811 	msr	BASEPRI, r3
}
 80182b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80182ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80182bc:	4618      	mov	r0, r3
 80182be:	3740      	adds	r7, #64	@ 0x40
 80182c0:	46bd      	mov	sp, r7
 80182c2:	bd80      	pop	{r7, pc}

080182c4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80182c4:	b580      	push	{r7, lr}
 80182c6:	b08e      	sub	sp, #56	@ 0x38
 80182c8:	af00      	add	r7, sp, #0
 80182ca:	6078      	str	r0, [r7, #4]
 80182cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80182d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80182d4:	2b00      	cmp	r3, #0
 80182d6:	d10b      	bne.n	80182f0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80182d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182dc:	f383 8811 	msr	BASEPRI, r3
 80182e0:	f3bf 8f6f 	isb	sy
 80182e4:	f3bf 8f4f 	dsb	sy
 80182e8:	623b      	str	r3, [r7, #32]
}
 80182ea:	bf00      	nop
 80182ec:	bf00      	nop
 80182ee:	e7fd      	b.n	80182ec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80182f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80182f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d00b      	beq.n	8018310 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80182f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80182fc:	f383 8811 	msr	BASEPRI, r3
 8018300:	f3bf 8f6f 	isb	sy
 8018304:	f3bf 8f4f 	dsb	sy
 8018308:	61fb      	str	r3, [r7, #28]
}
 801830a:	bf00      	nop
 801830c:	bf00      	nop
 801830e:	e7fd      	b.n	801830c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8018310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	2b00      	cmp	r3, #0
 8018316:	d103      	bne.n	8018320 <xQueueGiveFromISR+0x5c>
 8018318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801831a:	689b      	ldr	r3, [r3, #8]
 801831c:	2b00      	cmp	r3, #0
 801831e:	d101      	bne.n	8018324 <xQueueGiveFromISR+0x60>
 8018320:	2301      	movs	r3, #1
 8018322:	e000      	b.n	8018326 <xQueueGiveFromISR+0x62>
 8018324:	2300      	movs	r3, #0
 8018326:	2b00      	cmp	r3, #0
 8018328:	d10b      	bne.n	8018342 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801832a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801832e:	f383 8811 	msr	BASEPRI, r3
 8018332:	f3bf 8f6f 	isb	sy
 8018336:	f3bf 8f4f 	dsb	sy
 801833a:	61bb      	str	r3, [r7, #24]
}
 801833c:	bf00      	nop
 801833e:	bf00      	nop
 8018340:	e7fd      	b.n	801833e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018342:	f7ff fb71 	bl	8017a28 <vPortValidateInterruptPriority>
	__asm volatile
 8018346:	f3ef 8211 	mrs	r2, BASEPRI
 801834a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801834e:	f383 8811 	msr	BASEPRI, r3
 8018352:	f3bf 8f6f 	isb	sy
 8018356:	f3bf 8f4f 	dsb	sy
 801835a:	617a      	str	r2, [r7, #20]
 801835c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801835e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8018360:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8018362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018366:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8018368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801836a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801836c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801836e:	429a      	cmp	r2, r3
 8018370:	d22b      	bcs.n	80183ca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8018372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018374:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801837c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801837e:	1c5a      	adds	r2, r3, #1
 8018380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018382:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8018384:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8018388:	f1b3 3fff 	cmp.w	r3, #4294967295
 801838c:	d112      	bne.n	80183b4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018392:	2b00      	cmp	r3, #0
 8018394:	d016      	beq.n	80183c4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018398:	3324      	adds	r3, #36	@ 0x24
 801839a:	4618      	mov	r0, r3
 801839c:	f001 fac4 	bl	8019928 <xTaskRemoveFromEventList>
 80183a0:	4603      	mov	r3, r0
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d00e      	beq.n	80183c4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80183a6:	683b      	ldr	r3, [r7, #0]
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d00b      	beq.n	80183c4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	2201      	movs	r2, #1
 80183b0:	601a      	str	r2, [r3, #0]
 80183b2:	e007      	b.n	80183c4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80183b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80183b8:	3301      	adds	r3, #1
 80183ba:	b2db      	uxtb	r3, r3
 80183bc:	b25a      	sxtb	r2, r3
 80183be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80183c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80183c4:	2301      	movs	r3, #1
 80183c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80183c8:	e001      	b.n	80183ce <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80183ca:	2300      	movs	r3, #0
 80183cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80183ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80183d0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80183d2:	68fb      	ldr	r3, [r7, #12]
 80183d4:	f383 8811 	msr	BASEPRI, r3
}
 80183d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80183da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80183dc:	4618      	mov	r0, r3
 80183de:	3738      	adds	r7, #56	@ 0x38
 80183e0:	46bd      	mov	sp, r7
 80183e2:	bd80      	pop	{r7, pc}

080183e4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80183e4:	b580      	push	{r7, lr}
 80183e6:	b08c      	sub	sp, #48	@ 0x30
 80183e8:	af00      	add	r7, sp, #0
 80183ea:	60f8      	str	r0, [r7, #12]
 80183ec:	60b9      	str	r1, [r7, #8]
 80183ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80183f0:	2300      	movs	r3, #0
 80183f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80183f4:	68fb      	ldr	r3, [r7, #12]
 80183f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80183f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	d10b      	bne.n	8018416 <xQueueReceive+0x32>
	__asm volatile
 80183fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018402:	f383 8811 	msr	BASEPRI, r3
 8018406:	f3bf 8f6f 	isb	sy
 801840a:	f3bf 8f4f 	dsb	sy
 801840e:	623b      	str	r3, [r7, #32]
}
 8018410:	bf00      	nop
 8018412:	bf00      	nop
 8018414:	e7fd      	b.n	8018412 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8018416:	68bb      	ldr	r3, [r7, #8]
 8018418:	2b00      	cmp	r3, #0
 801841a:	d103      	bne.n	8018424 <xQueueReceive+0x40>
 801841c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801841e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018420:	2b00      	cmp	r3, #0
 8018422:	d101      	bne.n	8018428 <xQueueReceive+0x44>
 8018424:	2301      	movs	r3, #1
 8018426:	e000      	b.n	801842a <xQueueReceive+0x46>
 8018428:	2300      	movs	r3, #0
 801842a:	2b00      	cmp	r3, #0
 801842c:	d10b      	bne.n	8018446 <xQueueReceive+0x62>
	__asm volatile
 801842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018432:	f383 8811 	msr	BASEPRI, r3
 8018436:	f3bf 8f6f 	isb	sy
 801843a:	f3bf 8f4f 	dsb	sy
 801843e:	61fb      	str	r3, [r7, #28]
}
 8018440:	bf00      	nop
 8018442:	bf00      	nop
 8018444:	e7fd      	b.n	8018442 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8018446:	f001 fc45 	bl	8019cd4 <xTaskGetSchedulerState>
 801844a:	4603      	mov	r3, r0
 801844c:	2b00      	cmp	r3, #0
 801844e:	d102      	bne.n	8018456 <xQueueReceive+0x72>
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	2b00      	cmp	r3, #0
 8018454:	d101      	bne.n	801845a <xQueueReceive+0x76>
 8018456:	2301      	movs	r3, #1
 8018458:	e000      	b.n	801845c <xQueueReceive+0x78>
 801845a:	2300      	movs	r3, #0
 801845c:	2b00      	cmp	r3, #0
 801845e:	d10b      	bne.n	8018478 <xQueueReceive+0x94>
	__asm volatile
 8018460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018464:	f383 8811 	msr	BASEPRI, r3
 8018468:	f3bf 8f6f 	isb	sy
 801846c:	f3bf 8f4f 	dsb	sy
 8018470:	61bb      	str	r3, [r7, #24]
}
 8018472:	bf00      	nop
 8018474:	bf00      	nop
 8018476:	e7fd      	b.n	8018474 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8018478:	f7ff f9f6 	bl	8017868 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801847c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801847e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018480:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8018482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018484:	2b00      	cmp	r3, #0
 8018486:	d01f      	beq.n	80184c8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8018488:	68b9      	ldr	r1, [r7, #8]
 801848a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801848c:	f000 fb02 	bl	8018a94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8018490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018492:	1e5a      	subs	r2, r3, #1
 8018494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018496:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801849a:	691b      	ldr	r3, [r3, #16]
 801849c:	2b00      	cmp	r3, #0
 801849e:	d00f      	beq.n	80184c0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80184a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184a2:	3310      	adds	r3, #16
 80184a4:	4618      	mov	r0, r3
 80184a6:	f001 fa3f 	bl	8019928 <xTaskRemoveFromEventList>
 80184aa:	4603      	mov	r3, r0
 80184ac:	2b00      	cmp	r3, #0
 80184ae:	d007      	beq.n	80184c0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80184b0:	4b3c      	ldr	r3, [pc, #240]	@ (80185a4 <xQueueReceive+0x1c0>)
 80184b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80184b6:	601a      	str	r2, [r3, #0]
 80184b8:	f3bf 8f4f 	dsb	sy
 80184bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80184c0:	f7ff fa04 	bl	80178cc <vPortExitCritical>
				return pdPASS;
 80184c4:	2301      	movs	r3, #1
 80184c6:	e069      	b.n	801859c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	2b00      	cmp	r3, #0
 80184cc:	d103      	bne.n	80184d6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80184ce:	f7ff f9fd 	bl	80178cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80184d2:	2300      	movs	r3, #0
 80184d4:	e062      	b.n	801859c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80184d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d106      	bne.n	80184ea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80184dc:	f107 0310 	add.w	r3, r7, #16
 80184e0:	4618      	mov	r0, r3
 80184e2:	f001 fa85 	bl	80199f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80184e6:	2301      	movs	r3, #1
 80184e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80184ea:	f7ff f9ef 	bl	80178cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80184ee:	f000 fee3 	bl	80192b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80184f2:	f7ff f9b9 	bl	8017868 <vPortEnterCritical>
 80184f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80184fc:	b25b      	sxtb	r3, r3
 80184fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018502:	d103      	bne.n	801850c <xQueueReceive+0x128>
 8018504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018506:	2200      	movs	r2, #0
 8018508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801850c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801850e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018512:	b25b      	sxtb	r3, r3
 8018514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018518:	d103      	bne.n	8018522 <xQueueReceive+0x13e>
 801851a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801851c:	2200      	movs	r2, #0
 801851e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8018522:	f7ff f9d3 	bl	80178cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8018526:	1d3a      	adds	r2, r7, #4
 8018528:	f107 0310 	add.w	r3, r7, #16
 801852c:	4611      	mov	r1, r2
 801852e:	4618      	mov	r0, r3
 8018530:	f001 fa74 	bl	8019a1c <xTaskCheckForTimeOut>
 8018534:	4603      	mov	r3, r0
 8018536:	2b00      	cmp	r3, #0
 8018538:	d123      	bne.n	8018582 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801853a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801853c:	f000 fb22 	bl	8018b84 <prvIsQueueEmpty>
 8018540:	4603      	mov	r3, r0
 8018542:	2b00      	cmp	r3, #0
 8018544:	d017      	beq.n	8018576 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8018546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018548:	3324      	adds	r3, #36	@ 0x24
 801854a:	687a      	ldr	r2, [r7, #4]
 801854c:	4611      	mov	r1, r2
 801854e:	4618      	mov	r0, r3
 8018550:	f001 f998 	bl	8019884 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8018554:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018556:	f000 fac3 	bl	8018ae0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801855a:	f000 febb 	bl	80192d4 <xTaskResumeAll>
 801855e:	4603      	mov	r3, r0
 8018560:	2b00      	cmp	r3, #0
 8018562:	d189      	bne.n	8018478 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8018564:	4b0f      	ldr	r3, [pc, #60]	@ (80185a4 <xQueueReceive+0x1c0>)
 8018566:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801856a:	601a      	str	r2, [r3, #0]
 801856c:	f3bf 8f4f 	dsb	sy
 8018570:	f3bf 8f6f 	isb	sy
 8018574:	e780      	b.n	8018478 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8018576:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018578:	f000 fab2 	bl	8018ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801857c:	f000 feaa 	bl	80192d4 <xTaskResumeAll>
 8018580:	e77a      	b.n	8018478 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8018582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018584:	f000 faac 	bl	8018ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8018588:	f000 fea4 	bl	80192d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801858c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801858e:	f000 faf9 	bl	8018b84 <prvIsQueueEmpty>
 8018592:	4603      	mov	r3, r0
 8018594:	2b00      	cmp	r3, #0
 8018596:	f43f af6f 	beq.w	8018478 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801859a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801859c:	4618      	mov	r0, r3
 801859e:	3730      	adds	r7, #48	@ 0x30
 80185a0:	46bd      	mov	sp, r7
 80185a2:	bd80      	pop	{r7, pc}
 80185a4:	e000ed04 	.word	0xe000ed04

080185a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80185a8:	b580      	push	{r7, lr}
 80185aa:	b08e      	sub	sp, #56	@ 0x38
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	6078      	str	r0, [r7, #4]
 80185b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80185b2:	2300      	movs	r3, #0
 80185b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80185ba:	2300      	movs	r3, #0
 80185bc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80185be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	d10b      	bne.n	80185dc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80185c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80185c8:	f383 8811 	msr	BASEPRI, r3
 80185cc:	f3bf 8f6f 	isb	sy
 80185d0:	f3bf 8f4f 	dsb	sy
 80185d4:	623b      	str	r3, [r7, #32]
}
 80185d6:	bf00      	nop
 80185d8:	bf00      	nop
 80185da:	e7fd      	b.n	80185d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80185dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80185de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80185e0:	2b00      	cmp	r3, #0
 80185e2:	d00b      	beq.n	80185fc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80185e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80185e8:	f383 8811 	msr	BASEPRI, r3
 80185ec:	f3bf 8f6f 	isb	sy
 80185f0:	f3bf 8f4f 	dsb	sy
 80185f4:	61fb      	str	r3, [r7, #28]
}
 80185f6:	bf00      	nop
 80185f8:	bf00      	nop
 80185fa:	e7fd      	b.n	80185f8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80185fc:	f001 fb6a 	bl	8019cd4 <xTaskGetSchedulerState>
 8018600:	4603      	mov	r3, r0
 8018602:	2b00      	cmp	r3, #0
 8018604:	d102      	bne.n	801860c <xQueueSemaphoreTake+0x64>
 8018606:	683b      	ldr	r3, [r7, #0]
 8018608:	2b00      	cmp	r3, #0
 801860a:	d101      	bne.n	8018610 <xQueueSemaphoreTake+0x68>
 801860c:	2301      	movs	r3, #1
 801860e:	e000      	b.n	8018612 <xQueueSemaphoreTake+0x6a>
 8018610:	2300      	movs	r3, #0
 8018612:	2b00      	cmp	r3, #0
 8018614:	d10b      	bne.n	801862e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8018616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801861a:	f383 8811 	msr	BASEPRI, r3
 801861e:	f3bf 8f6f 	isb	sy
 8018622:	f3bf 8f4f 	dsb	sy
 8018626:	61bb      	str	r3, [r7, #24]
}
 8018628:	bf00      	nop
 801862a:	bf00      	nop
 801862c:	e7fd      	b.n	801862a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801862e:	f7ff f91b 	bl	8017868 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8018632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018636:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8018638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801863a:	2b00      	cmp	r3, #0
 801863c:	d024      	beq.n	8018688 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801863e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018640:	1e5a      	subs	r2, r3, #1
 8018642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018644:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8018646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018648:	681b      	ldr	r3, [r3, #0]
 801864a:	2b00      	cmp	r3, #0
 801864c:	d104      	bne.n	8018658 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801864e:	f001 fcbb 	bl	8019fc8 <pvTaskIncrementMutexHeldCount>
 8018652:	4602      	mov	r2, r0
 8018654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018656:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801865a:	691b      	ldr	r3, [r3, #16]
 801865c:	2b00      	cmp	r3, #0
 801865e:	d00f      	beq.n	8018680 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8018660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018662:	3310      	adds	r3, #16
 8018664:	4618      	mov	r0, r3
 8018666:	f001 f95f 	bl	8019928 <xTaskRemoveFromEventList>
 801866a:	4603      	mov	r3, r0
 801866c:	2b00      	cmp	r3, #0
 801866e:	d007      	beq.n	8018680 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8018670:	4b54      	ldr	r3, [pc, #336]	@ (80187c4 <xQueueSemaphoreTake+0x21c>)
 8018672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018676:	601a      	str	r2, [r3, #0]
 8018678:	f3bf 8f4f 	dsb	sy
 801867c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8018680:	f7ff f924 	bl	80178cc <vPortExitCritical>
				return pdPASS;
 8018684:	2301      	movs	r3, #1
 8018686:	e098      	b.n	80187ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8018688:	683b      	ldr	r3, [r7, #0]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d112      	bne.n	80186b4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018690:	2b00      	cmp	r3, #0
 8018692:	d00b      	beq.n	80186ac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8018694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018698:	f383 8811 	msr	BASEPRI, r3
 801869c:	f3bf 8f6f 	isb	sy
 80186a0:	f3bf 8f4f 	dsb	sy
 80186a4:	617b      	str	r3, [r7, #20]
}
 80186a6:	bf00      	nop
 80186a8:	bf00      	nop
 80186aa:	e7fd      	b.n	80186a8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80186ac:	f7ff f90e 	bl	80178cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80186b0:	2300      	movs	r3, #0
 80186b2:	e082      	b.n	80187ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80186b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	d106      	bne.n	80186c8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80186ba:	f107 030c 	add.w	r3, r7, #12
 80186be:	4618      	mov	r0, r3
 80186c0:	f001 f996 	bl	80199f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80186c4:	2301      	movs	r3, #1
 80186c6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80186c8:	f7ff f900 	bl	80178cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80186cc:	f000 fdf4 	bl	80192b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80186d0:	f7ff f8ca 	bl	8017868 <vPortEnterCritical>
 80186d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80186da:	b25b      	sxtb	r3, r3
 80186dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80186e0:	d103      	bne.n	80186ea <xQueueSemaphoreTake+0x142>
 80186e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186e4:	2200      	movs	r2, #0
 80186e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80186ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80186f0:	b25b      	sxtb	r3, r3
 80186f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80186f6:	d103      	bne.n	8018700 <xQueueSemaphoreTake+0x158>
 80186f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186fa:	2200      	movs	r2, #0
 80186fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8018700:	f7ff f8e4 	bl	80178cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8018704:	463a      	mov	r2, r7
 8018706:	f107 030c 	add.w	r3, r7, #12
 801870a:	4611      	mov	r1, r2
 801870c:	4618      	mov	r0, r3
 801870e:	f001 f985 	bl	8019a1c <xTaskCheckForTimeOut>
 8018712:	4603      	mov	r3, r0
 8018714:	2b00      	cmp	r3, #0
 8018716:	d132      	bne.n	801877e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8018718:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801871a:	f000 fa33 	bl	8018b84 <prvIsQueueEmpty>
 801871e:	4603      	mov	r3, r0
 8018720:	2b00      	cmp	r3, #0
 8018722:	d026      	beq.n	8018772 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8018724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018726:	681b      	ldr	r3, [r3, #0]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d109      	bne.n	8018740 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801872c:	f7ff f89c 	bl	8017868 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8018730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018732:	689b      	ldr	r3, [r3, #8]
 8018734:	4618      	mov	r0, r3
 8018736:	f001 faeb 	bl	8019d10 <xTaskPriorityInherit>
 801873a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801873c:	f7ff f8c6 	bl	80178cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8018740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018742:	3324      	adds	r3, #36	@ 0x24
 8018744:	683a      	ldr	r2, [r7, #0]
 8018746:	4611      	mov	r1, r2
 8018748:	4618      	mov	r0, r3
 801874a:	f001 f89b 	bl	8019884 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801874e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018750:	f000 f9c6 	bl	8018ae0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8018754:	f000 fdbe 	bl	80192d4 <xTaskResumeAll>
 8018758:	4603      	mov	r3, r0
 801875a:	2b00      	cmp	r3, #0
 801875c:	f47f af67 	bne.w	801862e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8018760:	4b18      	ldr	r3, [pc, #96]	@ (80187c4 <xQueueSemaphoreTake+0x21c>)
 8018762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018766:	601a      	str	r2, [r3, #0]
 8018768:	f3bf 8f4f 	dsb	sy
 801876c:	f3bf 8f6f 	isb	sy
 8018770:	e75d      	b.n	801862e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8018772:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018774:	f000 f9b4 	bl	8018ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8018778:	f000 fdac 	bl	80192d4 <xTaskResumeAll>
 801877c:	e757      	b.n	801862e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801877e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018780:	f000 f9ae 	bl	8018ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8018784:	f000 fda6 	bl	80192d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8018788:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801878a:	f000 f9fb 	bl	8018b84 <prvIsQueueEmpty>
 801878e:	4603      	mov	r3, r0
 8018790:	2b00      	cmp	r3, #0
 8018792:	f43f af4c 	beq.w	801862e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8018796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018798:	2b00      	cmp	r3, #0
 801879a:	d00d      	beq.n	80187b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 801879c:	f7ff f864 	bl	8017868 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80187a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80187a2:	f000 f8f5 	bl	8018990 <prvGetDisinheritPriorityAfterTimeout>
 80187a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80187a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80187aa:	689b      	ldr	r3, [r3, #8]
 80187ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80187ae:	4618      	mov	r0, r3
 80187b0:	f001 fb86 	bl	8019ec0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80187b4:	f7ff f88a 	bl	80178cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80187b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80187ba:	4618      	mov	r0, r3
 80187bc:	3738      	adds	r7, #56	@ 0x38
 80187be:	46bd      	mov	sp, r7
 80187c0:	bd80      	pop	{r7, pc}
 80187c2:	bf00      	nop
 80187c4:	e000ed04 	.word	0xe000ed04

080187c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b08e      	sub	sp, #56	@ 0x38
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	60f8      	str	r0, [r7, #12]
 80187d0:	60b9      	str	r1, [r7, #8]
 80187d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80187d4:	68fb      	ldr	r3, [r7, #12]
 80187d6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80187d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d10b      	bne.n	80187f6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80187de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80187e2:	f383 8811 	msr	BASEPRI, r3
 80187e6:	f3bf 8f6f 	isb	sy
 80187ea:	f3bf 8f4f 	dsb	sy
 80187ee:	623b      	str	r3, [r7, #32]
}
 80187f0:	bf00      	nop
 80187f2:	bf00      	nop
 80187f4:	e7fd      	b.n	80187f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80187f6:	68bb      	ldr	r3, [r7, #8]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d103      	bne.n	8018804 <xQueueReceiveFromISR+0x3c>
 80187fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018800:	2b00      	cmp	r3, #0
 8018802:	d101      	bne.n	8018808 <xQueueReceiveFromISR+0x40>
 8018804:	2301      	movs	r3, #1
 8018806:	e000      	b.n	801880a <xQueueReceiveFromISR+0x42>
 8018808:	2300      	movs	r3, #0
 801880a:	2b00      	cmp	r3, #0
 801880c:	d10b      	bne.n	8018826 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018812:	f383 8811 	msr	BASEPRI, r3
 8018816:	f3bf 8f6f 	isb	sy
 801881a:	f3bf 8f4f 	dsb	sy
 801881e:	61fb      	str	r3, [r7, #28]
}
 8018820:	bf00      	nop
 8018822:	bf00      	nop
 8018824:	e7fd      	b.n	8018822 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018826:	f7ff f8ff 	bl	8017a28 <vPortValidateInterruptPriority>
	__asm volatile
 801882a:	f3ef 8211 	mrs	r2, BASEPRI
 801882e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018832:	f383 8811 	msr	BASEPRI, r3
 8018836:	f3bf 8f6f 	isb	sy
 801883a:	f3bf 8f4f 	dsb	sy
 801883e:	61ba      	str	r2, [r7, #24]
 8018840:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8018842:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8018844:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8018846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801884a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801884c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801884e:	2b00      	cmp	r3, #0
 8018850:	d02f      	beq.n	80188b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8018852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801885c:	68b9      	ldr	r1, [r7, #8]
 801885e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018860:	f000 f918 	bl	8018a94 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8018864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018866:	1e5a      	subs	r2, r3, #1
 8018868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801886a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801886c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8018870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018874:	d112      	bne.n	801889c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018878:	691b      	ldr	r3, [r3, #16]
 801887a:	2b00      	cmp	r3, #0
 801887c:	d016      	beq.n	80188ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018880:	3310      	adds	r3, #16
 8018882:	4618      	mov	r0, r3
 8018884:	f001 f850 	bl	8019928 <xTaskRemoveFromEventList>
 8018888:	4603      	mov	r3, r0
 801888a:	2b00      	cmp	r3, #0
 801888c:	d00e      	beq.n	80188ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	2b00      	cmp	r3, #0
 8018892:	d00b      	beq.n	80188ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	2201      	movs	r2, #1
 8018898:	601a      	str	r2, [r3, #0]
 801889a:	e007      	b.n	80188ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801889c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80188a0:	3301      	adds	r3, #1
 80188a2:	b2db      	uxtb	r3, r3
 80188a4:	b25a      	sxtb	r2, r3
 80188a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80188ac:	2301      	movs	r3, #1
 80188ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80188b0:	e001      	b.n	80188b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80188b2:	2300      	movs	r3, #0
 80188b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80188b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80188b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80188ba:	693b      	ldr	r3, [r7, #16]
 80188bc:	f383 8811 	msr	BASEPRI, r3
}
 80188c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80188c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80188c4:	4618      	mov	r0, r3
 80188c6:	3738      	adds	r7, #56	@ 0x38
 80188c8:	46bd      	mov	sp, r7
 80188ca:	bd80      	pop	{r7, pc}

080188cc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80188cc:	b580      	push	{r7, lr}
 80188ce:	b084      	sub	sp, #16
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d10b      	bne.n	80188f2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80188da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80188de:	f383 8811 	msr	BASEPRI, r3
 80188e2:	f3bf 8f6f 	isb	sy
 80188e6:	f3bf 8f4f 	dsb	sy
 80188ea:	60bb      	str	r3, [r7, #8]
}
 80188ec:	bf00      	nop
 80188ee:	bf00      	nop
 80188f0:	e7fd      	b.n	80188ee <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80188f2:	f7fe ffb9 	bl	8017868 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80188fa:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80188fc:	f7fe ffe6 	bl	80178cc <vPortExitCritical>

	return uxReturn;
 8018900:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8018902:	4618      	mov	r0, r3
 8018904:	3710      	adds	r7, #16
 8018906:	46bd      	mov	sp, r7
 8018908:	bd80      	pop	{r7, pc}

0801890a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801890a:	b480      	push	{r7}
 801890c:	b087      	sub	sp, #28
 801890e:	af00      	add	r7, sp, #0
 8018910:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8018912:	687b      	ldr	r3, [r7, #4]
 8018914:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8018916:	697b      	ldr	r3, [r7, #20]
 8018918:	2b00      	cmp	r3, #0
 801891a:	d10b      	bne.n	8018934 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 801891c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018920:	f383 8811 	msr	BASEPRI, r3
 8018924:	f3bf 8f6f 	isb	sy
 8018928:	f3bf 8f4f 	dsb	sy
 801892c:	60fb      	str	r3, [r7, #12]
}
 801892e:	bf00      	nop
 8018930:	bf00      	nop
 8018932:	e7fd      	b.n	8018930 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8018934:	697b      	ldr	r3, [r7, #20]
 8018936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018938:	613b      	str	r3, [r7, #16]

	return uxReturn;
 801893a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801893c:	4618      	mov	r0, r3
 801893e:	371c      	adds	r7, #28
 8018940:	46bd      	mov	sp, r7
 8018942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018946:	4770      	bx	lr

08018948 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8018948:	b580      	push	{r7, lr}
 801894a:	b084      	sub	sp, #16
 801894c:	af00      	add	r7, sp, #0
 801894e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8018950:	687b      	ldr	r3, [r7, #4]
 8018952:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	2b00      	cmp	r3, #0
 8018958:	d10b      	bne.n	8018972 <vQueueDelete+0x2a>
	__asm volatile
 801895a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801895e:	f383 8811 	msr	BASEPRI, r3
 8018962:	f3bf 8f6f 	isb	sy
 8018966:	f3bf 8f4f 	dsb	sy
 801896a:	60bb      	str	r3, [r7, #8]
}
 801896c:	bf00      	nop
 801896e:	bf00      	nop
 8018970:	e7fd      	b.n	801896e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8018972:	68f8      	ldr	r0, [r7, #12]
 8018974:	f000 f95e 	bl	8018c34 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8018978:	68fb      	ldr	r3, [r7, #12]
 801897a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801897e:	2b00      	cmp	r3, #0
 8018980:	d102      	bne.n	8018988 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8018982:	68f8      	ldr	r0, [r7, #12]
 8018984:	f7fe fc6c 	bl	8017260 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8018988:	bf00      	nop
 801898a:	3710      	adds	r7, #16
 801898c:	46bd      	mov	sp, r7
 801898e:	bd80      	pop	{r7, pc}

08018990 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8018990:	b480      	push	{r7}
 8018992:	b085      	sub	sp, #20
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801899c:	2b00      	cmp	r3, #0
 801899e:	d006      	beq.n	80189ae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80189a4:	681b      	ldr	r3, [r3, #0]
 80189a6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80189aa:	60fb      	str	r3, [r7, #12]
 80189ac:	e001      	b.n	80189b2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80189ae:	2300      	movs	r3, #0
 80189b0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80189b2:	68fb      	ldr	r3, [r7, #12]
	}
 80189b4:	4618      	mov	r0, r3
 80189b6:	3714      	adds	r7, #20
 80189b8:	46bd      	mov	sp, r7
 80189ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189be:	4770      	bx	lr

080189c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80189c0:	b580      	push	{r7, lr}
 80189c2:	b086      	sub	sp, #24
 80189c4:	af00      	add	r7, sp, #0
 80189c6:	60f8      	str	r0, [r7, #12]
 80189c8:	60b9      	str	r1, [r7, #8]
 80189ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80189cc:	2300      	movs	r3, #0
 80189ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80189d0:	68fb      	ldr	r3, [r7, #12]
 80189d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80189d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80189d6:	68fb      	ldr	r3, [r7, #12]
 80189d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d10d      	bne.n	80189fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80189de:	68fb      	ldr	r3, [r7, #12]
 80189e0:	681b      	ldr	r3, [r3, #0]
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d14d      	bne.n	8018a82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	689b      	ldr	r3, [r3, #8]
 80189ea:	4618      	mov	r0, r3
 80189ec:	f001 f9f8 	bl	8019de0 <xTaskPriorityDisinherit>
 80189f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80189f2:	68fb      	ldr	r3, [r7, #12]
 80189f4:	2200      	movs	r2, #0
 80189f6:	609a      	str	r2, [r3, #8]
 80189f8:	e043      	b.n	8018a82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	d119      	bne.n	8018a34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8018a00:	68fb      	ldr	r3, [r7, #12]
 8018a02:	6858      	ldr	r0, [r3, #4]
 8018a04:	68fb      	ldr	r3, [r7, #12]
 8018a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018a08:	461a      	mov	r2, r3
 8018a0a:	68b9      	ldr	r1, [r7, #8]
 8018a0c:	f00b fc38 	bl	8024280 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8018a10:	68fb      	ldr	r3, [r7, #12]
 8018a12:	685a      	ldr	r2, [r3, #4]
 8018a14:	68fb      	ldr	r3, [r7, #12]
 8018a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018a18:	441a      	add	r2, r3
 8018a1a:	68fb      	ldr	r3, [r7, #12]
 8018a1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8018a1e:	68fb      	ldr	r3, [r7, #12]
 8018a20:	685a      	ldr	r2, [r3, #4]
 8018a22:	68fb      	ldr	r3, [r7, #12]
 8018a24:	689b      	ldr	r3, [r3, #8]
 8018a26:	429a      	cmp	r2, r3
 8018a28:	d32b      	bcc.n	8018a82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8018a2a:	68fb      	ldr	r3, [r7, #12]
 8018a2c:	681a      	ldr	r2, [r3, #0]
 8018a2e:	68fb      	ldr	r3, [r7, #12]
 8018a30:	605a      	str	r2, [r3, #4]
 8018a32:	e026      	b.n	8018a82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8018a34:	68fb      	ldr	r3, [r7, #12]
 8018a36:	68d8      	ldr	r0, [r3, #12]
 8018a38:	68fb      	ldr	r3, [r7, #12]
 8018a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018a3c:	461a      	mov	r2, r3
 8018a3e:	68b9      	ldr	r1, [r7, #8]
 8018a40:	f00b fc1e 	bl	8024280 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8018a44:	68fb      	ldr	r3, [r7, #12]
 8018a46:	68da      	ldr	r2, [r3, #12]
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018a4c:	425b      	negs	r3, r3
 8018a4e:	441a      	add	r2, r3
 8018a50:	68fb      	ldr	r3, [r7, #12]
 8018a52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	68da      	ldr	r2, [r3, #12]
 8018a58:	68fb      	ldr	r3, [r7, #12]
 8018a5a:	681b      	ldr	r3, [r3, #0]
 8018a5c:	429a      	cmp	r2, r3
 8018a5e:	d207      	bcs.n	8018a70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8018a60:	68fb      	ldr	r3, [r7, #12]
 8018a62:	689a      	ldr	r2, [r3, #8]
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018a68:	425b      	negs	r3, r3
 8018a6a:	441a      	add	r2, r3
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	2b02      	cmp	r3, #2
 8018a74:	d105      	bne.n	8018a82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8018a76:	693b      	ldr	r3, [r7, #16]
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	d002      	beq.n	8018a82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8018a7c:	693b      	ldr	r3, [r7, #16]
 8018a7e:	3b01      	subs	r3, #1
 8018a80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8018a82:	693b      	ldr	r3, [r7, #16]
 8018a84:	1c5a      	adds	r2, r3, #1
 8018a86:	68fb      	ldr	r3, [r7, #12]
 8018a88:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8018a8a:	697b      	ldr	r3, [r7, #20]
}
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	3718      	adds	r7, #24
 8018a90:	46bd      	mov	sp, r7
 8018a92:	bd80      	pop	{r7, pc}

08018a94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8018a94:	b580      	push	{r7, lr}
 8018a96:	b082      	sub	sp, #8
 8018a98:	af00      	add	r7, sp, #0
 8018a9a:	6078      	str	r0, [r7, #4]
 8018a9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d018      	beq.n	8018ad8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	68da      	ldr	r2, [r3, #12]
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018aae:	441a      	add	r2, r3
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	68da      	ldr	r2, [r3, #12]
 8018ab8:	687b      	ldr	r3, [r7, #4]
 8018aba:	689b      	ldr	r3, [r3, #8]
 8018abc:	429a      	cmp	r2, r3
 8018abe:	d303      	bcc.n	8018ac8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	681a      	ldr	r2, [r3, #0]
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	68d9      	ldr	r1, [r3, #12]
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018ad0:	461a      	mov	r2, r3
 8018ad2:	6838      	ldr	r0, [r7, #0]
 8018ad4:	f00b fbd4 	bl	8024280 <memcpy>
	}
}
 8018ad8:	bf00      	nop
 8018ada:	3708      	adds	r7, #8
 8018adc:	46bd      	mov	sp, r7
 8018ade:	bd80      	pop	{r7, pc}

08018ae0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8018ae0:	b580      	push	{r7, lr}
 8018ae2:	b084      	sub	sp, #16
 8018ae4:	af00      	add	r7, sp, #0
 8018ae6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8018ae8:	f7fe febe 	bl	8017868 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8018aec:	687b      	ldr	r3, [r7, #4]
 8018aee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018af2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8018af4:	e011      	b.n	8018b1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018afa:	2b00      	cmp	r3, #0
 8018afc:	d012      	beq.n	8018b24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	3324      	adds	r3, #36	@ 0x24
 8018b02:	4618      	mov	r0, r3
 8018b04:	f000 ff10 	bl	8019928 <xTaskRemoveFromEventList>
 8018b08:	4603      	mov	r3, r0
 8018b0a:	2b00      	cmp	r3, #0
 8018b0c:	d001      	beq.n	8018b12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8018b0e:	f000 ffe9 	bl	8019ae4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8018b12:	7bfb      	ldrb	r3, [r7, #15]
 8018b14:	3b01      	subs	r3, #1
 8018b16:	b2db      	uxtb	r3, r3
 8018b18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8018b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b1e:	2b00      	cmp	r3, #0
 8018b20:	dce9      	bgt.n	8018af6 <prvUnlockQueue+0x16>
 8018b22:	e000      	b.n	8018b26 <prvUnlockQueue+0x46>
					break;
 8018b24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	22ff      	movs	r2, #255	@ 0xff
 8018b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8018b2e:	f7fe fecd 	bl	80178cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8018b32:	f7fe fe99 	bl	8017868 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8018b36:	687b      	ldr	r3, [r7, #4]
 8018b38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018b3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8018b3e:	e011      	b.n	8018b64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018b40:	687b      	ldr	r3, [r7, #4]
 8018b42:	691b      	ldr	r3, [r3, #16]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d012      	beq.n	8018b6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	3310      	adds	r3, #16
 8018b4c:	4618      	mov	r0, r3
 8018b4e:	f000 feeb 	bl	8019928 <xTaskRemoveFromEventList>
 8018b52:	4603      	mov	r3, r0
 8018b54:	2b00      	cmp	r3, #0
 8018b56:	d001      	beq.n	8018b5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8018b58:	f000 ffc4 	bl	8019ae4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8018b5c:	7bbb      	ldrb	r3, [r7, #14]
 8018b5e:	3b01      	subs	r3, #1
 8018b60:	b2db      	uxtb	r3, r3
 8018b62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8018b64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	dce9      	bgt.n	8018b40 <prvUnlockQueue+0x60>
 8018b6c:	e000      	b.n	8018b70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8018b6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8018b70:	687b      	ldr	r3, [r7, #4]
 8018b72:	22ff      	movs	r2, #255	@ 0xff
 8018b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8018b78:	f7fe fea8 	bl	80178cc <vPortExitCritical>
}
 8018b7c:	bf00      	nop
 8018b7e:	3710      	adds	r7, #16
 8018b80:	46bd      	mov	sp, r7
 8018b82:	bd80      	pop	{r7, pc}

08018b84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b084      	sub	sp, #16
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8018b8c:	f7fe fe6c 	bl	8017868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018b94:	2b00      	cmp	r3, #0
 8018b96:	d102      	bne.n	8018b9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8018b98:	2301      	movs	r3, #1
 8018b9a:	60fb      	str	r3, [r7, #12]
 8018b9c:	e001      	b.n	8018ba2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8018b9e:	2300      	movs	r3, #0
 8018ba0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8018ba2:	f7fe fe93 	bl	80178cc <vPortExitCritical>

	return xReturn;
 8018ba6:	68fb      	ldr	r3, [r7, #12]
}
 8018ba8:	4618      	mov	r0, r3
 8018baa:	3710      	adds	r7, #16
 8018bac:	46bd      	mov	sp, r7
 8018bae:	bd80      	pop	{r7, pc}

08018bb0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8018bb0:	b580      	push	{r7, lr}
 8018bb2:	b084      	sub	sp, #16
 8018bb4:	af00      	add	r7, sp, #0
 8018bb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8018bb8:	f7fe fe56 	bl	8017868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018bc4:	429a      	cmp	r2, r3
 8018bc6:	d102      	bne.n	8018bce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8018bc8:	2301      	movs	r3, #1
 8018bca:	60fb      	str	r3, [r7, #12]
 8018bcc:	e001      	b.n	8018bd2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8018bce:	2300      	movs	r3, #0
 8018bd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8018bd2:	f7fe fe7b 	bl	80178cc <vPortExitCritical>

	return xReturn;
 8018bd6:	68fb      	ldr	r3, [r7, #12]
}
 8018bd8:	4618      	mov	r0, r3
 8018bda:	3710      	adds	r7, #16
 8018bdc:	46bd      	mov	sp, r7
 8018bde:	bd80      	pop	{r7, pc}

08018be0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8018be0:	b480      	push	{r7}
 8018be2:	b085      	sub	sp, #20
 8018be4:	af00      	add	r7, sp, #0
 8018be6:	6078      	str	r0, [r7, #4]
 8018be8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018bea:	2300      	movs	r3, #0
 8018bec:	60fb      	str	r3, [r7, #12]
 8018bee:	e014      	b.n	8018c1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8018bf0:	4a0f      	ldr	r2, [pc, #60]	@ (8018c30 <vQueueAddToRegistry+0x50>)
 8018bf2:	68fb      	ldr	r3, [r7, #12]
 8018bf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d10b      	bne.n	8018c14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8018bfc:	490c      	ldr	r1, [pc, #48]	@ (8018c30 <vQueueAddToRegistry+0x50>)
 8018bfe:	68fb      	ldr	r3, [r7, #12]
 8018c00:	683a      	ldr	r2, [r7, #0]
 8018c02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8018c06:	4a0a      	ldr	r2, [pc, #40]	@ (8018c30 <vQueueAddToRegistry+0x50>)
 8018c08:	68fb      	ldr	r3, [r7, #12]
 8018c0a:	00db      	lsls	r3, r3, #3
 8018c0c:	4413      	add	r3, r2
 8018c0e:	687a      	ldr	r2, [r7, #4]
 8018c10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8018c12:	e006      	b.n	8018c22 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018c14:	68fb      	ldr	r3, [r7, #12]
 8018c16:	3301      	adds	r3, #1
 8018c18:	60fb      	str	r3, [r7, #12]
 8018c1a:	68fb      	ldr	r3, [r7, #12]
 8018c1c:	2b07      	cmp	r3, #7
 8018c1e:	d9e7      	bls.n	8018bf0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8018c20:	bf00      	nop
 8018c22:	bf00      	nop
 8018c24:	3714      	adds	r7, #20
 8018c26:	46bd      	mov	sp, r7
 8018c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c2c:	4770      	bx	lr
 8018c2e:	bf00      	nop
 8018c30:	24019d08 	.word	0x24019d08

08018c34 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8018c34:	b480      	push	{r7}
 8018c36:	b085      	sub	sp, #20
 8018c38:	af00      	add	r7, sp, #0
 8018c3a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	60fb      	str	r3, [r7, #12]
 8018c40:	e016      	b.n	8018c70 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8018c42:	4a10      	ldr	r2, [pc, #64]	@ (8018c84 <vQueueUnregisterQueue+0x50>)
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	00db      	lsls	r3, r3, #3
 8018c48:	4413      	add	r3, r2
 8018c4a:	685b      	ldr	r3, [r3, #4]
 8018c4c:	687a      	ldr	r2, [r7, #4]
 8018c4e:	429a      	cmp	r2, r3
 8018c50:	d10b      	bne.n	8018c6a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8018c52:	4a0c      	ldr	r2, [pc, #48]	@ (8018c84 <vQueueUnregisterQueue+0x50>)
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	2100      	movs	r1, #0
 8018c58:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8018c5c:	4a09      	ldr	r2, [pc, #36]	@ (8018c84 <vQueueUnregisterQueue+0x50>)
 8018c5e:	68fb      	ldr	r3, [r7, #12]
 8018c60:	00db      	lsls	r3, r3, #3
 8018c62:	4413      	add	r3, r2
 8018c64:	2200      	movs	r2, #0
 8018c66:	605a      	str	r2, [r3, #4]
				break;
 8018c68:	e006      	b.n	8018c78 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018c6a:	68fb      	ldr	r3, [r7, #12]
 8018c6c:	3301      	adds	r3, #1
 8018c6e:	60fb      	str	r3, [r7, #12]
 8018c70:	68fb      	ldr	r3, [r7, #12]
 8018c72:	2b07      	cmp	r3, #7
 8018c74:	d9e5      	bls.n	8018c42 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8018c76:	bf00      	nop
 8018c78:	bf00      	nop
 8018c7a:	3714      	adds	r7, #20
 8018c7c:	46bd      	mov	sp, r7
 8018c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c82:	4770      	bx	lr
 8018c84:	24019d08 	.word	0x24019d08

08018c88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8018c88:	b580      	push	{r7, lr}
 8018c8a:	b086      	sub	sp, #24
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	60f8      	str	r0, [r7, #12]
 8018c90:	60b9      	str	r1, [r7, #8]
 8018c92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8018c94:	68fb      	ldr	r3, [r7, #12]
 8018c96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8018c98:	f7fe fde6 	bl	8017868 <vPortEnterCritical>
 8018c9c:	697b      	ldr	r3, [r7, #20]
 8018c9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8018ca2:	b25b      	sxtb	r3, r3
 8018ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018ca8:	d103      	bne.n	8018cb2 <vQueueWaitForMessageRestricted+0x2a>
 8018caa:	697b      	ldr	r3, [r7, #20]
 8018cac:	2200      	movs	r2, #0
 8018cae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8018cb2:	697b      	ldr	r3, [r7, #20]
 8018cb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8018cb8:	b25b      	sxtb	r3, r3
 8018cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018cbe:	d103      	bne.n	8018cc8 <vQueueWaitForMessageRestricted+0x40>
 8018cc0:	697b      	ldr	r3, [r7, #20]
 8018cc2:	2200      	movs	r2, #0
 8018cc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8018cc8:	f7fe fe00 	bl	80178cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8018ccc:	697b      	ldr	r3, [r7, #20]
 8018cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018cd0:	2b00      	cmp	r3, #0
 8018cd2:	d106      	bne.n	8018ce2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8018cd4:	697b      	ldr	r3, [r7, #20]
 8018cd6:	3324      	adds	r3, #36	@ 0x24
 8018cd8:	687a      	ldr	r2, [r7, #4]
 8018cda:	68b9      	ldr	r1, [r7, #8]
 8018cdc:	4618      	mov	r0, r3
 8018cde:	f000 fdf7 	bl	80198d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8018ce2:	6978      	ldr	r0, [r7, #20]
 8018ce4:	f7ff fefc 	bl	8018ae0 <prvUnlockQueue>
	}
 8018ce8:	bf00      	nop
 8018cea:	3718      	adds	r7, #24
 8018cec:	46bd      	mov	sp, r7
 8018cee:	bd80      	pop	{r7, pc}

08018cf0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8018cf0:	b580      	push	{r7, lr}
 8018cf2:	b08e      	sub	sp, #56	@ 0x38
 8018cf4:	af04      	add	r7, sp, #16
 8018cf6:	60f8      	str	r0, [r7, #12]
 8018cf8:	60b9      	str	r1, [r7, #8]
 8018cfa:	607a      	str	r2, [r7, #4]
 8018cfc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8018cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d00:	2b00      	cmp	r3, #0
 8018d02:	d10b      	bne.n	8018d1c <xTaskCreateStatic+0x2c>
	__asm volatile
 8018d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d08:	f383 8811 	msr	BASEPRI, r3
 8018d0c:	f3bf 8f6f 	isb	sy
 8018d10:	f3bf 8f4f 	dsb	sy
 8018d14:	623b      	str	r3, [r7, #32]
}
 8018d16:	bf00      	nop
 8018d18:	bf00      	nop
 8018d1a:	e7fd      	b.n	8018d18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8018d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018d1e:	2b00      	cmp	r3, #0
 8018d20:	d10b      	bne.n	8018d3a <xTaskCreateStatic+0x4a>
	__asm volatile
 8018d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d26:	f383 8811 	msr	BASEPRI, r3
 8018d2a:	f3bf 8f6f 	isb	sy
 8018d2e:	f3bf 8f4f 	dsb	sy
 8018d32:	61fb      	str	r3, [r7, #28]
}
 8018d34:	bf00      	nop
 8018d36:	bf00      	nop
 8018d38:	e7fd      	b.n	8018d36 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8018d3a:	23a8      	movs	r3, #168	@ 0xa8
 8018d3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8018d3e:	693b      	ldr	r3, [r7, #16]
 8018d40:	2ba8      	cmp	r3, #168	@ 0xa8
 8018d42:	d00b      	beq.n	8018d5c <xTaskCreateStatic+0x6c>
	__asm volatile
 8018d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d48:	f383 8811 	msr	BASEPRI, r3
 8018d4c:	f3bf 8f6f 	isb	sy
 8018d50:	f3bf 8f4f 	dsb	sy
 8018d54:	61bb      	str	r3, [r7, #24]
}
 8018d56:	bf00      	nop
 8018d58:	bf00      	nop
 8018d5a:	e7fd      	b.n	8018d58 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8018d5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8018d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d01e      	beq.n	8018da2 <xTaskCreateStatic+0xb2>
 8018d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d01b      	beq.n	8018da2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8018d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018d6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8018d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018d72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8018d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d76:	2202      	movs	r2, #2
 8018d78:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	9303      	str	r3, [sp, #12]
 8018d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d82:	9302      	str	r3, [sp, #8]
 8018d84:	f107 0314 	add.w	r3, r7, #20
 8018d88:	9301      	str	r3, [sp, #4]
 8018d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018d8c:	9300      	str	r3, [sp, #0]
 8018d8e:	683b      	ldr	r3, [r7, #0]
 8018d90:	687a      	ldr	r2, [r7, #4]
 8018d92:	68b9      	ldr	r1, [r7, #8]
 8018d94:	68f8      	ldr	r0, [r7, #12]
 8018d96:	f000 f851 	bl	8018e3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8018d9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018d9c:	f000 f8f6 	bl	8018f8c <prvAddNewTaskToReadyList>
 8018da0:	e001      	b.n	8018da6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8018da2:	2300      	movs	r3, #0
 8018da4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8018da6:	697b      	ldr	r3, [r7, #20]
	}
 8018da8:	4618      	mov	r0, r3
 8018daa:	3728      	adds	r7, #40	@ 0x28
 8018dac:	46bd      	mov	sp, r7
 8018dae:	bd80      	pop	{r7, pc}

08018db0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8018db0:	b580      	push	{r7, lr}
 8018db2:	b08c      	sub	sp, #48	@ 0x30
 8018db4:	af04      	add	r7, sp, #16
 8018db6:	60f8      	str	r0, [r7, #12]
 8018db8:	60b9      	str	r1, [r7, #8]
 8018dba:	603b      	str	r3, [r7, #0]
 8018dbc:	4613      	mov	r3, r2
 8018dbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8018dc0:	88fb      	ldrh	r3, [r7, #6]
 8018dc2:	009b      	lsls	r3, r3, #2
 8018dc4:	4618      	mov	r0, r3
 8018dc6:	f7fe f97d 	bl	80170c4 <pvPortMalloc>
 8018dca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8018dcc:	697b      	ldr	r3, [r7, #20]
 8018dce:	2b00      	cmp	r3, #0
 8018dd0:	d00e      	beq.n	8018df0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8018dd2:	20a8      	movs	r0, #168	@ 0xa8
 8018dd4:	f7fe f976 	bl	80170c4 <pvPortMalloc>
 8018dd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8018dda:	69fb      	ldr	r3, [r7, #28]
 8018ddc:	2b00      	cmp	r3, #0
 8018dde:	d003      	beq.n	8018de8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8018de0:	69fb      	ldr	r3, [r7, #28]
 8018de2:	697a      	ldr	r2, [r7, #20]
 8018de4:	631a      	str	r2, [r3, #48]	@ 0x30
 8018de6:	e005      	b.n	8018df4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8018de8:	6978      	ldr	r0, [r7, #20]
 8018dea:	f7fe fa39 	bl	8017260 <vPortFree>
 8018dee:	e001      	b.n	8018df4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8018df0:	2300      	movs	r3, #0
 8018df2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8018df4:	69fb      	ldr	r3, [r7, #28]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d017      	beq.n	8018e2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8018dfa:	69fb      	ldr	r3, [r7, #28]
 8018dfc:	2200      	movs	r2, #0
 8018dfe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8018e02:	88fa      	ldrh	r2, [r7, #6]
 8018e04:	2300      	movs	r3, #0
 8018e06:	9303      	str	r3, [sp, #12]
 8018e08:	69fb      	ldr	r3, [r7, #28]
 8018e0a:	9302      	str	r3, [sp, #8]
 8018e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018e0e:	9301      	str	r3, [sp, #4]
 8018e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e12:	9300      	str	r3, [sp, #0]
 8018e14:	683b      	ldr	r3, [r7, #0]
 8018e16:	68b9      	ldr	r1, [r7, #8]
 8018e18:	68f8      	ldr	r0, [r7, #12]
 8018e1a:	f000 f80f 	bl	8018e3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8018e1e:	69f8      	ldr	r0, [r7, #28]
 8018e20:	f000 f8b4 	bl	8018f8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8018e24:	2301      	movs	r3, #1
 8018e26:	61bb      	str	r3, [r7, #24]
 8018e28:	e002      	b.n	8018e30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8018e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8018e2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8018e30:	69bb      	ldr	r3, [r7, #24]
	}
 8018e32:	4618      	mov	r0, r3
 8018e34:	3720      	adds	r7, #32
 8018e36:	46bd      	mov	sp, r7
 8018e38:	bd80      	pop	{r7, pc}
	...

08018e3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b088      	sub	sp, #32
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	60f8      	str	r0, [r7, #12]
 8018e44:	60b9      	str	r1, [r7, #8]
 8018e46:	607a      	str	r2, [r7, #4]
 8018e48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8018e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e4c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8018e4e:	687b      	ldr	r3, [r7, #4]
 8018e50:	009b      	lsls	r3, r3, #2
 8018e52:	461a      	mov	r2, r3
 8018e54:	21a5      	movs	r1, #165	@ 0xa5
 8018e56:	f00b f917 	bl	8024088 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8018e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8018e5e:	6879      	ldr	r1, [r7, #4]
 8018e60:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8018e64:	440b      	add	r3, r1
 8018e66:	009b      	lsls	r3, r3, #2
 8018e68:	4413      	add	r3, r2
 8018e6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8018e6c:	69bb      	ldr	r3, [r7, #24]
 8018e6e:	f023 0307 	bic.w	r3, r3, #7
 8018e72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8018e74:	69bb      	ldr	r3, [r7, #24]
 8018e76:	f003 0307 	and.w	r3, r3, #7
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d00b      	beq.n	8018e96 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8018e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018e82:	f383 8811 	msr	BASEPRI, r3
 8018e86:	f3bf 8f6f 	isb	sy
 8018e8a:	f3bf 8f4f 	dsb	sy
 8018e8e:	617b      	str	r3, [r7, #20]
}
 8018e90:	bf00      	nop
 8018e92:	bf00      	nop
 8018e94:	e7fd      	b.n	8018e92 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8018e96:	68bb      	ldr	r3, [r7, #8]
 8018e98:	2b00      	cmp	r3, #0
 8018e9a:	d01f      	beq.n	8018edc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8018e9c:	2300      	movs	r3, #0
 8018e9e:	61fb      	str	r3, [r7, #28]
 8018ea0:	e012      	b.n	8018ec8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8018ea2:	68ba      	ldr	r2, [r7, #8]
 8018ea4:	69fb      	ldr	r3, [r7, #28]
 8018ea6:	4413      	add	r3, r2
 8018ea8:	7819      	ldrb	r1, [r3, #0]
 8018eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018eac:	69fb      	ldr	r3, [r7, #28]
 8018eae:	4413      	add	r3, r2
 8018eb0:	3334      	adds	r3, #52	@ 0x34
 8018eb2:	460a      	mov	r2, r1
 8018eb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8018eb6:	68ba      	ldr	r2, [r7, #8]
 8018eb8:	69fb      	ldr	r3, [r7, #28]
 8018eba:	4413      	add	r3, r2
 8018ebc:	781b      	ldrb	r3, [r3, #0]
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	d006      	beq.n	8018ed0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8018ec2:	69fb      	ldr	r3, [r7, #28]
 8018ec4:	3301      	adds	r3, #1
 8018ec6:	61fb      	str	r3, [r7, #28]
 8018ec8:	69fb      	ldr	r3, [r7, #28]
 8018eca:	2b0f      	cmp	r3, #15
 8018ecc:	d9e9      	bls.n	8018ea2 <prvInitialiseNewTask+0x66>
 8018ece:	e000      	b.n	8018ed2 <prvInitialiseNewTask+0x96>
			{
				break;
 8018ed0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8018ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018ed4:	2200      	movs	r2, #0
 8018ed6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8018eda:	e003      	b.n	8018ee4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8018edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018ede:	2200      	movs	r2, #0
 8018ee0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8018ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ee6:	2b37      	cmp	r3, #55	@ 0x37
 8018ee8:	d901      	bls.n	8018eee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8018eea:	2337      	movs	r3, #55	@ 0x37
 8018eec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8018eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018ef0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018ef2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8018ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018ef6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018ef8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8018efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018efc:	2200      	movs	r2, #0
 8018efe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8018f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f02:	3304      	adds	r3, #4
 8018f04:	4618      	mov	r0, r3
 8018f06:	f7fe faeb 	bl	80174e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8018f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f0c:	3318      	adds	r3, #24
 8018f0e:	4618      	mov	r0, r3
 8018f10:	f7fe fae6 	bl	80174e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8018f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018f18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8018f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8018f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018f28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8018f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f2c:	2200      	movs	r2, #0
 8018f2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8018f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f34:	2200      	movs	r2, #0
 8018f36:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8018f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f3c:	3354      	adds	r3, #84	@ 0x54
 8018f3e:	224c      	movs	r2, #76	@ 0x4c
 8018f40:	2100      	movs	r1, #0
 8018f42:	4618      	mov	r0, r3
 8018f44:	f00b f8a0 	bl	8024088 <memset>
 8018f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8018f80 <prvInitialiseNewTask+0x144>)
 8018f4c:	659a      	str	r2, [r3, #88]	@ 0x58
 8018f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f50:	4a0c      	ldr	r2, [pc, #48]	@ (8018f84 <prvInitialiseNewTask+0x148>)
 8018f52:	65da      	str	r2, [r3, #92]	@ 0x5c
 8018f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f56:	4a0c      	ldr	r2, [pc, #48]	@ (8018f88 <prvInitialiseNewTask+0x14c>)
 8018f58:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8018f5a:	683a      	ldr	r2, [r7, #0]
 8018f5c:	68f9      	ldr	r1, [r7, #12]
 8018f5e:	69b8      	ldr	r0, [r7, #24]
 8018f60:	f7fe fb52 	bl	8017608 <pxPortInitialiseStack>
 8018f64:	4602      	mov	r2, r0
 8018f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018f68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8018f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f6c:	2b00      	cmp	r3, #0
 8018f6e:	d002      	beq.n	8018f76 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8018f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018f74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018f76:	bf00      	nop
 8018f78:	3720      	adds	r7, #32
 8018f7a:	46bd      	mov	sp, r7
 8018f7c:	bd80      	pop	{r7, pc}
 8018f7e:	bf00      	nop
 8018f80:	2401d0b0 	.word	0x2401d0b0
 8018f84:	2401d118 	.word	0x2401d118
 8018f88:	2401d180 	.word	0x2401d180

08018f8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b082      	sub	sp, #8
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8018f94:	f7fe fc68 	bl	8017868 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8018f98:	4b2d      	ldr	r3, [pc, #180]	@ (8019050 <prvAddNewTaskToReadyList+0xc4>)
 8018f9a:	681b      	ldr	r3, [r3, #0]
 8018f9c:	3301      	adds	r3, #1
 8018f9e:	4a2c      	ldr	r2, [pc, #176]	@ (8019050 <prvAddNewTaskToReadyList+0xc4>)
 8018fa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8018fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8019054 <prvAddNewTaskToReadyList+0xc8>)
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d109      	bne.n	8018fbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8018faa:	4a2a      	ldr	r2, [pc, #168]	@ (8019054 <prvAddNewTaskToReadyList+0xc8>)
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8018fb0:	4b27      	ldr	r3, [pc, #156]	@ (8019050 <prvAddNewTaskToReadyList+0xc4>)
 8018fb2:	681b      	ldr	r3, [r3, #0]
 8018fb4:	2b01      	cmp	r3, #1
 8018fb6:	d110      	bne.n	8018fda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8018fb8:	f000 fdb8 	bl	8019b2c <prvInitialiseTaskLists>
 8018fbc:	e00d      	b.n	8018fda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8018fbe:	4b26      	ldr	r3, [pc, #152]	@ (8019058 <prvAddNewTaskToReadyList+0xcc>)
 8018fc0:	681b      	ldr	r3, [r3, #0]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d109      	bne.n	8018fda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8018fc6:	4b23      	ldr	r3, [pc, #140]	@ (8019054 <prvAddNewTaskToReadyList+0xc8>)
 8018fc8:	681b      	ldr	r3, [r3, #0]
 8018fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018fd0:	429a      	cmp	r2, r3
 8018fd2:	d802      	bhi.n	8018fda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8018fd4:	4a1f      	ldr	r2, [pc, #124]	@ (8019054 <prvAddNewTaskToReadyList+0xc8>)
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8018fda:	4b20      	ldr	r3, [pc, #128]	@ (801905c <prvAddNewTaskToReadyList+0xd0>)
 8018fdc:	681b      	ldr	r3, [r3, #0]
 8018fde:	3301      	adds	r3, #1
 8018fe0:	4a1e      	ldr	r2, [pc, #120]	@ (801905c <prvAddNewTaskToReadyList+0xd0>)
 8018fe2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8018fe4:	4b1d      	ldr	r3, [pc, #116]	@ (801905c <prvAddNewTaskToReadyList+0xd0>)
 8018fe6:	681a      	ldr	r2, [r3, #0]
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8018fec:	687b      	ldr	r3, [r7, #4]
 8018fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8019060 <prvAddNewTaskToReadyList+0xd4>)
 8018ff2:	681b      	ldr	r3, [r3, #0]
 8018ff4:	429a      	cmp	r2, r3
 8018ff6:	d903      	bls.n	8019000 <prvAddNewTaskToReadyList+0x74>
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018ffc:	4a18      	ldr	r2, [pc, #96]	@ (8019060 <prvAddNewTaskToReadyList+0xd4>)
 8018ffe:	6013      	str	r3, [r2, #0]
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019004:	4613      	mov	r3, r2
 8019006:	009b      	lsls	r3, r3, #2
 8019008:	4413      	add	r3, r2
 801900a:	009b      	lsls	r3, r3, #2
 801900c:	4a15      	ldr	r2, [pc, #84]	@ (8019064 <prvAddNewTaskToReadyList+0xd8>)
 801900e:	441a      	add	r2, r3
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	3304      	adds	r3, #4
 8019014:	4619      	mov	r1, r3
 8019016:	4610      	mov	r0, r2
 8019018:	f7fe fa6f 	bl	80174fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801901c:	f7fe fc56 	bl	80178cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8019020:	4b0d      	ldr	r3, [pc, #52]	@ (8019058 <prvAddNewTaskToReadyList+0xcc>)
 8019022:	681b      	ldr	r3, [r3, #0]
 8019024:	2b00      	cmp	r3, #0
 8019026:	d00e      	beq.n	8019046 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8019028:	4b0a      	ldr	r3, [pc, #40]	@ (8019054 <prvAddNewTaskToReadyList+0xc8>)
 801902a:	681b      	ldr	r3, [r3, #0]
 801902c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019032:	429a      	cmp	r2, r3
 8019034:	d207      	bcs.n	8019046 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8019036:	4b0c      	ldr	r3, [pc, #48]	@ (8019068 <prvAddNewTaskToReadyList+0xdc>)
 8019038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801903c:	601a      	str	r2, [r3, #0]
 801903e:	f3bf 8f4f 	dsb	sy
 8019042:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019046:	bf00      	nop
 8019048:	3708      	adds	r7, #8
 801904a:	46bd      	mov	sp, r7
 801904c:	bd80      	pop	{r7, pc}
 801904e:	bf00      	nop
 8019050:	2401a21c 	.word	0x2401a21c
 8019054:	24019d48 	.word	0x24019d48
 8019058:	2401a228 	.word	0x2401a228
 801905c:	2401a238 	.word	0x2401a238
 8019060:	2401a224 	.word	0x2401a224
 8019064:	24019d4c 	.word	0x24019d4c
 8019068:	e000ed04 	.word	0xe000ed04

0801906c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801906c:	b580      	push	{r7, lr}
 801906e:	b08a      	sub	sp, #40	@ 0x28
 8019070:	af00      	add	r7, sp, #0
 8019072:	6078      	str	r0, [r7, #4]
 8019074:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8019076:	2300      	movs	r3, #0
 8019078:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	2b00      	cmp	r3, #0
 801907e:	d10b      	bne.n	8019098 <vTaskDelayUntil+0x2c>
	__asm volatile
 8019080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019084:	f383 8811 	msr	BASEPRI, r3
 8019088:	f3bf 8f6f 	isb	sy
 801908c:	f3bf 8f4f 	dsb	sy
 8019090:	617b      	str	r3, [r7, #20]
}
 8019092:	bf00      	nop
 8019094:	bf00      	nop
 8019096:	e7fd      	b.n	8019094 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8019098:	683b      	ldr	r3, [r7, #0]
 801909a:	2b00      	cmp	r3, #0
 801909c:	d10b      	bne.n	80190b6 <vTaskDelayUntil+0x4a>
	__asm volatile
 801909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190a2:	f383 8811 	msr	BASEPRI, r3
 80190a6:	f3bf 8f6f 	isb	sy
 80190aa:	f3bf 8f4f 	dsb	sy
 80190ae:	613b      	str	r3, [r7, #16]
}
 80190b0:	bf00      	nop
 80190b2:	bf00      	nop
 80190b4:	e7fd      	b.n	80190b2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80190b6:	4b2a      	ldr	r3, [pc, #168]	@ (8019160 <vTaskDelayUntil+0xf4>)
 80190b8:	681b      	ldr	r3, [r3, #0]
 80190ba:	2b00      	cmp	r3, #0
 80190bc:	d00b      	beq.n	80190d6 <vTaskDelayUntil+0x6a>
	__asm volatile
 80190be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190c2:	f383 8811 	msr	BASEPRI, r3
 80190c6:	f3bf 8f6f 	isb	sy
 80190ca:	f3bf 8f4f 	dsb	sy
 80190ce:	60fb      	str	r3, [r7, #12]
}
 80190d0:	bf00      	nop
 80190d2:	bf00      	nop
 80190d4:	e7fd      	b.n	80190d2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80190d6:	f000 f8ef 	bl	80192b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80190da:	4b22      	ldr	r3, [pc, #136]	@ (8019164 <vTaskDelayUntil+0xf8>)
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	681b      	ldr	r3, [r3, #0]
 80190e4:	683a      	ldr	r2, [r7, #0]
 80190e6:	4413      	add	r3, r2
 80190e8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80190ea:	687b      	ldr	r3, [r7, #4]
 80190ec:	681b      	ldr	r3, [r3, #0]
 80190ee:	6a3a      	ldr	r2, [r7, #32]
 80190f0:	429a      	cmp	r2, r3
 80190f2:	d20b      	bcs.n	801910c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	681b      	ldr	r3, [r3, #0]
 80190f8:	69fa      	ldr	r2, [r7, #28]
 80190fa:	429a      	cmp	r2, r3
 80190fc:	d211      	bcs.n	8019122 <vTaskDelayUntil+0xb6>
 80190fe:	69fa      	ldr	r2, [r7, #28]
 8019100:	6a3b      	ldr	r3, [r7, #32]
 8019102:	429a      	cmp	r2, r3
 8019104:	d90d      	bls.n	8019122 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8019106:	2301      	movs	r3, #1
 8019108:	627b      	str	r3, [r7, #36]	@ 0x24
 801910a:	e00a      	b.n	8019122 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	681b      	ldr	r3, [r3, #0]
 8019110:	69fa      	ldr	r2, [r7, #28]
 8019112:	429a      	cmp	r2, r3
 8019114:	d303      	bcc.n	801911e <vTaskDelayUntil+0xb2>
 8019116:	69fa      	ldr	r2, [r7, #28]
 8019118:	6a3b      	ldr	r3, [r7, #32]
 801911a:	429a      	cmp	r2, r3
 801911c:	d901      	bls.n	8019122 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801911e:	2301      	movs	r3, #1
 8019120:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	69fa      	ldr	r2, [r7, #28]
 8019126:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8019128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801912a:	2b00      	cmp	r3, #0
 801912c:	d006      	beq.n	801913c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801912e:	69fa      	ldr	r2, [r7, #28]
 8019130:	6a3b      	ldr	r3, [r7, #32]
 8019132:	1ad3      	subs	r3, r2, r3
 8019134:	2100      	movs	r1, #0
 8019136:	4618      	mov	r0, r3
 8019138:	f001 f83c 	bl	801a1b4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801913c:	f000 f8ca 	bl	80192d4 <xTaskResumeAll>
 8019140:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8019142:	69bb      	ldr	r3, [r7, #24]
 8019144:	2b00      	cmp	r3, #0
 8019146:	d107      	bne.n	8019158 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8019148:	4b07      	ldr	r3, [pc, #28]	@ (8019168 <vTaskDelayUntil+0xfc>)
 801914a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801914e:	601a      	str	r2, [r3, #0]
 8019150:	f3bf 8f4f 	dsb	sy
 8019154:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8019158:	bf00      	nop
 801915a:	3728      	adds	r7, #40	@ 0x28
 801915c:	46bd      	mov	sp, r7
 801915e:	bd80      	pop	{r7, pc}
 8019160:	2401a244 	.word	0x2401a244
 8019164:	2401a220 	.word	0x2401a220
 8019168:	e000ed04 	.word	0xe000ed04

0801916c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801916c:	b580      	push	{r7, lr}
 801916e:	b084      	sub	sp, #16
 8019170:	af00      	add	r7, sp, #0
 8019172:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8019174:	2300      	movs	r3, #0
 8019176:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	2b00      	cmp	r3, #0
 801917c:	d018      	beq.n	80191b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801917e:	4b14      	ldr	r3, [pc, #80]	@ (80191d0 <vTaskDelay+0x64>)
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	2b00      	cmp	r3, #0
 8019184:	d00b      	beq.n	801919e <vTaskDelay+0x32>
	__asm volatile
 8019186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801918a:	f383 8811 	msr	BASEPRI, r3
 801918e:	f3bf 8f6f 	isb	sy
 8019192:	f3bf 8f4f 	dsb	sy
 8019196:	60bb      	str	r3, [r7, #8]
}
 8019198:	bf00      	nop
 801919a:	bf00      	nop
 801919c:	e7fd      	b.n	801919a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801919e:	f000 f88b 	bl	80192b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80191a2:	2100      	movs	r1, #0
 80191a4:	6878      	ldr	r0, [r7, #4]
 80191a6:	f001 f805 	bl	801a1b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80191aa:	f000 f893 	bl	80192d4 <xTaskResumeAll>
 80191ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80191b0:	68fb      	ldr	r3, [r7, #12]
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d107      	bne.n	80191c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80191b6:	4b07      	ldr	r3, [pc, #28]	@ (80191d4 <vTaskDelay+0x68>)
 80191b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80191bc:	601a      	str	r2, [r3, #0]
 80191be:	f3bf 8f4f 	dsb	sy
 80191c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80191c6:	bf00      	nop
 80191c8:	3710      	adds	r7, #16
 80191ca:	46bd      	mov	sp, r7
 80191cc:	bd80      	pop	{r7, pc}
 80191ce:	bf00      	nop
 80191d0:	2401a244 	.word	0x2401a244
 80191d4:	e000ed04 	.word	0xe000ed04

080191d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b08a      	sub	sp, #40	@ 0x28
 80191dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80191de:	2300      	movs	r3, #0
 80191e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80191e2:	2300      	movs	r3, #0
 80191e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80191e6:	463a      	mov	r2, r7
 80191e8:	1d39      	adds	r1, r7, #4
 80191ea:	f107 0308 	add.w	r3, r7, #8
 80191ee:	4618      	mov	r0, r3
 80191f0:	f7fd ff34 	bl	801705c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80191f4:	6839      	ldr	r1, [r7, #0]
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	68ba      	ldr	r2, [r7, #8]
 80191fa:	9202      	str	r2, [sp, #8]
 80191fc:	9301      	str	r3, [sp, #4]
 80191fe:	2300      	movs	r3, #0
 8019200:	9300      	str	r3, [sp, #0]
 8019202:	2300      	movs	r3, #0
 8019204:	460a      	mov	r2, r1
 8019206:	4924      	ldr	r1, [pc, #144]	@ (8019298 <vTaskStartScheduler+0xc0>)
 8019208:	4824      	ldr	r0, [pc, #144]	@ (801929c <vTaskStartScheduler+0xc4>)
 801920a:	f7ff fd71 	bl	8018cf0 <xTaskCreateStatic>
 801920e:	4603      	mov	r3, r0
 8019210:	4a23      	ldr	r2, [pc, #140]	@ (80192a0 <vTaskStartScheduler+0xc8>)
 8019212:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8019214:	4b22      	ldr	r3, [pc, #136]	@ (80192a0 <vTaskStartScheduler+0xc8>)
 8019216:	681b      	ldr	r3, [r3, #0]
 8019218:	2b00      	cmp	r3, #0
 801921a:	d002      	beq.n	8019222 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801921c:	2301      	movs	r3, #1
 801921e:	617b      	str	r3, [r7, #20]
 8019220:	e001      	b.n	8019226 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8019222:	2300      	movs	r3, #0
 8019224:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8019226:	697b      	ldr	r3, [r7, #20]
 8019228:	2b01      	cmp	r3, #1
 801922a:	d102      	bne.n	8019232 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801922c:	f001 f816 	bl	801a25c <xTimerCreateTimerTask>
 8019230:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8019232:	697b      	ldr	r3, [r7, #20]
 8019234:	2b01      	cmp	r3, #1
 8019236:	d11b      	bne.n	8019270 <vTaskStartScheduler+0x98>
	__asm volatile
 8019238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801923c:	f383 8811 	msr	BASEPRI, r3
 8019240:	f3bf 8f6f 	isb	sy
 8019244:	f3bf 8f4f 	dsb	sy
 8019248:	613b      	str	r3, [r7, #16]
}
 801924a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801924c:	4b15      	ldr	r3, [pc, #84]	@ (80192a4 <vTaskStartScheduler+0xcc>)
 801924e:	681b      	ldr	r3, [r3, #0]
 8019250:	3354      	adds	r3, #84	@ 0x54
 8019252:	4a15      	ldr	r2, [pc, #84]	@ (80192a8 <vTaskStartScheduler+0xd0>)
 8019254:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8019256:	4b15      	ldr	r3, [pc, #84]	@ (80192ac <vTaskStartScheduler+0xd4>)
 8019258:	f04f 32ff 	mov.w	r2, #4294967295
 801925c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801925e:	4b14      	ldr	r3, [pc, #80]	@ (80192b0 <vTaskStartScheduler+0xd8>)
 8019260:	2201      	movs	r2, #1
 8019262:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8019264:	4b13      	ldr	r3, [pc, #76]	@ (80192b4 <vTaskStartScheduler+0xdc>)
 8019266:	2200      	movs	r2, #0
 8019268:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801926a:	f7fe fa59 	bl	8017720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801926e:	e00f      	b.n	8019290 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8019270:	697b      	ldr	r3, [r7, #20]
 8019272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019276:	d10b      	bne.n	8019290 <vTaskStartScheduler+0xb8>
	__asm volatile
 8019278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801927c:	f383 8811 	msr	BASEPRI, r3
 8019280:	f3bf 8f6f 	isb	sy
 8019284:	f3bf 8f4f 	dsb	sy
 8019288:	60fb      	str	r3, [r7, #12]
}
 801928a:	bf00      	nop
 801928c:	bf00      	nop
 801928e:	e7fd      	b.n	801928c <vTaskStartScheduler+0xb4>
}
 8019290:	bf00      	nop
 8019292:	3718      	adds	r7, #24
 8019294:	46bd      	mov	sp, r7
 8019296:	bd80      	pop	{r7, pc}
 8019298:	08027f60 	.word	0x08027f60
 801929c:	08019afd 	.word	0x08019afd
 80192a0:	2401a240 	.word	0x2401a240
 80192a4:	24019d48 	.word	0x24019d48
 80192a8:	24000244 	.word	0x24000244
 80192ac:	2401a23c 	.word	0x2401a23c
 80192b0:	2401a228 	.word	0x2401a228
 80192b4:	2401a220 	.word	0x2401a220

080192b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80192b8:	b480      	push	{r7}
 80192ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80192bc:	4b04      	ldr	r3, [pc, #16]	@ (80192d0 <vTaskSuspendAll+0x18>)
 80192be:	681b      	ldr	r3, [r3, #0]
 80192c0:	3301      	adds	r3, #1
 80192c2:	4a03      	ldr	r2, [pc, #12]	@ (80192d0 <vTaskSuspendAll+0x18>)
 80192c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80192c6:	bf00      	nop
 80192c8:	46bd      	mov	sp, r7
 80192ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192ce:	4770      	bx	lr
 80192d0:	2401a244 	.word	0x2401a244

080192d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80192d4:	b580      	push	{r7, lr}
 80192d6:	b084      	sub	sp, #16
 80192d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80192da:	2300      	movs	r3, #0
 80192dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80192de:	2300      	movs	r3, #0
 80192e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80192e2:	4b42      	ldr	r3, [pc, #264]	@ (80193ec <xTaskResumeAll+0x118>)
 80192e4:	681b      	ldr	r3, [r3, #0]
 80192e6:	2b00      	cmp	r3, #0
 80192e8:	d10b      	bne.n	8019302 <xTaskResumeAll+0x2e>
	__asm volatile
 80192ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80192ee:	f383 8811 	msr	BASEPRI, r3
 80192f2:	f3bf 8f6f 	isb	sy
 80192f6:	f3bf 8f4f 	dsb	sy
 80192fa:	603b      	str	r3, [r7, #0]
}
 80192fc:	bf00      	nop
 80192fe:	bf00      	nop
 8019300:	e7fd      	b.n	80192fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8019302:	f7fe fab1 	bl	8017868 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8019306:	4b39      	ldr	r3, [pc, #228]	@ (80193ec <xTaskResumeAll+0x118>)
 8019308:	681b      	ldr	r3, [r3, #0]
 801930a:	3b01      	subs	r3, #1
 801930c:	4a37      	ldr	r2, [pc, #220]	@ (80193ec <xTaskResumeAll+0x118>)
 801930e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019310:	4b36      	ldr	r3, [pc, #216]	@ (80193ec <xTaskResumeAll+0x118>)
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	2b00      	cmp	r3, #0
 8019316:	d162      	bne.n	80193de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8019318:	4b35      	ldr	r3, [pc, #212]	@ (80193f0 <xTaskResumeAll+0x11c>)
 801931a:	681b      	ldr	r3, [r3, #0]
 801931c:	2b00      	cmp	r3, #0
 801931e:	d05e      	beq.n	80193de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8019320:	e02f      	b.n	8019382 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019322:	4b34      	ldr	r3, [pc, #208]	@ (80193f4 <xTaskResumeAll+0x120>)
 8019324:	68db      	ldr	r3, [r3, #12]
 8019326:	68db      	ldr	r3, [r3, #12]
 8019328:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801932a:	68fb      	ldr	r3, [r7, #12]
 801932c:	3318      	adds	r3, #24
 801932e:	4618      	mov	r0, r3
 8019330:	f7fe f940 	bl	80175b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	3304      	adds	r3, #4
 8019338:	4618      	mov	r0, r3
 801933a:	f7fe f93b 	bl	80175b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801933e:	68fb      	ldr	r3, [r7, #12]
 8019340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019342:	4b2d      	ldr	r3, [pc, #180]	@ (80193f8 <xTaskResumeAll+0x124>)
 8019344:	681b      	ldr	r3, [r3, #0]
 8019346:	429a      	cmp	r2, r3
 8019348:	d903      	bls.n	8019352 <xTaskResumeAll+0x7e>
 801934a:	68fb      	ldr	r3, [r7, #12]
 801934c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801934e:	4a2a      	ldr	r2, [pc, #168]	@ (80193f8 <xTaskResumeAll+0x124>)
 8019350:	6013      	str	r3, [r2, #0]
 8019352:	68fb      	ldr	r3, [r7, #12]
 8019354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019356:	4613      	mov	r3, r2
 8019358:	009b      	lsls	r3, r3, #2
 801935a:	4413      	add	r3, r2
 801935c:	009b      	lsls	r3, r3, #2
 801935e:	4a27      	ldr	r2, [pc, #156]	@ (80193fc <xTaskResumeAll+0x128>)
 8019360:	441a      	add	r2, r3
 8019362:	68fb      	ldr	r3, [r7, #12]
 8019364:	3304      	adds	r3, #4
 8019366:	4619      	mov	r1, r3
 8019368:	4610      	mov	r0, r2
 801936a:	f7fe f8c6 	bl	80174fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801936e:	68fb      	ldr	r3, [r7, #12]
 8019370:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019372:	4b23      	ldr	r3, [pc, #140]	@ (8019400 <xTaskResumeAll+0x12c>)
 8019374:	681b      	ldr	r3, [r3, #0]
 8019376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019378:	429a      	cmp	r2, r3
 801937a:	d302      	bcc.n	8019382 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801937c:	4b21      	ldr	r3, [pc, #132]	@ (8019404 <xTaskResumeAll+0x130>)
 801937e:	2201      	movs	r2, #1
 8019380:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8019382:	4b1c      	ldr	r3, [pc, #112]	@ (80193f4 <xTaskResumeAll+0x120>)
 8019384:	681b      	ldr	r3, [r3, #0]
 8019386:	2b00      	cmp	r3, #0
 8019388:	d1cb      	bne.n	8019322 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801938a:	68fb      	ldr	r3, [r7, #12]
 801938c:	2b00      	cmp	r3, #0
 801938e:	d001      	beq.n	8019394 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8019390:	f000 fc70 	bl	8019c74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8019394:	4b1c      	ldr	r3, [pc, #112]	@ (8019408 <xTaskResumeAll+0x134>)
 8019396:	681b      	ldr	r3, [r3, #0]
 8019398:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801939a:	687b      	ldr	r3, [r7, #4]
 801939c:	2b00      	cmp	r3, #0
 801939e:	d010      	beq.n	80193c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80193a0:	f000 f92c 	bl	80195fc <xTaskIncrementTick>
 80193a4:	4603      	mov	r3, r0
 80193a6:	2b00      	cmp	r3, #0
 80193a8:	d002      	beq.n	80193b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80193aa:	4b16      	ldr	r3, [pc, #88]	@ (8019404 <xTaskResumeAll+0x130>)
 80193ac:	2201      	movs	r2, #1
 80193ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80193b0:	687b      	ldr	r3, [r7, #4]
 80193b2:	3b01      	subs	r3, #1
 80193b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	d1f1      	bne.n	80193a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80193bc:	4b12      	ldr	r3, [pc, #72]	@ (8019408 <xTaskResumeAll+0x134>)
 80193be:	2200      	movs	r2, #0
 80193c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80193c2:	4b10      	ldr	r3, [pc, #64]	@ (8019404 <xTaskResumeAll+0x130>)
 80193c4:	681b      	ldr	r3, [r3, #0]
 80193c6:	2b00      	cmp	r3, #0
 80193c8:	d009      	beq.n	80193de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80193ca:	2301      	movs	r3, #1
 80193cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80193ce:	4b0f      	ldr	r3, [pc, #60]	@ (801940c <xTaskResumeAll+0x138>)
 80193d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80193d4:	601a      	str	r2, [r3, #0]
 80193d6:	f3bf 8f4f 	dsb	sy
 80193da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80193de:	f7fe fa75 	bl	80178cc <vPortExitCritical>

	return xAlreadyYielded;
 80193e2:	68bb      	ldr	r3, [r7, #8]
}
 80193e4:	4618      	mov	r0, r3
 80193e6:	3710      	adds	r7, #16
 80193e8:	46bd      	mov	sp, r7
 80193ea:	bd80      	pop	{r7, pc}
 80193ec:	2401a244 	.word	0x2401a244
 80193f0:	2401a21c 	.word	0x2401a21c
 80193f4:	2401a1dc 	.word	0x2401a1dc
 80193f8:	2401a224 	.word	0x2401a224
 80193fc:	24019d4c 	.word	0x24019d4c
 8019400:	24019d48 	.word	0x24019d48
 8019404:	2401a230 	.word	0x2401a230
 8019408:	2401a22c 	.word	0x2401a22c
 801940c:	e000ed04 	.word	0xe000ed04

08019410 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8019410:	b480      	push	{r7}
 8019412:	b083      	sub	sp, #12
 8019414:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8019416:	4b05      	ldr	r3, [pc, #20]	@ (801942c <xTaskGetTickCount+0x1c>)
 8019418:	681b      	ldr	r3, [r3, #0]
 801941a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801941c:	687b      	ldr	r3, [r7, #4]
}
 801941e:	4618      	mov	r0, r3
 8019420:	370c      	adds	r7, #12
 8019422:	46bd      	mov	sp, r7
 8019424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019428:	4770      	bx	lr
 801942a:	bf00      	nop
 801942c:	2401a220 	.word	0x2401a220

08019430 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8019430:	b580      	push	{r7, lr}
 8019432:	b082      	sub	sp, #8
 8019434:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8019436:	f7fe faf7 	bl	8017a28 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801943a:	2300      	movs	r3, #0
 801943c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801943e:	4b04      	ldr	r3, [pc, #16]	@ (8019450 <xTaskGetTickCountFromISR+0x20>)
 8019440:	681b      	ldr	r3, [r3, #0]
 8019442:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8019444:	683b      	ldr	r3, [r7, #0]
}
 8019446:	4618      	mov	r0, r3
 8019448:	3708      	adds	r7, #8
 801944a:	46bd      	mov	sp, r7
 801944c:	bd80      	pop	{r7, pc}
 801944e:	bf00      	nop
 8019450:	2401a220 	.word	0x2401a220

08019454 <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 8019454:	b480      	push	{r7}
 8019456:	b08b      	sub	sp, #44	@ 0x2c
 8019458:	af00      	add	r7, sp, #0
 801945a:	6078      	str	r0, [r7, #4]
 801945c:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 801945e:	2300      	movs	r3, #0
 8019460:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8019462:	687b      	ldr	r3, [r7, #4]
 8019464:	681b      	ldr	r3, [r3, #0]
 8019466:	2b00      	cmp	r3, #0
 8019468:	d05b      	beq.n	8019522 <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	61bb      	str	r3, [r7, #24]
 801946e:	69bb      	ldr	r3, [r7, #24]
 8019470:	685b      	ldr	r3, [r3, #4]
 8019472:	685a      	ldr	r2, [r3, #4]
 8019474:	69bb      	ldr	r3, [r7, #24]
 8019476:	605a      	str	r2, [r3, #4]
 8019478:	69bb      	ldr	r3, [r7, #24]
 801947a:	685a      	ldr	r2, [r3, #4]
 801947c:	69bb      	ldr	r3, [r7, #24]
 801947e:	3308      	adds	r3, #8
 8019480:	429a      	cmp	r2, r3
 8019482:	d104      	bne.n	801948e <prvSearchForNameWithinSingleList+0x3a>
 8019484:	69bb      	ldr	r3, [r7, #24]
 8019486:	685b      	ldr	r3, [r3, #4]
 8019488:	685a      	ldr	r2, [r3, #4]
 801948a:	69bb      	ldr	r3, [r7, #24]
 801948c:	605a      	str	r2, [r3, #4]
 801948e:	69bb      	ldr	r3, [r7, #24]
 8019490:	685b      	ldr	r3, [r3, #4]
 8019492:	68db      	ldr	r3, [r3, #12]
 8019494:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	613b      	str	r3, [r7, #16]
 801949a:	693b      	ldr	r3, [r7, #16]
 801949c:	685b      	ldr	r3, [r3, #4]
 801949e:	685a      	ldr	r2, [r3, #4]
 80194a0:	693b      	ldr	r3, [r7, #16]
 80194a2:	605a      	str	r2, [r3, #4]
 80194a4:	693b      	ldr	r3, [r7, #16]
 80194a6:	685a      	ldr	r2, [r3, #4]
 80194a8:	693b      	ldr	r3, [r7, #16]
 80194aa:	3308      	adds	r3, #8
 80194ac:	429a      	cmp	r2, r3
 80194ae:	d104      	bne.n	80194ba <prvSearchForNameWithinSingleList+0x66>
 80194b0:	693b      	ldr	r3, [r7, #16]
 80194b2:	685b      	ldr	r3, [r3, #4]
 80194b4:	685a      	ldr	r2, [r3, #4]
 80194b6:	693b      	ldr	r3, [r7, #16]
 80194b8:	605a      	str	r2, [r3, #4]
 80194ba:	693b      	ldr	r3, [r7, #16]
 80194bc:	685b      	ldr	r3, [r3, #4]
 80194be:	68db      	ldr	r3, [r3, #12]
 80194c0:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 80194c2:	2300      	movs	r3, #0
 80194c4:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80194c6:	2300      	movs	r3, #0
 80194c8:	623b      	str	r3, [r7, #32]
 80194ca:	e01c      	b.n	8019506 <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 80194cc:	68fa      	ldr	r2, [r7, #12]
 80194ce:	6a3b      	ldr	r3, [r7, #32]
 80194d0:	4413      	add	r3, r2
 80194d2:	3334      	adds	r3, #52	@ 0x34
 80194d4:	781b      	ldrb	r3, [r3, #0]
 80194d6:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 80194d8:	683a      	ldr	r2, [r7, #0]
 80194da:	6a3b      	ldr	r3, [r7, #32]
 80194dc:	4413      	add	r3, r2
 80194de:	781b      	ldrb	r3, [r3, #0]
 80194e0:	7afa      	ldrb	r2, [r7, #11]
 80194e2:	429a      	cmp	r2, r3
 80194e4:	d002      	beq.n	80194ec <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 80194e6:	2301      	movs	r3, #1
 80194e8:	61fb      	str	r3, [r7, #28]
 80194ea:	e006      	b.n	80194fa <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 80194ec:	7afb      	ldrb	r3, [r7, #11]
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	d103      	bne.n	80194fa <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 80194f2:	68fb      	ldr	r3, [r7, #12]
 80194f4:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 80194f6:	2301      	movs	r3, #1
 80194f8:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 80194fa:	69fb      	ldr	r3, [r7, #28]
 80194fc:	2b00      	cmp	r3, #0
 80194fe:	d106      	bne.n	801950e <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8019500:	6a3b      	ldr	r3, [r7, #32]
 8019502:	3301      	adds	r3, #1
 8019504:	623b      	str	r3, [r7, #32]
 8019506:	6a3b      	ldr	r3, [r7, #32]
 8019508:	2b0f      	cmp	r3, #15
 801950a:	d9df      	bls.n	80194cc <prvSearchForNameWithinSingleList+0x78>
 801950c:	e000      	b.n	8019510 <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 801950e:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 8019510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019512:	2b00      	cmp	r3, #0
 8019514:	d104      	bne.n	8019520 <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 8019516:	68fa      	ldr	r2, [r7, #12]
 8019518:	697b      	ldr	r3, [r7, #20]
 801951a:	429a      	cmp	r2, r3
 801951c:	d1bb      	bne.n	8019496 <prvSearchForNameWithinSingleList+0x42>
 801951e:	e000      	b.n	8019522 <prvSearchForNameWithinSingleList+0xce>
					break;
 8019520:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 8019522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8019524:	4618      	mov	r0, r3
 8019526:	372c      	adds	r7, #44	@ 0x2c
 8019528:	46bd      	mov	sp, r7
 801952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801952e:	4770      	bx	lr

08019530 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8019530:	b580      	push	{r7, lr}
 8019532:	b086      	sub	sp, #24
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 8019538:	2338      	movs	r3, #56	@ 0x38
 801953a:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 801953c:	6878      	ldr	r0, [r7, #4]
 801953e:	f7e6 ff2f 	bl	80003a0 <strlen>
 8019542:	4603      	mov	r3, r0
 8019544:	2b0f      	cmp	r3, #15
 8019546:	d90b      	bls.n	8019560 <xTaskGetHandle+0x30>
	__asm volatile
 8019548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801954c:	f383 8811 	msr	BASEPRI, r3
 8019550:	f3bf 8f6f 	isb	sy
 8019554:	f3bf 8f4f 	dsb	sy
 8019558:	60fb      	str	r3, [r7, #12]
}
 801955a:	bf00      	nop
 801955c:	bf00      	nop
 801955e:	e7fd      	b.n	801955c <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 8019560:	f7ff feaa 	bl	80192b8 <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 8019564:	697b      	ldr	r3, [r7, #20]
 8019566:	3b01      	subs	r3, #1
 8019568:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 801956a:	697a      	ldr	r2, [r7, #20]
 801956c:	4613      	mov	r3, r2
 801956e:	009b      	lsls	r3, r3, #2
 8019570:	4413      	add	r3, r2
 8019572:	009b      	lsls	r3, r3, #2
 8019574:	4a1c      	ldr	r2, [pc, #112]	@ (80195e8 <xTaskGetHandle+0xb8>)
 8019576:	4413      	add	r3, r2
 8019578:	6879      	ldr	r1, [r7, #4]
 801957a:	4618      	mov	r0, r3
 801957c:	f7ff ff6a 	bl	8019454 <prvSearchForNameWithinSingleList>
 8019580:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 8019582:	693b      	ldr	r3, [r7, #16]
 8019584:	2b00      	cmp	r3, #0
 8019586:	d103      	bne.n	8019590 <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019588:	697b      	ldr	r3, [r7, #20]
 801958a:	2b00      	cmp	r3, #0
 801958c:	d1ea      	bne.n	8019564 <xTaskGetHandle+0x34>
 801958e:	e000      	b.n	8019592 <xTaskGetHandle+0x62>
					break;
 8019590:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 8019592:	693b      	ldr	r3, [r7, #16]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d106      	bne.n	80195a6 <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 8019598:	4b14      	ldr	r3, [pc, #80]	@ (80195ec <xTaskGetHandle+0xbc>)
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	6879      	ldr	r1, [r7, #4]
 801959e:	4618      	mov	r0, r3
 80195a0:	f7ff ff58 	bl	8019454 <prvSearchForNameWithinSingleList>
 80195a4:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 80195a6:	693b      	ldr	r3, [r7, #16]
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d106      	bne.n	80195ba <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 80195ac:	4b10      	ldr	r3, [pc, #64]	@ (80195f0 <xTaskGetHandle+0xc0>)
 80195ae:	681b      	ldr	r3, [r3, #0]
 80195b0:	6879      	ldr	r1, [r7, #4]
 80195b2:	4618      	mov	r0, r3
 80195b4:	f7ff ff4e 	bl	8019454 <prvSearchForNameWithinSingleList>
 80195b8:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 80195ba:	693b      	ldr	r3, [r7, #16]
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d104      	bne.n	80195ca <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 80195c0:	6879      	ldr	r1, [r7, #4]
 80195c2:	480c      	ldr	r0, [pc, #48]	@ (80195f4 <xTaskGetHandle+0xc4>)
 80195c4:	f7ff ff46 	bl	8019454 <prvSearchForNameWithinSingleList>
 80195c8:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 80195ca:	693b      	ldr	r3, [r7, #16]
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	d104      	bne.n	80195da <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 80195d0:	6879      	ldr	r1, [r7, #4]
 80195d2:	4809      	ldr	r0, [pc, #36]	@ (80195f8 <xTaskGetHandle+0xc8>)
 80195d4:	f7ff ff3e 	bl	8019454 <prvSearchForNameWithinSingleList>
 80195d8:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 80195da:	f7ff fe7b 	bl	80192d4 <xTaskResumeAll>

		return pxTCB;
 80195de:	693b      	ldr	r3, [r7, #16]
	}
 80195e0:	4618      	mov	r0, r3
 80195e2:	3718      	adds	r7, #24
 80195e4:	46bd      	mov	sp, r7
 80195e6:	bd80      	pop	{r7, pc}
 80195e8:	24019d4c 	.word	0x24019d4c
 80195ec:	2401a1d4 	.word	0x2401a1d4
 80195f0:	2401a1d8 	.word	0x2401a1d8
 80195f4:	2401a208 	.word	0x2401a208
 80195f8:	2401a1f0 	.word	0x2401a1f0

080195fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80195fc:	b580      	push	{r7, lr}
 80195fe:	b086      	sub	sp, #24
 8019600:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8019602:	2300      	movs	r3, #0
 8019604:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019606:	4b4f      	ldr	r3, [pc, #316]	@ (8019744 <xTaskIncrementTick+0x148>)
 8019608:	681b      	ldr	r3, [r3, #0]
 801960a:	2b00      	cmp	r3, #0
 801960c:	f040 8090 	bne.w	8019730 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8019610:	4b4d      	ldr	r3, [pc, #308]	@ (8019748 <xTaskIncrementTick+0x14c>)
 8019612:	681b      	ldr	r3, [r3, #0]
 8019614:	3301      	adds	r3, #1
 8019616:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8019618:	4a4b      	ldr	r2, [pc, #300]	@ (8019748 <xTaskIncrementTick+0x14c>)
 801961a:	693b      	ldr	r3, [r7, #16]
 801961c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801961e:	693b      	ldr	r3, [r7, #16]
 8019620:	2b00      	cmp	r3, #0
 8019622:	d121      	bne.n	8019668 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8019624:	4b49      	ldr	r3, [pc, #292]	@ (801974c <xTaskIncrementTick+0x150>)
 8019626:	681b      	ldr	r3, [r3, #0]
 8019628:	681b      	ldr	r3, [r3, #0]
 801962a:	2b00      	cmp	r3, #0
 801962c:	d00b      	beq.n	8019646 <xTaskIncrementTick+0x4a>
	__asm volatile
 801962e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019632:	f383 8811 	msr	BASEPRI, r3
 8019636:	f3bf 8f6f 	isb	sy
 801963a:	f3bf 8f4f 	dsb	sy
 801963e:	603b      	str	r3, [r7, #0]
}
 8019640:	bf00      	nop
 8019642:	bf00      	nop
 8019644:	e7fd      	b.n	8019642 <xTaskIncrementTick+0x46>
 8019646:	4b41      	ldr	r3, [pc, #260]	@ (801974c <xTaskIncrementTick+0x150>)
 8019648:	681b      	ldr	r3, [r3, #0]
 801964a:	60fb      	str	r3, [r7, #12]
 801964c:	4b40      	ldr	r3, [pc, #256]	@ (8019750 <xTaskIncrementTick+0x154>)
 801964e:	681b      	ldr	r3, [r3, #0]
 8019650:	4a3e      	ldr	r2, [pc, #248]	@ (801974c <xTaskIncrementTick+0x150>)
 8019652:	6013      	str	r3, [r2, #0]
 8019654:	4a3e      	ldr	r2, [pc, #248]	@ (8019750 <xTaskIncrementTick+0x154>)
 8019656:	68fb      	ldr	r3, [r7, #12]
 8019658:	6013      	str	r3, [r2, #0]
 801965a:	4b3e      	ldr	r3, [pc, #248]	@ (8019754 <xTaskIncrementTick+0x158>)
 801965c:	681b      	ldr	r3, [r3, #0]
 801965e:	3301      	adds	r3, #1
 8019660:	4a3c      	ldr	r2, [pc, #240]	@ (8019754 <xTaskIncrementTick+0x158>)
 8019662:	6013      	str	r3, [r2, #0]
 8019664:	f000 fb06 	bl	8019c74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8019668:	4b3b      	ldr	r3, [pc, #236]	@ (8019758 <xTaskIncrementTick+0x15c>)
 801966a:	681b      	ldr	r3, [r3, #0]
 801966c:	693a      	ldr	r2, [r7, #16]
 801966e:	429a      	cmp	r2, r3
 8019670:	d349      	bcc.n	8019706 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8019672:	4b36      	ldr	r3, [pc, #216]	@ (801974c <xTaskIncrementTick+0x150>)
 8019674:	681b      	ldr	r3, [r3, #0]
 8019676:	681b      	ldr	r3, [r3, #0]
 8019678:	2b00      	cmp	r3, #0
 801967a:	d104      	bne.n	8019686 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801967c:	4b36      	ldr	r3, [pc, #216]	@ (8019758 <xTaskIncrementTick+0x15c>)
 801967e:	f04f 32ff 	mov.w	r2, #4294967295
 8019682:	601a      	str	r2, [r3, #0]
					break;
 8019684:	e03f      	b.n	8019706 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019686:	4b31      	ldr	r3, [pc, #196]	@ (801974c <xTaskIncrementTick+0x150>)
 8019688:	681b      	ldr	r3, [r3, #0]
 801968a:	68db      	ldr	r3, [r3, #12]
 801968c:	68db      	ldr	r3, [r3, #12]
 801968e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8019690:	68bb      	ldr	r3, [r7, #8]
 8019692:	685b      	ldr	r3, [r3, #4]
 8019694:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8019696:	693a      	ldr	r2, [r7, #16]
 8019698:	687b      	ldr	r3, [r7, #4]
 801969a:	429a      	cmp	r2, r3
 801969c:	d203      	bcs.n	80196a6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801969e:	4a2e      	ldr	r2, [pc, #184]	@ (8019758 <xTaskIncrementTick+0x15c>)
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80196a4:	e02f      	b.n	8019706 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80196a6:	68bb      	ldr	r3, [r7, #8]
 80196a8:	3304      	adds	r3, #4
 80196aa:	4618      	mov	r0, r3
 80196ac:	f7fd ff82 	bl	80175b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80196b0:	68bb      	ldr	r3, [r7, #8]
 80196b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	d004      	beq.n	80196c2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80196b8:	68bb      	ldr	r3, [r7, #8]
 80196ba:	3318      	adds	r3, #24
 80196bc:	4618      	mov	r0, r3
 80196be:	f7fd ff79 	bl	80175b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80196c2:	68bb      	ldr	r3, [r7, #8]
 80196c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80196c6:	4b25      	ldr	r3, [pc, #148]	@ (801975c <xTaskIncrementTick+0x160>)
 80196c8:	681b      	ldr	r3, [r3, #0]
 80196ca:	429a      	cmp	r2, r3
 80196cc:	d903      	bls.n	80196d6 <xTaskIncrementTick+0xda>
 80196ce:	68bb      	ldr	r3, [r7, #8]
 80196d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80196d2:	4a22      	ldr	r2, [pc, #136]	@ (801975c <xTaskIncrementTick+0x160>)
 80196d4:	6013      	str	r3, [r2, #0]
 80196d6:	68bb      	ldr	r3, [r7, #8]
 80196d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80196da:	4613      	mov	r3, r2
 80196dc:	009b      	lsls	r3, r3, #2
 80196de:	4413      	add	r3, r2
 80196e0:	009b      	lsls	r3, r3, #2
 80196e2:	4a1f      	ldr	r2, [pc, #124]	@ (8019760 <xTaskIncrementTick+0x164>)
 80196e4:	441a      	add	r2, r3
 80196e6:	68bb      	ldr	r3, [r7, #8]
 80196e8:	3304      	adds	r3, #4
 80196ea:	4619      	mov	r1, r3
 80196ec:	4610      	mov	r0, r2
 80196ee:	f7fd ff04 	bl	80174fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80196f2:	68bb      	ldr	r3, [r7, #8]
 80196f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80196f6:	4b1b      	ldr	r3, [pc, #108]	@ (8019764 <xTaskIncrementTick+0x168>)
 80196f8:	681b      	ldr	r3, [r3, #0]
 80196fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80196fc:	429a      	cmp	r2, r3
 80196fe:	d3b8      	bcc.n	8019672 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8019700:	2301      	movs	r3, #1
 8019702:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8019704:	e7b5      	b.n	8019672 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8019706:	4b17      	ldr	r3, [pc, #92]	@ (8019764 <xTaskIncrementTick+0x168>)
 8019708:	681b      	ldr	r3, [r3, #0]
 801970a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801970c:	4914      	ldr	r1, [pc, #80]	@ (8019760 <xTaskIncrementTick+0x164>)
 801970e:	4613      	mov	r3, r2
 8019710:	009b      	lsls	r3, r3, #2
 8019712:	4413      	add	r3, r2
 8019714:	009b      	lsls	r3, r3, #2
 8019716:	440b      	add	r3, r1
 8019718:	681b      	ldr	r3, [r3, #0]
 801971a:	2b01      	cmp	r3, #1
 801971c:	d901      	bls.n	8019722 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801971e:	2301      	movs	r3, #1
 8019720:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8019722:	4b11      	ldr	r3, [pc, #68]	@ (8019768 <xTaskIncrementTick+0x16c>)
 8019724:	681b      	ldr	r3, [r3, #0]
 8019726:	2b00      	cmp	r3, #0
 8019728:	d007      	beq.n	801973a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 801972a:	2301      	movs	r3, #1
 801972c:	617b      	str	r3, [r7, #20]
 801972e:	e004      	b.n	801973a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8019730:	4b0e      	ldr	r3, [pc, #56]	@ (801976c <xTaskIncrementTick+0x170>)
 8019732:	681b      	ldr	r3, [r3, #0]
 8019734:	3301      	adds	r3, #1
 8019736:	4a0d      	ldr	r2, [pc, #52]	@ (801976c <xTaskIncrementTick+0x170>)
 8019738:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801973a:	697b      	ldr	r3, [r7, #20]
}
 801973c:	4618      	mov	r0, r3
 801973e:	3718      	adds	r7, #24
 8019740:	46bd      	mov	sp, r7
 8019742:	bd80      	pop	{r7, pc}
 8019744:	2401a244 	.word	0x2401a244
 8019748:	2401a220 	.word	0x2401a220
 801974c:	2401a1d4 	.word	0x2401a1d4
 8019750:	2401a1d8 	.word	0x2401a1d8
 8019754:	2401a234 	.word	0x2401a234
 8019758:	2401a23c 	.word	0x2401a23c
 801975c:	2401a224 	.word	0x2401a224
 8019760:	24019d4c 	.word	0x24019d4c
 8019764:	24019d48 	.word	0x24019d48
 8019768:	2401a230 	.word	0x2401a230
 801976c:	2401a22c 	.word	0x2401a22c

08019770 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8019770:	b580      	push	{r7, lr}
 8019772:	b086      	sub	sp, #24
 8019774:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8019776:	4b3d      	ldr	r3, [pc, #244]	@ (801986c <vTaskSwitchContext+0xfc>)
 8019778:	681b      	ldr	r3, [r3, #0]
 801977a:	2b00      	cmp	r3, #0
 801977c:	d003      	beq.n	8019786 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801977e:	4b3c      	ldr	r3, [pc, #240]	@ (8019870 <vTaskSwitchContext+0x100>)
 8019780:	2201      	movs	r2, #1
 8019782:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8019784:	e06e      	b.n	8019864 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8019786:	4b3a      	ldr	r3, [pc, #232]	@ (8019870 <vTaskSwitchContext+0x100>)
 8019788:	2200      	movs	r2, #0
 801978a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801978c:	4b39      	ldr	r3, [pc, #228]	@ (8019874 <vTaskSwitchContext+0x104>)
 801978e:	681b      	ldr	r3, [r3, #0]
 8019790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019792:	613b      	str	r3, [r7, #16]
 8019794:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8019798:	60fb      	str	r3, [r7, #12]
 801979a:	693b      	ldr	r3, [r7, #16]
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	68fa      	ldr	r2, [r7, #12]
 80197a0:	429a      	cmp	r2, r3
 80197a2:	d111      	bne.n	80197c8 <vTaskSwitchContext+0x58>
 80197a4:	693b      	ldr	r3, [r7, #16]
 80197a6:	3304      	adds	r3, #4
 80197a8:	681b      	ldr	r3, [r3, #0]
 80197aa:	68fa      	ldr	r2, [r7, #12]
 80197ac:	429a      	cmp	r2, r3
 80197ae:	d10b      	bne.n	80197c8 <vTaskSwitchContext+0x58>
 80197b0:	693b      	ldr	r3, [r7, #16]
 80197b2:	3308      	adds	r3, #8
 80197b4:	681b      	ldr	r3, [r3, #0]
 80197b6:	68fa      	ldr	r2, [r7, #12]
 80197b8:	429a      	cmp	r2, r3
 80197ba:	d105      	bne.n	80197c8 <vTaskSwitchContext+0x58>
 80197bc:	693b      	ldr	r3, [r7, #16]
 80197be:	330c      	adds	r3, #12
 80197c0:	681b      	ldr	r3, [r3, #0]
 80197c2:	68fa      	ldr	r2, [r7, #12]
 80197c4:	429a      	cmp	r2, r3
 80197c6:	d008      	beq.n	80197da <vTaskSwitchContext+0x6a>
 80197c8:	4b2a      	ldr	r3, [pc, #168]	@ (8019874 <vTaskSwitchContext+0x104>)
 80197ca:	681a      	ldr	r2, [r3, #0]
 80197cc:	4b29      	ldr	r3, [pc, #164]	@ (8019874 <vTaskSwitchContext+0x104>)
 80197ce:	681b      	ldr	r3, [r3, #0]
 80197d0:	3334      	adds	r3, #52	@ 0x34
 80197d2:	4619      	mov	r1, r3
 80197d4:	4610      	mov	r0, r2
 80197d6:	f7ea f9ef 	bl	8003bb8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80197da:	4b27      	ldr	r3, [pc, #156]	@ (8019878 <vTaskSwitchContext+0x108>)
 80197dc:	681b      	ldr	r3, [r3, #0]
 80197de:	617b      	str	r3, [r7, #20]
 80197e0:	e011      	b.n	8019806 <vTaskSwitchContext+0x96>
 80197e2:	697b      	ldr	r3, [r7, #20]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d10b      	bne.n	8019800 <vTaskSwitchContext+0x90>
	__asm volatile
 80197e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80197ec:	f383 8811 	msr	BASEPRI, r3
 80197f0:	f3bf 8f6f 	isb	sy
 80197f4:	f3bf 8f4f 	dsb	sy
 80197f8:	607b      	str	r3, [r7, #4]
}
 80197fa:	bf00      	nop
 80197fc:	bf00      	nop
 80197fe:	e7fd      	b.n	80197fc <vTaskSwitchContext+0x8c>
 8019800:	697b      	ldr	r3, [r7, #20]
 8019802:	3b01      	subs	r3, #1
 8019804:	617b      	str	r3, [r7, #20]
 8019806:	491d      	ldr	r1, [pc, #116]	@ (801987c <vTaskSwitchContext+0x10c>)
 8019808:	697a      	ldr	r2, [r7, #20]
 801980a:	4613      	mov	r3, r2
 801980c:	009b      	lsls	r3, r3, #2
 801980e:	4413      	add	r3, r2
 8019810:	009b      	lsls	r3, r3, #2
 8019812:	440b      	add	r3, r1
 8019814:	681b      	ldr	r3, [r3, #0]
 8019816:	2b00      	cmp	r3, #0
 8019818:	d0e3      	beq.n	80197e2 <vTaskSwitchContext+0x72>
 801981a:	697a      	ldr	r2, [r7, #20]
 801981c:	4613      	mov	r3, r2
 801981e:	009b      	lsls	r3, r3, #2
 8019820:	4413      	add	r3, r2
 8019822:	009b      	lsls	r3, r3, #2
 8019824:	4a15      	ldr	r2, [pc, #84]	@ (801987c <vTaskSwitchContext+0x10c>)
 8019826:	4413      	add	r3, r2
 8019828:	60bb      	str	r3, [r7, #8]
 801982a:	68bb      	ldr	r3, [r7, #8]
 801982c:	685b      	ldr	r3, [r3, #4]
 801982e:	685a      	ldr	r2, [r3, #4]
 8019830:	68bb      	ldr	r3, [r7, #8]
 8019832:	605a      	str	r2, [r3, #4]
 8019834:	68bb      	ldr	r3, [r7, #8]
 8019836:	685a      	ldr	r2, [r3, #4]
 8019838:	68bb      	ldr	r3, [r7, #8]
 801983a:	3308      	adds	r3, #8
 801983c:	429a      	cmp	r2, r3
 801983e:	d104      	bne.n	801984a <vTaskSwitchContext+0xda>
 8019840:	68bb      	ldr	r3, [r7, #8]
 8019842:	685b      	ldr	r3, [r3, #4]
 8019844:	685a      	ldr	r2, [r3, #4]
 8019846:	68bb      	ldr	r3, [r7, #8]
 8019848:	605a      	str	r2, [r3, #4]
 801984a:	68bb      	ldr	r3, [r7, #8]
 801984c:	685b      	ldr	r3, [r3, #4]
 801984e:	68db      	ldr	r3, [r3, #12]
 8019850:	4a08      	ldr	r2, [pc, #32]	@ (8019874 <vTaskSwitchContext+0x104>)
 8019852:	6013      	str	r3, [r2, #0]
 8019854:	4a08      	ldr	r2, [pc, #32]	@ (8019878 <vTaskSwitchContext+0x108>)
 8019856:	697b      	ldr	r3, [r7, #20]
 8019858:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801985a:	4b06      	ldr	r3, [pc, #24]	@ (8019874 <vTaskSwitchContext+0x104>)
 801985c:	681b      	ldr	r3, [r3, #0]
 801985e:	3354      	adds	r3, #84	@ 0x54
 8019860:	4a07      	ldr	r2, [pc, #28]	@ (8019880 <vTaskSwitchContext+0x110>)
 8019862:	6013      	str	r3, [r2, #0]
}
 8019864:	bf00      	nop
 8019866:	3718      	adds	r7, #24
 8019868:	46bd      	mov	sp, r7
 801986a:	bd80      	pop	{r7, pc}
 801986c:	2401a244 	.word	0x2401a244
 8019870:	2401a230 	.word	0x2401a230
 8019874:	24019d48 	.word	0x24019d48
 8019878:	2401a224 	.word	0x2401a224
 801987c:	24019d4c 	.word	0x24019d4c
 8019880:	24000244 	.word	0x24000244

08019884 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8019884:	b580      	push	{r7, lr}
 8019886:	b084      	sub	sp, #16
 8019888:	af00      	add	r7, sp, #0
 801988a:	6078      	str	r0, [r7, #4]
 801988c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	2b00      	cmp	r3, #0
 8019892:	d10b      	bne.n	80198ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8019894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019898:	f383 8811 	msr	BASEPRI, r3
 801989c:	f3bf 8f6f 	isb	sy
 80198a0:	f3bf 8f4f 	dsb	sy
 80198a4:	60fb      	str	r3, [r7, #12]
}
 80198a6:	bf00      	nop
 80198a8:	bf00      	nop
 80198aa:	e7fd      	b.n	80198a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80198ac:	4b07      	ldr	r3, [pc, #28]	@ (80198cc <vTaskPlaceOnEventList+0x48>)
 80198ae:	681b      	ldr	r3, [r3, #0]
 80198b0:	3318      	adds	r3, #24
 80198b2:	4619      	mov	r1, r3
 80198b4:	6878      	ldr	r0, [r7, #4]
 80198b6:	f7fd fe44 	bl	8017542 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80198ba:	2101      	movs	r1, #1
 80198bc:	6838      	ldr	r0, [r7, #0]
 80198be:	f000 fc79 	bl	801a1b4 <prvAddCurrentTaskToDelayedList>
}
 80198c2:	bf00      	nop
 80198c4:	3710      	adds	r7, #16
 80198c6:	46bd      	mov	sp, r7
 80198c8:	bd80      	pop	{r7, pc}
 80198ca:	bf00      	nop
 80198cc:	24019d48 	.word	0x24019d48

080198d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80198d0:	b580      	push	{r7, lr}
 80198d2:	b086      	sub	sp, #24
 80198d4:	af00      	add	r7, sp, #0
 80198d6:	60f8      	str	r0, [r7, #12]
 80198d8:	60b9      	str	r1, [r7, #8]
 80198da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80198dc:	68fb      	ldr	r3, [r7, #12]
 80198de:	2b00      	cmp	r3, #0
 80198e0:	d10b      	bne.n	80198fa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80198e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80198e6:	f383 8811 	msr	BASEPRI, r3
 80198ea:	f3bf 8f6f 	isb	sy
 80198ee:	f3bf 8f4f 	dsb	sy
 80198f2:	617b      	str	r3, [r7, #20]
}
 80198f4:	bf00      	nop
 80198f6:	bf00      	nop
 80198f8:	e7fd      	b.n	80198f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80198fa:	4b0a      	ldr	r3, [pc, #40]	@ (8019924 <vTaskPlaceOnEventListRestricted+0x54>)
 80198fc:	681b      	ldr	r3, [r3, #0]
 80198fe:	3318      	adds	r3, #24
 8019900:	4619      	mov	r1, r3
 8019902:	68f8      	ldr	r0, [r7, #12]
 8019904:	f7fd fdf9 	bl	80174fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	2b00      	cmp	r3, #0
 801990c:	d002      	beq.n	8019914 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801990e:	f04f 33ff 	mov.w	r3, #4294967295
 8019912:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8019914:	6879      	ldr	r1, [r7, #4]
 8019916:	68b8      	ldr	r0, [r7, #8]
 8019918:	f000 fc4c 	bl	801a1b4 <prvAddCurrentTaskToDelayedList>
	}
 801991c:	bf00      	nop
 801991e:	3718      	adds	r7, #24
 8019920:	46bd      	mov	sp, r7
 8019922:	bd80      	pop	{r7, pc}
 8019924:	24019d48 	.word	0x24019d48

08019928 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8019928:	b580      	push	{r7, lr}
 801992a:	b086      	sub	sp, #24
 801992c:	af00      	add	r7, sp, #0
 801992e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019930:	687b      	ldr	r3, [r7, #4]
 8019932:	68db      	ldr	r3, [r3, #12]
 8019934:	68db      	ldr	r3, [r3, #12]
 8019936:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8019938:	693b      	ldr	r3, [r7, #16]
 801993a:	2b00      	cmp	r3, #0
 801993c:	d10b      	bne.n	8019956 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801993e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019942:	f383 8811 	msr	BASEPRI, r3
 8019946:	f3bf 8f6f 	isb	sy
 801994a:	f3bf 8f4f 	dsb	sy
 801994e:	60fb      	str	r3, [r7, #12]
}
 8019950:	bf00      	nop
 8019952:	bf00      	nop
 8019954:	e7fd      	b.n	8019952 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8019956:	693b      	ldr	r3, [r7, #16]
 8019958:	3318      	adds	r3, #24
 801995a:	4618      	mov	r0, r3
 801995c:	f7fd fe2a 	bl	80175b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019960:	4b1d      	ldr	r3, [pc, #116]	@ (80199d8 <xTaskRemoveFromEventList+0xb0>)
 8019962:	681b      	ldr	r3, [r3, #0]
 8019964:	2b00      	cmp	r3, #0
 8019966:	d11d      	bne.n	80199a4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8019968:	693b      	ldr	r3, [r7, #16]
 801996a:	3304      	adds	r3, #4
 801996c:	4618      	mov	r0, r3
 801996e:	f7fd fe21 	bl	80175b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8019972:	693b      	ldr	r3, [r7, #16]
 8019974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019976:	4b19      	ldr	r3, [pc, #100]	@ (80199dc <xTaskRemoveFromEventList+0xb4>)
 8019978:	681b      	ldr	r3, [r3, #0]
 801997a:	429a      	cmp	r2, r3
 801997c:	d903      	bls.n	8019986 <xTaskRemoveFromEventList+0x5e>
 801997e:	693b      	ldr	r3, [r7, #16]
 8019980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019982:	4a16      	ldr	r2, [pc, #88]	@ (80199dc <xTaskRemoveFromEventList+0xb4>)
 8019984:	6013      	str	r3, [r2, #0]
 8019986:	693b      	ldr	r3, [r7, #16]
 8019988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801998a:	4613      	mov	r3, r2
 801998c:	009b      	lsls	r3, r3, #2
 801998e:	4413      	add	r3, r2
 8019990:	009b      	lsls	r3, r3, #2
 8019992:	4a13      	ldr	r2, [pc, #76]	@ (80199e0 <xTaskRemoveFromEventList+0xb8>)
 8019994:	441a      	add	r2, r3
 8019996:	693b      	ldr	r3, [r7, #16]
 8019998:	3304      	adds	r3, #4
 801999a:	4619      	mov	r1, r3
 801999c:	4610      	mov	r0, r2
 801999e:	f7fd fdac 	bl	80174fa <vListInsertEnd>
 80199a2:	e005      	b.n	80199b0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80199a4:	693b      	ldr	r3, [r7, #16]
 80199a6:	3318      	adds	r3, #24
 80199a8:	4619      	mov	r1, r3
 80199aa:	480e      	ldr	r0, [pc, #56]	@ (80199e4 <xTaskRemoveFromEventList+0xbc>)
 80199ac:	f7fd fda5 	bl	80174fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80199b0:	693b      	ldr	r3, [r7, #16]
 80199b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80199b4:	4b0c      	ldr	r3, [pc, #48]	@ (80199e8 <xTaskRemoveFromEventList+0xc0>)
 80199b6:	681b      	ldr	r3, [r3, #0]
 80199b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80199ba:	429a      	cmp	r2, r3
 80199bc:	d905      	bls.n	80199ca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80199be:	2301      	movs	r3, #1
 80199c0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80199c2:	4b0a      	ldr	r3, [pc, #40]	@ (80199ec <xTaskRemoveFromEventList+0xc4>)
 80199c4:	2201      	movs	r2, #1
 80199c6:	601a      	str	r2, [r3, #0]
 80199c8:	e001      	b.n	80199ce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80199ca:	2300      	movs	r3, #0
 80199cc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80199ce:	697b      	ldr	r3, [r7, #20]
}
 80199d0:	4618      	mov	r0, r3
 80199d2:	3718      	adds	r7, #24
 80199d4:	46bd      	mov	sp, r7
 80199d6:	bd80      	pop	{r7, pc}
 80199d8:	2401a244 	.word	0x2401a244
 80199dc:	2401a224 	.word	0x2401a224
 80199e0:	24019d4c 	.word	0x24019d4c
 80199e4:	2401a1dc 	.word	0x2401a1dc
 80199e8:	24019d48 	.word	0x24019d48
 80199ec:	2401a230 	.word	0x2401a230

080199f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80199f0:	b480      	push	{r7}
 80199f2:	b083      	sub	sp, #12
 80199f4:	af00      	add	r7, sp, #0
 80199f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80199f8:	4b06      	ldr	r3, [pc, #24]	@ (8019a14 <vTaskInternalSetTimeOutState+0x24>)
 80199fa:	681a      	ldr	r2, [r3, #0]
 80199fc:	687b      	ldr	r3, [r7, #4]
 80199fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8019a00:	4b05      	ldr	r3, [pc, #20]	@ (8019a18 <vTaskInternalSetTimeOutState+0x28>)
 8019a02:	681a      	ldr	r2, [r3, #0]
 8019a04:	687b      	ldr	r3, [r7, #4]
 8019a06:	605a      	str	r2, [r3, #4]
}
 8019a08:	bf00      	nop
 8019a0a:	370c      	adds	r7, #12
 8019a0c:	46bd      	mov	sp, r7
 8019a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a12:	4770      	bx	lr
 8019a14:	2401a234 	.word	0x2401a234
 8019a18:	2401a220 	.word	0x2401a220

08019a1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8019a1c:	b580      	push	{r7, lr}
 8019a1e:	b088      	sub	sp, #32
 8019a20:	af00      	add	r7, sp, #0
 8019a22:	6078      	str	r0, [r7, #4]
 8019a24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	2b00      	cmp	r3, #0
 8019a2a:	d10b      	bne.n	8019a44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8019a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019a30:	f383 8811 	msr	BASEPRI, r3
 8019a34:	f3bf 8f6f 	isb	sy
 8019a38:	f3bf 8f4f 	dsb	sy
 8019a3c:	613b      	str	r3, [r7, #16]
}
 8019a3e:	bf00      	nop
 8019a40:	bf00      	nop
 8019a42:	e7fd      	b.n	8019a40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8019a44:	683b      	ldr	r3, [r7, #0]
 8019a46:	2b00      	cmp	r3, #0
 8019a48:	d10b      	bne.n	8019a62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8019a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019a4e:	f383 8811 	msr	BASEPRI, r3
 8019a52:	f3bf 8f6f 	isb	sy
 8019a56:	f3bf 8f4f 	dsb	sy
 8019a5a:	60fb      	str	r3, [r7, #12]
}
 8019a5c:	bf00      	nop
 8019a5e:	bf00      	nop
 8019a60:	e7fd      	b.n	8019a5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8019a62:	f7fd ff01 	bl	8017868 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8019a66:	4b1d      	ldr	r3, [pc, #116]	@ (8019adc <xTaskCheckForTimeOut+0xc0>)
 8019a68:	681b      	ldr	r3, [r3, #0]
 8019a6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	685b      	ldr	r3, [r3, #4]
 8019a70:	69ba      	ldr	r2, [r7, #24]
 8019a72:	1ad3      	subs	r3, r2, r3
 8019a74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8019a76:	683b      	ldr	r3, [r7, #0]
 8019a78:	681b      	ldr	r3, [r3, #0]
 8019a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a7e:	d102      	bne.n	8019a86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8019a80:	2300      	movs	r3, #0
 8019a82:	61fb      	str	r3, [r7, #28]
 8019a84:	e023      	b.n	8019ace <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	681a      	ldr	r2, [r3, #0]
 8019a8a:	4b15      	ldr	r3, [pc, #84]	@ (8019ae0 <xTaskCheckForTimeOut+0xc4>)
 8019a8c:	681b      	ldr	r3, [r3, #0]
 8019a8e:	429a      	cmp	r2, r3
 8019a90:	d007      	beq.n	8019aa2 <xTaskCheckForTimeOut+0x86>
 8019a92:	687b      	ldr	r3, [r7, #4]
 8019a94:	685b      	ldr	r3, [r3, #4]
 8019a96:	69ba      	ldr	r2, [r7, #24]
 8019a98:	429a      	cmp	r2, r3
 8019a9a:	d302      	bcc.n	8019aa2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8019a9c:	2301      	movs	r3, #1
 8019a9e:	61fb      	str	r3, [r7, #28]
 8019aa0:	e015      	b.n	8019ace <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8019aa2:	683b      	ldr	r3, [r7, #0]
 8019aa4:	681b      	ldr	r3, [r3, #0]
 8019aa6:	697a      	ldr	r2, [r7, #20]
 8019aa8:	429a      	cmp	r2, r3
 8019aaa:	d20b      	bcs.n	8019ac4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8019aac:	683b      	ldr	r3, [r7, #0]
 8019aae:	681a      	ldr	r2, [r3, #0]
 8019ab0:	697b      	ldr	r3, [r7, #20]
 8019ab2:	1ad2      	subs	r2, r2, r3
 8019ab4:	683b      	ldr	r3, [r7, #0]
 8019ab6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8019ab8:	6878      	ldr	r0, [r7, #4]
 8019aba:	f7ff ff99 	bl	80199f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8019abe:	2300      	movs	r3, #0
 8019ac0:	61fb      	str	r3, [r7, #28]
 8019ac2:	e004      	b.n	8019ace <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8019ac4:	683b      	ldr	r3, [r7, #0]
 8019ac6:	2200      	movs	r2, #0
 8019ac8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8019aca:	2301      	movs	r3, #1
 8019acc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8019ace:	f7fd fefd 	bl	80178cc <vPortExitCritical>

	return xReturn;
 8019ad2:	69fb      	ldr	r3, [r7, #28]
}
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	3720      	adds	r7, #32
 8019ad8:	46bd      	mov	sp, r7
 8019ada:	bd80      	pop	{r7, pc}
 8019adc:	2401a220 	.word	0x2401a220
 8019ae0:	2401a234 	.word	0x2401a234

08019ae4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8019ae4:	b480      	push	{r7}
 8019ae6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8019ae8:	4b03      	ldr	r3, [pc, #12]	@ (8019af8 <vTaskMissedYield+0x14>)
 8019aea:	2201      	movs	r2, #1
 8019aec:	601a      	str	r2, [r3, #0]
}
 8019aee:	bf00      	nop
 8019af0:	46bd      	mov	sp, r7
 8019af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019af6:	4770      	bx	lr
 8019af8:	2401a230 	.word	0x2401a230

08019afc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8019afc:	b580      	push	{r7, lr}
 8019afe:	b082      	sub	sp, #8
 8019b00:	af00      	add	r7, sp, #0
 8019b02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8019b04:	f000 f852 	bl	8019bac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8019b08:	4b06      	ldr	r3, [pc, #24]	@ (8019b24 <prvIdleTask+0x28>)
 8019b0a:	681b      	ldr	r3, [r3, #0]
 8019b0c:	2b01      	cmp	r3, #1
 8019b0e:	d9f9      	bls.n	8019b04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8019b10:	4b05      	ldr	r3, [pc, #20]	@ (8019b28 <prvIdleTask+0x2c>)
 8019b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019b16:	601a      	str	r2, [r3, #0]
 8019b18:	f3bf 8f4f 	dsb	sy
 8019b1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8019b20:	e7f0      	b.n	8019b04 <prvIdleTask+0x8>
 8019b22:	bf00      	nop
 8019b24:	24019d4c 	.word	0x24019d4c
 8019b28:	e000ed04 	.word	0xe000ed04

08019b2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8019b2c:	b580      	push	{r7, lr}
 8019b2e:	b082      	sub	sp, #8
 8019b30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8019b32:	2300      	movs	r3, #0
 8019b34:	607b      	str	r3, [r7, #4]
 8019b36:	e00c      	b.n	8019b52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8019b38:	687a      	ldr	r2, [r7, #4]
 8019b3a:	4613      	mov	r3, r2
 8019b3c:	009b      	lsls	r3, r3, #2
 8019b3e:	4413      	add	r3, r2
 8019b40:	009b      	lsls	r3, r3, #2
 8019b42:	4a12      	ldr	r2, [pc, #72]	@ (8019b8c <prvInitialiseTaskLists+0x60>)
 8019b44:	4413      	add	r3, r2
 8019b46:	4618      	mov	r0, r3
 8019b48:	f7fd fcaa 	bl	80174a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	3301      	adds	r3, #1
 8019b50:	607b      	str	r3, [r7, #4]
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	2b37      	cmp	r3, #55	@ 0x37
 8019b56:	d9ef      	bls.n	8019b38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8019b58:	480d      	ldr	r0, [pc, #52]	@ (8019b90 <prvInitialiseTaskLists+0x64>)
 8019b5a:	f7fd fca1 	bl	80174a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8019b5e:	480d      	ldr	r0, [pc, #52]	@ (8019b94 <prvInitialiseTaskLists+0x68>)
 8019b60:	f7fd fc9e 	bl	80174a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8019b64:	480c      	ldr	r0, [pc, #48]	@ (8019b98 <prvInitialiseTaskLists+0x6c>)
 8019b66:	f7fd fc9b 	bl	80174a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8019b6a:	480c      	ldr	r0, [pc, #48]	@ (8019b9c <prvInitialiseTaskLists+0x70>)
 8019b6c:	f7fd fc98 	bl	80174a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8019b70:	480b      	ldr	r0, [pc, #44]	@ (8019ba0 <prvInitialiseTaskLists+0x74>)
 8019b72:	f7fd fc95 	bl	80174a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8019b76:	4b0b      	ldr	r3, [pc, #44]	@ (8019ba4 <prvInitialiseTaskLists+0x78>)
 8019b78:	4a05      	ldr	r2, [pc, #20]	@ (8019b90 <prvInitialiseTaskLists+0x64>)
 8019b7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8019b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8019ba8 <prvInitialiseTaskLists+0x7c>)
 8019b7e:	4a05      	ldr	r2, [pc, #20]	@ (8019b94 <prvInitialiseTaskLists+0x68>)
 8019b80:	601a      	str	r2, [r3, #0]
}
 8019b82:	bf00      	nop
 8019b84:	3708      	adds	r7, #8
 8019b86:	46bd      	mov	sp, r7
 8019b88:	bd80      	pop	{r7, pc}
 8019b8a:	bf00      	nop
 8019b8c:	24019d4c 	.word	0x24019d4c
 8019b90:	2401a1ac 	.word	0x2401a1ac
 8019b94:	2401a1c0 	.word	0x2401a1c0
 8019b98:	2401a1dc 	.word	0x2401a1dc
 8019b9c:	2401a1f0 	.word	0x2401a1f0
 8019ba0:	2401a208 	.word	0x2401a208
 8019ba4:	2401a1d4 	.word	0x2401a1d4
 8019ba8:	2401a1d8 	.word	0x2401a1d8

08019bac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8019bac:	b580      	push	{r7, lr}
 8019bae:	b082      	sub	sp, #8
 8019bb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8019bb2:	e019      	b.n	8019be8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8019bb4:	f7fd fe58 	bl	8017868 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019bb8:	4b10      	ldr	r3, [pc, #64]	@ (8019bfc <prvCheckTasksWaitingTermination+0x50>)
 8019bba:	68db      	ldr	r3, [r3, #12]
 8019bbc:	68db      	ldr	r3, [r3, #12]
 8019bbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	3304      	adds	r3, #4
 8019bc4:	4618      	mov	r0, r3
 8019bc6:	f7fd fcf5 	bl	80175b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8019bca:	4b0d      	ldr	r3, [pc, #52]	@ (8019c00 <prvCheckTasksWaitingTermination+0x54>)
 8019bcc:	681b      	ldr	r3, [r3, #0]
 8019bce:	3b01      	subs	r3, #1
 8019bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8019c00 <prvCheckTasksWaitingTermination+0x54>)
 8019bd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8019bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8019c04 <prvCheckTasksWaitingTermination+0x58>)
 8019bd6:	681b      	ldr	r3, [r3, #0]
 8019bd8:	3b01      	subs	r3, #1
 8019bda:	4a0a      	ldr	r2, [pc, #40]	@ (8019c04 <prvCheckTasksWaitingTermination+0x58>)
 8019bdc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8019bde:	f7fd fe75 	bl	80178cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8019be2:	6878      	ldr	r0, [r7, #4]
 8019be4:	f000 f810 	bl	8019c08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8019be8:	4b06      	ldr	r3, [pc, #24]	@ (8019c04 <prvCheckTasksWaitingTermination+0x58>)
 8019bea:	681b      	ldr	r3, [r3, #0]
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	d1e1      	bne.n	8019bb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8019bf0:	bf00      	nop
 8019bf2:	bf00      	nop
 8019bf4:	3708      	adds	r7, #8
 8019bf6:	46bd      	mov	sp, r7
 8019bf8:	bd80      	pop	{r7, pc}
 8019bfa:	bf00      	nop
 8019bfc:	2401a1f0 	.word	0x2401a1f0
 8019c00:	2401a21c 	.word	0x2401a21c
 8019c04:	2401a204 	.word	0x2401a204

08019c08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8019c08:	b580      	push	{r7, lr}
 8019c0a:	b084      	sub	sp, #16
 8019c0c:	af00      	add	r7, sp, #0
 8019c0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8019c10:	687b      	ldr	r3, [r7, #4]
 8019c12:	3354      	adds	r3, #84	@ 0x54
 8019c14:	4618      	mov	r0, r3
 8019c16:	f00a fa65 	bl	80240e4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d108      	bne.n	8019c36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8019c24:	687b      	ldr	r3, [r7, #4]
 8019c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019c28:	4618      	mov	r0, r3
 8019c2a:	f7fd fb19 	bl	8017260 <vPortFree>
				vPortFree( pxTCB );
 8019c2e:	6878      	ldr	r0, [r7, #4]
 8019c30:	f7fd fb16 	bl	8017260 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8019c34:	e019      	b.n	8019c6a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8019c3c:	2b01      	cmp	r3, #1
 8019c3e:	d103      	bne.n	8019c48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8019c40:	6878      	ldr	r0, [r7, #4]
 8019c42:	f7fd fb0d 	bl	8017260 <vPortFree>
	}
 8019c46:	e010      	b.n	8019c6a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8019c48:	687b      	ldr	r3, [r7, #4]
 8019c4a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8019c4e:	2b02      	cmp	r3, #2
 8019c50:	d00b      	beq.n	8019c6a <prvDeleteTCB+0x62>
	__asm volatile
 8019c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019c56:	f383 8811 	msr	BASEPRI, r3
 8019c5a:	f3bf 8f6f 	isb	sy
 8019c5e:	f3bf 8f4f 	dsb	sy
 8019c62:	60fb      	str	r3, [r7, #12]
}
 8019c64:	bf00      	nop
 8019c66:	bf00      	nop
 8019c68:	e7fd      	b.n	8019c66 <prvDeleteTCB+0x5e>
	}
 8019c6a:	bf00      	nop
 8019c6c:	3710      	adds	r7, #16
 8019c6e:	46bd      	mov	sp, r7
 8019c70:	bd80      	pop	{r7, pc}
	...

08019c74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8019c74:	b480      	push	{r7}
 8019c76:	b083      	sub	sp, #12
 8019c78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8019c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8019cac <prvResetNextTaskUnblockTime+0x38>)
 8019c7c:	681b      	ldr	r3, [r3, #0]
 8019c7e:	681b      	ldr	r3, [r3, #0]
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d104      	bne.n	8019c8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8019c84:	4b0a      	ldr	r3, [pc, #40]	@ (8019cb0 <prvResetNextTaskUnblockTime+0x3c>)
 8019c86:	f04f 32ff 	mov.w	r2, #4294967295
 8019c8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8019c8c:	e008      	b.n	8019ca0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019c8e:	4b07      	ldr	r3, [pc, #28]	@ (8019cac <prvResetNextTaskUnblockTime+0x38>)
 8019c90:	681b      	ldr	r3, [r3, #0]
 8019c92:	68db      	ldr	r3, [r3, #12]
 8019c94:	68db      	ldr	r3, [r3, #12]
 8019c96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8019c98:	687b      	ldr	r3, [r7, #4]
 8019c9a:	685b      	ldr	r3, [r3, #4]
 8019c9c:	4a04      	ldr	r2, [pc, #16]	@ (8019cb0 <prvResetNextTaskUnblockTime+0x3c>)
 8019c9e:	6013      	str	r3, [r2, #0]
}
 8019ca0:	bf00      	nop
 8019ca2:	370c      	adds	r7, #12
 8019ca4:	46bd      	mov	sp, r7
 8019ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019caa:	4770      	bx	lr
 8019cac:	2401a1d4 	.word	0x2401a1d4
 8019cb0:	2401a23c 	.word	0x2401a23c

08019cb4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8019cb4:	b480      	push	{r7}
 8019cb6:	b083      	sub	sp, #12
 8019cb8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8019cba:	4b05      	ldr	r3, [pc, #20]	@ (8019cd0 <xTaskGetCurrentTaskHandle+0x1c>)
 8019cbc:	681b      	ldr	r3, [r3, #0]
 8019cbe:	607b      	str	r3, [r7, #4]

		return xReturn;
 8019cc0:	687b      	ldr	r3, [r7, #4]
	}
 8019cc2:	4618      	mov	r0, r3
 8019cc4:	370c      	adds	r7, #12
 8019cc6:	46bd      	mov	sp, r7
 8019cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ccc:	4770      	bx	lr
 8019cce:	bf00      	nop
 8019cd0:	24019d48 	.word	0x24019d48

08019cd4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8019cd4:	b480      	push	{r7}
 8019cd6:	b083      	sub	sp, #12
 8019cd8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8019cda:	4b0b      	ldr	r3, [pc, #44]	@ (8019d08 <xTaskGetSchedulerState+0x34>)
 8019cdc:	681b      	ldr	r3, [r3, #0]
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	d102      	bne.n	8019ce8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8019ce2:	2301      	movs	r3, #1
 8019ce4:	607b      	str	r3, [r7, #4]
 8019ce6:	e008      	b.n	8019cfa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019ce8:	4b08      	ldr	r3, [pc, #32]	@ (8019d0c <xTaskGetSchedulerState+0x38>)
 8019cea:	681b      	ldr	r3, [r3, #0]
 8019cec:	2b00      	cmp	r3, #0
 8019cee:	d102      	bne.n	8019cf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8019cf0:	2302      	movs	r3, #2
 8019cf2:	607b      	str	r3, [r7, #4]
 8019cf4:	e001      	b.n	8019cfa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8019cfa:	687b      	ldr	r3, [r7, #4]
	}
 8019cfc:	4618      	mov	r0, r3
 8019cfe:	370c      	adds	r7, #12
 8019d00:	46bd      	mov	sp, r7
 8019d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d06:	4770      	bx	lr
 8019d08:	2401a228 	.word	0x2401a228
 8019d0c:	2401a244 	.word	0x2401a244

08019d10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8019d10:	b580      	push	{r7, lr}
 8019d12:	b084      	sub	sp, #16
 8019d14:	af00      	add	r7, sp, #0
 8019d16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8019d1c:	2300      	movs	r3, #0
 8019d1e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8019d20:	687b      	ldr	r3, [r7, #4]
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d051      	beq.n	8019dca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8019d26:	68bb      	ldr	r3, [r7, #8]
 8019d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8019dd4 <xTaskPriorityInherit+0xc4>)
 8019d2c:	681b      	ldr	r3, [r3, #0]
 8019d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019d30:	429a      	cmp	r2, r3
 8019d32:	d241      	bcs.n	8019db8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8019d34:	68bb      	ldr	r3, [r7, #8]
 8019d36:	699b      	ldr	r3, [r3, #24]
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	db06      	blt.n	8019d4a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019d3c:	4b25      	ldr	r3, [pc, #148]	@ (8019dd4 <xTaskPriorityInherit+0xc4>)
 8019d3e:	681b      	ldr	r3, [r3, #0]
 8019d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019d42:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8019d46:	68bb      	ldr	r3, [r7, #8]
 8019d48:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8019d4a:	68bb      	ldr	r3, [r7, #8]
 8019d4c:	6959      	ldr	r1, [r3, #20]
 8019d4e:	68bb      	ldr	r3, [r7, #8]
 8019d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019d52:	4613      	mov	r3, r2
 8019d54:	009b      	lsls	r3, r3, #2
 8019d56:	4413      	add	r3, r2
 8019d58:	009b      	lsls	r3, r3, #2
 8019d5a:	4a1f      	ldr	r2, [pc, #124]	@ (8019dd8 <xTaskPriorityInherit+0xc8>)
 8019d5c:	4413      	add	r3, r2
 8019d5e:	4299      	cmp	r1, r3
 8019d60:	d122      	bne.n	8019da8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8019d62:	68bb      	ldr	r3, [r7, #8]
 8019d64:	3304      	adds	r3, #4
 8019d66:	4618      	mov	r0, r3
 8019d68:	f7fd fc24 	bl	80175b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8019d6c:	4b19      	ldr	r3, [pc, #100]	@ (8019dd4 <xTaskPriorityInherit+0xc4>)
 8019d6e:	681b      	ldr	r3, [r3, #0]
 8019d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019d72:	68bb      	ldr	r3, [r7, #8]
 8019d74:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8019d76:	68bb      	ldr	r3, [r7, #8]
 8019d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019d7a:	4b18      	ldr	r3, [pc, #96]	@ (8019ddc <xTaskPriorityInherit+0xcc>)
 8019d7c:	681b      	ldr	r3, [r3, #0]
 8019d7e:	429a      	cmp	r2, r3
 8019d80:	d903      	bls.n	8019d8a <xTaskPriorityInherit+0x7a>
 8019d82:	68bb      	ldr	r3, [r7, #8]
 8019d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019d86:	4a15      	ldr	r2, [pc, #84]	@ (8019ddc <xTaskPriorityInherit+0xcc>)
 8019d88:	6013      	str	r3, [r2, #0]
 8019d8a:	68bb      	ldr	r3, [r7, #8]
 8019d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019d8e:	4613      	mov	r3, r2
 8019d90:	009b      	lsls	r3, r3, #2
 8019d92:	4413      	add	r3, r2
 8019d94:	009b      	lsls	r3, r3, #2
 8019d96:	4a10      	ldr	r2, [pc, #64]	@ (8019dd8 <xTaskPriorityInherit+0xc8>)
 8019d98:	441a      	add	r2, r3
 8019d9a:	68bb      	ldr	r3, [r7, #8]
 8019d9c:	3304      	adds	r3, #4
 8019d9e:	4619      	mov	r1, r3
 8019da0:	4610      	mov	r0, r2
 8019da2:	f7fd fbaa 	bl	80174fa <vListInsertEnd>
 8019da6:	e004      	b.n	8019db2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8019da8:	4b0a      	ldr	r3, [pc, #40]	@ (8019dd4 <xTaskPriorityInherit+0xc4>)
 8019daa:	681b      	ldr	r3, [r3, #0]
 8019dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019dae:	68bb      	ldr	r3, [r7, #8]
 8019db0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8019db2:	2301      	movs	r3, #1
 8019db4:	60fb      	str	r3, [r7, #12]
 8019db6:	e008      	b.n	8019dca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8019db8:	68bb      	ldr	r3, [r7, #8]
 8019dba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019dbc:	4b05      	ldr	r3, [pc, #20]	@ (8019dd4 <xTaskPriorityInherit+0xc4>)
 8019dbe:	681b      	ldr	r3, [r3, #0]
 8019dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019dc2:	429a      	cmp	r2, r3
 8019dc4:	d201      	bcs.n	8019dca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8019dc6:	2301      	movs	r3, #1
 8019dc8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8019dca:	68fb      	ldr	r3, [r7, #12]
	}
 8019dcc:	4618      	mov	r0, r3
 8019dce:	3710      	adds	r7, #16
 8019dd0:	46bd      	mov	sp, r7
 8019dd2:	bd80      	pop	{r7, pc}
 8019dd4:	24019d48 	.word	0x24019d48
 8019dd8:	24019d4c 	.word	0x24019d4c
 8019ddc:	2401a224 	.word	0x2401a224

08019de0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8019de0:	b580      	push	{r7, lr}
 8019de2:	b086      	sub	sp, #24
 8019de4:	af00      	add	r7, sp, #0
 8019de6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8019de8:	687b      	ldr	r3, [r7, #4]
 8019dea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8019dec:	2300      	movs	r3, #0
 8019dee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8019df0:	687b      	ldr	r3, [r7, #4]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d058      	beq.n	8019ea8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8019df6:	4b2f      	ldr	r3, [pc, #188]	@ (8019eb4 <xTaskPriorityDisinherit+0xd4>)
 8019df8:	681b      	ldr	r3, [r3, #0]
 8019dfa:	693a      	ldr	r2, [r7, #16]
 8019dfc:	429a      	cmp	r2, r3
 8019dfe:	d00b      	beq.n	8019e18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8019e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019e04:	f383 8811 	msr	BASEPRI, r3
 8019e08:	f3bf 8f6f 	isb	sy
 8019e0c:	f3bf 8f4f 	dsb	sy
 8019e10:	60fb      	str	r3, [r7, #12]
}
 8019e12:	bf00      	nop
 8019e14:	bf00      	nop
 8019e16:	e7fd      	b.n	8019e14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8019e18:	693b      	ldr	r3, [r7, #16]
 8019e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019e1c:	2b00      	cmp	r3, #0
 8019e1e:	d10b      	bne.n	8019e38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8019e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019e24:	f383 8811 	msr	BASEPRI, r3
 8019e28:	f3bf 8f6f 	isb	sy
 8019e2c:	f3bf 8f4f 	dsb	sy
 8019e30:	60bb      	str	r3, [r7, #8]
}
 8019e32:	bf00      	nop
 8019e34:	bf00      	nop
 8019e36:	e7fd      	b.n	8019e34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8019e38:	693b      	ldr	r3, [r7, #16]
 8019e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019e3c:	1e5a      	subs	r2, r3, #1
 8019e3e:	693b      	ldr	r3, [r7, #16]
 8019e40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8019e42:	693b      	ldr	r3, [r7, #16]
 8019e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019e46:	693b      	ldr	r3, [r7, #16]
 8019e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019e4a:	429a      	cmp	r2, r3
 8019e4c:	d02c      	beq.n	8019ea8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8019e4e:	693b      	ldr	r3, [r7, #16]
 8019e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	d128      	bne.n	8019ea8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8019e56:	693b      	ldr	r3, [r7, #16]
 8019e58:	3304      	adds	r3, #4
 8019e5a:	4618      	mov	r0, r3
 8019e5c:	f7fd fbaa 	bl	80175b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8019e60:	693b      	ldr	r3, [r7, #16]
 8019e62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019e64:	693b      	ldr	r3, [r7, #16]
 8019e66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019e68:	693b      	ldr	r3, [r7, #16]
 8019e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019e6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8019e70:	693b      	ldr	r3, [r7, #16]
 8019e72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8019e74:	693b      	ldr	r3, [r7, #16]
 8019e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019e78:	4b0f      	ldr	r3, [pc, #60]	@ (8019eb8 <xTaskPriorityDisinherit+0xd8>)
 8019e7a:	681b      	ldr	r3, [r3, #0]
 8019e7c:	429a      	cmp	r2, r3
 8019e7e:	d903      	bls.n	8019e88 <xTaskPriorityDisinherit+0xa8>
 8019e80:	693b      	ldr	r3, [r7, #16]
 8019e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019e84:	4a0c      	ldr	r2, [pc, #48]	@ (8019eb8 <xTaskPriorityDisinherit+0xd8>)
 8019e86:	6013      	str	r3, [r2, #0]
 8019e88:	693b      	ldr	r3, [r7, #16]
 8019e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019e8c:	4613      	mov	r3, r2
 8019e8e:	009b      	lsls	r3, r3, #2
 8019e90:	4413      	add	r3, r2
 8019e92:	009b      	lsls	r3, r3, #2
 8019e94:	4a09      	ldr	r2, [pc, #36]	@ (8019ebc <xTaskPriorityDisinherit+0xdc>)
 8019e96:	441a      	add	r2, r3
 8019e98:	693b      	ldr	r3, [r7, #16]
 8019e9a:	3304      	adds	r3, #4
 8019e9c:	4619      	mov	r1, r3
 8019e9e:	4610      	mov	r0, r2
 8019ea0:	f7fd fb2b 	bl	80174fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8019ea4:	2301      	movs	r3, #1
 8019ea6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8019ea8:	697b      	ldr	r3, [r7, #20]
	}
 8019eaa:	4618      	mov	r0, r3
 8019eac:	3718      	adds	r7, #24
 8019eae:	46bd      	mov	sp, r7
 8019eb0:	bd80      	pop	{r7, pc}
 8019eb2:	bf00      	nop
 8019eb4:	24019d48 	.word	0x24019d48
 8019eb8:	2401a224 	.word	0x2401a224
 8019ebc:	24019d4c 	.word	0x24019d4c

08019ec0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8019ec0:	b580      	push	{r7, lr}
 8019ec2:	b088      	sub	sp, #32
 8019ec4:	af00      	add	r7, sp, #0
 8019ec6:	6078      	str	r0, [r7, #4]
 8019ec8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8019ece:	2301      	movs	r3, #1
 8019ed0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	2b00      	cmp	r3, #0
 8019ed6:	d06c      	beq.n	8019fb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8019ed8:	69bb      	ldr	r3, [r7, #24]
 8019eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019edc:	2b00      	cmp	r3, #0
 8019ede:	d10b      	bne.n	8019ef8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8019ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019ee4:	f383 8811 	msr	BASEPRI, r3
 8019ee8:	f3bf 8f6f 	isb	sy
 8019eec:	f3bf 8f4f 	dsb	sy
 8019ef0:	60fb      	str	r3, [r7, #12]
}
 8019ef2:	bf00      	nop
 8019ef4:	bf00      	nop
 8019ef6:	e7fd      	b.n	8019ef4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8019ef8:	69bb      	ldr	r3, [r7, #24]
 8019efa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019efc:	683a      	ldr	r2, [r7, #0]
 8019efe:	429a      	cmp	r2, r3
 8019f00:	d902      	bls.n	8019f08 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8019f02:	683b      	ldr	r3, [r7, #0]
 8019f04:	61fb      	str	r3, [r7, #28]
 8019f06:	e002      	b.n	8019f0e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8019f08:	69bb      	ldr	r3, [r7, #24]
 8019f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019f0c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8019f0e:	69bb      	ldr	r3, [r7, #24]
 8019f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f12:	69fa      	ldr	r2, [r7, #28]
 8019f14:	429a      	cmp	r2, r3
 8019f16:	d04c      	beq.n	8019fb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8019f18:	69bb      	ldr	r3, [r7, #24]
 8019f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f1c:	697a      	ldr	r2, [r7, #20]
 8019f1e:	429a      	cmp	r2, r3
 8019f20:	d147      	bne.n	8019fb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8019f22:	4b26      	ldr	r3, [pc, #152]	@ (8019fbc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8019f24:	681b      	ldr	r3, [r3, #0]
 8019f26:	69ba      	ldr	r2, [r7, #24]
 8019f28:	429a      	cmp	r2, r3
 8019f2a:	d10b      	bne.n	8019f44 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8019f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019f30:	f383 8811 	msr	BASEPRI, r3
 8019f34:	f3bf 8f6f 	isb	sy
 8019f38:	f3bf 8f4f 	dsb	sy
 8019f3c:	60bb      	str	r3, [r7, #8]
}
 8019f3e:	bf00      	nop
 8019f40:	bf00      	nop
 8019f42:	e7fd      	b.n	8019f40 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8019f44:	69bb      	ldr	r3, [r7, #24]
 8019f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f48:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8019f4a:	69bb      	ldr	r3, [r7, #24]
 8019f4c:	69fa      	ldr	r2, [r7, #28]
 8019f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8019f50:	69bb      	ldr	r3, [r7, #24]
 8019f52:	699b      	ldr	r3, [r3, #24]
 8019f54:	2b00      	cmp	r3, #0
 8019f56:	db04      	blt.n	8019f62 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019f58:	69fb      	ldr	r3, [r7, #28]
 8019f5a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8019f5e:	69bb      	ldr	r3, [r7, #24]
 8019f60:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8019f62:	69bb      	ldr	r3, [r7, #24]
 8019f64:	6959      	ldr	r1, [r3, #20]
 8019f66:	693a      	ldr	r2, [r7, #16]
 8019f68:	4613      	mov	r3, r2
 8019f6a:	009b      	lsls	r3, r3, #2
 8019f6c:	4413      	add	r3, r2
 8019f6e:	009b      	lsls	r3, r3, #2
 8019f70:	4a13      	ldr	r2, [pc, #76]	@ (8019fc0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8019f72:	4413      	add	r3, r2
 8019f74:	4299      	cmp	r1, r3
 8019f76:	d11c      	bne.n	8019fb2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8019f78:	69bb      	ldr	r3, [r7, #24]
 8019f7a:	3304      	adds	r3, #4
 8019f7c:	4618      	mov	r0, r3
 8019f7e:	f7fd fb19 	bl	80175b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8019f82:	69bb      	ldr	r3, [r7, #24]
 8019f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019f86:	4b0f      	ldr	r3, [pc, #60]	@ (8019fc4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	429a      	cmp	r2, r3
 8019f8c:	d903      	bls.n	8019f96 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8019f8e:	69bb      	ldr	r3, [r7, #24]
 8019f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f92:	4a0c      	ldr	r2, [pc, #48]	@ (8019fc4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8019f94:	6013      	str	r3, [r2, #0]
 8019f96:	69bb      	ldr	r3, [r7, #24]
 8019f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019f9a:	4613      	mov	r3, r2
 8019f9c:	009b      	lsls	r3, r3, #2
 8019f9e:	4413      	add	r3, r2
 8019fa0:	009b      	lsls	r3, r3, #2
 8019fa2:	4a07      	ldr	r2, [pc, #28]	@ (8019fc0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8019fa4:	441a      	add	r2, r3
 8019fa6:	69bb      	ldr	r3, [r7, #24]
 8019fa8:	3304      	adds	r3, #4
 8019faa:	4619      	mov	r1, r3
 8019fac:	4610      	mov	r0, r2
 8019fae:	f7fd faa4 	bl	80174fa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8019fb2:	bf00      	nop
 8019fb4:	3720      	adds	r7, #32
 8019fb6:	46bd      	mov	sp, r7
 8019fb8:	bd80      	pop	{r7, pc}
 8019fba:	bf00      	nop
 8019fbc:	24019d48 	.word	0x24019d48
 8019fc0:	24019d4c 	.word	0x24019d4c
 8019fc4:	2401a224 	.word	0x2401a224

08019fc8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8019fc8:	b480      	push	{r7}
 8019fca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8019fcc:	4b07      	ldr	r3, [pc, #28]	@ (8019fec <pvTaskIncrementMutexHeldCount+0x24>)
 8019fce:	681b      	ldr	r3, [r3, #0]
 8019fd0:	2b00      	cmp	r3, #0
 8019fd2:	d004      	beq.n	8019fde <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8019fd4:	4b05      	ldr	r3, [pc, #20]	@ (8019fec <pvTaskIncrementMutexHeldCount+0x24>)
 8019fd6:	681b      	ldr	r3, [r3, #0]
 8019fd8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019fda:	3201      	adds	r2, #1
 8019fdc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8019fde:	4b03      	ldr	r3, [pc, #12]	@ (8019fec <pvTaskIncrementMutexHeldCount+0x24>)
 8019fe0:	681b      	ldr	r3, [r3, #0]
	}
 8019fe2:	4618      	mov	r0, r3
 8019fe4:	46bd      	mov	sp, r7
 8019fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019fea:	4770      	bx	lr
 8019fec:	24019d48 	.word	0x24019d48

08019ff0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8019ff0:	b580      	push	{r7, lr}
 8019ff2:	b084      	sub	sp, #16
 8019ff4:	af00      	add	r7, sp, #0
 8019ff6:	6078      	str	r0, [r7, #4]
 8019ff8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8019ffa:	f7fd fc35 	bl	8017868 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8019ffe:	4b20      	ldr	r3, [pc, #128]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a000:	681b      	ldr	r3, [r3, #0]
 801a002:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801a006:	2b00      	cmp	r3, #0
 801a008:	d113      	bne.n	801a032 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801a00a:	4b1d      	ldr	r3, [pc, #116]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a00c:	681b      	ldr	r3, [r3, #0]
 801a00e:	2201      	movs	r2, #1
 801a010:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801a014:	683b      	ldr	r3, [r7, #0]
 801a016:	2b00      	cmp	r3, #0
 801a018:	d00b      	beq.n	801a032 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801a01a:	2101      	movs	r1, #1
 801a01c:	6838      	ldr	r0, [r7, #0]
 801a01e:	f000 f8c9 	bl	801a1b4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801a022:	4b18      	ldr	r3, [pc, #96]	@ (801a084 <ulTaskNotifyTake+0x94>)
 801a024:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a028:	601a      	str	r2, [r3, #0]
 801a02a:	f3bf 8f4f 	dsb	sy
 801a02e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801a032:	f7fd fc4b 	bl	80178cc <vPortExitCritical>

		taskENTER_CRITICAL();
 801a036:	f7fd fc17 	bl	8017868 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 801a03a:	4b11      	ldr	r3, [pc, #68]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a03c:	681b      	ldr	r3, [r3, #0]
 801a03e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801a042:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801a044:	68fb      	ldr	r3, [r7, #12]
 801a046:	2b00      	cmp	r3, #0
 801a048:	d00e      	beq.n	801a068 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	d005      	beq.n	801a05c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801a050:	4b0b      	ldr	r3, [pc, #44]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a052:	681b      	ldr	r3, [r3, #0]
 801a054:	2200      	movs	r2, #0
 801a056:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 801a05a:	e005      	b.n	801a068 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 801a05c:	4b08      	ldr	r3, [pc, #32]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	68fa      	ldr	r2, [r7, #12]
 801a062:	3a01      	subs	r2, #1
 801a064:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801a068:	4b05      	ldr	r3, [pc, #20]	@ (801a080 <ulTaskNotifyTake+0x90>)
 801a06a:	681b      	ldr	r3, [r3, #0]
 801a06c:	2200      	movs	r2, #0
 801a06e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801a072:	f7fd fc2b 	bl	80178cc <vPortExitCritical>

		return ulReturn;
 801a076:	68fb      	ldr	r3, [r7, #12]
	}
 801a078:	4618      	mov	r0, r3
 801a07a:	3710      	adds	r7, #16
 801a07c:	46bd      	mov	sp, r7
 801a07e:	bd80      	pop	{r7, pc}
 801a080:	24019d48 	.word	0x24019d48
 801a084:	e000ed04 	.word	0xe000ed04

0801a088 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b08a      	sub	sp, #40	@ 0x28
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	6078      	str	r0, [r7, #4]
 801a090:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801a092:	687b      	ldr	r3, [r7, #4]
 801a094:	2b00      	cmp	r3, #0
 801a096:	d10b      	bne.n	801a0b0 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 801a098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a09c:	f383 8811 	msr	BASEPRI, r3
 801a0a0:	f3bf 8f6f 	isb	sy
 801a0a4:	f3bf 8f4f 	dsb	sy
 801a0a8:	61bb      	str	r3, [r7, #24]
}
 801a0aa:	bf00      	nop
 801a0ac:	bf00      	nop
 801a0ae:	e7fd      	b.n	801a0ac <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801a0b0:	f7fd fcba 	bl	8017a28 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 801a0b8:	f3ef 8211 	mrs	r2, BASEPRI
 801a0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a0c0:	f383 8811 	msr	BASEPRI, r3
 801a0c4:	f3bf 8f6f 	isb	sy
 801a0c8:	f3bf 8f4f 	dsb	sy
 801a0cc:	617a      	str	r2, [r7, #20]
 801a0ce:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801a0d0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801a0d2:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801a0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0d6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 801a0da:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801a0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0de:	2202      	movs	r2, #2
 801a0e0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 801a0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801a0ea:	1c5a      	adds	r2, r3, #1
 801a0ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801a0f2:	7ffb      	ldrb	r3, [r7, #31]
 801a0f4:	2b01      	cmp	r3, #1
 801a0f6:	d147      	bne.n	801a188 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801a0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a0fc:	2b00      	cmp	r3, #0
 801a0fe:	d00b      	beq.n	801a118 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 801a100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a104:	f383 8811 	msr	BASEPRI, r3
 801a108:	f3bf 8f6f 	isb	sy
 801a10c:	f3bf 8f4f 	dsb	sy
 801a110:	60fb      	str	r3, [r7, #12]
}
 801a112:	bf00      	nop
 801a114:	bf00      	nop
 801a116:	e7fd      	b.n	801a114 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801a118:	4b20      	ldr	r3, [pc, #128]	@ (801a19c <vTaskNotifyGiveFromISR+0x114>)
 801a11a:	681b      	ldr	r3, [r3, #0]
 801a11c:	2b00      	cmp	r3, #0
 801a11e:	d11d      	bne.n	801a15c <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801a120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a122:	3304      	adds	r3, #4
 801a124:	4618      	mov	r0, r3
 801a126:	f7fd fa45 	bl	80175b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a12c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a12e:	4b1c      	ldr	r3, [pc, #112]	@ (801a1a0 <vTaskNotifyGiveFromISR+0x118>)
 801a130:	681b      	ldr	r3, [r3, #0]
 801a132:	429a      	cmp	r2, r3
 801a134:	d903      	bls.n	801a13e <vTaskNotifyGiveFromISR+0xb6>
 801a136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a13a:	4a19      	ldr	r2, [pc, #100]	@ (801a1a0 <vTaskNotifyGiveFromISR+0x118>)
 801a13c:	6013      	str	r3, [r2, #0]
 801a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a142:	4613      	mov	r3, r2
 801a144:	009b      	lsls	r3, r3, #2
 801a146:	4413      	add	r3, r2
 801a148:	009b      	lsls	r3, r3, #2
 801a14a:	4a16      	ldr	r2, [pc, #88]	@ (801a1a4 <vTaskNotifyGiveFromISR+0x11c>)
 801a14c:	441a      	add	r2, r3
 801a14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a150:	3304      	adds	r3, #4
 801a152:	4619      	mov	r1, r3
 801a154:	4610      	mov	r0, r2
 801a156:	f7fd f9d0 	bl	80174fa <vListInsertEnd>
 801a15a:	e005      	b.n	801a168 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801a15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a15e:	3318      	adds	r3, #24
 801a160:	4619      	mov	r1, r3
 801a162:	4811      	ldr	r0, [pc, #68]	@ (801a1a8 <vTaskNotifyGiveFromISR+0x120>)
 801a164:	f7fd f9c9 	bl	80174fa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801a168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a16a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a16c:	4b0f      	ldr	r3, [pc, #60]	@ (801a1ac <vTaskNotifyGiveFromISR+0x124>)
 801a16e:	681b      	ldr	r3, [r3, #0]
 801a170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a172:	429a      	cmp	r2, r3
 801a174:	d908      	bls.n	801a188 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	2b00      	cmp	r3, #0
 801a17a:	d002      	beq.n	801a182 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801a17c:	683b      	ldr	r3, [r7, #0]
 801a17e:	2201      	movs	r2, #1
 801a180:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801a182:	4b0b      	ldr	r3, [pc, #44]	@ (801a1b0 <vTaskNotifyGiveFromISR+0x128>)
 801a184:	2201      	movs	r2, #1
 801a186:	601a      	str	r2, [r3, #0]
 801a188:	6a3b      	ldr	r3, [r7, #32]
 801a18a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 801a18c:	68bb      	ldr	r3, [r7, #8]
 801a18e:	f383 8811 	msr	BASEPRI, r3
}
 801a192:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 801a194:	bf00      	nop
 801a196:	3728      	adds	r7, #40	@ 0x28
 801a198:	46bd      	mov	sp, r7
 801a19a:	bd80      	pop	{r7, pc}
 801a19c:	2401a244 	.word	0x2401a244
 801a1a0:	2401a224 	.word	0x2401a224
 801a1a4:	24019d4c 	.word	0x24019d4c
 801a1a8:	2401a1dc 	.word	0x2401a1dc
 801a1ac:	24019d48 	.word	0x24019d48
 801a1b0:	2401a230 	.word	0x2401a230

0801a1b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801a1b4:	b580      	push	{r7, lr}
 801a1b6:	b084      	sub	sp, #16
 801a1b8:	af00      	add	r7, sp, #0
 801a1ba:	6078      	str	r0, [r7, #4]
 801a1bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801a1be:	4b21      	ldr	r3, [pc, #132]	@ (801a244 <prvAddCurrentTaskToDelayedList+0x90>)
 801a1c0:	681b      	ldr	r3, [r3, #0]
 801a1c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801a1c4:	4b20      	ldr	r3, [pc, #128]	@ (801a248 <prvAddCurrentTaskToDelayedList+0x94>)
 801a1c6:	681b      	ldr	r3, [r3, #0]
 801a1c8:	3304      	adds	r3, #4
 801a1ca:	4618      	mov	r0, r3
 801a1cc:	f7fd f9f2 	bl	80175b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a1d6:	d10a      	bne.n	801a1ee <prvAddCurrentTaskToDelayedList+0x3a>
 801a1d8:	683b      	ldr	r3, [r7, #0]
 801a1da:	2b00      	cmp	r3, #0
 801a1dc:	d007      	beq.n	801a1ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801a1de:	4b1a      	ldr	r3, [pc, #104]	@ (801a248 <prvAddCurrentTaskToDelayedList+0x94>)
 801a1e0:	681b      	ldr	r3, [r3, #0]
 801a1e2:	3304      	adds	r3, #4
 801a1e4:	4619      	mov	r1, r3
 801a1e6:	4819      	ldr	r0, [pc, #100]	@ (801a24c <prvAddCurrentTaskToDelayedList+0x98>)
 801a1e8:	f7fd f987 	bl	80174fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801a1ec:	e026      	b.n	801a23c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801a1ee:	68fa      	ldr	r2, [r7, #12]
 801a1f0:	687b      	ldr	r3, [r7, #4]
 801a1f2:	4413      	add	r3, r2
 801a1f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801a1f6:	4b14      	ldr	r3, [pc, #80]	@ (801a248 <prvAddCurrentTaskToDelayedList+0x94>)
 801a1f8:	681b      	ldr	r3, [r3, #0]
 801a1fa:	68ba      	ldr	r2, [r7, #8]
 801a1fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801a1fe:	68ba      	ldr	r2, [r7, #8]
 801a200:	68fb      	ldr	r3, [r7, #12]
 801a202:	429a      	cmp	r2, r3
 801a204:	d209      	bcs.n	801a21a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801a206:	4b12      	ldr	r3, [pc, #72]	@ (801a250 <prvAddCurrentTaskToDelayedList+0x9c>)
 801a208:	681a      	ldr	r2, [r3, #0]
 801a20a:	4b0f      	ldr	r3, [pc, #60]	@ (801a248 <prvAddCurrentTaskToDelayedList+0x94>)
 801a20c:	681b      	ldr	r3, [r3, #0]
 801a20e:	3304      	adds	r3, #4
 801a210:	4619      	mov	r1, r3
 801a212:	4610      	mov	r0, r2
 801a214:	f7fd f995 	bl	8017542 <vListInsert>
}
 801a218:	e010      	b.n	801a23c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801a21a:	4b0e      	ldr	r3, [pc, #56]	@ (801a254 <prvAddCurrentTaskToDelayedList+0xa0>)
 801a21c:	681a      	ldr	r2, [r3, #0]
 801a21e:	4b0a      	ldr	r3, [pc, #40]	@ (801a248 <prvAddCurrentTaskToDelayedList+0x94>)
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	3304      	adds	r3, #4
 801a224:	4619      	mov	r1, r3
 801a226:	4610      	mov	r0, r2
 801a228:	f7fd f98b 	bl	8017542 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801a22c:	4b0a      	ldr	r3, [pc, #40]	@ (801a258 <prvAddCurrentTaskToDelayedList+0xa4>)
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	68ba      	ldr	r2, [r7, #8]
 801a232:	429a      	cmp	r2, r3
 801a234:	d202      	bcs.n	801a23c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801a236:	4a08      	ldr	r2, [pc, #32]	@ (801a258 <prvAddCurrentTaskToDelayedList+0xa4>)
 801a238:	68bb      	ldr	r3, [r7, #8]
 801a23a:	6013      	str	r3, [r2, #0]
}
 801a23c:	bf00      	nop
 801a23e:	3710      	adds	r7, #16
 801a240:	46bd      	mov	sp, r7
 801a242:	bd80      	pop	{r7, pc}
 801a244:	2401a220 	.word	0x2401a220
 801a248:	24019d48 	.word	0x24019d48
 801a24c:	2401a208 	.word	0x2401a208
 801a250:	2401a1d8 	.word	0x2401a1d8
 801a254:	2401a1d4 	.word	0x2401a1d4
 801a258:	2401a23c 	.word	0x2401a23c

0801a25c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801a25c:	b580      	push	{r7, lr}
 801a25e:	b08a      	sub	sp, #40	@ 0x28
 801a260:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801a262:	2300      	movs	r3, #0
 801a264:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801a266:	f000 fb13 	bl	801a890 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801a26a:	4b1d      	ldr	r3, [pc, #116]	@ (801a2e0 <xTimerCreateTimerTask+0x84>)
 801a26c:	681b      	ldr	r3, [r3, #0]
 801a26e:	2b00      	cmp	r3, #0
 801a270:	d021      	beq.n	801a2b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801a272:	2300      	movs	r3, #0
 801a274:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801a276:	2300      	movs	r3, #0
 801a278:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801a27a:	1d3a      	adds	r2, r7, #4
 801a27c:	f107 0108 	add.w	r1, r7, #8
 801a280:	f107 030c 	add.w	r3, r7, #12
 801a284:	4618      	mov	r0, r3
 801a286:	f7fc ff03 	bl	8017090 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801a28a:	6879      	ldr	r1, [r7, #4]
 801a28c:	68bb      	ldr	r3, [r7, #8]
 801a28e:	68fa      	ldr	r2, [r7, #12]
 801a290:	9202      	str	r2, [sp, #8]
 801a292:	9301      	str	r3, [sp, #4]
 801a294:	2302      	movs	r3, #2
 801a296:	9300      	str	r3, [sp, #0]
 801a298:	2300      	movs	r3, #0
 801a29a:	460a      	mov	r2, r1
 801a29c:	4911      	ldr	r1, [pc, #68]	@ (801a2e4 <xTimerCreateTimerTask+0x88>)
 801a29e:	4812      	ldr	r0, [pc, #72]	@ (801a2e8 <xTimerCreateTimerTask+0x8c>)
 801a2a0:	f7fe fd26 	bl	8018cf0 <xTaskCreateStatic>
 801a2a4:	4603      	mov	r3, r0
 801a2a6:	4a11      	ldr	r2, [pc, #68]	@ (801a2ec <xTimerCreateTimerTask+0x90>)
 801a2a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801a2aa:	4b10      	ldr	r3, [pc, #64]	@ (801a2ec <xTimerCreateTimerTask+0x90>)
 801a2ac:	681b      	ldr	r3, [r3, #0]
 801a2ae:	2b00      	cmp	r3, #0
 801a2b0:	d001      	beq.n	801a2b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801a2b2:	2301      	movs	r3, #1
 801a2b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801a2b6:	697b      	ldr	r3, [r7, #20]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	d10b      	bne.n	801a2d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801a2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a2c0:	f383 8811 	msr	BASEPRI, r3
 801a2c4:	f3bf 8f6f 	isb	sy
 801a2c8:	f3bf 8f4f 	dsb	sy
 801a2cc:	613b      	str	r3, [r7, #16]
}
 801a2ce:	bf00      	nop
 801a2d0:	bf00      	nop
 801a2d2:	e7fd      	b.n	801a2d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801a2d4:	697b      	ldr	r3, [r7, #20]
}
 801a2d6:	4618      	mov	r0, r3
 801a2d8:	3718      	adds	r7, #24
 801a2da:	46bd      	mov	sp, r7
 801a2dc:	bd80      	pop	{r7, pc}
 801a2de:	bf00      	nop
 801a2e0:	2401a278 	.word	0x2401a278
 801a2e4:	08027f68 	.word	0x08027f68
 801a2e8:	0801a429 	.word	0x0801a429
 801a2ec:	2401a27c 	.word	0x2401a27c

0801a2f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801a2f0:	b580      	push	{r7, lr}
 801a2f2:	b08a      	sub	sp, #40	@ 0x28
 801a2f4:	af00      	add	r7, sp, #0
 801a2f6:	60f8      	str	r0, [r7, #12]
 801a2f8:	60b9      	str	r1, [r7, #8]
 801a2fa:	607a      	str	r2, [r7, #4]
 801a2fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801a2fe:	2300      	movs	r3, #0
 801a300:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801a302:	68fb      	ldr	r3, [r7, #12]
 801a304:	2b00      	cmp	r3, #0
 801a306:	d10b      	bne.n	801a320 <xTimerGenericCommand+0x30>
	__asm volatile
 801a308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a30c:	f383 8811 	msr	BASEPRI, r3
 801a310:	f3bf 8f6f 	isb	sy
 801a314:	f3bf 8f4f 	dsb	sy
 801a318:	623b      	str	r3, [r7, #32]
}
 801a31a:	bf00      	nop
 801a31c:	bf00      	nop
 801a31e:	e7fd      	b.n	801a31c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801a320:	4b19      	ldr	r3, [pc, #100]	@ (801a388 <xTimerGenericCommand+0x98>)
 801a322:	681b      	ldr	r3, [r3, #0]
 801a324:	2b00      	cmp	r3, #0
 801a326:	d02a      	beq.n	801a37e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801a328:	68bb      	ldr	r3, [r7, #8]
 801a32a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801a330:	68fb      	ldr	r3, [r7, #12]
 801a332:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801a334:	68bb      	ldr	r3, [r7, #8]
 801a336:	2b05      	cmp	r3, #5
 801a338:	dc18      	bgt.n	801a36c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801a33a:	f7ff fccb 	bl	8019cd4 <xTaskGetSchedulerState>
 801a33e:	4603      	mov	r3, r0
 801a340:	2b02      	cmp	r3, #2
 801a342:	d109      	bne.n	801a358 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801a344:	4b10      	ldr	r3, [pc, #64]	@ (801a388 <xTimerGenericCommand+0x98>)
 801a346:	6818      	ldr	r0, [r3, #0]
 801a348:	f107 0110 	add.w	r1, r7, #16
 801a34c:	2300      	movs	r3, #0
 801a34e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a350:	f7fd fe18 	bl	8017f84 <xQueueGenericSend>
 801a354:	6278      	str	r0, [r7, #36]	@ 0x24
 801a356:	e012      	b.n	801a37e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801a358:	4b0b      	ldr	r3, [pc, #44]	@ (801a388 <xTimerGenericCommand+0x98>)
 801a35a:	6818      	ldr	r0, [r3, #0]
 801a35c:	f107 0110 	add.w	r1, r7, #16
 801a360:	2300      	movs	r3, #0
 801a362:	2200      	movs	r2, #0
 801a364:	f7fd fe0e 	bl	8017f84 <xQueueGenericSend>
 801a368:	6278      	str	r0, [r7, #36]	@ 0x24
 801a36a:	e008      	b.n	801a37e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801a36c:	4b06      	ldr	r3, [pc, #24]	@ (801a388 <xTimerGenericCommand+0x98>)
 801a36e:	6818      	ldr	r0, [r3, #0]
 801a370:	f107 0110 	add.w	r1, r7, #16
 801a374:	2300      	movs	r3, #0
 801a376:	683a      	ldr	r2, [r7, #0]
 801a378:	f7fd ff06 	bl	8018188 <xQueueGenericSendFromISR>
 801a37c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801a37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801a380:	4618      	mov	r0, r3
 801a382:	3728      	adds	r7, #40	@ 0x28
 801a384:	46bd      	mov	sp, r7
 801a386:	bd80      	pop	{r7, pc}
 801a388:	2401a278 	.word	0x2401a278

0801a38c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801a38c:	b580      	push	{r7, lr}
 801a38e:	b088      	sub	sp, #32
 801a390:	af02      	add	r7, sp, #8
 801a392:	6078      	str	r0, [r7, #4]
 801a394:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a396:	4b23      	ldr	r3, [pc, #140]	@ (801a424 <prvProcessExpiredTimer+0x98>)
 801a398:	681b      	ldr	r3, [r3, #0]
 801a39a:	68db      	ldr	r3, [r3, #12]
 801a39c:	68db      	ldr	r3, [r3, #12]
 801a39e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801a3a0:	697b      	ldr	r3, [r7, #20]
 801a3a2:	3304      	adds	r3, #4
 801a3a4:	4618      	mov	r0, r3
 801a3a6:	f7fd f905 	bl	80175b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801a3aa:	697b      	ldr	r3, [r7, #20]
 801a3ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a3b0:	f003 0304 	and.w	r3, r3, #4
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d023      	beq.n	801a400 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801a3b8:	697b      	ldr	r3, [r7, #20]
 801a3ba:	699a      	ldr	r2, [r3, #24]
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	18d1      	adds	r1, r2, r3
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	683a      	ldr	r2, [r7, #0]
 801a3c4:	6978      	ldr	r0, [r7, #20]
 801a3c6:	f000 f8d5 	bl	801a574 <prvInsertTimerInActiveList>
 801a3ca:	4603      	mov	r3, r0
 801a3cc:	2b00      	cmp	r3, #0
 801a3ce:	d020      	beq.n	801a412 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801a3d0:	2300      	movs	r3, #0
 801a3d2:	9300      	str	r3, [sp, #0]
 801a3d4:	2300      	movs	r3, #0
 801a3d6:	687a      	ldr	r2, [r7, #4]
 801a3d8:	2100      	movs	r1, #0
 801a3da:	6978      	ldr	r0, [r7, #20]
 801a3dc:	f7ff ff88 	bl	801a2f0 <xTimerGenericCommand>
 801a3e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801a3e2:	693b      	ldr	r3, [r7, #16]
 801a3e4:	2b00      	cmp	r3, #0
 801a3e6:	d114      	bne.n	801a412 <prvProcessExpiredTimer+0x86>
	__asm volatile
 801a3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a3ec:	f383 8811 	msr	BASEPRI, r3
 801a3f0:	f3bf 8f6f 	isb	sy
 801a3f4:	f3bf 8f4f 	dsb	sy
 801a3f8:	60fb      	str	r3, [r7, #12]
}
 801a3fa:	bf00      	nop
 801a3fc:	bf00      	nop
 801a3fe:	e7fd      	b.n	801a3fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801a400:	697b      	ldr	r3, [r7, #20]
 801a402:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a406:	f023 0301 	bic.w	r3, r3, #1
 801a40a:	b2da      	uxtb	r2, r3
 801a40c:	697b      	ldr	r3, [r7, #20]
 801a40e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801a412:	697b      	ldr	r3, [r7, #20]
 801a414:	6a1b      	ldr	r3, [r3, #32]
 801a416:	6978      	ldr	r0, [r7, #20]
 801a418:	4798      	blx	r3
}
 801a41a:	bf00      	nop
 801a41c:	3718      	adds	r7, #24
 801a41e:	46bd      	mov	sp, r7
 801a420:	bd80      	pop	{r7, pc}
 801a422:	bf00      	nop
 801a424:	2401a270 	.word	0x2401a270

0801a428 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 801a428:	b580      	push	{r7, lr}
 801a42a:	b084      	sub	sp, #16
 801a42c:	af00      	add	r7, sp, #0
 801a42e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801a430:	f107 0308 	add.w	r3, r7, #8
 801a434:	4618      	mov	r0, r3
 801a436:	f000 f859 	bl	801a4ec <prvGetNextExpireTime>
 801a43a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801a43c:	68bb      	ldr	r3, [r7, #8]
 801a43e:	4619      	mov	r1, r3
 801a440:	68f8      	ldr	r0, [r7, #12]
 801a442:	f000 f805 	bl	801a450 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801a446:	f000 f8d7 	bl	801a5f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801a44a:	bf00      	nop
 801a44c:	e7f0      	b.n	801a430 <prvTimerTask+0x8>
	...

0801a450 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801a450:	b580      	push	{r7, lr}
 801a452:	b084      	sub	sp, #16
 801a454:	af00      	add	r7, sp, #0
 801a456:	6078      	str	r0, [r7, #4]
 801a458:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801a45a:	f7fe ff2d 	bl	80192b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801a45e:	f107 0308 	add.w	r3, r7, #8
 801a462:	4618      	mov	r0, r3
 801a464:	f000 f866 	bl	801a534 <prvSampleTimeNow>
 801a468:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801a46a:	68bb      	ldr	r3, [r7, #8]
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	d130      	bne.n	801a4d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801a470:	683b      	ldr	r3, [r7, #0]
 801a472:	2b00      	cmp	r3, #0
 801a474:	d10a      	bne.n	801a48c <prvProcessTimerOrBlockTask+0x3c>
 801a476:	687a      	ldr	r2, [r7, #4]
 801a478:	68fb      	ldr	r3, [r7, #12]
 801a47a:	429a      	cmp	r2, r3
 801a47c:	d806      	bhi.n	801a48c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801a47e:	f7fe ff29 	bl	80192d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801a482:	68f9      	ldr	r1, [r7, #12]
 801a484:	6878      	ldr	r0, [r7, #4]
 801a486:	f7ff ff81 	bl	801a38c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801a48a:	e024      	b.n	801a4d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801a48c:	683b      	ldr	r3, [r7, #0]
 801a48e:	2b00      	cmp	r3, #0
 801a490:	d008      	beq.n	801a4a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801a492:	4b13      	ldr	r3, [pc, #76]	@ (801a4e0 <prvProcessTimerOrBlockTask+0x90>)
 801a494:	681b      	ldr	r3, [r3, #0]
 801a496:	681b      	ldr	r3, [r3, #0]
 801a498:	2b00      	cmp	r3, #0
 801a49a:	d101      	bne.n	801a4a0 <prvProcessTimerOrBlockTask+0x50>
 801a49c:	2301      	movs	r3, #1
 801a49e:	e000      	b.n	801a4a2 <prvProcessTimerOrBlockTask+0x52>
 801a4a0:	2300      	movs	r3, #0
 801a4a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801a4a4:	4b0f      	ldr	r3, [pc, #60]	@ (801a4e4 <prvProcessTimerOrBlockTask+0x94>)
 801a4a6:	6818      	ldr	r0, [r3, #0]
 801a4a8:	687a      	ldr	r2, [r7, #4]
 801a4aa:	68fb      	ldr	r3, [r7, #12]
 801a4ac:	1ad3      	subs	r3, r2, r3
 801a4ae:	683a      	ldr	r2, [r7, #0]
 801a4b0:	4619      	mov	r1, r3
 801a4b2:	f7fe fbe9 	bl	8018c88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801a4b6:	f7fe ff0d 	bl	80192d4 <xTaskResumeAll>
 801a4ba:	4603      	mov	r3, r0
 801a4bc:	2b00      	cmp	r3, #0
 801a4be:	d10a      	bne.n	801a4d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801a4c0:	4b09      	ldr	r3, [pc, #36]	@ (801a4e8 <prvProcessTimerOrBlockTask+0x98>)
 801a4c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a4c6:	601a      	str	r2, [r3, #0]
 801a4c8:	f3bf 8f4f 	dsb	sy
 801a4cc:	f3bf 8f6f 	isb	sy
}
 801a4d0:	e001      	b.n	801a4d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801a4d2:	f7fe feff 	bl	80192d4 <xTaskResumeAll>
}
 801a4d6:	bf00      	nop
 801a4d8:	3710      	adds	r7, #16
 801a4da:	46bd      	mov	sp, r7
 801a4dc:	bd80      	pop	{r7, pc}
 801a4de:	bf00      	nop
 801a4e0:	2401a274 	.word	0x2401a274
 801a4e4:	2401a278 	.word	0x2401a278
 801a4e8:	e000ed04 	.word	0xe000ed04

0801a4ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801a4ec:	b480      	push	{r7}
 801a4ee:	b085      	sub	sp, #20
 801a4f0:	af00      	add	r7, sp, #0
 801a4f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801a4f4:	4b0e      	ldr	r3, [pc, #56]	@ (801a530 <prvGetNextExpireTime+0x44>)
 801a4f6:	681b      	ldr	r3, [r3, #0]
 801a4f8:	681b      	ldr	r3, [r3, #0]
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	d101      	bne.n	801a502 <prvGetNextExpireTime+0x16>
 801a4fe:	2201      	movs	r2, #1
 801a500:	e000      	b.n	801a504 <prvGetNextExpireTime+0x18>
 801a502:	2200      	movs	r2, #0
 801a504:	687b      	ldr	r3, [r7, #4]
 801a506:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801a508:	687b      	ldr	r3, [r7, #4]
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	d105      	bne.n	801a51c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801a510:	4b07      	ldr	r3, [pc, #28]	@ (801a530 <prvGetNextExpireTime+0x44>)
 801a512:	681b      	ldr	r3, [r3, #0]
 801a514:	68db      	ldr	r3, [r3, #12]
 801a516:	681b      	ldr	r3, [r3, #0]
 801a518:	60fb      	str	r3, [r7, #12]
 801a51a:	e001      	b.n	801a520 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801a51c:	2300      	movs	r3, #0
 801a51e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801a520:	68fb      	ldr	r3, [r7, #12]
}
 801a522:	4618      	mov	r0, r3
 801a524:	3714      	adds	r7, #20
 801a526:	46bd      	mov	sp, r7
 801a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a52c:	4770      	bx	lr
 801a52e:	bf00      	nop
 801a530:	2401a270 	.word	0x2401a270

0801a534 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801a534:	b580      	push	{r7, lr}
 801a536:	b084      	sub	sp, #16
 801a538:	af00      	add	r7, sp, #0
 801a53a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801a53c:	f7fe ff68 	bl	8019410 <xTaskGetTickCount>
 801a540:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801a542:	4b0b      	ldr	r3, [pc, #44]	@ (801a570 <prvSampleTimeNow+0x3c>)
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	68fa      	ldr	r2, [r7, #12]
 801a548:	429a      	cmp	r2, r3
 801a54a:	d205      	bcs.n	801a558 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801a54c:	f000 f93a 	bl	801a7c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801a550:	687b      	ldr	r3, [r7, #4]
 801a552:	2201      	movs	r2, #1
 801a554:	601a      	str	r2, [r3, #0]
 801a556:	e002      	b.n	801a55e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801a558:	687b      	ldr	r3, [r7, #4]
 801a55a:	2200      	movs	r2, #0
 801a55c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801a55e:	4a04      	ldr	r2, [pc, #16]	@ (801a570 <prvSampleTimeNow+0x3c>)
 801a560:	68fb      	ldr	r3, [r7, #12]
 801a562:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801a564:	68fb      	ldr	r3, [r7, #12]
}
 801a566:	4618      	mov	r0, r3
 801a568:	3710      	adds	r7, #16
 801a56a:	46bd      	mov	sp, r7
 801a56c:	bd80      	pop	{r7, pc}
 801a56e:	bf00      	nop
 801a570:	2401a280 	.word	0x2401a280

0801a574 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801a574:	b580      	push	{r7, lr}
 801a576:	b086      	sub	sp, #24
 801a578:	af00      	add	r7, sp, #0
 801a57a:	60f8      	str	r0, [r7, #12]
 801a57c:	60b9      	str	r1, [r7, #8]
 801a57e:	607a      	str	r2, [r7, #4]
 801a580:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801a582:	2300      	movs	r3, #0
 801a584:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	68ba      	ldr	r2, [r7, #8]
 801a58a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801a58c:	68fb      	ldr	r3, [r7, #12]
 801a58e:	68fa      	ldr	r2, [r7, #12]
 801a590:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801a592:	68ba      	ldr	r2, [r7, #8]
 801a594:	687b      	ldr	r3, [r7, #4]
 801a596:	429a      	cmp	r2, r3
 801a598:	d812      	bhi.n	801a5c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a59a:	687a      	ldr	r2, [r7, #4]
 801a59c:	683b      	ldr	r3, [r7, #0]
 801a59e:	1ad2      	subs	r2, r2, r3
 801a5a0:	68fb      	ldr	r3, [r7, #12]
 801a5a2:	699b      	ldr	r3, [r3, #24]
 801a5a4:	429a      	cmp	r2, r3
 801a5a6:	d302      	bcc.n	801a5ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801a5a8:	2301      	movs	r3, #1
 801a5aa:	617b      	str	r3, [r7, #20]
 801a5ac:	e01b      	b.n	801a5e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801a5ae:	4b10      	ldr	r3, [pc, #64]	@ (801a5f0 <prvInsertTimerInActiveList+0x7c>)
 801a5b0:	681a      	ldr	r2, [r3, #0]
 801a5b2:	68fb      	ldr	r3, [r7, #12]
 801a5b4:	3304      	adds	r3, #4
 801a5b6:	4619      	mov	r1, r3
 801a5b8:	4610      	mov	r0, r2
 801a5ba:	f7fc ffc2 	bl	8017542 <vListInsert>
 801a5be:	e012      	b.n	801a5e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801a5c0:	687a      	ldr	r2, [r7, #4]
 801a5c2:	683b      	ldr	r3, [r7, #0]
 801a5c4:	429a      	cmp	r2, r3
 801a5c6:	d206      	bcs.n	801a5d6 <prvInsertTimerInActiveList+0x62>
 801a5c8:	68ba      	ldr	r2, [r7, #8]
 801a5ca:	683b      	ldr	r3, [r7, #0]
 801a5cc:	429a      	cmp	r2, r3
 801a5ce:	d302      	bcc.n	801a5d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801a5d0:	2301      	movs	r3, #1
 801a5d2:	617b      	str	r3, [r7, #20]
 801a5d4:	e007      	b.n	801a5e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801a5d6:	4b07      	ldr	r3, [pc, #28]	@ (801a5f4 <prvInsertTimerInActiveList+0x80>)
 801a5d8:	681a      	ldr	r2, [r3, #0]
 801a5da:	68fb      	ldr	r3, [r7, #12]
 801a5dc:	3304      	adds	r3, #4
 801a5de:	4619      	mov	r1, r3
 801a5e0:	4610      	mov	r0, r2
 801a5e2:	f7fc ffae 	bl	8017542 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801a5e6:	697b      	ldr	r3, [r7, #20]
}
 801a5e8:	4618      	mov	r0, r3
 801a5ea:	3718      	adds	r7, #24
 801a5ec:	46bd      	mov	sp, r7
 801a5ee:	bd80      	pop	{r7, pc}
 801a5f0:	2401a274 	.word	0x2401a274
 801a5f4:	2401a270 	.word	0x2401a270

0801a5f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801a5f8:	b580      	push	{r7, lr}
 801a5fa:	b08e      	sub	sp, #56	@ 0x38
 801a5fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801a5fe:	e0ce      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801a600:	687b      	ldr	r3, [r7, #4]
 801a602:	2b00      	cmp	r3, #0
 801a604:	da19      	bge.n	801a63a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801a606:	1d3b      	adds	r3, r7, #4
 801a608:	3304      	adds	r3, #4
 801a60a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801a60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a60e:	2b00      	cmp	r3, #0
 801a610:	d10b      	bne.n	801a62a <prvProcessReceivedCommands+0x32>
	__asm volatile
 801a612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a616:	f383 8811 	msr	BASEPRI, r3
 801a61a:	f3bf 8f6f 	isb	sy
 801a61e:	f3bf 8f4f 	dsb	sy
 801a622:	61fb      	str	r3, [r7, #28]
}
 801a624:	bf00      	nop
 801a626:	bf00      	nop
 801a628:	e7fd      	b.n	801a626 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801a62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a62c:	681b      	ldr	r3, [r3, #0]
 801a62e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a630:	6850      	ldr	r0, [r2, #4]
 801a632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a634:	6892      	ldr	r2, [r2, #8]
 801a636:	4611      	mov	r1, r2
 801a638:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801a63a:	687b      	ldr	r3, [r7, #4]
 801a63c:	2b00      	cmp	r3, #0
 801a63e:	f2c0 80ae 	blt.w	801a79e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801a642:	68fb      	ldr	r3, [r7, #12]
 801a644:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801a646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a648:	695b      	ldr	r3, [r3, #20]
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	d004      	beq.n	801a658 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a650:	3304      	adds	r3, #4
 801a652:	4618      	mov	r0, r3
 801a654:	f7fc ffae 	bl	80175b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801a658:	463b      	mov	r3, r7
 801a65a:	4618      	mov	r0, r3
 801a65c:	f7ff ff6a 	bl	801a534 <prvSampleTimeNow>
 801a660:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801a662:	687b      	ldr	r3, [r7, #4]
 801a664:	2b09      	cmp	r3, #9
 801a666:	f200 8097 	bhi.w	801a798 <prvProcessReceivedCommands+0x1a0>
 801a66a:	a201      	add	r2, pc, #4	@ (adr r2, 801a670 <prvProcessReceivedCommands+0x78>)
 801a66c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a670:	0801a699 	.word	0x0801a699
 801a674:	0801a699 	.word	0x0801a699
 801a678:	0801a699 	.word	0x0801a699
 801a67c:	0801a70f 	.word	0x0801a70f
 801a680:	0801a723 	.word	0x0801a723
 801a684:	0801a76f 	.word	0x0801a76f
 801a688:	0801a699 	.word	0x0801a699
 801a68c:	0801a699 	.word	0x0801a699
 801a690:	0801a70f 	.word	0x0801a70f
 801a694:	0801a723 	.word	0x0801a723
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801a698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a69a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a69e:	f043 0301 	orr.w	r3, r3, #1
 801a6a2:	b2da      	uxtb	r2, r3
 801a6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801a6aa:	68ba      	ldr	r2, [r7, #8]
 801a6ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6ae:	699b      	ldr	r3, [r3, #24]
 801a6b0:	18d1      	adds	r1, r2, r3
 801a6b2:	68bb      	ldr	r3, [r7, #8]
 801a6b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a6b8:	f7ff ff5c 	bl	801a574 <prvInsertTimerInActiveList>
 801a6bc:	4603      	mov	r3, r0
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d06c      	beq.n	801a79c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801a6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6c4:	6a1b      	ldr	r3, [r3, #32]
 801a6c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a6c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801a6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a6d0:	f003 0304 	and.w	r3, r3, #4
 801a6d4:	2b00      	cmp	r3, #0
 801a6d6:	d061      	beq.n	801a79c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801a6d8:	68ba      	ldr	r2, [r7, #8]
 801a6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6dc:	699b      	ldr	r3, [r3, #24]
 801a6de:	441a      	add	r2, r3
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	9300      	str	r3, [sp, #0]
 801a6e4:	2300      	movs	r3, #0
 801a6e6:	2100      	movs	r1, #0
 801a6e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a6ea:	f7ff fe01 	bl	801a2f0 <xTimerGenericCommand>
 801a6ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801a6f0:	6a3b      	ldr	r3, [r7, #32]
 801a6f2:	2b00      	cmp	r3, #0
 801a6f4:	d152      	bne.n	801a79c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801a6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a6fa:	f383 8811 	msr	BASEPRI, r3
 801a6fe:	f3bf 8f6f 	isb	sy
 801a702:	f3bf 8f4f 	dsb	sy
 801a706:	61bb      	str	r3, [r7, #24]
}
 801a708:	bf00      	nop
 801a70a:	bf00      	nop
 801a70c:	e7fd      	b.n	801a70a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801a70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a714:	f023 0301 	bic.w	r3, r3, #1
 801a718:	b2da      	uxtb	r2, r3
 801a71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a71c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801a720:	e03d      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801a722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a728:	f043 0301 	orr.w	r3, r3, #1
 801a72c:	b2da      	uxtb	r2, r3
 801a72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a730:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801a734:	68ba      	ldr	r2, [r7, #8]
 801a736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a738:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801a73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a73c:	699b      	ldr	r3, [r3, #24]
 801a73e:	2b00      	cmp	r3, #0
 801a740:	d10b      	bne.n	801a75a <prvProcessReceivedCommands+0x162>
	__asm volatile
 801a742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a746:	f383 8811 	msr	BASEPRI, r3
 801a74a:	f3bf 8f6f 	isb	sy
 801a74e:	f3bf 8f4f 	dsb	sy
 801a752:	617b      	str	r3, [r7, #20]
}
 801a754:	bf00      	nop
 801a756:	bf00      	nop
 801a758:	e7fd      	b.n	801a756 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801a75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a75c:	699a      	ldr	r2, [r3, #24]
 801a75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a760:	18d1      	adds	r1, r2, r3
 801a762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a764:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a768:	f7ff ff04 	bl	801a574 <prvInsertTimerInActiveList>
					break;
 801a76c:	e017      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801a76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a774:	f003 0302 	and.w	r3, r3, #2
 801a778:	2b00      	cmp	r3, #0
 801a77a:	d103      	bne.n	801a784 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801a77c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801a77e:	f7fc fd6f 	bl	8017260 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801a782:	e00c      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801a784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a78a:	f023 0301 	bic.w	r3, r3, #1
 801a78e:	b2da      	uxtb	r2, r3
 801a790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801a796:	e002      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 801a798:	bf00      	nop
 801a79a:	e000      	b.n	801a79e <prvProcessReceivedCommands+0x1a6>
					break;
 801a79c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801a79e:	4b08      	ldr	r3, [pc, #32]	@ (801a7c0 <prvProcessReceivedCommands+0x1c8>)
 801a7a0:	681b      	ldr	r3, [r3, #0]
 801a7a2:	1d39      	adds	r1, r7, #4
 801a7a4:	2200      	movs	r2, #0
 801a7a6:	4618      	mov	r0, r3
 801a7a8:	f7fd fe1c 	bl	80183e4 <xQueueReceive>
 801a7ac:	4603      	mov	r3, r0
 801a7ae:	2b00      	cmp	r3, #0
 801a7b0:	f47f af26 	bne.w	801a600 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801a7b4:	bf00      	nop
 801a7b6:	bf00      	nop
 801a7b8:	3730      	adds	r7, #48	@ 0x30
 801a7ba:	46bd      	mov	sp, r7
 801a7bc:	bd80      	pop	{r7, pc}
 801a7be:	bf00      	nop
 801a7c0:	2401a278 	.word	0x2401a278

0801a7c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801a7c4:	b580      	push	{r7, lr}
 801a7c6:	b088      	sub	sp, #32
 801a7c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801a7ca:	e049      	b.n	801a860 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801a7cc:	4b2e      	ldr	r3, [pc, #184]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a7ce:	681b      	ldr	r3, [r3, #0]
 801a7d0:	68db      	ldr	r3, [r3, #12]
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801a7d6:	4b2c      	ldr	r3, [pc, #176]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a7d8:	681b      	ldr	r3, [r3, #0]
 801a7da:	68db      	ldr	r3, [r3, #12]
 801a7dc:	68db      	ldr	r3, [r3, #12]
 801a7de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801a7e0:	68fb      	ldr	r3, [r7, #12]
 801a7e2:	3304      	adds	r3, #4
 801a7e4:	4618      	mov	r0, r3
 801a7e6:	f7fc fee5 	bl	80175b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801a7ea:	68fb      	ldr	r3, [r7, #12]
 801a7ec:	6a1b      	ldr	r3, [r3, #32]
 801a7ee:	68f8      	ldr	r0, [r7, #12]
 801a7f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801a7f2:	68fb      	ldr	r3, [r7, #12]
 801a7f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801a7f8:	f003 0304 	and.w	r3, r3, #4
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d02f      	beq.n	801a860 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801a800:	68fb      	ldr	r3, [r7, #12]
 801a802:	699b      	ldr	r3, [r3, #24]
 801a804:	693a      	ldr	r2, [r7, #16]
 801a806:	4413      	add	r3, r2
 801a808:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801a80a:	68ba      	ldr	r2, [r7, #8]
 801a80c:	693b      	ldr	r3, [r7, #16]
 801a80e:	429a      	cmp	r2, r3
 801a810:	d90e      	bls.n	801a830 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	68ba      	ldr	r2, [r7, #8]
 801a816:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801a818:	68fb      	ldr	r3, [r7, #12]
 801a81a:	68fa      	ldr	r2, [r7, #12]
 801a81c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801a81e:	4b1a      	ldr	r3, [pc, #104]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a820:	681a      	ldr	r2, [r3, #0]
 801a822:	68fb      	ldr	r3, [r7, #12]
 801a824:	3304      	adds	r3, #4
 801a826:	4619      	mov	r1, r3
 801a828:	4610      	mov	r0, r2
 801a82a:	f7fc fe8a 	bl	8017542 <vListInsert>
 801a82e:	e017      	b.n	801a860 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801a830:	2300      	movs	r3, #0
 801a832:	9300      	str	r3, [sp, #0]
 801a834:	2300      	movs	r3, #0
 801a836:	693a      	ldr	r2, [r7, #16]
 801a838:	2100      	movs	r1, #0
 801a83a:	68f8      	ldr	r0, [r7, #12]
 801a83c:	f7ff fd58 	bl	801a2f0 <xTimerGenericCommand>
 801a840:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801a842:	687b      	ldr	r3, [r7, #4]
 801a844:	2b00      	cmp	r3, #0
 801a846:	d10b      	bne.n	801a860 <prvSwitchTimerLists+0x9c>
	__asm volatile
 801a848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a84c:	f383 8811 	msr	BASEPRI, r3
 801a850:	f3bf 8f6f 	isb	sy
 801a854:	f3bf 8f4f 	dsb	sy
 801a858:	603b      	str	r3, [r7, #0]
}
 801a85a:	bf00      	nop
 801a85c:	bf00      	nop
 801a85e:	e7fd      	b.n	801a85c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801a860:	4b09      	ldr	r3, [pc, #36]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a862:	681b      	ldr	r3, [r3, #0]
 801a864:	681b      	ldr	r3, [r3, #0]
 801a866:	2b00      	cmp	r3, #0
 801a868:	d1b0      	bne.n	801a7cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801a86a:	4b07      	ldr	r3, [pc, #28]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a86c:	681b      	ldr	r3, [r3, #0]
 801a86e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801a870:	4b06      	ldr	r3, [pc, #24]	@ (801a88c <prvSwitchTimerLists+0xc8>)
 801a872:	681b      	ldr	r3, [r3, #0]
 801a874:	4a04      	ldr	r2, [pc, #16]	@ (801a888 <prvSwitchTimerLists+0xc4>)
 801a876:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801a878:	4a04      	ldr	r2, [pc, #16]	@ (801a88c <prvSwitchTimerLists+0xc8>)
 801a87a:	697b      	ldr	r3, [r7, #20]
 801a87c:	6013      	str	r3, [r2, #0]
}
 801a87e:	bf00      	nop
 801a880:	3718      	adds	r7, #24
 801a882:	46bd      	mov	sp, r7
 801a884:	bd80      	pop	{r7, pc}
 801a886:	bf00      	nop
 801a888:	2401a270 	.word	0x2401a270
 801a88c:	2401a274 	.word	0x2401a274

0801a890 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801a890:	b580      	push	{r7, lr}
 801a892:	b082      	sub	sp, #8
 801a894:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801a896:	f7fc ffe7 	bl	8017868 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801a89a:	4b15      	ldr	r3, [pc, #84]	@ (801a8f0 <prvCheckForValidListAndQueue+0x60>)
 801a89c:	681b      	ldr	r3, [r3, #0]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d120      	bne.n	801a8e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801a8a2:	4814      	ldr	r0, [pc, #80]	@ (801a8f4 <prvCheckForValidListAndQueue+0x64>)
 801a8a4:	f7fc fdfc 	bl	80174a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801a8a8:	4813      	ldr	r0, [pc, #76]	@ (801a8f8 <prvCheckForValidListAndQueue+0x68>)
 801a8aa:	f7fc fdf9 	bl	80174a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801a8ae:	4b13      	ldr	r3, [pc, #76]	@ (801a8fc <prvCheckForValidListAndQueue+0x6c>)
 801a8b0:	4a10      	ldr	r2, [pc, #64]	@ (801a8f4 <prvCheckForValidListAndQueue+0x64>)
 801a8b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801a8b4:	4b12      	ldr	r3, [pc, #72]	@ (801a900 <prvCheckForValidListAndQueue+0x70>)
 801a8b6:	4a10      	ldr	r2, [pc, #64]	@ (801a8f8 <prvCheckForValidListAndQueue+0x68>)
 801a8b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801a8ba:	2300      	movs	r3, #0
 801a8bc:	9300      	str	r3, [sp, #0]
 801a8be:	4b11      	ldr	r3, [pc, #68]	@ (801a904 <prvCheckForValidListAndQueue+0x74>)
 801a8c0:	4a11      	ldr	r2, [pc, #68]	@ (801a908 <prvCheckForValidListAndQueue+0x78>)
 801a8c2:	2110      	movs	r1, #16
 801a8c4:	200a      	movs	r0, #10
 801a8c6:	f7fd f95b 	bl	8017b80 <xQueueGenericCreateStatic>
 801a8ca:	4603      	mov	r3, r0
 801a8cc:	4a08      	ldr	r2, [pc, #32]	@ (801a8f0 <prvCheckForValidListAndQueue+0x60>)
 801a8ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801a8d0:	4b07      	ldr	r3, [pc, #28]	@ (801a8f0 <prvCheckForValidListAndQueue+0x60>)
 801a8d2:	681b      	ldr	r3, [r3, #0]
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d005      	beq.n	801a8e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801a8d8:	4b05      	ldr	r3, [pc, #20]	@ (801a8f0 <prvCheckForValidListAndQueue+0x60>)
 801a8da:	681b      	ldr	r3, [r3, #0]
 801a8dc:	490b      	ldr	r1, [pc, #44]	@ (801a90c <prvCheckForValidListAndQueue+0x7c>)
 801a8de:	4618      	mov	r0, r3
 801a8e0:	f7fe f97e 	bl	8018be0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801a8e4:	f7fc fff2 	bl	80178cc <vPortExitCritical>
}
 801a8e8:	bf00      	nop
 801a8ea:	46bd      	mov	sp, r7
 801a8ec:	bd80      	pop	{r7, pc}
 801a8ee:	bf00      	nop
 801a8f0:	2401a278 	.word	0x2401a278
 801a8f4:	2401a248 	.word	0x2401a248
 801a8f8:	2401a25c 	.word	0x2401a25c
 801a8fc:	2401a270 	.word	0x2401a270
 801a900:	2401a274 	.word	0x2401a274
 801a904:	2401a324 	.word	0x2401a324
 801a908:	2401a284 	.word	0x2401a284
 801a90c:	08027f70 	.word	0x08027f70

0801a910 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 801a910:	b580      	push	{r7, lr}
 801a912:	b084      	sub	sp, #16
 801a914:	af00      	add	r7, sp, #0
 801a916:	6078      	str	r0, [r7, #4]
 801a918:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 801a91a:	683b      	ldr	r3, [r7, #0]
 801a91c:	681b      	ldr	r3, [r3, #0]
 801a91e:	330c      	adds	r3, #12
 801a920:	461a      	mov	r2, r3
 801a922:	6839      	ldr	r1, [r7, #0]
 801a924:	6878      	ldr	r0, [r7, #4]
 801a926:	f006 fbe3 	bl	80210f0 <tcpip_send_msg_wait_sem>
 801a92a:	4603      	mov	r3, r0
 801a92c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801a92e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a932:	2b00      	cmp	r3, #0
 801a934:	d103      	bne.n	801a93e <netconn_apimsg+0x2e>
    return apimsg->err;
 801a936:	683b      	ldr	r3, [r7, #0]
 801a938:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801a93c:	e001      	b.n	801a942 <netconn_apimsg+0x32>
  }
  return err;
 801a93e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a942:	4618      	mov	r0, r3
 801a944:	3710      	adds	r7, #16
 801a946:	46bd      	mov	sp, r7
 801a948:	bd80      	pop	{r7, pc}
	...

0801a94c <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 801a94c:	b580      	push	{r7, lr}
 801a94e:	b08c      	sub	sp, #48	@ 0x30
 801a950:	af00      	add	r7, sp, #0
 801a952:	4603      	mov	r3, r0
 801a954:	603a      	str	r2, [r7, #0]
 801a956:	71fb      	strb	r3, [r7, #7]
 801a958:	460b      	mov	r3, r1
 801a95a:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 801a95c:	79fb      	ldrb	r3, [r7, #7]
 801a95e:	6839      	ldr	r1, [r7, #0]
 801a960:	4618      	mov	r0, r3
 801a962:	f000 fad9 	bl	801af18 <netconn_alloc>
 801a966:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 801a968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d046      	beq.n	801a9fc <netconn_new_with_proto_and_callback+0xb0>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 801a96e:	79bb      	ldrb	r3, [r7, #6]
 801a970:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 801a972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a974:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 801a976:	f107 0308 	add.w	r3, r7, #8
 801a97a:	4619      	mov	r1, r3
 801a97c:	4822      	ldr	r0, [pc, #136]	@ (801aa08 <netconn_new_with_proto_and_callback+0xbc>)
 801a97e:	f7ff ffc7 	bl	801a910 <netconn_apimsg>
 801a982:	4603      	mov	r3, r0
 801a984:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 801a988:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801a98c:	2b00      	cmp	r3, #0
 801a98e:	d035      	beq.n	801a9fc <netconn_new_with_proto_and_callback+0xb0>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 801a990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a992:	685b      	ldr	r3, [r3, #4]
 801a994:	2b00      	cmp	r3, #0
 801a996:	d005      	beq.n	801a9a4 <netconn_new_with_proto_and_callback+0x58>
 801a998:	4b1c      	ldr	r3, [pc, #112]	@ (801aa0c <netconn_new_with_proto_and_callback+0xc0>)
 801a99a:	22a3      	movs	r2, #163	@ 0xa3
 801a99c:	491c      	ldr	r1, [pc, #112]	@ (801aa10 <netconn_new_with_proto_and_callback+0xc4>)
 801a99e:	481d      	ldr	r0, [pc, #116]	@ (801aa14 <netconn_new_with_proto_and_callback+0xc8>)
 801a9a0:	f009 f96c 	bl	8023c7c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 801a9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9a6:	3310      	adds	r3, #16
 801a9a8:	4618      	mov	r0, r3
 801a9aa:	f006 f991 	bl	8020cd0 <sys_mbox_valid>
 801a9ae:	4603      	mov	r3, r0
 801a9b0:	2b00      	cmp	r3, #0
 801a9b2:	d105      	bne.n	801a9c0 <netconn_new_with_proto_and_callback+0x74>
 801a9b4:	4b15      	ldr	r3, [pc, #84]	@ (801aa0c <netconn_new_with_proto_and_callback+0xc0>)
 801a9b6:	22a4      	movs	r2, #164	@ 0xa4
 801a9b8:	4917      	ldr	r1, [pc, #92]	@ (801aa18 <netconn_new_with_proto_and_callback+0xcc>)
 801a9ba:	4816      	ldr	r0, [pc, #88]	@ (801aa14 <netconn_new_with_proto_and_callback+0xc8>)
 801a9bc:	f009 f95e 	bl	8023c7c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 801a9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9c2:	330c      	adds	r3, #12
 801a9c4:	4618      	mov	r0, r3
 801a9c6:	f006 f9e0 	bl	8020d8a <sys_sem_valid>
 801a9ca:	4603      	mov	r3, r0
 801a9cc:	2b00      	cmp	r3, #0
 801a9ce:	d105      	bne.n	801a9dc <netconn_new_with_proto_and_callback+0x90>
 801a9d0:	4b0e      	ldr	r3, [pc, #56]	@ (801aa0c <netconn_new_with_proto_and_callback+0xc0>)
 801a9d2:	22a9      	movs	r2, #169	@ 0xa9
 801a9d4:	4911      	ldr	r1, [pc, #68]	@ (801aa1c <netconn_new_with_proto_and_callback+0xd0>)
 801a9d6:	480f      	ldr	r0, [pc, #60]	@ (801aa14 <netconn_new_with_proto_and_callback+0xc8>)
 801a9d8:	f009 f950 	bl	8023c7c <iprintf>
      sys_sem_free(&conn->op_completed);
 801a9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9de:	330c      	adds	r3, #12
 801a9e0:	4618      	mov	r0, r3
 801a9e2:	f006 f9c5 	bl	8020d70 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 801a9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9e8:	3310      	adds	r3, #16
 801a9ea:	4618      	mov	r0, r3
 801a9ec:	f006 f8fc 	bl	8020be8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 801a9f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a9f2:	2004      	movs	r0, #4
 801a9f4:	f003 fea6 	bl	801e744 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 801a9f8:	2300      	movs	r3, #0
 801a9fa:	e000      	b.n	801a9fe <netconn_new_with_proto_and_callback+0xb2>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 801a9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801a9fe:	4618      	mov	r0, r3
 801aa00:	3730      	adds	r7, #48	@ 0x30
 801aa02:	46bd      	mov	sp, r7
 801aa04:	bd80      	pop	{r7, pc}
 801aa06:	bf00      	nop
 801aa08:	0801aeed 	.word	0x0801aeed
 801aa0c:	08027f78 	.word	0x08027f78
 801aa10:	08027fd0 	.word	0x08027fd0
 801aa14:	08027ff4 	.word	0x08027ff4
 801aa18:	0802801c 	.word	0x0802801c
 801aa1c:	08028034 	.word	0x08028034

0801aa20 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 801aa20:	b580      	push	{r7, lr}
 801aa22:	b08c      	sub	sp, #48	@ 0x30
 801aa24:	af00      	add	r7, sp, #0
 801aa26:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 801aa28:	687b      	ldr	r3, [r7, #4]
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	d101      	bne.n	801aa32 <netconn_prepare_delete+0x12>
    return ERR_OK;
 801aa2e:	2300      	movs	r3, #0
 801aa30:	e012      	b.n	801aa58 <netconn_prepare_delete+0x38>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801aa32:	687b      	ldr	r3, [r7, #4]
 801aa34:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 801aa36:	f107 030c 	add.w	r3, r7, #12
 801aa3a:	4619      	mov	r1, r3
 801aa3c:	4808      	ldr	r0, [pc, #32]	@ (801aa60 <netconn_prepare_delete+0x40>)
 801aa3e:	f7ff ff67 	bl	801a910 <netconn_apimsg>
 801aa42:	4603      	mov	r3, r0
 801aa44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 801aa48:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801aa4c:	2b00      	cmp	r3, #0
 801aa4e:	d002      	beq.n	801aa56 <netconn_prepare_delete+0x36>
    return err;
 801aa50:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801aa54:	e000      	b.n	801aa58 <netconn_prepare_delete+0x38>
  }
  return ERR_OK;
 801aa56:	2300      	movs	r3, #0
}
 801aa58:	4618      	mov	r0, r3
 801aa5a:	3730      	adds	r7, #48	@ 0x30
 801aa5c:	46bd      	mov	sp, r7
 801aa5e:	bd80      	pop	{r7, pc}
 801aa60:	0801b0a5 	.word	0x0801b0a5

0801aa64 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 801aa64:	b580      	push	{r7, lr}
 801aa66:	b084      	sub	sp, #16
 801aa68:	af00      	add	r7, sp, #0
 801aa6a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 801aa6c:	687b      	ldr	r3, [r7, #4]
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	d101      	bne.n	801aa76 <netconn_delete+0x12>
    return ERR_OK;
 801aa72:	2300      	movs	r3, #0
 801aa74:	e00d      	b.n	801aa92 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 801aa76:	6878      	ldr	r0, [r7, #4]
 801aa78:	f7ff ffd2 	bl	801aa20 <netconn_prepare_delete>
 801aa7c:	4603      	mov	r3, r0
 801aa7e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 801aa80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d102      	bne.n	801aa8e <netconn_delete+0x2a>
    netconn_free(conn);
 801aa88:	6878      	ldr	r0, [r7, #4]
 801aa8a:	f000 faa7 	bl	801afdc <netconn_free>
  }
  return err;
 801aa8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801aa92:	4618      	mov	r0, r3
 801aa94:	3710      	adds	r7, #16
 801aa96:	46bd      	mov	sp, r7
 801aa98:	bd80      	pop	{r7, pc}
	...

0801aa9c <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 801aa9c:	b580      	push	{r7, lr}
 801aa9e:	b08e      	sub	sp, #56	@ 0x38
 801aaa0:	af00      	add	r7, sp, #0
 801aaa2:	60f8      	str	r0, [r7, #12]
 801aaa4:	60b9      	str	r1, [r7, #8]
 801aaa6:	4613      	mov	r3, r2
 801aaa8:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 801aaaa:	68fb      	ldr	r3, [r7, #12]
 801aaac:	2b00      	cmp	r3, #0
 801aaae:	d109      	bne.n	801aac4 <netconn_bind+0x28>
 801aab0:	4b11      	ldr	r3, [pc, #68]	@ (801aaf8 <netconn_bind+0x5c>)
 801aab2:	f44f 729c 	mov.w	r2, #312	@ 0x138
 801aab6:	4911      	ldr	r1, [pc, #68]	@ (801aafc <netconn_bind+0x60>)
 801aab8:	4811      	ldr	r0, [pc, #68]	@ (801ab00 <netconn_bind+0x64>)
 801aaba:	f009 f8df 	bl	8023c7c <iprintf>
 801aabe:	f06f 030f 	mvn.w	r3, #15
 801aac2:	e015      	b.n	801aaf0 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 801aac4:	68bb      	ldr	r3, [r7, #8]
 801aac6:	2b00      	cmp	r3, #0
 801aac8:	d101      	bne.n	801aace <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 801aaca:	4b0e      	ldr	r3, [pc, #56]	@ (801ab04 <netconn_bind+0x68>)
 801aacc:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801aace:	68fb      	ldr	r3, [r7, #12]
 801aad0:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 801aad2:	68bb      	ldr	r3, [r7, #8]
 801aad4:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 801aad6:	88fb      	ldrh	r3, [r7, #6]
 801aad8:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 801aada:	f107 0314 	add.w	r3, r7, #20
 801aade:	4619      	mov	r1, r3
 801aae0:	4809      	ldr	r0, [pc, #36]	@ (801ab08 <netconn_bind+0x6c>)
 801aae2:	f7ff ff15 	bl	801a910 <netconn_apimsg>
 801aae6:	4603      	mov	r3, r0
 801aae8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 801aaec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 801aaf0:	4618      	mov	r0, r3
 801aaf2:	3738      	adds	r7, #56	@ 0x38
 801aaf4:	46bd      	mov	sp, r7
 801aaf6:	bd80      	pop	{r7, pc}
 801aaf8:	08027f78 	.word	0x08027f78
 801aafc:	080280b0 	.word	0x080280b0
 801ab00:	08027ff4 	.word	0x08027ff4
 801ab04:	0802a404 	.word	0x0802a404
 801ab08:	0801b1cd 	.word	0x0801b1cd

0801ab0c <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 801ab0c:	b580      	push	{r7, lr}
 801ab0e:	b088      	sub	sp, #32
 801ab10:	af00      	add	r7, sp, #0
 801ab12:	60f8      	str	r0, [r7, #12]
 801ab14:	60b9      	str	r1, [r7, #8]
 801ab16:	4613      	mov	r3, r2
 801ab18:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 801ab1a:	2300      	movs	r3, #0
 801ab1c:	617b      	str	r3, [r7, #20]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 801ab1e:	68bb      	ldr	r3, [r7, #8]
 801ab20:	2b00      	cmp	r3, #0
 801ab22:	d109      	bne.n	801ab38 <netconn_recv_data+0x2c>
 801ab24:	4b49      	ldr	r3, [pc, #292]	@ (801ac4c <netconn_recv_data+0x140>)
 801ab26:	f44f 7212 	mov.w	r2, #584	@ 0x248
 801ab2a:	4949      	ldr	r1, [pc, #292]	@ (801ac50 <netconn_recv_data+0x144>)
 801ab2c:	4849      	ldr	r0, [pc, #292]	@ (801ac54 <netconn_recv_data+0x148>)
 801ab2e:	f009 f8a5 	bl	8023c7c <iprintf>
 801ab32:	f06f 030f 	mvn.w	r3, #15
 801ab36:	e084      	b.n	801ac42 <netconn_recv_data+0x136>
  *new_buf = NULL;
 801ab38:	68bb      	ldr	r3, [r7, #8]
 801ab3a:	2200      	movs	r2, #0
 801ab3c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	2b00      	cmp	r3, #0
 801ab42:	d109      	bne.n	801ab58 <netconn_recv_data+0x4c>
 801ab44:	4b41      	ldr	r3, [pc, #260]	@ (801ac4c <netconn_recv_data+0x140>)
 801ab46:	f240 224a 	movw	r2, #586	@ 0x24a
 801ab4a:	4943      	ldr	r1, [pc, #268]	@ (801ac58 <netconn_recv_data+0x14c>)
 801ab4c:	4841      	ldr	r0, [pc, #260]	@ (801ac54 <netconn_recv_data+0x148>)
 801ab4e:	f009 f895 	bl	8023c7c <iprintf>
 801ab52:	f06f 030f 	mvn.w	r3, #15
 801ab56:	e074      	b.n	801ac42 <netconn_recv_data+0x136>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 801ab58:	68fb      	ldr	r3, [r7, #12]
 801ab5a:	3310      	adds	r3, #16
 801ab5c:	4618      	mov	r0, r3
 801ab5e:	f006 f8b7 	bl	8020cd0 <sys_mbox_valid>
 801ab62:	4603      	mov	r3, r0
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	d10e      	bne.n	801ab86 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 801ab68:	68f8      	ldr	r0, [r7, #12]
 801ab6a:	f000 f8d3 	bl	801ad14 <netconn_err>
 801ab6e:	4603      	mov	r3, r0
 801ab70:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801ab72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801ab76:	2b00      	cmp	r3, #0
 801ab78:	d002      	beq.n	801ab80 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 801ab7a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801ab7e:	e060      	b.n	801ac42 <netconn_recv_data+0x136>
    }
    return ERR_CONN;
 801ab80:	f06f 030a 	mvn.w	r3, #10
 801ab84:	e05d      	b.n	801ac42 <netconn_recv_data+0x136>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 801ab86:	68fb      	ldr	r3, [r7, #12]
 801ab88:	7e1b      	ldrb	r3, [r3, #24]
 801ab8a:	f003 0302 	and.w	r3, r3, #2
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	d10f      	bne.n	801abb2 <netconn_recv_data+0xa6>
 801ab92:	79fb      	ldrb	r3, [r7, #7]
 801ab94:	f003 0304 	and.w	r3, r3, #4
 801ab98:	2b00      	cmp	r3, #0
 801ab9a:	d10a      	bne.n	801abb2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 801ab9c:	68fb      	ldr	r3, [r7, #12]
 801ab9e:	7e1b      	ldrb	r3, [r3, #24]
 801aba0:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 801aba4:	2b00      	cmp	r3, #0
 801aba6:	d104      	bne.n	801abb2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 801aba8:	68fb      	ldr	r3, [r7, #12]
 801abaa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801abae:	2b00      	cmp	r3, #0
 801abb0:	d023      	beq.n	801abfa <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 801abb2:	68fb      	ldr	r3, [r7, #12]
 801abb4:	3310      	adds	r3, #16
 801abb6:	f107 0214 	add.w	r2, r7, #20
 801abba:	4611      	mov	r1, r2
 801abbc:	4618      	mov	r0, r3
 801abbe:	f006 f870 	bl	8020ca2 <sys_arch_mbox_tryfetch>
 801abc2:	4603      	mov	r3, r0
 801abc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801abc8:	d11f      	bne.n	801ac0a <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 801abca:	68f8      	ldr	r0, [r7, #12]
 801abcc:	f000 f8a2 	bl	801ad14 <netconn_err>
 801abd0:	4603      	mov	r3, r0
 801abd2:	77fb      	strb	r3, [r7, #31]
      if (err != ERR_OK) {
 801abd4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801abd8:	2b00      	cmp	r3, #0
 801abda:	d002      	beq.n	801abe2 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 801abdc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801abe0:	e02f      	b.n	801ac42 <netconn_recv_data+0x136>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 801abe2:	68fb      	ldr	r3, [r7, #12]
 801abe4:	7e1b      	ldrb	r3, [r3, #24]
 801abe6:	f003 0301 	and.w	r3, r3, #1
 801abea:	2b00      	cmp	r3, #0
 801abec:	d002      	beq.n	801abf4 <netconn_recv_data+0xe8>
        return ERR_CONN;
 801abee:	f06f 030a 	mvn.w	r3, #10
 801abf2:	e026      	b.n	801ac42 <netconn_recv_data+0x136>
      }
      return ERR_WOULDBLOCK;
 801abf4:	f06f 0306 	mvn.w	r3, #6
 801abf8:	e023      	b.n	801ac42 <netconn_recv_data+0x136>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 801abfa:	68fb      	ldr	r3, [r7, #12]
 801abfc:	3310      	adds	r3, #16
 801abfe:	f107 0114 	add.w	r1, r7, #20
 801ac02:	2200      	movs	r2, #0
 801ac04:	4618      	mov	r0, r3
 801ac06:	f006 f81b 	bl	8020c40 <sys_arch_mbox_fetch>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 801ac0a:	697b      	ldr	r3, [r7, #20]
 801ac0c:	2b00      	cmp	r3, #0
 801ac0e:	d106      	bne.n	801ac1e <netconn_recv_data+0x112>
 801ac10:	4b0e      	ldr	r3, [pc, #56]	@ (801ac4c <netconn_recv_data+0x140>)
 801ac12:	f240 2291 	movw	r2, #657	@ 0x291
 801ac16:	4911      	ldr	r1, [pc, #68]	@ (801ac5c <netconn_recv_data+0x150>)
 801ac18:	480e      	ldr	r0, [pc, #56]	@ (801ac54 <netconn_recv_data+0x148>)
 801ac1a:	f009 f82f 	bl	8023c7c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 801ac1e:	697b      	ldr	r3, [r7, #20]
 801ac20:	681b      	ldr	r3, [r3, #0]
 801ac22:	891b      	ldrh	r3, [r3, #8]
 801ac24:	83bb      	strh	r3, [r7, #28]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 801ac26:	68fb      	ldr	r3, [r7, #12]
 801ac28:	69db      	ldr	r3, [r3, #28]
 801ac2a:	2b00      	cmp	r3, #0
 801ac2c:	d005      	beq.n	801ac3a <netconn_recv_data+0x12e>
 801ac2e:	68fb      	ldr	r3, [r7, #12]
 801ac30:	69db      	ldr	r3, [r3, #28]
 801ac32:	8bba      	ldrh	r2, [r7, #28]
 801ac34:	2101      	movs	r1, #1
 801ac36:	68f8      	ldr	r0, [r7, #12]
 801ac38:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 801ac3a:	697a      	ldr	r2, [r7, #20]
 801ac3c:	68bb      	ldr	r3, [r7, #8]
 801ac3e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 801ac40:	2300      	movs	r3, #0
}
 801ac42:	4618      	mov	r0, r3
 801ac44:	3720      	adds	r7, #32
 801ac46:	46bd      	mov	sp, r7
 801ac48:	bd80      	pop	{r7, pc}
 801ac4a:	bf00      	nop
 801ac4c:	08027f78 	.word	0x08027f78
 801ac50:	08028130 	.word	0x08028130
 801ac54:	08027ff4 	.word	0x08027ff4
 801ac58:	08028150 	.word	0x08028150
 801ac5c:	0802816c 	.word	0x0802816c

0801ac60 <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 801ac60:	b580      	push	{r7, lr}
 801ac62:	b084      	sub	sp, #16
 801ac64:	af00      	add	r7, sp, #0
 801ac66:	60f8      	str	r0, [r7, #12]
 801ac68:	60b9      	str	r1, [r7, #8]
 801ac6a:	4613      	mov	r3, r2
 801ac6c:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 801ac6e:	68fb      	ldr	r3, [r7, #12]
 801ac70:	2b00      	cmp	r3, #0
 801ac72:	d005      	beq.n	801ac80 <netconn_recv_udp_raw_netbuf_flags+0x20>
 801ac74:	68fb      	ldr	r3, [r7, #12]
 801ac76:	781b      	ldrb	r3, [r3, #0]
 801ac78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ac7c:	2b10      	cmp	r3, #16
 801ac7e:	d109      	bne.n	801ac94 <netconn_recv_udp_raw_netbuf_flags+0x34>
 801ac80:	4b0a      	ldr	r3, [pc, #40]	@ (801acac <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 801ac82:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 801ac86:	490a      	ldr	r1, [pc, #40]	@ (801acb0 <netconn_recv_udp_raw_netbuf_flags+0x50>)
 801ac88:	480a      	ldr	r0, [pc, #40]	@ (801acb4 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 801ac8a:	f008 fff7 	bl	8023c7c <iprintf>
 801ac8e:	f06f 030f 	mvn.w	r3, #15
 801ac92:	e006      	b.n	801aca2 <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 801ac94:	79fb      	ldrb	r3, [r7, #7]
 801ac96:	461a      	mov	r2, r3
 801ac98:	68b9      	ldr	r1, [r7, #8]
 801ac9a:	68f8      	ldr	r0, [r7, #12]
 801ac9c:	f7ff ff36 	bl	801ab0c <netconn_recv_data>
 801aca0:	4603      	mov	r3, r0
}
 801aca2:	4618      	mov	r0, r3
 801aca4:	3710      	adds	r7, #16
 801aca6:	46bd      	mov	sp, r7
 801aca8:	bd80      	pop	{r7, pc}
 801acaa:	bf00      	nop
 801acac:	08027f78 	.word	0x08027f78
 801acb0:	08028178 	.word	0x08028178
 801acb4:	08027ff4 	.word	0x08027ff4

0801acb8 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 801acb8:	b580      	push	{r7, lr}
 801acba:	b08c      	sub	sp, #48	@ 0x30
 801acbc:	af00      	add	r7, sp, #0
 801acbe:	6078      	str	r0, [r7, #4]
 801acc0:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 801acc2:	687b      	ldr	r3, [r7, #4]
 801acc4:	2b00      	cmp	r3, #0
 801acc6:	d109      	bne.n	801acdc <netconn_send+0x24>
 801acc8:	4b0e      	ldr	r3, [pc, #56]	@ (801ad04 <netconn_send+0x4c>)
 801acca:	f240 32b2 	movw	r2, #946	@ 0x3b2
 801acce:	490e      	ldr	r1, [pc, #56]	@ (801ad08 <netconn_send+0x50>)
 801acd0:	480e      	ldr	r0, [pc, #56]	@ (801ad0c <netconn_send+0x54>)
 801acd2:	f008 ffd3 	bl	8023c7c <iprintf>
 801acd6:	f06f 030f 	mvn.w	r3, #15
 801acda:	e00e      	b.n	801acfa <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801acdc:	687b      	ldr	r3, [r7, #4]
 801acde:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 801ace0:	683b      	ldr	r3, [r7, #0]
 801ace2:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 801ace4:	f107 030c 	add.w	r3, r7, #12
 801ace8:	4619      	mov	r1, r3
 801acea:	4809      	ldr	r0, [pc, #36]	@ (801ad10 <netconn_send+0x58>)
 801acec:	f7ff fe10 	bl	801a910 <netconn_apimsg>
 801acf0:	4603      	mov	r3, r0
 801acf2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 801acf6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 801acfa:	4618      	mov	r0, r3
 801acfc:	3730      	adds	r7, #48	@ 0x30
 801acfe:	46bd      	mov	sp, r7
 801ad00:	bd80      	pop	{r7, pc}
 801ad02:	bf00      	nop
 801ad04:	08027f78 	.word	0x08027f78
 801ad08:	080281a4 	.word	0x080281a4
 801ad0c:	08027ff4 	.word	0x08027ff4
 801ad10:	0801b223 	.word	0x0801b223

0801ad14 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 801ad14:	b580      	push	{r7, lr}
 801ad16:	b084      	sub	sp, #16
 801ad18:	af00      	add	r7, sp, #0
 801ad1a:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 801ad1c:	687b      	ldr	r3, [r7, #4]
 801ad1e:	2b00      	cmp	r3, #0
 801ad20:	d101      	bne.n	801ad26 <netconn_err+0x12>
    return ERR_OK;
 801ad22:	2300      	movs	r3, #0
 801ad24:	e00d      	b.n	801ad42 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 801ad26:	f006 f8ad 	bl	8020e84 <sys_arch_protect>
 801ad2a:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 801ad2c:	687b      	ldr	r3, [r7, #4]
 801ad2e:	7a1b      	ldrb	r3, [r3, #8]
 801ad30:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 801ad32:	687b      	ldr	r3, [r7, #4]
 801ad34:	2200      	movs	r2, #0
 801ad36:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 801ad38:	68f8      	ldr	r0, [r7, #12]
 801ad3a:	f006 f8b1 	bl	8020ea0 <sys_arch_unprotect>
  return err;
 801ad3e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801ad42:	4618      	mov	r0, r3
 801ad44:	3710      	adds	r7, #16
 801ad46:	46bd      	mov	sp, r7
 801ad48:	bd80      	pop	{r7, pc}
	...

0801ad4c <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 801ad4c:	b580      	push	{r7, lr}
 801ad4e:	b088      	sub	sp, #32
 801ad50:	af00      	add	r7, sp, #0
 801ad52:	60f8      	str	r0, [r7, #12]
 801ad54:	60b9      	str	r1, [r7, #8]
 801ad56:	607a      	str	r2, [r7, #4]
 801ad58:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 801ad5a:	68bb      	ldr	r3, [r7, #8]
 801ad5c:	2b00      	cmp	r3, #0
 801ad5e:	d105      	bne.n	801ad6c <recv_udp+0x20>
 801ad60:	4b34      	ldr	r3, [pc, #208]	@ (801ae34 <recv_udp+0xe8>)
 801ad62:	22e5      	movs	r2, #229	@ 0xe5
 801ad64:	4934      	ldr	r1, [pc, #208]	@ (801ae38 <recv_udp+0xec>)
 801ad66:	4835      	ldr	r0, [pc, #212]	@ (801ae3c <recv_udp+0xf0>)
 801ad68:	f008 ff88 	bl	8023c7c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 801ad6c:	68fb      	ldr	r3, [r7, #12]
 801ad6e:	2b00      	cmp	r3, #0
 801ad70:	d105      	bne.n	801ad7e <recv_udp+0x32>
 801ad72:	4b30      	ldr	r3, [pc, #192]	@ (801ae34 <recv_udp+0xe8>)
 801ad74:	22e6      	movs	r2, #230	@ 0xe6
 801ad76:	4932      	ldr	r1, [pc, #200]	@ (801ae40 <recv_udp+0xf4>)
 801ad78:	4830      	ldr	r0, [pc, #192]	@ (801ae3c <recv_udp+0xf0>)
 801ad7a:	f008 ff7f 	bl	8023c7c <iprintf>
  conn = (struct netconn *)arg;
 801ad7e:	68fb      	ldr	r3, [r7, #12]
 801ad80:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 801ad82:	69fb      	ldr	r3, [r7, #28]
 801ad84:	2b00      	cmp	r3, #0
 801ad86:	d103      	bne.n	801ad90 <recv_udp+0x44>
    pbuf_free(p);
 801ad88:	6878      	ldr	r0, [r7, #4]
 801ad8a:	f004 fbe9 	bl	801f560 <pbuf_free>
    return;
 801ad8e:	e04d      	b.n	801ae2c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 801ad90:	69fb      	ldr	r3, [r7, #28]
 801ad92:	685b      	ldr	r3, [r3, #4]
 801ad94:	68ba      	ldr	r2, [r7, #8]
 801ad96:	429a      	cmp	r2, r3
 801ad98:	d005      	beq.n	801ada6 <recv_udp+0x5a>
 801ad9a:	4b26      	ldr	r3, [pc, #152]	@ (801ae34 <recv_udp+0xe8>)
 801ad9c:	22ee      	movs	r2, #238	@ 0xee
 801ad9e:	4929      	ldr	r1, [pc, #164]	@ (801ae44 <recv_udp+0xf8>)
 801ada0:	4826      	ldr	r0, [pc, #152]	@ (801ae3c <recv_udp+0xf0>)
 801ada2:	f008 ff6b 	bl	8023c7c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 801ada6:	69fb      	ldr	r3, [r7, #28]
 801ada8:	3310      	adds	r3, #16
 801adaa:	4618      	mov	r0, r3
 801adac:	f005 ff90 	bl	8020cd0 <sys_mbox_valid>
 801adb0:	4603      	mov	r3, r0
 801adb2:	2b00      	cmp	r3, #0
 801adb4:	d103      	bne.n	801adbe <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 801adb6:	6878      	ldr	r0, [r7, #4]
 801adb8:	f004 fbd2 	bl	801f560 <pbuf_free>
    return;
 801adbc:	e036      	b.n	801ae2c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 801adbe:	2003      	movs	r0, #3
 801adc0:	f003 fc4a 	bl	801e658 <memp_malloc>
 801adc4:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 801adc6:	69bb      	ldr	r3, [r7, #24]
 801adc8:	2b00      	cmp	r3, #0
 801adca:	d103      	bne.n	801add4 <recv_udp+0x88>
    pbuf_free(p);
 801adcc:	6878      	ldr	r0, [r7, #4]
 801adce:	f004 fbc7 	bl	801f560 <pbuf_free>
    return;
 801add2:	e02b      	b.n	801ae2c <recv_udp+0xe0>
  } else {
    buf->p = p;
 801add4:	69bb      	ldr	r3, [r7, #24]
 801add6:	687a      	ldr	r2, [r7, #4]
 801add8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 801adda:	69bb      	ldr	r3, [r7, #24]
 801addc:	687a      	ldr	r2, [r7, #4]
 801adde:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 801ade0:	683b      	ldr	r3, [r7, #0]
 801ade2:	2b00      	cmp	r3, #0
 801ade4:	d002      	beq.n	801adec <recv_udp+0xa0>
 801ade6:	683b      	ldr	r3, [r7, #0]
 801ade8:	681b      	ldr	r3, [r3, #0]
 801adea:	e000      	b.n	801adee <recv_udp+0xa2>
 801adec:	2300      	movs	r3, #0
 801adee:	69ba      	ldr	r2, [r7, #24]
 801adf0:	6093      	str	r3, [r2, #8]
    buf->port = port;
 801adf2:	69bb      	ldr	r3, [r7, #24]
 801adf4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801adf6:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 801adf8:	687b      	ldr	r3, [r7, #4]
 801adfa:	891b      	ldrh	r3, [r3, #8]
 801adfc:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 801adfe:	69fb      	ldr	r3, [r7, #28]
 801ae00:	3310      	adds	r3, #16
 801ae02:	69b9      	ldr	r1, [r7, #24]
 801ae04:	4618      	mov	r0, r3
 801ae06:	f005 ff01 	bl	8020c0c <sys_mbox_trypost>
 801ae0a:	4603      	mov	r3, r0
 801ae0c:	2b00      	cmp	r3, #0
 801ae0e:	d003      	beq.n	801ae18 <recv_udp+0xcc>
    netbuf_delete(buf);
 801ae10:	69b8      	ldr	r0, [r7, #24]
 801ae12:	f003 fcc1 	bl	801e798 <netbuf_delete>
    return;
 801ae16:	e009      	b.n	801ae2c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 801ae18:	69fb      	ldr	r3, [r7, #28]
 801ae1a:	69db      	ldr	r3, [r3, #28]
 801ae1c:	2b00      	cmp	r3, #0
 801ae1e:	d005      	beq.n	801ae2c <recv_udp+0xe0>
 801ae20:	69fb      	ldr	r3, [r7, #28]
 801ae22:	69db      	ldr	r3, [r3, #28]
 801ae24:	8afa      	ldrh	r2, [r7, #22]
 801ae26:	2100      	movs	r1, #0
 801ae28:	69f8      	ldr	r0, [r7, #28]
 801ae2a:	4798      	blx	r3
  }
}
 801ae2c:	3720      	adds	r7, #32
 801ae2e:	46bd      	mov	sp, r7
 801ae30:	bd80      	pop	{r7, pc}
 801ae32:	bf00      	nop
 801ae34:	08028240 	.word	0x08028240
 801ae38:	08028298 	.word	0x08028298
 801ae3c:	080282bc 	.word	0x080282bc
 801ae40:	080282e4 	.word	0x080282e4
 801ae44:	08028304 	.word	0x08028304

0801ae48 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 801ae48:	b590      	push	{r4, r7, lr}
 801ae4a:	b085      	sub	sp, #20
 801ae4c:	af00      	add	r7, sp, #0
 801ae4e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 801ae50:	2300      	movs	r3, #0
 801ae52:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 801ae54:	687b      	ldr	r3, [r7, #4]
 801ae56:	681b      	ldr	r3, [r3, #0]
 801ae58:	685b      	ldr	r3, [r3, #4]
 801ae5a:	2b00      	cmp	r3, #0
 801ae5c:	d006      	beq.n	801ae6c <pcb_new+0x24>
 801ae5e:	4b1f      	ldr	r3, [pc, #124]	@ (801aedc <pcb_new+0x94>)
 801ae60:	f240 2265 	movw	r2, #613	@ 0x265
 801ae64:	491e      	ldr	r1, [pc, #120]	@ (801aee0 <pcb_new+0x98>)
 801ae66:	481f      	ldr	r0, [pc, #124]	@ (801aee4 <pcb_new+0x9c>)
 801ae68:	f008 ff08 	bl	8023c7c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801ae6c:	687b      	ldr	r3, [r7, #4]
 801ae6e:	681b      	ldr	r3, [r3, #0]
 801ae70:	781b      	ldrb	r3, [r3, #0]
 801ae72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ae76:	2b20      	cmp	r3, #32
 801ae78:	d120      	bne.n	801aebc <pcb_new+0x74>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 801ae7a:	687b      	ldr	r3, [r7, #4]
 801ae7c:	681c      	ldr	r4, [r3, #0]
 801ae7e:	7bfb      	ldrb	r3, [r7, #15]
 801ae80:	4618      	mov	r0, r3
 801ae82:	f006 ffb6 	bl	8021df2 <udp_new_ip_type>
 801ae86:	4603      	mov	r3, r0
 801ae88:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 801ae8a:	687b      	ldr	r3, [r7, #4]
 801ae8c:	681b      	ldr	r3, [r3, #0]
 801ae8e:	685b      	ldr	r3, [r3, #4]
 801ae90:	2b00      	cmp	r3, #0
 801ae92:	d017      	beq.n	801aec4 <pcb_new+0x7c>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 801ae94:	687b      	ldr	r3, [r7, #4]
 801ae96:	681b      	ldr	r3, [r3, #0]
 801ae98:	781b      	ldrb	r3, [r3, #0]
 801ae9a:	2b22      	cmp	r3, #34	@ 0x22
 801ae9c:	d104      	bne.n	801aea8 <pcb_new+0x60>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 801ae9e:	687b      	ldr	r3, [r7, #4]
 801aea0:	681b      	ldr	r3, [r3, #0]
 801aea2:	685b      	ldr	r3, [r3, #4]
 801aea4:	2201      	movs	r2, #1
 801aea6:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 801aea8:	687b      	ldr	r3, [r7, #4]
 801aeaa:	681b      	ldr	r3, [r3, #0]
 801aeac:	6858      	ldr	r0, [r3, #4]
 801aeae:	687b      	ldr	r3, [r7, #4]
 801aeb0:	681b      	ldr	r3, [r3, #0]
 801aeb2:	461a      	mov	r2, r3
 801aeb4:	490c      	ldr	r1, [pc, #48]	@ (801aee8 <pcb_new+0xa0>)
 801aeb6:	f006 ff23 	bl	8021d00 <udp_recv>
      }
      break;
 801aeba:	e003      	b.n	801aec4 <pcb_new+0x7c>
      }
      break;
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	22fa      	movs	r2, #250	@ 0xfa
 801aec0:	711a      	strb	r2, [r3, #4]
      return;
 801aec2:	e008      	b.n	801aed6 <pcb_new+0x8e>
      break;
 801aec4:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	681b      	ldr	r3, [r3, #0]
 801aeca:	685b      	ldr	r3, [r3, #4]
 801aecc:	2b00      	cmp	r3, #0
 801aece:	d102      	bne.n	801aed6 <pcb_new+0x8e>
    msg->err = ERR_MEM;
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	22ff      	movs	r2, #255	@ 0xff
 801aed4:	711a      	strb	r2, [r3, #4]
  }
}
 801aed6:	3714      	adds	r7, #20
 801aed8:	46bd      	mov	sp, r7
 801aeda:	bd90      	pop	{r4, r7, pc}
 801aedc:	08028240 	.word	0x08028240
 801aee0:	08028324 	.word	0x08028324
 801aee4:	080282bc 	.word	0x080282bc
 801aee8:	0801ad4d 	.word	0x0801ad4d

0801aeec <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 801aeec:	b580      	push	{r7, lr}
 801aeee:	b084      	sub	sp, #16
 801aef0:	af00      	add	r7, sp, #0
 801aef2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801aef4:	687b      	ldr	r3, [r7, #4]
 801aef6:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 801aef8:	68fb      	ldr	r3, [r7, #12]
 801aefa:	2200      	movs	r2, #0
 801aefc:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 801aefe:	68fb      	ldr	r3, [r7, #12]
 801af00:	681b      	ldr	r3, [r3, #0]
 801af02:	685b      	ldr	r3, [r3, #4]
 801af04:	2b00      	cmp	r3, #0
 801af06:	d102      	bne.n	801af0e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 801af08:	68f8      	ldr	r0, [r7, #12]
 801af0a:	f7ff ff9d 	bl	801ae48 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 801af0e:	bf00      	nop
 801af10:	3710      	adds	r7, #16
 801af12:	46bd      	mov	sp, r7
 801af14:	bd80      	pop	{r7, pc}
	...

0801af18 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 801af18:	b580      	push	{r7, lr}
 801af1a:	b086      	sub	sp, #24
 801af1c:	af00      	add	r7, sp, #0
 801af1e:	4603      	mov	r3, r0
 801af20:	6039      	str	r1, [r7, #0]
 801af22:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 801af24:	2300      	movs	r3, #0
 801af26:	75fb      	strb	r3, [r7, #23]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 801af28:	2004      	movs	r0, #4
 801af2a:	f003 fb95 	bl	801e658 <memp_malloc>
 801af2e:	6138      	str	r0, [r7, #16]
  if (conn == NULL) {
 801af30:	693b      	ldr	r3, [r7, #16]
 801af32:	2b00      	cmp	r3, #0
 801af34:	d101      	bne.n	801af3a <netconn_alloc+0x22>
    return NULL;
 801af36:	2300      	movs	r3, #0
 801af38:	e045      	b.n	801afc6 <netconn_alloc+0xae>
  }

  conn->pending_err = ERR_OK;
 801af3a:	693b      	ldr	r3, [r7, #16]
 801af3c:	2200      	movs	r2, #0
 801af3e:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 801af40:	693b      	ldr	r3, [r7, #16]
 801af42:	79fa      	ldrb	r2, [r7, #7]
 801af44:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 801af46:	693b      	ldr	r3, [r7, #16]
 801af48:	2200      	movs	r2, #0
 801af4a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 801af4c:	79fb      	ldrb	r3, [r7, #7]
 801af4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801af52:	2b20      	cmp	r3, #32
 801af54:	d10c      	bne.n	801af70 <netconn_alloc+0x58>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 801af56:	2306      	movs	r3, #6
 801af58:	60fb      	str	r3, [r7, #12]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 801af5a:	bf00      	nop
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
      goto free_and_return;
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 801af5c:	693b      	ldr	r3, [r7, #16]
 801af5e:	3310      	adds	r3, #16
 801af60:	68f9      	ldr	r1, [r7, #12]
 801af62:	4618      	mov	r0, r3
 801af64:	f005 fe26 	bl	8020bb4 <sys_mbox_new>
 801af68:	4603      	mov	r3, r0
 801af6a:	2b00      	cmp	r3, #0
 801af6c:	d008      	beq.n	801af80 <netconn_alloc+0x68>
    goto free_and_return;
 801af6e:	e025      	b.n	801afbc <netconn_alloc+0xa4>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 801af70:	4b17      	ldr	r3, [pc, #92]	@ (801afd0 <netconn_alloc+0xb8>)
 801af72:	f240 22e5 	movw	r2, #741	@ 0x2e5
 801af76:	4917      	ldr	r1, [pc, #92]	@ (801afd4 <netconn_alloc+0xbc>)
 801af78:	4817      	ldr	r0, [pc, #92]	@ (801afd8 <netconn_alloc+0xc0>)
 801af7a:	f008 fe7f 	bl	8023c7c <iprintf>
      goto free_and_return;
 801af7e:	e01d      	b.n	801afbc <netconn_alloc+0xa4>
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 801af80:	693b      	ldr	r3, [r7, #16]
 801af82:	330c      	adds	r3, #12
 801af84:	2100      	movs	r1, #0
 801af86:	4618      	mov	r0, r3
 801af88:	f005 fec0 	bl	8020d0c <sys_sem_new>
 801af8c:	4603      	mov	r3, r0
 801af8e:	2b00      	cmp	r3, #0
 801af90:	d005      	beq.n	801af9e <netconn_alloc+0x86>
    sys_mbox_free(&conn->recvmbox);
 801af92:	693b      	ldr	r3, [r7, #16]
 801af94:	3310      	adds	r3, #16
 801af96:	4618      	mov	r0, r3
 801af98:	f005 fe26 	bl	8020be8 <sys_mbox_free>
    goto free_and_return;
 801af9c:	e00e      	b.n	801afbc <netconn_alloc+0xa4>
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
#endif
  conn->state        = NETCONN_NONE;
 801af9e:	693b      	ldr	r3, [r7, #16]
 801afa0:	2200      	movs	r2, #0
 801afa2:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 801afa4:	693b      	ldr	r3, [r7, #16]
 801afa6:	f04f 32ff 	mov.w	r2, #4294967295
 801afaa:	615a      	str	r2, [r3, #20]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 801afac:	693b      	ldr	r3, [r7, #16]
 801afae:	683a      	ldr	r2, [r7, #0]
 801afb0:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 801afb2:	693b      	ldr	r3, [r7, #16]
 801afb4:	7dfa      	ldrb	r2, [r7, #23]
 801afb6:	761a      	strb	r2, [r3, #24]
  return conn;
 801afb8:	693b      	ldr	r3, [r7, #16]
 801afba:	e004      	b.n	801afc6 <netconn_alloc+0xae>
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 801afbc:	6939      	ldr	r1, [r7, #16]
 801afbe:	2004      	movs	r0, #4
 801afc0:	f003 fbc0 	bl	801e744 <memp_free>
  return NULL;
 801afc4:	2300      	movs	r3, #0
}
 801afc6:	4618      	mov	r0, r3
 801afc8:	3718      	adds	r7, #24
 801afca:	46bd      	mov	sp, r7
 801afcc:	bd80      	pop	{r7, pc}
 801afce:	bf00      	nop
 801afd0:	08028240 	.word	0x08028240
 801afd4:	08028344 	.word	0x08028344
 801afd8:	080282bc 	.word	0x080282bc

0801afdc <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 801afdc:	b580      	push	{r7, lr}
 801afde:	b082      	sub	sp, #8
 801afe0:	af00      	add	r7, sp, #0
 801afe2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 801afe4:	687b      	ldr	r3, [r7, #4]
 801afe6:	685b      	ldr	r3, [r3, #4]
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d006      	beq.n	801affa <netconn_free+0x1e>
 801afec:	4b13      	ldr	r3, [pc, #76]	@ (801b03c <netconn_free+0x60>)
 801afee:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801aff2:	4913      	ldr	r1, [pc, #76]	@ (801b040 <netconn_free+0x64>)
 801aff4:	4813      	ldr	r0, [pc, #76]	@ (801b044 <netconn_free+0x68>)
 801aff6:	f008 fe41 	bl	8023c7c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	3310      	adds	r3, #16
 801affe:	4618      	mov	r0, r3
 801b000:	f005 fe66 	bl	8020cd0 <sys_mbox_valid>
 801b004:	4603      	mov	r3, r0
 801b006:	2b00      	cmp	r3, #0
 801b008:	d006      	beq.n	801b018 <netconn_free+0x3c>
 801b00a:	4b0c      	ldr	r3, [pc, #48]	@ (801b03c <netconn_free+0x60>)
 801b00c:	f240 3223 	movw	r2, #803	@ 0x323
 801b010:	490d      	ldr	r1, [pc, #52]	@ (801b048 <netconn_free+0x6c>)
 801b012:	480c      	ldr	r0, [pc, #48]	@ (801b044 <netconn_free+0x68>)
 801b014:	f008 fe32 	bl	8023c7c <iprintf>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 801b018:	687b      	ldr	r3, [r7, #4]
 801b01a:	330c      	adds	r3, #12
 801b01c:	4618      	mov	r0, r3
 801b01e:	f005 fea7 	bl	8020d70 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 801b022:	687b      	ldr	r3, [r7, #4]
 801b024:	330c      	adds	r3, #12
 801b026:	4618      	mov	r0, r3
 801b028:	f005 fec0 	bl	8020dac <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 801b02c:	6879      	ldr	r1, [r7, #4]
 801b02e:	2004      	movs	r0, #4
 801b030:	f003 fb88 	bl	801e744 <memp_free>
}
 801b034:	bf00      	nop
 801b036:	3708      	adds	r7, #8
 801b038:	46bd      	mov	sp, r7
 801b03a:	bd80      	pop	{r7, pc}
 801b03c:	08028240 	.word	0x08028240
 801b040:	0802836c 	.word	0x0802836c
 801b044:	080282bc 	.word	0x080282bc
 801b048:	0802839c 	.word	0x0802839c

0801b04c <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 801b04c:	b580      	push	{r7, lr}
 801b04e:	b084      	sub	sp, #16
 801b050:	af00      	add	r7, sp, #0
 801b052:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 801b054:	687b      	ldr	r3, [r7, #4]
 801b056:	3310      	adds	r3, #16
 801b058:	4618      	mov	r0, r3
 801b05a:	f005 fe39 	bl	8020cd0 <sys_mbox_valid>
 801b05e:	4603      	mov	r3, r0
 801b060:	2b00      	cmp	r3, #0
 801b062:	d01a      	beq.n	801b09a <netconn_drain+0x4e>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 801b064:	e003      	b.n	801b06e <netconn_drain+0x22>
            pbuf_free((struct pbuf *)mem);
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 801b066:	68fb      	ldr	r3, [r7, #12]
 801b068:	4618      	mov	r0, r3
 801b06a:	f003 fb95 	bl	801e798 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	3310      	adds	r3, #16
 801b072:	f107 020c 	add.w	r2, r7, #12
 801b076:	4611      	mov	r1, r2
 801b078:	4618      	mov	r0, r3
 801b07a:	f005 fe12 	bl	8020ca2 <sys_arch_mbox_tryfetch>
 801b07e:	4603      	mov	r3, r0
 801b080:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b084:	d1ef      	bne.n	801b066 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 801b086:	687b      	ldr	r3, [r7, #4]
 801b088:	3310      	adds	r3, #16
 801b08a:	4618      	mov	r0, r3
 801b08c:	f005 fdac 	bl	8020be8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 801b090:	687b      	ldr	r3, [r7, #4]
 801b092:	3310      	adds	r3, #16
 801b094:	4618      	mov	r0, r3
 801b096:	f005 fe2c 	bl	8020cf2 <sys_mbox_set_invalid>
    }
    sys_mbox_free(&conn->acceptmbox);
    sys_mbox_set_invalid(&conn->acceptmbox);
  }
#endif /* LWIP_TCP */
}
 801b09a:	bf00      	nop
 801b09c:	3710      	adds	r7, #16
 801b09e:	46bd      	mov	sp, r7
 801b0a0:	bd80      	pop	{r7, pc}
	...

0801b0a4 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 801b0a4:	b580      	push	{r7, lr}
 801b0a6:	b084      	sub	sp, #16
 801b0a8:	af00      	add	r7, sp, #0
 801b0aa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801b0ac:	687b      	ldr	r3, [r7, #4]
 801b0ae:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 801b0b0:	68fb      	ldr	r3, [r7, #12]
 801b0b2:	681b      	ldr	r3, [r3, #0]
 801b0b4:	785b      	ldrb	r3, [r3, #1]
 801b0b6:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 801b0b8:	7afb      	ldrb	r3, [r7, #11]
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d00d      	beq.n	801b0da <lwip_netconn_do_delconn+0x36>
 801b0be:	68fb      	ldr	r3, [r7, #12]
 801b0c0:	681b      	ldr	r3, [r3, #0]
 801b0c2:	781b      	ldrb	r3, [r3, #0]
 801b0c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b0c8:	2b10      	cmp	r3, #16
 801b0ca:	d006      	beq.n	801b0da <lwip_netconn_do_delconn+0x36>
 801b0cc:	4b3b      	ldr	r3, [pc, #236]	@ (801b1bc <lwip_netconn_do_delconn+0x118>)
 801b0ce:	f240 425e 	movw	r2, #1118	@ 0x45e
 801b0d2:	493b      	ldr	r1, [pc, #236]	@ (801b1c0 <lwip_netconn_do_delconn+0x11c>)
 801b0d4:	483b      	ldr	r0, [pc, #236]	@ (801b1c4 <lwip_netconn_do_delconn+0x120>)
 801b0d6:	f008 fdd1 	bl	8023c7c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 801b0da:	7afb      	ldrb	r3, [r7, #11]
 801b0dc:	2b00      	cmp	r3, #0
 801b0de:	d005      	beq.n	801b0ec <lwip_netconn_do_delconn+0x48>
 801b0e0:	7afb      	ldrb	r3, [r7, #11]
 801b0e2:	2b02      	cmp	r3, #2
 801b0e4:	d002      	beq.n	801b0ec <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 801b0e6:	7afb      	ldrb	r3, [r7, #11]
 801b0e8:	2b03      	cmp	r3, #3
 801b0ea:	d109      	bne.n	801b100 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 801b0ec:	7afb      	ldrb	r3, [r7, #11]
 801b0ee:	2b03      	cmp	r3, #3
 801b0f0:	d10a      	bne.n	801b108 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 801b0f2:	68fb      	ldr	r3, [r7, #12]
 801b0f4:	681b      	ldr	r3, [r3, #0]
 801b0f6:	7e1b      	ldrb	r3, [r3, #24]
 801b0f8:	f003 0304 	and.w	r3, r3, #4
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	d103      	bne.n	801b108 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 801b100:	68fb      	ldr	r3, [r7, #12]
 801b102:	22fb      	movs	r2, #251	@ 0xfb
 801b104:	711a      	strb	r2, [r3, #4]
 801b106:	e04f      	b.n	801b1a8 <lwip_netconn_do_delconn+0x104>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 801b108:	7afb      	ldrb	r3, [r7, #11]
 801b10a:	2b03      	cmp	r3, #3
 801b10c:	d10d      	bne.n	801b12a <lwip_netconn_do_delconn+0x86>
 801b10e:	68fb      	ldr	r3, [r7, #12]
 801b110:	681b      	ldr	r3, [r3, #0]
 801b112:	7e1b      	ldrb	r3, [r3, #24]
 801b114:	f003 0304 	and.w	r3, r3, #4
 801b118:	2b00      	cmp	r3, #0
 801b11a:	d106      	bne.n	801b12a <lwip_netconn_do_delconn+0x86>
 801b11c:	4b27      	ldr	r3, [pc, #156]	@ (801b1bc <lwip_netconn_do_delconn+0x118>)
 801b11e:	f240 427a 	movw	r2, #1146	@ 0x47a
 801b122:	4929      	ldr	r1, [pc, #164]	@ (801b1c8 <lwip_netconn_do_delconn+0x124>)
 801b124:	4827      	ldr	r0, [pc, #156]	@ (801b1c4 <lwip_netconn_do_delconn+0x120>)
 801b126:	f008 fda9 	bl	8023c7c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 801b12a:	68fb      	ldr	r3, [r7, #12]
 801b12c:	2200      	movs	r2, #0
 801b12e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 801b130:	68fb      	ldr	r3, [r7, #12]
 801b132:	681b      	ldr	r3, [r3, #0]
 801b134:	4618      	mov	r0, r3
 801b136:	f7ff ff89 	bl	801b04c <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 801b13a:	68fb      	ldr	r3, [r7, #12]
 801b13c:	681b      	ldr	r3, [r3, #0]
 801b13e:	685b      	ldr	r3, [r3, #4]
 801b140:	2b00      	cmp	r3, #0
 801b142:	d017      	beq.n	801b174 <lwip_netconn_do_delconn+0xd0>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801b144:	68fb      	ldr	r3, [r7, #12]
 801b146:	681b      	ldr	r3, [r3, #0]
 801b148:	781b      	ldrb	r3, [r3, #0]
 801b14a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b14e:	2b20      	cmp	r3, #32
 801b150:	d10b      	bne.n	801b16a <lwip_netconn_do_delconn+0xc6>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 801b152:	68fb      	ldr	r3, [r7, #12]
 801b154:	681b      	ldr	r3, [r3, #0]
 801b156:	685b      	ldr	r3, [r3, #4]
 801b158:	2200      	movs	r2, #0
 801b15a:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 801b15c:	68fb      	ldr	r3, [r7, #12]
 801b15e:	681b      	ldr	r3, [r3, #0]
 801b160:	685b      	ldr	r3, [r3, #4]
 801b162:	4618      	mov	r0, r3
 801b164:	f006 fdec 	bl	8021d40 <udp_remove>
          break;
 801b168:	e000      	b.n	801b16c <lwip_netconn_do_delconn+0xc8>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 801b16a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 801b16c:	68fb      	ldr	r3, [r7, #12]
 801b16e:	681b      	ldr	r3, [r3, #0]
 801b170:	2200      	movs	r2, #0
 801b172:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 801b174:	68fb      	ldr	r3, [r7, #12]
 801b176:	681b      	ldr	r3, [r3, #0]
 801b178:	69db      	ldr	r3, [r3, #28]
 801b17a:	2b00      	cmp	r3, #0
 801b17c:	d007      	beq.n	801b18e <lwip_netconn_do_delconn+0xea>
 801b17e:	68fb      	ldr	r3, [r7, #12]
 801b180:	681b      	ldr	r3, [r3, #0]
 801b182:	69db      	ldr	r3, [r3, #28]
 801b184:	68fa      	ldr	r2, [r7, #12]
 801b186:	6810      	ldr	r0, [r2, #0]
 801b188:	2200      	movs	r2, #0
 801b18a:	2100      	movs	r1, #0
 801b18c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 801b18e:	68fb      	ldr	r3, [r7, #12]
 801b190:	681b      	ldr	r3, [r3, #0]
 801b192:	69db      	ldr	r3, [r3, #28]
 801b194:	2b00      	cmp	r3, #0
 801b196:	d007      	beq.n	801b1a8 <lwip_netconn_do_delconn+0x104>
 801b198:	68fb      	ldr	r3, [r7, #12]
 801b19a:	681b      	ldr	r3, [r3, #0]
 801b19c:	69db      	ldr	r3, [r3, #28]
 801b19e:	68fa      	ldr	r2, [r7, #12]
 801b1a0:	6810      	ldr	r0, [r2, #0]
 801b1a2:	2200      	movs	r2, #0
 801b1a4:	2102      	movs	r1, #2
 801b1a6:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 801b1a8:	68fb      	ldr	r3, [r7, #12]
 801b1aa:	681b      	ldr	r3, [r3, #0]
 801b1ac:	330c      	adds	r3, #12
 801b1ae:	4618      	mov	r0, r3
 801b1b0:	f005 fdeb 	bl	8020d8a <sys_sem_valid>
    TCPIP_APIMSG_ACK(msg);
  }
}
 801b1b4:	bf00      	nop
 801b1b6:	3710      	adds	r7, #16
 801b1b8:	46bd      	mov	sp, r7
 801b1ba:	bd80      	pop	{r7, pc}
 801b1bc:	08028240 	.word	0x08028240
 801b1c0:	080283d8 	.word	0x080283d8
 801b1c4:	080282bc 	.word	0x080282bc
 801b1c8:	080283ec 	.word	0x080283ec

0801b1cc <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 801b1cc:	b580      	push	{r7, lr}
 801b1ce:	b084      	sub	sp, #16
 801b1d0:	af00      	add	r7, sp, #0
 801b1d2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801b1d4:	687b      	ldr	r3, [r7, #4]
 801b1d6:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 801b1d8:	68bb      	ldr	r3, [r7, #8]
 801b1da:	681b      	ldr	r3, [r3, #0]
 801b1dc:	685b      	ldr	r3, [r3, #4]
 801b1de:	2b00      	cmp	r3, #0
 801b1e0:	d016      	beq.n	801b210 <lwip_netconn_do_bind+0x44>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801b1e2:	68bb      	ldr	r3, [r7, #8]
 801b1e4:	681b      	ldr	r3, [r3, #0]
 801b1e6:	781b      	ldrb	r3, [r3, #0]
 801b1e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b1ec:	2b20      	cmp	r3, #32
 801b1ee:	d10c      	bne.n	801b20a <lwip_netconn_do_bind+0x3e>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 801b1f0:	68bb      	ldr	r3, [r7, #8]
 801b1f2:	681b      	ldr	r3, [r3, #0]
 801b1f4:	6858      	ldr	r0, [r3, #4]
 801b1f6:	68bb      	ldr	r3, [r7, #8]
 801b1f8:	6899      	ldr	r1, [r3, #8]
 801b1fa:	68bb      	ldr	r3, [r7, #8]
 801b1fc:	899b      	ldrh	r3, [r3, #12]
 801b1fe:	461a      	mov	r2, r3
 801b200:	f006 fcdc 	bl	8021bbc <udp_bind>
 801b204:	4603      	mov	r3, r0
 801b206:	73fb      	strb	r3, [r7, #15]
        break;
 801b208:	e004      	b.n	801b214 <lwip_netconn_do_bind+0x48>
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 801b20a:	23fa      	movs	r3, #250	@ 0xfa
 801b20c:	73fb      	strb	r3, [r7, #15]
        break;
 801b20e:	e001      	b.n	801b214 <lwip_netconn_do_bind+0x48>
    }
  } else {
    err = ERR_VAL;
 801b210:	23fa      	movs	r3, #250	@ 0xfa
 801b212:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 801b214:	68bb      	ldr	r3, [r7, #8]
 801b216:	7bfa      	ldrb	r2, [r7, #15]
 801b218:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 801b21a:	bf00      	nop
 801b21c:	3710      	adds	r7, #16
 801b21e:	46bd      	mov	sp, r7
 801b220:	bd80      	pop	{r7, pc}

0801b222 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 801b222:	b580      	push	{r7, lr}
 801b224:	b084      	sub	sp, #16
 801b226:	af00      	add	r7, sp, #0
 801b228:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801b22a:	687b      	ldr	r3, [r7, #4]
 801b22c:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 801b22e:	68bb      	ldr	r3, [r7, #8]
 801b230:	681b      	ldr	r3, [r3, #0]
 801b232:	4618      	mov	r0, r3
 801b234:	f7ff fd6e 	bl	801ad14 <netconn_err>
 801b238:	4603      	mov	r3, r0
 801b23a:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801b23c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b240:	2b00      	cmp	r3, #0
 801b242:	d134      	bne.n	801b2ae <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 801b244:	68bb      	ldr	r3, [r7, #8]
 801b246:	681b      	ldr	r3, [r3, #0]
 801b248:	685b      	ldr	r3, [r3, #4]
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	d02d      	beq.n	801b2aa <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801b24e:	68bb      	ldr	r3, [r7, #8]
 801b250:	681b      	ldr	r3, [r3, #0]
 801b252:	781b      	ldrb	r3, [r3, #0]
 801b254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b258:	2b20      	cmp	r3, #32
 801b25a:	d123      	bne.n	801b2a4 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 801b25c:	68bb      	ldr	r3, [r7, #8]
 801b25e:	689b      	ldr	r3, [r3, #8]
 801b260:	689b      	ldr	r3, [r3, #8]
 801b262:	2b00      	cmp	r3, #0
 801b264:	d10c      	bne.n	801b280 <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 801b266:	68bb      	ldr	r3, [r7, #8]
 801b268:	681b      	ldr	r3, [r3, #0]
 801b26a:	685a      	ldr	r2, [r3, #4]
 801b26c:	68bb      	ldr	r3, [r7, #8]
 801b26e:	689b      	ldr	r3, [r3, #8]
 801b270:	681b      	ldr	r3, [r3, #0]
 801b272:	4619      	mov	r1, r3
 801b274:	4610      	mov	r0, r2
 801b276:	f006 fab7 	bl	80217e8 <udp_send>
 801b27a:	4603      	mov	r3, r0
 801b27c:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 801b27e:	e016      	b.n	801b2ae <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 801b280:	68bb      	ldr	r3, [r7, #8]
 801b282:	681b      	ldr	r3, [r3, #0]
 801b284:	6858      	ldr	r0, [r3, #4]
 801b286:	68bb      	ldr	r3, [r7, #8]
 801b288:	689b      	ldr	r3, [r3, #8]
 801b28a:	6819      	ldr	r1, [r3, #0]
 801b28c:	68bb      	ldr	r3, [r7, #8]
 801b28e:	689b      	ldr	r3, [r3, #8]
 801b290:	f103 0208 	add.w	r2, r3, #8
 801b294:	68bb      	ldr	r3, [r7, #8]
 801b296:	689b      	ldr	r3, [r3, #8]
 801b298:	899b      	ldrh	r3, [r3, #12]
 801b29a:	f006 fad9 	bl	8021850 <udp_sendto>
 801b29e:	4603      	mov	r3, r0
 801b2a0:	73fb      	strb	r3, [r7, #15]
          break;
 801b2a2:	e004      	b.n	801b2ae <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 801b2a4:	23f5      	movs	r3, #245	@ 0xf5
 801b2a6:	73fb      	strb	r3, [r7, #15]
          break;
 801b2a8:	e001      	b.n	801b2ae <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 801b2aa:	23f5      	movs	r3, #245	@ 0xf5
 801b2ac:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 801b2ae:	68bb      	ldr	r3, [r7, #8]
 801b2b0:	7bfa      	ldrb	r2, [r7, #15]
 801b2b2:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 801b2b4:	bf00      	nop
 801b2b6:	3710      	adds	r7, #16
 801b2b8:	46bd      	mov	sp, r7
 801b2ba:	bd80      	pop	{r7, pc}

0801b2bc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 801b2bc:	b480      	push	{r7}
 801b2be:	b083      	sub	sp, #12
 801b2c0:	af00      	add	r7, sp, #0
 801b2c2:	4603      	mov	r3, r0
 801b2c4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801b2c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b2ca:	021b      	lsls	r3, r3, #8
 801b2cc:	b21a      	sxth	r2, r3
 801b2ce:	88fb      	ldrh	r3, [r7, #6]
 801b2d0:	0a1b      	lsrs	r3, r3, #8
 801b2d2:	b29b      	uxth	r3, r3
 801b2d4:	b21b      	sxth	r3, r3
 801b2d6:	4313      	orrs	r3, r2
 801b2d8:	b21b      	sxth	r3, r3
 801b2da:	b29b      	uxth	r3, r3
}
 801b2dc:	4618      	mov	r0, r3
 801b2de:	370c      	adds	r7, #12
 801b2e0:	46bd      	mov	sp, r7
 801b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2e6:	4770      	bx	lr

0801b2e8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801b2e8:	b480      	push	{r7}
 801b2ea:	b083      	sub	sp, #12
 801b2ec:	af00      	add	r7, sp, #0
 801b2ee:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 801b2f0:	687b      	ldr	r3, [r7, #4]
 801b2f2:	061a      	lsls	r2, r3, #24
 801b2f4:	687b      	ldr	r3, [r7, #4]
 801b2f6:	021b      	lsls	r3, r3, #8
 801b2f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801b2fc:	431a      	orrs	r2, r3
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	0a1b      	lsrs	r3, r3, #8
 801b302:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801b306:	431a      	orrs	r2, r3
 801b308:	687b      	ldr	r3, [r7, #4]
 801b30a:	0e1b      	lsrs	r3, r3, #24
 801b30c:	4313      	orrs	r3, r2
}
 801b30e:	4618      	mov	r0, r3
 801b310:	370c      	adds	r7, #12
 801b312:	46bd      	mov	sp, r7
 801b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b318:	4770      	bx	lr
	...

0801b31c <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 801b31c:	b480      	push	{r7}
 801b31e:	b083      	sub	sp, #12
 801b320:	af00      	add	r7, sp, #0
 801b322:	4603      	mov	r3, r0
 801b324:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 801b326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b32a:	2b00      	cmp	r3, #0
 801b32c:	dc04      	bgt.n	801b338 <err_to_errno+0x1c>
 801b32e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b332:	f113 0f10 	cmn.w	r3, #16
 801b336:	da01      	bge.n	801b33c <err_to_errno+0x20>
    return EIO;
 801b338:	2305      	movs	r3, #5
 801b33a:	e005      	b.n	801b348 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 801b33c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b340:	425b      	negs	r3, r3
 801b342:	4a04      	ldr	r2, [pc, #16]	@ (801b354 <err_to_errno+0x38>)
 801b344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 801b348:	4618      	mov	r0, r3
 801b34a:	370c      	adds	r7, #12
 801b34c:	46bd      	mov	sp, r7
 801b34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b352:	4770      	bx	lr
 801b354:	0802a3b0 	.word	0x0802a3b0

0801b358 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b358:	b580      	push	{r7, lr}
 801b35a:	b082      	sub	sp, #8
 801b35c:	af00      	add	r7, sp, #0
 801b35e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b360:	4915      	ldr	r1, [pc, #84]	@ (801b3b8 <etharp_free_entry+0x60>)
 801b362:	687a      	ldr	r2, [r7, #4]
 801b364:	4613      	mov	r3, r2
 801b366:	005b      	lsls	r3, r3, #1
 801b368:	4413      	add	r3, r2
 801b36a:	00db      	lsls	r3, r3, #3
 801b36c:	440b      	add	r3, r1
 801b36e:	681b      	ldr	r3, [r3, #0]
 801b370:	2b00      	cmp	r3, #0
 801b372:	d013      	beq.n	801b39c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801b374:	4910      	ldr	r1, [pc, #64]	@ (801b3b8 <etharp_free_entry+0x60>)
 801b376:	687a      	ldr	r2, [r7, #4]
 801b378:	4613      	mov	r3, r2
 801b37a:	005b      	lsls	r3, r3, #1
 801b37c:	4413      	add	r3, r2
 801b37e:	00db      	lsls	r3, r3, #3
 801b380:	440b      	add	r3, r1
 801b382:	681b      	ldr	r3, [r3, #0]
 801b384:	4618      	mov	r0, r3
 801b386:	f004 f8eb 	bl	801f560 <pbuf_free>
    arp_table[i].q = NULL;
 801b38a:	490b      	ldr	r1, [pc, #44]	@ (801b3b8 <etharp_free_entry+0x60>)
 801b38c:	687a      	ldr	r2, [r7, #4]
 801b38e:	4613      	mov	r3, r2
 801b390:	005b      	lsls	r3, r3, #1
 801b392:	4413      	add	r3, r2
 801b394:	00db      	lsls	r3, r3, #3
 801b396:	440b      	add	r3, r1
 801b398:	2200      	movs	r2, #0
 801b39a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801b39c:	4906      	ldr	r1, [pc, #24]	@ (801b3b8 <etharp_free_entry+0x60>)
 801b39e:	687a      	ldr	r2, [r7, #4]
 801b3a0:	4613      	mov	r3, r2
 801b3a2:	005b      	lsls	r3, r3, #1
 801b3a4:	4413      	add	r3, r2
 801b3a6:	00db      	lsls	r3, r3, #3
 801b3a8:	440b      	add	r3, r1
 801b3aa:	3314      	adds	r3, #20
 801b3ac:	2200      	movs	r2, #0
 801b3ae:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801b3b0:	bf00      	nop
 801b3b2:	3708      	adds	r7, #8
 801b3b4:	46bd      	mov	sp, r7
 801b3b6:	bd80      	pop	{r7, pc}
 801b3b8:	2401a374 	.word	0x2401a374

0801b3bc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801b3bc:	b580      	push	{r7, lr}
 801b3be:	b082      	sub	sp, #8
 801b3c0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b3c2:	2300      	movs	r3, #0
 801b3c4:	607b      	str	r3, [r7, #4]
 801b3c6:	e096      	b.n	801b4f6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801b3c8:	494f      	ldr	r1, [pc, #316]	@ (801b508 <etharp_tmr+0x14c>)
 801b3ca:	687a      	ldr	r2, [r7, #4]
 801b3cc:	4613      	mov	r3, r2
 801b3ce:	005b      	lsls	r3, r3, #1
 801b3d0:	4413      	add	r3, r2
 801b3d2:	00db      	lsls	r3, r3, #3
 801b3d4:	440b      	add	r3, r1
 801b3d6:	3314      	adds	r3, #20
 801b3d8:	781b      	ldrb	r3, [r3, #0]
 801b3da:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801b3dc:	78fb      	ldrb	r3, [r7, #3]
 801b3de:	2b00      	cmp	r3, #0
 801b3e0:	f000 8086 	beq.w	801b4f0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801b3e4:	4948      	ldr	r1, [pc, #288]	@ (801b508 <etharp_tmr+0x14c>)
 801b3e6:	687a      	ldr	r2, [r7, #4]
 801b3e8:	4613      	mov	r3, r2
 801b3ea:	005b      	lsls	r3, r3, #1
 801b3ec:	4413      	add	r3, r2
 801b3ee:	00db      	lsls	r3, r3, #3
 801b3f0:	440b      	add	r3, r1
 801b3f2:	3312      	adds	r3, #18
 801b3f4:	881b      	ldrh	r3, [r3, #0]
 801b3f6:	3301      	adds	r3, #1
 801b3f8:	b298      	uxth	r0, r3
 801b3fa:	4943      	ldr	r1, [pc, #268]	@ (801b508 <etharp_tmr+0x14c>)
 801b3fc:	687a      	ldr	r2, [r7, #4]
 801b3fe:	4613      	mov	r3, r2
 801b400:	005b      	lsls	r3, r3, #1
 801b402:	4413      	add	r3, r2
 801b404:	00db      	lsls	r3, r3, #3
 801b406:	440b      	add	r3, r1
 801b408:	3312      	adds	r3, #18
 801b40a:	4602      	mov	r2, r0
 801b40c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b40e:	493e      	ldr	r1, [pc, #248]	@ (801b508 <etharp_tmr+0x14c>)
 801b410:	687a      	ldr	r2, [r7, #4]
 801b412:	4613      	mov	r3, r2
 801b414:	005b      	lsls	r3, r3, #1
 801b416:	4413      	add	r3, r2
 801b418:	00db      	lsls	r3, r3, #3
 801b41a:	440b      	add	r3, r1
 801b41c:	3312      	adds	r3, #18
 801b41e:	881b      	ldrh	r3, [r3, #0]
 801b420:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801b424:	d215      	bcs.n	801b452 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b426:	4938      	ldr	r1, [pc, #224]	@ (801b508 <etharp_tmr+0x14c>)
 801b428:	687a      	ldr	r2, [r7, #4]
 801b42a:	4613      	mov	r3, r2
 801b42c:	005b      	lsls	r3, r3, #1
 801b42e:	4413      	add	r3, r2
 801b430:	00db      	lsls	r3, r3, #3
 801b432:	440b      	add	r3, r1
 801b434:	3314      	adds	r3, #20
 801b436:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b438:	2b01      	cmp	r3, #1
 801b43a:	d10e      	bne.n	801b45a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801b43c:	4932      	ldr	r1, [pc, #200]	@ (801b508 <etharp_tmr+0x14c>)
 801b43e:	687a      	ldr	r2, [r7, #4]
 801b440:	4613      	mov	r3, r2
 801b442:	005b      	lsls	r3, r3, #1
 801b444:	4413      	add	r3, r2
 801b446:	00db      	lsls	r3, r3, #3
 801b448:	440b      	add	r3, r1
 801b44a:	3312      	adds	r3, #18
 801b44c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b44e:	2b04      	cmp	r3, #4
 801b450:	d903      	bls.n	801b45a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801b452:	6878      	ldr	r0, [r7, #4]
 801b454:	f7ff ff80 	bl	801b358 <etharp_free_entry>
 801b458:	e04a      	b.n	801b4f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801b45a:	492b      	ldr	r1, [pc, #172]	@ (801b508 <etharp_tmr+0x14c>)
 801b45c:	687a      	ldr	r2, [r7, #4]
 801b45e:	4613      	mov	r3, r2
 801b460:	005b      	lsls	r3, r3, #1
 801b462:	4413      	add	r3, r2
 801b464:	00db      	lsls	r3, r3, #3
 801b466:	440b      	add	r3, r1
 801b468:	3314      	adds	r3, #20
 801b46a:	781b      	ldrb	r3, [r3, #0]
 801b46c:	2b03      	cmp	r3, #3
 801b46e:	d10a      	bne.n	801b486 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801b470:	4925      	ldr	r1, [pc, #148]	@ (801b508 <etharp_tmr+0x14c>)
 801b472:	687a      	ldr	r2, [r7, #4]
 801b474:	4613      	mov	r3, r2
 801b476:	005b      	lsls	r3, r3, #1
 801b478:	4413      	add	r3, r2
 801b47a:	00db      	lsls	r3, r3, #3
 801b47c:	440b      	add	r3, r1
 801b47e:	3314      	adds	r3, #20
 801b480:	2204      	movs	r2, #4
 801b482:	701a      	strb	r2, [r3, #0]
 801b484:	e034      	b.n	801b4f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801b486:	4920      	ldr	r1, [pc, #128]	@ (801b508 <etharp_tmr+0x14c>)
 801b488:	687a      	ldr	r2, [r7, #4]
 801b48a:	4613      	mov	r3, r2
 801b48c:	005b      	lsls	r3, r3, #1
 801b48e:	4413      	add	r3, r2
 801b490:	00db      	lsls	r3, r3, #3
 801b492:	440b      	add	r3, r1
 801b494:	3314      	adds	r3, #20
 801b496:	781b      	ldrb	r3, [r3, #0]
 801b498:	2b04      	cmp	r3, #4
 801b49a:	d10a      	bne.n	801b4b2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801b49c:	491a      	ldr	r1, [pc, #104]	@ (801b508 <etharp_tmr+0x14c>)
 801b49e:	687a      	ldr	r2, [r7, #4]
 801b4a0:	4613      	mov	r3, r2
 801b4a2:	005b      	lsls	r3, r3, #1
 801b4a4:	4413      	add	r3, r2
 801b4a6:	00db      	lsls	r3, r3, #3
 801b4a8:	440b      	add	r3, r1
 801b4aa:	3314      	adds	r3, #20
 801b4ac:	2202      	movs	r2, #2
 801b4ae:	701a      	strb	r2, [r3, #0]
 801b4b0:	e01e      	b.n	801b4f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b4b2:	4915      	ldr	r1, [pc, #84]	@ (801b508 <etharp_tmr+0x14c>)
 801b4b4:	687a      	ldr	r2, [r7, #4]
 801b4b6:	4613      	mov	r3, r2
 801b4b8:	005b      	lsls	r3, r3, #1
 801b4ba:	4413      	add	r3, r2
 801b4bc:	00db      	lsls	r3, r3, #3
 801b4be:	440b      	add	r3, r1
 801b4c0:	3314      	adds	r3, #20
 801b4c2:	781b      	ldrb	r3, [r3, #0]
 801b4c4:	2b01      	cmp	r3, #1
 801b4c6:	d113      	bne.n	801b4f0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801b4c8:	490f      	ldr	r1, [pc, #60]	@ (801b508 <etharp_tmr+0x14c>)
 801b4ca:	687a      	ldr	r2, [r7, #4]
 801b4cc:	4613      	mov	r3, r2
 801b4ce:	005b      	lsls	r3, r3, #1
 801b4d0:	4413      	add	r3, r2
 801b4d2:	00db      	lsls	r3, r3, #3
 801b4d4:	440b      	add	r3, r1
 801b4d6:	3308      	adds	r3, #8
 801b4d8:	6818      	ldr	r0, [r3, #0]
 801b4da:	687a      	ldr	r2, [r7, #4]
 801b4dc:	4613      	mov	r3, r2
 801b4de:	005b      	lsls	r3, r3, #1
 801b4e0:	4413      	add	r3, r2
 801b4e2:	00db      	lsls	r3, r3, #3
 801b4e4:	4a08      	ldr	r2, [pc, #32]	@ (801b508 <etharp_tmr+0x14c>)
 801b4e6:	4413      	add	r3, r2
 801b4e8:	3304      	adds	r3, #4
 801b4ea:	4619      	mov	r1, r3
 801b4ec:	f000 fe6e 	bl	801c1cc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b4f0:	687b      	ldr	r3, [r7, #4]
 801b4f2:	3301      	adds	r3, #1
 801b4f4:	607b      	str	r3, [r7, #4]
 801b4f6:	687b      	ldr	r3, [r7, #4]
 801b4f8:	2b09      	cmp	r3, #9
 801b4fa:	f77f af65 	ble.w	801b3c8 <etharp_tmr+0xc>
      }
    }
  }
}
 801b4fe:	bf00      	nop
 801b500:	bf00      	nop
 801b502:	3708      	adds	r7, #8
 801b504:	46bd      	mov	sp, r7
 801b506:	bd80      	pop	{r7, pc}
 801b508:	2401a374 	.word	0x2401a374

0801b50c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801b50c:	b580      	push	{r7, lr}
 801b50e:	b08a      	sub	sp, #40	@ 0x28
 801b510:	af00      	add	r7, sp, #0
 801b512:	60f8      	str	r0, [r7, #12]
 801b514:	460b      	mov	r3, r1
 801b516:	607a      	str	r2, [r7, #4]
 801b518:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801b51a:	230a      	movs	r3, #10
 801b51c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801b51e:	230a      	movs	r3, #10
 801b520:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801b522:	230a      	movs	r3, #10
 801b524:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801b526:	2300      	movs	r3, #0
 801b528:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801b52a:	230a      	movs	r3, #10
 801b52c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801b52e:	2300      	movs	r3, #0
 801b530:	83bb      	strh	r3, [r7, #28]
 801b532:	2300      	movs	r3, #0
 801b534:	837b      	strh	r3, [r7, #26]
 801b536:	2300      	movs	r3, #0
 801b538:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b53a:	2300      	movs	r3, #0
 801b53c:	843b      	strh	r3, [r7, #32]
 801b53e:	e0ae      	b.n	801b69e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801b540:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b544:	49a6      	ldr	r1, [pc, #664]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b546:	4613      	mov	r3, r2
 801b548:	005b      	lsls	r3, r3, #1
 801b54a:	4413      	add	r3, r2
 801b54c:	00db      	lsls	r3, r3, #3
 801b54e:	440b      	add	r3, r1
 801b550:	3314      	adds	r3, #20
 801b552:	781b      	ldrb	r3, [r3, #0]
 801b554:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801b556:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b55a:	2b0a      	cmp	r3, #10
 801b55c:	d105      	bne.n	801b56a <etharp_find_entry+0x5e>
 801b55e:	7dfb      	ldrb	r3, [r7, #23]
 801b560:	2b00      	cmp	r3, #0
 801b562:	d102      	bne.n	801b56a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801b564:	8c3b      	ldrh	r3, [r7, #32]
 801b566:	847b      	strh	r3, [r7, #34]	@ 0x22
 801b568:	e095      	b.n	801b696 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801b56a:	7dfb      	ldrb	r3, [r7, #23]
 801b56c:	2b00      	cmp	r3, #0
 801b56e:	f000 8092 	beq.w	801b696 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801b572:	7dfb      	ldrb	r3, [r7, #23]
 801b574:	2b01      	cmp	r3, #1
 801b576:	d009      	beq.n	801b58c <etharp_find_entry+0x80>
 801b578:	7dfb      	ldrb	r3, [r7, #23]
 801b57a:	2b01      	cmp	r3, #1
 801b57c:	d806      	bhi.n	801b58c <etharp_find_entry+0x80>
 801b57e:	4b99      	ldr	r3, [pc, #612]	@ (801b7e4 <etharp_find_entry+0x2d8>)
 801b580:	f240 1223 	movw	r2, #291	@ 0x123
 801b584:	4998      	ldr	r1, [pc, #608]	@ (801b7e8 <etharp_find_entry+0x2dc>)
 801b586:	4899      	ldr	r0, [pc, #612]	@ (801b7ec <etharp_find_entry+0x2e0>)
 801b588:	f008 fb78 	bl	8023c7c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801b58c:	68fb      	ldr	r3, [r7, #12]
 801b58e:	2b00      	cmp	r3, #0
 801b590:	d020      	beq.n	801b5d4 <etharp_find_entry+0xc8>
 801b592:	68fb      	ldr	r3, [r7, #12]
 801b594:	6819      	ldr	r1, [r3, #0]
 801b596:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b59a:	4891      	ldr	r0, [pc, #580]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b59c:	4613      	mov	r3, r2
 801b59e:	005b      	lsls	r3, r3, #1
 801b5a0:	4413      	add	r3, r2
 801b5a2:	00db      	lsls	r3, r3, #3
 801b5a4:	4403      	add	r3, r0
 801b5a6:	3304      	adds	r3, #4
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	4299      	cmp	r1, r3
 801b5ac:	d112      	bne.n	801b5d4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801b5ae:	687b      	ldr	r3, [r7, #4]
 801b5b0:	2b00      	cmp	r3, #0
 801b5b2:	d00c      	beq.n	801b5ce <etharp_find_entry+0xc2>
 801b5b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5b8:	4989      	ldr	r1, [pc, #548]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b5ba:	4613      	mov	r3, r2
 801b5bc:	005b      	lsls	r3, r3, #1
 801b5be:	4413      	add	r3, r2
 801b5c0:	00db      	lsls	r3, r3, #3
 801b5c2:	440b      	add	r3, r1
 801b5c4:	3308      	adds	r3, #8
 801b5c6:	681b      	ldr	r3, [r3, #0]
 801b5c8:	687a      	ldr	r2, [r7, #4]
 801b5ca:	429a      	cmp	r2, r3
 801b5cc:	d102      	bne.n	801b5d4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801b5ce:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b5d2:	e100      	b.n	801b7d6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801b5d4:	7dfb      	ldrb	r3, [r7, #23]
 801b5d6:	2b01      	cmp	r3, #1
 801b5d8:	d140      	bne.n	801b65c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801b5da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5de:	4980      	ldr	r1, [pc, #512]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b5e0:	4613      	mov	r3, r2
 801b5e2:	005b      	lsls	r3, r3, #1
 801b5e4:	4413      	add	r3, r2
 801b5e6:	00db      	lsls	r3, r3, #3
 801b5e8:	440b      	add	r3, r1
 801b5ea:	681b      	ldr	r3, [r3, #0]
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	d01a      	beq.n	801b626 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801b5f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5f4:	497a      	ldr	r1, [pc, #488]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b5f6:	4613      	mov	r3, r2
 801b5f8:	005b      	lsls	r3, r3, #1
 801b5fa:	4413      	add	r3, r2
 801b5fc:	00db      	lsls	r3, r3, #3
 801b5fe:	440b      	add	r3, r1
 801b600:	3312      	adds	r3, #18
 801b602:	881b      	ldrh	r3, [r3, #0]
 801b604:	8bba      	ldrh	r2, [r7, #28]
 801b606:	429a      	cmp	r2, r3
 801b608:	d845      	bhi.n	801b696 <etharp_find_entry+0x18a>
            old_queue = i;
 801b60a:	8c3b      	ldrh	r3, [r7, #32]
 801b60c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801b60e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b612:	4973      	ldr	r1, [pc, #460]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b614:	4613      	mov	r3, r2
 801b616:	005b      	lsls	r3, r3, #1
 801b618:	4413      	add	r3, r2
 801b61a:	00db      	lsls	r3, r3, #3
 801b61c:	440b      	add	r3, r1
 801b61e:	3312      	adds	r3, #18
 801b620:	881b      	ldrh	r3, [r3, #0]
 801b622:	83bb      	strh	r3, [r7, #28]
 801b624:	e037      	b.n	801b696 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801b626:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b62a:	496d      	ldr	r1, [pc, #436]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b62c:	4613      	mov	r3, r2
 801b62e:	005b      	lsls	r3, r3, #1
 801b630:	4413      	add	r3, r2
 801b632:	00db      	lsls	r3, r3, #3
 801b634:	440b      	add	r3, r1
 801b636:	3312      	adds	r3, #18
 801b638:	881b      	ldrh	r3, [r3, #0]
 801b63a:	8b7a      	ldrh	r2, [r7, #26]
 801b63c:	429a      	cmp	r2, r3
 801b63e:	d82a      	bhi.n	801b696 <etharp_find_entry+0x18a>
            old_pending = i;
 801b640:	8c3b      	ldrh	r3, [r7, #32]
 801b642:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801b644:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b648:	4965      	ldr	r1, [pc, #404]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b64a:	4613      	mov	r3, r2
 801b64c:	005b      	lsls	r3, r3, #1
 801b64e:	4413      	add	r3, r2
 801b650:	00db      	lsls	r3, r3, #3
 801b652:	440b      	add	r3, r1
 801b654:	3312      	adds	r3, #18
 801b656:	881b      	ldrh	r3, [r3, #0]
 801b658:	837b      	strh	r3, [r7, #26]
 801b65a:	e01c      	b.n	801b696 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801b65c:	7dfb      	ldrb	r3, [r7, #23]
 801b65e:	2b01      	cmp	r3, #1
 801b660:	d919      	bls.n	801b696 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801b662:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b666:	495e      	ldr	r1, [pc, #376]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b668:	4613      	mov	r3, r2
 801b66a:	005b      	lsls	r3, r3, #1
 801b66c:	4413      	add	r3, r2
 801b66e:	00db      	lsls	r3, r3, #3
 801b670:	440b      	add	r3, r1
 801b672:	3312      	adds	r3, #18
 801b674:	881b      	ldrh	r3, [r3, #0]
 801b676:	8b3a      	ldrh	r2, [r7, #24]
 801b678:	429a      	cmp	r2, r3
 801b67a:	d80c      	bhi.n	801b696 <etharp_find_entry+0x18a>
            old_stable = i;
 801b67c:	8c3b      	ldrh	r3, [r7, #32]
 801b67e:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801b680:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b684:	4956      	ldr	r1, [pc, #344]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b686:	4613      	mov	r3, r2
 801b688:	005b      	lsls	r3, r3, #1
 801b68a:	4413      	add	r3, r2
 801b68c:	00db      	lsls	r3, r3, #3
 801b68e:	440b      	add	r3, r1
 801b690:	3312      	adds	r3, #18
 801b692:	881b      	ldrh	r3, [r3, #0]
 801b694:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b696:	8c3b      	ldrh	r3, [r7, #32]
 801b698:	3301      	adds	r3, #1
 801b69a:	b29b      	uxth	r3, r3
 801b69c:	843b      	strh	r3, [r7, #32]
 801b69e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b6a2:	2b09      	cmp	r3, #9
 801b6a4:	f77f af4c 	ble.w	801b540 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801b6a8:	7afb      	ldrb	r3, [r7, #11]
 801b6aa:	f003 0302 	and.w	r3, r3, #2
 801b6ae:	2b00      	cmp	r3, #0
 801b6b0:	d108      	bne.n	801b6c4 <etharp_find_entry+0x1b8>
 801b6b2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b6b6:	2b0a      	cmp	r3, #10
 801b6b8:	d107      	bne.n	801b6ca <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801b6ba:	7afb      	ldrb	r3, [r7, #11]
 801b6bc:	f003 0301 	and.w	r3, r3, #1
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	d102      	bne.n	801b6ca <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801b6c4:	f04f 33ff 	mov.w	r3, #4294967295
 801b6c8:	e085      	b.n	801b7d6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801b6ca:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b6ce:	2b09      	cmp	r3, #9
 801b6d0:	dc02      	bgt.n	801b6d8 <etharp_find_entry+0x1cc>
    i = empty;
 801b6d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b6d4:	843b      	strh	r3, [r7, #32]
 801b6d6:	e039      	b.n	801b74c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801b6d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801b6dc:	2b09      	cmp	r3, #9
 801b6de:	dc14      	bgt.n	801b70a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801b6e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b6e2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801b6e4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b6e8:	493d      	ldr	r1, [pc, #244]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b6ea:	4613      	mov	r3, r2
 801b6ec:	005b      	lsls	r3, r3, #1
 801b6ee:	4413      	add	r3, r2
 801b6f0:	00db      	lsls	r3, r3, #3
 801b6f2:	440b      	add	r3, r1
 801b6f4:	681b      	ldr	r3, [r3, #0]
 801b6f6:	2b00      	cmp	r3, #0
 801b6f8:	d018      	beq.n	801b72c <etharp_find_entry+0x220>
 801b6fa:	4b3a      	ldr	r3, [pc, #232]	@ (801b7e4 <etharp_find_entry+0x2d8>)
 801b6fc:	f240 126d 	movw	r2, #365	@ 0x16d
 801b700:	493b      	ldr	r1, [pc, #236]	@ (801b7f0 <etharp_find_entry+0x2e4>)
 801b702:	483a      	ldr	r0, [pc, #232]	@ (801b7ec <etharp_find_entry+0x2e0>)
 801b704:	f008 faba 	bl	8023c7c <iprintf>
 801b708:	e010      	b.n	801b72c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801b70a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801b70e:	2b09      	cmp	r3, #9
 801b710:	dc02      	bgt.n	801b718 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801b712:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801b714:	843b      	strh	r3, [r7, #32]
 801b716:	e009      	b.n	801b72c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801b718:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801b71c:	2b09      	cmp	r3, #9
 801b71e:	dc02      	bgt.n	801b726 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b720:	8bfb      	ldrh	r3, [r7, #30]
 801b722:	843b      	strh	r3, [r7, #32]
 801b724:	e002      	b.n	801b72c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801b726:	f04f 33ff 	mov.w	r3, #4294967295
 801b72a:	e054      	b.n	801b7d6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b72c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b730:	2b09      	cmp	r3, #9
 801b732:	dd06      	ble.n	801b742 <etharp_find_entry+0x236>
 801b734:	4b2b      	ldr	r3, [pc, #172]	@ (801b7e4 <etharp_find_entry+0x2d8>)
 801b736:	f240 127f 	movw	r2, #383	@ 0x17f
 801b73a:	492e      	ldr	r1, [pc, #184]	@ (801b7f4 <etharp_find_entry+0x2e8>)
 801b73c:	482b      	ldr	r0, [pc, #172]	@ (801b7ec <etharp_find_entry+0x2e0>)
 801b73e:	f008 fa9d 	bl	8023c7c <iprintf>
    etharp_free_entry(i);
 801b742:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b746:	4618      	mov	r0, r3
 801b748:	f7ff fe06 	bl	801b358 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b74c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b750:	2b09      	cmp	r3, #9
 801b752:	dd06      	ble.n	801b762 <etharp_find_entry+0x256>
 801b754:	4b23      	ldr	r3, [pc, #140]	@ (801b7e4 <etharp_find_entry+0x2d8>)
 801b756:	f240 1283 	movw	r2, #387	@ 0x183
 801b75a:	4926      	ldr	r1, [pc, #152]	@ (801b7f4 <etharp_find_entry+0x2e8>)
 801b75c:	4823      	ldr	r0, [pc, #140]	@ (801b7ec <etharp_find_entry+0x2e0>)
 801b75e:	f008 fa8d 	bl	8023c7c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b762:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b766:	491e      	ldr	r1, [pc, #120]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b768:	4613      	mov	r3, r2
 801b76a:	005b      	lsls	r3, r3, #1
 801b76c:	4413      	add	r3, r2
 801b76e:	00db      	lsls	r3, r3, #3
 801b770:	440b      	add	r3, r1
 801b772:	3314      	adds	r3, #20
 801b774:	781b      	ldrb	r3, [r3, #0]
 801b776:	2b00      	cmp	r3, #0
 801b778:	d006      	beq.n	801b788 <etharp_find_entry+0x27c>
 801b77a:	4b1a      	ldr	r3, [pc, #104]	@ (801b7e4 <etharp_find_entry+0x2d8>)
 801b77c:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801b780:	491d      	ldr	r1, [pc, #116]	@ (801b7f8 <etharp_find_entry+0x2ec>)
 801b782:	481a      	ldr	r0, [pc, #104]	@ (801b7ec <etharp_find_entry+0x2e0>)
 801b784:	f008 fa7a 	bl	8023c7c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b788:	68fb      	ldr	r3, [r7, #12]
 801b78a:	2b00      	cmp	r3, #0
 801b78c:	d00b      	beq.n	801b7a6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b78e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b792:	68fb      	ldr	r3, [r7, #12]
 801b794:	6819      	ldr	r1, [r3, #0]
 801b796:	4812      	ldr	r0, [pc, #72]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b798:	4613      	mov	r3, r2
 801b79a:	005b      	lsls	r3, r3, #1
 801b79c:	4413      	add	r3, r2
 801b79e:	00db      	lsls	r3, r3, #3
 801b7a0:	4403      	add	r3, r0
 801b7a2:	3304      	adds	r3, #4
 801b7a4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b7a6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7aa:	490d      	ldr	r1, [pc, #52]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b7ac:	4613      	mov	r3, r2
 801b7ae:	005b      	lsls	r3, r3, #1
 801b7b0:	4413      	add	r3, r2
 801b7b2:	00db      	lsls	r3, r3, #3
 801b7b4:	440b      	add	r3, r1
 801b7b6:	3312      	adds	r3, #18
 801b7b8:	2200      	movs	r2, #0
 801b7ba:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801b7bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7c0:	4907      	ldr	r1, [pc, #28]	@ (801b7e0 <etharp_find_entry+0x2d4>)
 801b7c2:	4613      	mov	r3, r2
 801b7c4:	005b      	lsls	r3, r3, #1
 801b7c6:	4413      	add	r3, r2
 801b7c8:	00db      	lsls	r3, r3, #3
 801b7ca:	440b      	add	r3, r1
 801b7cc:	3308      	adds	r3, #8
 801b7ce:	687a      	ldr	r2, [r7, #4]
 801b7d0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801b7d2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801b7d6:	4618      	mov	r0, r3
 801b7d8:	3728      	adds	r7, #40	@ 0x28
 801b7da:	46bd      	mov	sp, r7
 801b7dc:	bd80      	pop	{r7, pc}
 801b7de:	bf00      	nop
 801b7e0:	2401a374 	.word	0x2401a374
 801b7e4:	0802843c 	.word	0x0802843c
 801b7e8:	0802849c 	.word	0x0802849c
 801b7ec:	080284dc 	.word	0x080284dc
 801b7f0:	08028504 	.word	0x08028504
 801b7f4:	0802851c 	.word	0x0802851c
 801b7f8:	08028530 	.word	0x08028530

0801b7fc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b7fc:	b580      	push	{r7, lr}
 801b7fe:	b088      	sub	sp, #32
 801b800:	af02      	add	r7, sp, #8
 801b802:	60f8      	str	r0, [r7, #12]
 801b804:	60b9      	str	r1, [r7, #8]
 801b806:	607a      	str	r2, [r7, #4]
 801b808:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b80a:	68fb      	ldr	r3, [r7, #12]
 801b80c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b810:	2b06      	cmp	r3, #6
 801b812:	d006      	beq.n	801b822 <etharp_update_arp_entry+0x26>
 801b814:	4b48      	ldr	r3, [pc, #288]	@ (801b938 <etharp_update_arp_entry+0x13c>)
 801b816:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801b81a:	4948      	ldr	r1, [pc, #288]	@ (801b93c <etharp_update_arp_entry+0x140>)
 801b81c:	4848      	ldr	r0, [pc, #288]	@ (801b940 <etharp_update_arp_entry+0x144>)
 801b81e:	f008 fa2d 	bl	8023c7c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b822:	68bb      	ldr	r3, [r7, #8]
 801b824:	2b00      	cmp	r3, #0
 801b826:	d012      	beq.n	801b84e <etharp_update_arp_entry+0x52>
 801b828:	68bb      	ldr	r3, [r7, #8]
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	2b00      	cmp	r3, #0
 801b82e:	d00e      	beq.n	801b84e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b830:	68bb      	ldr	r3, [r7, #8]
 801b832:	681b      	ldr	r3, [r3, #0]
 801b834:	68f9      	ldr	r1, [r7, #12]
 801b836:	4618      	mov	r0, r3
 801b838:	f001 fac2 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801b83c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b83e:	2b00      	cmp	r3, #0
 801b840:	d105      	bne.n	801b84e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b842:	68bb      	ldr	r3, [r7, #8]
 801b844:	681b      	ldr	r3, [r3, #0]
 801b846:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b84a:	2be0      	cmp	r3, #224	@ 0xe0
 801b84c:	d102      	bne.n	801b854 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b84e:	f06f 030f 	mvn.w	r3, #15
 801b852:	e06c      	b.n	801b92e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b854:	78fb      	ldrb	r3, [r7, #3]
 801b856:	68fa      	ldr	r2, [r7, #12]
 801b858:	4619      	mov	r1, r3
 801b85a:	68b8      	ldr	r0, [r7, #8]
 801b85c:	f7ff fe56 	bl	801b50c <etharp_find_entry>
 801b860:	4603      	mov	r3, r0
 801b862:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b864:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b868:	2b00      	cmp	r3, #0
 801b86a:	da02      	bge.n	801b872 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b86c:	8afb      	ldrh	r3, [r7, #22]
 801b86e:	b25b      	sxtb	r3, r3
 801b870:	e05d      	b.n	801b92e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b872:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b876:	4933      	ldr	r1, [pc, #204]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b878:	4613      	mov	r3, r2
 801b87a:	005b      	lsls	r3, r3, #1
 801b87c:	4413      	add	r3, r2
 801b87e:	00db      	lsls	r3, r3, #3
 801b880:	440b      	add	r3, r1
 801b882:	3314      	adds	r3, #20
 801b884:	2202      	movs	r2, #2
 801b886:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b888:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b88c:	492d      	ldr	r1, [pc, #180]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b88e:	4613      	mov	r3, r2
 801b890:	005b      	lsls	r3, r3, #1
 801b892:	4413      	add	r3, r2
 801b894:	00db      	lsls	r3, r3, #3
 801b896:	440b      	add	r3, r1
 801b898:	3308      	adds	r3, #8
 801b89a:	68fa      	ldr	r2, [r7, #12]
 801b89c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b89e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8a2:	4613      	mov	r3, r2
 801b8a4:	005b      	lsls	r3, r3, #1
 801b8a6:	4413      	add	r3, r2
 801b8a8:	00db      	lsls	r3, r3, #3
 801b8aa:	3308      	adds	r3, #8
 801b8ac:	4a25      	ldr	r2, [pc, #148]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b8ae:	4413      	add	r3, r2
 801b8b0:	3304      	adds	r3, #4
 801b8b2:	2206      	movs	r2, #6
 801b8b4:	6879      	ldr	r1, [r7, #4]
 801b8b6:	4618      	mov	r0, r3
 801b8b8:	f008 fce2 	bl	8024280 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b8bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8c0:	4920      	ldr	r1, [pc, #128]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b8c2:	4613      	mov	r3, r2
 801b8c4:	005b      	lsls	r3, r3, #1
 801b8c6:	4413      	add	r3, r2
 801b8c8:	00db      	lsls	r3, r3, #3
 801b8ca:	440b      	add	r3, r1
 801b8cc:	3312      	adds	r3, #18
 801b8ce:	2200      	movs	r2, #0
 801b8d0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b8d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8d6:	491b      	ldr	r1, [pc, #108]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b8d8:	4613      	mov	r3, r2
 801b8da:	005b      	lsls	r3, r3, #1
 801b8dc:	4413      	add	r3, r2
 801b8de:	00db      	lsls	r3, r3, #3
 801b8e0:	440b      	add	r3, r1
 801b8e2:	681b      	ldr	r3, [r3, #0]
 801b8e4:	2b00      	cmp	r3, #0
 801b8e6:	d021      	beq.n	801b92c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801b8e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8ec:	4915      	ldr	r1, [pc, #84]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b8ee:	4613      	mov	r3, r2
 801b8f0:	005b      	lsls	r3, r3, #1
 801b8f2:	4413      	add	r3, r2
 801b8f4:	00db      	lsls	r3, r3, #3
 801b8f6:	440b      	add	r3, r1
 801b8f8:	681b      	ldr	r3, [r3, #0]
 801b8fa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b8fc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b900:	4910      	ldr	r1, [pc, #64]	@ (801b944 <etharp_update_arp_entry+0x148>)
 801b902:	4613      	mov	r3, r2
 801b904:	005b      	lsls	r3, r3, #1
 801b906:	4413      	add	r3, r2
 801b908:	00db      	lsls	r3, r3, #3
 801b90a:	440b      	add	r3, r1
 801b90c:	2200      	movs	r2, #0
 801b90e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b910:	68fb      	ldr	r3, [r7, #12]
 801b912:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b916:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b91a:	9300      	str	r3, [sp, #0]
 801b91c:	687b      	ldr	r3, [r7, #4]
 801b91e:	6939      	ldr	r1, [r7, #16]
 801b920:	68f8      	ldr	r0, [r7, #12]
 801b922:	f000 fcf3 	bl	801c30c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b926:	6938      	ldr	r0, [r7, #16]
 801b928:	f003 fe1a 	bl	801f560 <pbuf_free>
  }
  return ERR_OK;
 801b92c:	2300      	movs	r3, #0
}
 801b92e:	4618      	mov	r0, r3
 801b930:	3718      	adds	r7, #24
 801b932:	46bd      	mov	sp, r7
 801b934:	bd80      	pop	{r7, pc}
 801b936:	bf00      	nop
 801b938:	0802843c 	.word	0x0802843c
 801b93c:	0802855c 	.word	0x0802855c
 801b940:	080284dc 	.word	0x080284dc
 801b944:	2401a374 	.word	0x2401a374

0801b948 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b948:	b580      	push	{r7, lr}
 801b94a:	b084      	sub	sp, #16
 801b94c:	af00      	add	r7, sp, #0
 801b94e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b950:	2300      	movs	r3, #0
 801b952:	60fb      	str	r3, [r7, #12]
 801b954:	e01e      	b.n	801b994 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b956:	4913      	ldr	r1, [pc, #76]	@ (801b9a4 <etharp_cleanup_netif+0x5c>)
 801b958:	68fa      	ldr	r2, [r7, #12]
 801b95a:	4613      	mov	r3, r2
 801b95c:	005b      	lsls	r3, r3, #1
 801b95e:	4413      	add	r3, r2
 801b960:	00db      	lsls	r3, r3, #3
 801b962:	440b      	add	r3, r1
 801b964:	3314      	adds	r3, #20
 801b966:	781b      	ldrb	r3, [r3, #0]
 801b968:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b96a:	7afb      	ldrb	r3, [r7, #11]
 801b96c:	2b00      	cmp	r3, #0
 801b96e:	d00e      	beq.n	801b98e <etharp_cleanup_netif+0x46>
 801b970:	490c      	ldr	r1, [pc, #48]	@ (801b9a4 <etharp_cleanup_netif+0x5c>)
 801b972:	68fa      	ldr	r2, [r7, #12]
 801b974:	4613      	mov	r3, r2
 801b976:	005b      	lsls	r3, r3, #1
 801b978:	4413      	add	r3, r2
 801b97a:	00db      	lsls	r3, r3, #3
 801b97c:	440b      	add	r3, r1
 801b97e:	3308      	adds	r3, #8
 801b980:	681b      	ldr	r3, [r3, #0]
 801b982:	687a      	ldr	r2, [r7, #4]
 801b984:	429a      	cmp	r2, r3
 801b986:	d102      	bne.n	801b98e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b988:	68f8      	ldr	r0, [r7, #12]
 801b98a:	f7ff fce5 	bl	801b358 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b98e:	68fb      	ldr	r3, [r7, #12]
 801b990:	3301      	adds	r3, #1
 801b992:	60fb      	str	r3, [r7, #12]
 801b994:	68fb      	ldr	r3, [r7, #12]
 801b996:	2b09      	cmp	r3, #9
 801b998:	dddd      	ble.n	801b956 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b99a:	bf00      	nop
 801b99c:	bf00      	nop
 801b99e:	3710      	adds	r7, #16
 801b9a0:	46bd      	mov	sp, r7
 801b9a2:	bd80      	pop	{r7, pc}
 801b9a4:	2401a374 	.word	0x2401a374

0801b9a8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b9a8:	b5b0      	push	{r4, r5, r7, lr}
 801b9aa:	b08a      	sub	sp, #40	@ 0x28
 801b9ac:	af04      	add	r7, sp, #16
 801b9ae:	6078      	str	r0, [r7, #4]
 801b9b0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b9b2:	683b      	ldr	r3, [r7, #0]
 801b9b4:	2b00      	cmp	r3, #0
 801b9b6:	d107      	bne.n	801b9c8 <etharp_input+0x20>
 801b9b8:	4b3d      	ldr	r3, [pc, #244]	@ (801bab0 <etharp_input+0x108>)
 801b9ba:	f240 228a 	movw	r2, #650	@ 0x28a
 801b9be:	493d      	ldr	r1, [pc, #244]	@ (801bab4 <etharp_input+0x10c>)
 801b9c0:	483d      	ldr	r0, [pc, #244]	@ (801bab8 <etharp_input+0x110>)
 801b9c2:	f008 f95b 	bl	8023c7c <iprintf>
 801b9c6:	e06f      	b.n	801baa8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b9c8:	687b      	ldr	r3, [r7, #4]
 801b9ca:	685b      	ldr	r3, [r3, #4]
 801b9cc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b9ce:	693b      	ldr	r3, [r7, #16]
 801b9d0:	881b      	ldrh	r3, [r3, #0]
 801b9d2:	b29b      	uxth	r3, r3
 801b9d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b9d8:	d10c      	bne.n	801b9f4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b9da:	693b      	ldr	r3, [r7, #16]
 801b9dc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b9de:	2b06      	cmp	r3, #6
 801b9e0:	d108      	bne.n	801b9f4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b9e2:	693b      	ldr	r3, [r7, #16]
 801b9e4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b9e6:	2b04      	cmp	r3, #4
 801b9e8:	d104      	bne.n	801b9f4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b9ea:	693b      	ldr	r3, [r7, #16]
 801b9ec:	885b      	ldrh	r3, [r3, #2]
 801b9ee:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b9f0:	2b08      	cmp	r3, #8
 801b9f2:	d003      	beq.n	801b9fc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b9f4:	6878      	ldr	r0, [r7, #4]
 801b9f6:	f003 fdb3 	bl	801f560 <pbuf_free>
    return;
 801b9fa:	e055      	b.n	801baa8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b9fc:	693b      	ldr	r3, [r7, #16]
 801b9fe:	330e      	adds	r3, #14
 801ba00:	681b      	ldr	r3, [r3, #0]
 801ba02:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801ba04:	693b      	ldr	r3, [r7, #16]
 801ba06:	3318      	adds	r3, #24
 801ba08:	681b      	ldr	r3, [r3, #0]
 801ba0a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ba0c:	683b      	ldr	r3, [r7, #0]
 801ba0e:	3304      	adds	r3, #4
 801ba10:	681b      	ldr	r3, [r3, #0]
 801ba12:	2b00      	cmp	r3, #0
 801ba14:	d102      	bne.n	801ba1c <etharp_input+0x74>
    for_us = 0;
 801ba16:	2300      	movs	r3, #0
 801ba18:	75fb      	strb	r3, [r7, #23]
 801ba1a:	e009      	b.n	801ba30 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801ba1c:	68ba      	ldr	r2, [r7, #8]
 801ba1e:	683b      	ldr	r3, [r7, #0]
 801ba20:	3304      	adds	r3, #4
 801ba22:	681b      	ldr	r3, [r3, #0]
 801ba24:	429a      	cmp	r2, r3
 801ba26:	bf0c      	ite	eq
 801ba28:	2301      	moveq	r3, #1
 801ba2a:	2300      	movne	r3, #0
 801ba2c:	b2db      	uxtb	r3, r3
 801ba2e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801ba30:	693b      	ldr	r3, [r7, #16]
 801ba32:	f103 0208 	add.w	r2, r3, #8
 801ba36:	7dfb      	ldrb	r3, [r7, #23]
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	d001      	beq.n	801ba40 <etharp_input+0x98>
 801ba3c:	2301      	movs	r3, #1
 801ba3e:	e000      	b.n	801ba42 <etharp_input+0x9a>
 801ba40:	2302      	movs	r3, #2
 801ba42:	f107 010c 	add.w	r1, r7, #12
 801ba46:	6838      	ldr	r0, [r7, #0]
 801ba48:	f7ff fed8 	bl	801b7fc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801ba4c:	693b      	ldr	r3, [r7, #16]
 801ba4e:	88db      	ldrh	r3, [r3, #6]
 801ba50:	b29b      	uxth	r3, r3
 801ba52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ba56:	d003      	beq.n	801ba60 <etharp_input+0xb8>
 801ba58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ba5c:	d01e      	beq.n	801ba9c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801ba5e:	e020      	b.n	801baa2 <etharp_input+0xfa>
      if (for_us) {
 801ba60:	7dfb      	ldrb	r3, [r7, #23]
 801ba62:	2b00      	cmp	r3, #0
 801ba64:	d01c      	beq.n	801baa0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801ba66:	683b      	ldr	r3, [r7, #0]
 801ba68:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801ba6c:	693b      	ldr	r3, [r7, #16]
 801ba6e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801ba72:	683b      	ldr	r3, [r7, #0]
 801ba74:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801ba78:	683b      	ldr	r3, [r7, #0]
 801ba7a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801ba7c:	693a      	ldr	r2, [r7, #16]
 801ba7e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801ba80:	2102      	movs	r1, #2
 801ba82:	9103      	str	r1, [sp, #12]
 801ba84:	f107 010c 	add.w	r1, r7, #12
 801ba88:	9102      	str	r1, [sp, #8]
 801ba8a:	9201      	str	r2, [sp, #4]
 801ba8c:	9300      	str	r3, [sp, #0]
 801ba8e:	462b      	mov	r3, r5
 801ba90:	4622      	mov	r2, r4
 801ba92:	4601      	mov	r1, r0
 801ba94:	6838      	ldr	r0, [r7, #0]
 801ba96:	f000 faeb 	bl	801c070 <etharp_raw>
      break;
 801ba9a:	e001      	b.n	801baa0 <etharp_input+0xf8>
      break;
 801ba9c:	bf00      	nop
 801ba9e:	e000      	b.n	801baa2 <etharp_input+0xfa>
      break;
 801baa0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801baa2:	6878      	ldr	r0, [r7, #4]
 801baa4:	f003 fd5c 	bl	801f560 <pbuf_free>
}
 801baa8:	3718      	adds	r7, #24
 801baaa:	46bd      	mov	sp, r7
 801baac:	bdb0      	pop	{r4, r5, r7, pc}
 801baae:	bf00      	nop
 801bab0:	0802843c 	.word	0x0802843c
 801bab4:	080285b4 	.word	0x080285b4
 801bab8:	080284dc 	.word	0x080284dc

0801babc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801babc:	b580      	push	{r7, lr}
 801babe:	b086      	sub	sp, #24
 801bac0:	af02      	add	r7, sp, #8
 801bac2:	60f8      	str	r0, [r7, #12]
 801bac4:	60b9      	str	r1, [r7, #8]
 801bac6:	4613      	mov	r3, r2
 801bac8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801baca:	79fa      	ldrb	r2, [r7, #7]
 801bacc:	4944      	ldr	r1, [pc, #272]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bace:	4613      	mov	r3, r2
 801bad0:	005b      	lsls	r3, r3, #1
 801bad2:	4413      	add	r3, r2
 801bad4:	00db      	lsls	r3, r3, #3
 801bad6:	440b      	add	r3, r1
 801bad8:	3314      	adds	r3, #20
 801bada:	781b      	ldrb	r3, [r3, #0]
 801badc:	2b01      	cmp	r3, #1
 801bade:	d806      	bhi.n	801baee <etharp_output_to_arp_index+0x32>
 801bae0:	4b40      	ldr	r3, [pc, #256]	@ (801bbe4 <etharp_output_to_arp_index+0x128>)
 801bae2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801bae6:	4940      	ldr	r1, [pc, #256]	@ (801bbe8 <etharp_output_to_arp_index+0x12c>)
 801bae8:	4840      	ldr	r0, [pc, #256]	@ (801bbec <etharp_output_to_arp_index+0x130>)
 801baea:	f008 f8c7 	bl	8023c7c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801baee:	79fa      	ldrb	r2, [r7, #7]
 801baf0:	493b      	ldr	r1, [pc, #236]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801baf2:	4613      	mov	r3, r2
 801baf4:	005b      	lsls	r3, r3, #1
 801baf6:	4413      	add	r3, r2
 801baf8:	00db      	lsls	r3, r3, #3
 801bafa:	440b      	add	r3, r1
 801bafc:	3314      	adds	r3, #20
 801bafe:	781b      	ldrb	r3, [r3, #0]
 801bb00:	2b02      	cmp	r3, #2
 801bb02:	d153      	bne.n	801bbac <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801bb04:	79fa      	ldrb	r2, [r7, #7]
 801bb06:	4936      	ldr	r1, [pc, #216]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb08:	4613      	mov	r3, r2
 801bb0a:	005b      	lsls	r3, r3, #1
 801bb0c:	4413      	add	r3, r2
 801bb0e:	00db      	lsls	r3, r3, #3
 801bb10:	440b      	add	r3, r1
 801bb12:	3312      	adds	r3, #18
 801bb14:	881b      	ldrh	r3, [r3, #0]
 801bb16:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801bb1a:	d919      	bls.n	801bb50 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801bb1c:	79fa      	ldrb	r2, [r7, #7]
 801bb1e:	4613      	mov	r3, r2
 801bb20:	005b      	lsls	r3, r3, #1
 801bb22:	4413      	add	r3, r2
 801bb24:	00db      	lsls	r3, r3, #3
 801bb26:	4a2e      	ldr	r2, [pc, #184]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb28:	4413      	add	r3, r2
 801bb2a:	3304      	adds	r3, #4
 801bb2c:	4619      	mov	r1, r3
 801bb2e:	68f8      	ldr	r0, [r7, #12]
 801bb30:	f000 fb4c 	bl	801c1cc <etharp_request>
 801bb34:	4603      	mov	r3, r0
 801bb36:	2b00      	cmp	r3, #0
 801bb38:	d138      	bne.n	801bbac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bb3a:	79fa      	ldrb	r2, [r7, #7]
 801bb3c:	4928      	ldr	r1, [pc, #160]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb3e:	4613      	mov	r3, r2
 801bb40:	005b      	lsls	r3, r3, #1
 801bb42:	4413      	add	r3, r2
 801bb44:	00db      	lsls	r3, r3, #3
 801bb46:	440b      	add	r3, r1
 801bb48:	3314      	adds	r3, #20
 801bb4a:	2203      	movs	r2, #3
 801bb4c:	701a      	strb	r2, [r3, #0]
 801bb4e:	e02d      	b.n	801bbac <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801bb50:	79fa      	ldrb	r2, [r7, #7]
 801bb52:	4923      	ldr	r1, [pc, #140]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb54:	4613      	mov	r3, r2
 801bb56:	005b      	lsls	r3, r3, #1
 801bb58:	4413      	add	r3, r2
 801bb5a:	00db      	lsls	r3, r3, #3
 801bb5c:	440b      	add	r3, r1
 801bb5e:	3312      	adds	r3, #18
 801bb60:	881b      	ldrh	r3, [r3, #0]
 801bb62:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801bb66:	d321      	bcc.n	801bbac <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801bb68:	79fa      	ldrb	r2, [r7, #7]
 801bb6a:	4613      	mov	r3, r2
 801bb6c:	005b      	lsls	r3, r3, #1
 801bb6e:	4413      	add	r3, r2
 801bb70:	00db      	lsls	r3, r3, #3
 801bb72:	4a1b      	ldr	r2, [pc, #108]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb74:	4413      	add	r3, r2
 801bb76:	1d19      	adds	r1, r3, #4
 801bb78:	79fa      	ldrb	r2, [r7, #7]
 801bb7a:	4613      	mov	r3, r2
 801bb7c:	005b      	lsls	r3, r3, #1
 801bb7e:	4413      	add	r3, r2
 801bb80:	00db      	lsls	r3, r3, #3
 801bb82:	3308      	adds	r3, #8
 801bb84:	4a16      	ldr	r2, [pc, #88]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb86:	4413      	add	r3, r2
 801bb88:	3304      	adds	r3, #4
 801bb8a:	461a      	mov	r2, r3
 801bb8c:	68f8      	ldr	r0, [r7, #12]
 801bb8e:	f000 fafb 	bl	801c188 <etharp_request_dst>
 801bb92:	4603      	mov	r3, r0
 801bb94:	2b00      	cmp	r3, #0
 801bb96:	d109      	bne.n	801bbac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bb98:	79fa      	ldrb	r2, [r7, #7]
 801bb9a:	4911      	ldr	r1, [pc, #68]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bb9c:	4613      	mov	r3, r2
 801bb9e:	005b      	lsls	r3, r3, #1
 801bba0:	4413      	add	r3, r2
 801bba2:	00db      	lsls	r3, r3, #3
 801bba4:	440b      	add	r3, r1
 801bba6:	3314      	adds	r3, #20
 801bba8:	2203      	movs	r2, #3
 801bbaa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801bbac:	68fb      	ldr	r3, [r7, #12]
 801bbae:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801bbb2:	79fa      	ldrb	r2, [r7, #7]
 801bbb4:	4613      	mov	r3, r2
 801bbb6:	005b      	lsls	r3, r3, #1
 801bbb8:	4413      	add	r3, r2
 801bbba:	00db      	lsls	r3, r3, #3
 801bbbc:	3308      	adds	r3, #8
 801bbbe:	4a08      	ldr	r2, [pc, #32]	@ (801bbe0 <etharp_output_to_arp_index+0x124>)
 801bbc0:	4413      	add	r3, r2
 801bbc2:	3304      	adds	r3, #4
 801bbc4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bbc8:	9200      	str	r2, [sp, #0]
 801bbca:	460a      	mov	r2, r1
 801bbcc:	68b9      	ldr	r1, [r7, #8]
 801bbce:	68f8      	ldr	r0, [r7, #12]
 801bbd0:	f000 fb9c 	bl	801c30c <ethernet_output>
 801bbd4:	4603      	mov	r3, r0
}
 801bbd6:	4618      	mov	r0, r3
 801bbd8:	3710      	adds	r7, #16
 801bbda:	46bd      	mov	sp, r7
 801bbdc:	bd80      	pop	{r7, pc}
 801bbde:	bf00      	nop
 801bbe0:	2401a374 	.word	0x2401a374
 801bbe4:	0802843c 	.word	0x0802843c
 801bbe8:	080285d4 	.word	0x080285d4
 801bbec:	080284dc 	.word	0x080284dc

0801bbf0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801bbf0:	b580      	push	{r7, lr}
 801bbf2:	b08a      	sub	sp, #40	@ 0x28
 801bbf4:	af02      	add	r7, sp, #8
 801bbf6:	60f8      	str	r0, [r7, #12]
 801bbf8:	60b9      	str	r1, [r7, #8]
 801bbfa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801bc00:	68fb      	ldr	r3, [r7, #12]
 801bc02:	2b00      	cmp	r3, #0
 801bc04:	d106      	bne.n	801bc14 <etharp_output+0x24>
 801bc06:	4b73      	ldr	r3, [pc, #460]	@ (801bdd4 <etharp_output+0x1e4>)
 801bc08:	f240 321e 	movw	r2, #798	@ 0x31e
 801bc0c:	4972      	ldr	r1, [pc, #456]	@ (801bdd8 <etharp_output+0x1e8>)
 801bc0e:	4873      	ldr	r0, [pc, #460]	@ (801bddc <etharp_output+0x1ec>)
 801bc10:	f008 f834 	bl	8023c7c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801bc14:	68bb      	ldr	r3, [r7, #8]
 801bc16:	2b00      	cmp	r3, #0
 801bc18:	d106      	bne.n	801bc28 <etharp_output+0x38>
 801bc1a:	4b6e      	ldr	r3, [pc, #440]	@ (801bdd4 <etharp_output+0x1e4>)
 801bc1c:	f240 321f 	movw	r2, #799	@ 0x31f
 801bc20:	496f      	ldr	r1, [pc, #444]	@ (801bde0 <etharp_output+0x1f0>)
 801bc22:	486e      	ldr	r0, [pc, #440]	@ (801bddc <etharp_output+0x1ec>)
 801bc24:	f008 f82a 	bl	8023c7c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801bc28:	687b      	ldr	r3, [r7, #4]
 801bc2a:	2b00      	cmp	r3, #0
 801bc2c:	d106      	bne.n	801bc3c <etharp_output+0x4c>
 801bc2e:	4b69      	ldr	r3, [pc, #420]	@ (801bdd4 <etharp_output+0x1e4>)
 801bc30:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801bc34:	496b      	ldr	r1, [pc, #428]	@ (801bde4 <etharp_output+0x1f4>)
 801bc36:	4869      	ldr	r0, [pc, #420]	@ (801bddc <etharp_output+0x1ec>)
 801bc38:	f008 f820 	bl	8023c7c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801bc3c:	687b      	ldr	r3, [r7, #4]
 801bc3e:	681b      	ldr	r3, [r3, #0]
 801bc40:	68f9      	ldr	r1, [r7, #12]
 801bc42:	4618      	mov	r0, r3
 801bc44:	f001 f8bc 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801bc48:	4603      	mov	r3, r0
 801bc4a:	2b00      	cmp	r3, #0
 801bc4c:	d002      	beq.n	801bc54 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801bc4e:	4b66      	ldr	r3, [pc, #408]	@ (801bde8 <etharp_output+0x1f8>)
 801bc50:	61fb      	str	r3, [r7, #28]
 801bc52:	e0af      	b.n	801bdb4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801bc54:	687b      	ldr	r3, [r7, #4]
 801bc56:	681b      	ldr	r3, [r3, #0]
 801bc58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bc5c:	2be0      	cmp	r3, #224	@ 0xe0
 801bc5e:	d118      	bne.n	801bc92 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801bc60:	2301      	movs	r3, #1
 801bc62:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801bc64:	2300      	movs	r3, #0
 801bc66:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801bc68:	235e      	movs	r3, #94	@ 0x5e
 801bc6a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801bc6c:	687b      	ldr	r3, [r7, #4]
 801bc6e:	3301      	adds	r3, #1
 801bc70:	781b      	ldrb	r3, [r3, #0]
 801bc72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801bc76:	b2db      	uxtb	r3, r3
 801bc78:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801bc7a:	687b      	ldr	r3, [r7, #4]
 801bc7c:	3302      	adds	r3, #2
 801bc7e:	781b      	ldrb	r3, [r3, #0]
 801bc80:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801bc82:	687b      	ldr	r3, [r7, #4]
 801bc84:	3303      	adds	r3, #3
 801bc86:	781b      	ldrb	r3, [r3, #0]
 801bc88:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801bc8a:	f107 0310 	add.w	r3, r7, #16
 801bc8e:	61fb      	str	r3, [r7, #28]
 801bc90:	e090      	b.n	801bdb4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bc92:	687b      	ldr	r3, [r7, #4]
 801bc94:	681a      	ldr	r2, [r3, #0]
 801bc96:	68fb      	ldr	r3, [r7, #12]
 801bc98:	3304      	adds	r3, #4
 801bc9a:	681b      	ldr	r3, [r3, #0]
 801bc9c:	405a      	eors	r2, r3
 801bc9e:	68fb      	ldr	r3, [r7, #12]
 801bca0:	3308      	adds	r3, #8
 801bca2:	681b      	ldr	r3, [r3, #0]
 801bca4:	4013      	ands	r3, r2
 801bca6:	2b00      	cmp	r3, #0
 801bca8:	d012      	beq.n	801bcd0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801bcaa:	687b      	ldr	r3, [r7, #4]
 801bcac:	681b      	ldr	r3, [r3, #0]
 801bcae:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bcb0:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801bcb4:	4293      	cmp	r3, r2
 801bcb6:	d00b      	beq.n	801bcd0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801bcb8:	68fb      	ldr	r3, [r7, #12]
 801bcba:	330c      	adds	r3, #12
 801bcbc:	681b      	ldr	r3, [r3, #0]
 801bcbe:	2b00      	cmp	r3, #0
 801bcc0:	d003      	beq.n	801bcca <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801bcc2:	68fb      	ldr	r3, [r7, #12]
 801bcc4:	330c      	adds	r3, #12
 801bcc6:	61bb      	str	r3, [r7, #24]
 801bcc8:	e002      	b.n	801bcd0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801bcca:	f06f 0303 	mvn.w	r3, #3
 801bcce:	e07d      	b.n	801bdcc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bcd0:	4b46      	ldr	r3, [pc, #280]	@ (801bdec <etharp_output+0x1fc>)
 801bcd2:	781b      	ldrb	r3, [r3, #0]
 801bcd4:	4619      	mov	r1, r3
 801bcd6:	4a46      	ldr	r2, [pc, #280]	@ (801bdf0 <etharp_output+0x200>)
 801bcd8:	460b      	mov	r3, r1
 801bcda:	005b      	lsls	r3, r3, #1
 801bcdc:	440b      	add	r3, r1
 801bcde:	00db      	lsls	r3, r3, #3
 801bce0:	4413      	add	r3, r2
 801bce2:	3314      	adds	r3, #20
 801bce4:	781b      	ldrb	r3, [r3, #0]
 801bce6:	2b01      	cmp	r3, #1
 801bce8:	d925      	bls.n	801bd36 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bcea:	4b40      	ldr	r3, [pc, #256]	@ (801bdec <etharp_output+0x1fc>)
 801bcec:	781b      	ldrb	r3, [r3, #0]
 801bcee:	4619      	mov	r1, r3
 801bcf0:	4a3f      	ldr	r2, [pc, #252]	@ (801bdf0 <etharp_output+0x200>)
 801bcf2:	460b      	mov	r3, r1
 801bcf4:	005b      	lsls	r3, r3, #1
 801bcf6:	440b      	add	r3, r1
 801bcf8:	00db      	lsls	r3, r3, #3
 801bcfa:	4413      	add	r3, r2
 801bcfc:	3308      	adds	r3, #8
 801bcfe:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bd00:	68fa      	ldr	r2, [r7, #12]
 801bd02:	429a      	cmp	r2, r3
 801bd04:	d117      	bne.n	801bd36 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801bd06:	69bb      	ldr	r3, [r7, #24]
 801bd08:	681a      	ldr	r2, [r3, #0]
 801bd0a:	4b38      	ldr	r3, [pc, #224]	@ (801bdec <etharp_output+0x1fc>)
 801bd0c:	781b      	ldrb	r3, [r3, #0]
 801bd0e:	4618      	mov	r0, r3
 801bd10:	4937      	ldr	r1, [pc, #220]	@ (801bdf0 <etharp_output+0x200>)
 801bd12:	4603      	mov	r3, r0
 801bd14:	005b      	lsls	r3, r3, #1
 801bd16:	4403      	add	r3, r0
 801bd18:	00db      	lsls	r3, r3, #3
 801bd1a:	440b      	add	r3, r1
 801bd1c:	3304      	adds	r3, #4
 801bd1e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bd20:	429a      	cmp	r2, r3
 801bd22:	d108      	bne.n	801bd36 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801bd24:	4b31      	ldr	r3, [pc, #196]	@ (801bdec <etharp_output+0x1fc>)
 801bd26:	781b      	ldrb	r3, [r3, #0]
 801bd28:	461a      	mov	r2, r3
 801bd2a:	68b9      	ldr	r1, [r7, #8]
 801bd2c:	68f8      	ldr	r0, [r7, #12]
 801bd2e:	f7ff fec5 	bl	801babc <etharp_output_to_arp_index>
 801bd32:	4603      	mov	r3, r0
 801bd34:	e04a      	b.n	801bdcc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801bd36:	2300      	movs	r3, #0
 801bd38:	75fb      	strb	r3, [r7, #23]
 801bd3a:	e031      	b.n	801bda0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bd3c:	7dfa      	ldrb	r2, [r7, #23]
 801bd3e:	492c      	ldr	r1, [pc, #176]	@ (801bdf0 <etharp_output+0x200>)
 801bd40:	4613      	mov	r3, r2
 801bd42:	005b      	lsls	r3, r3, #1
 801bd44:	4413      	add	r3, r2
 801bd46:	00db      	lsls	r3, r3, #3
 801bd48:	440b      	add	r3, r1
 801bd4a:	3314      	adds	r3, #20
 801bd4c:	781b      	ldrb	r3, [r3, #0]
 801bd4e:	2b01      	cmp	r3, #1
 801bd50:	d923      	bls.n	801bd9a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801bd52:	7dfa      	ldrb	r2, [r7, #23]
 801bd54:	4926      	ldr	r1, [pc, #152]	@ (801bdf0 <etharp_output+0x200>)
 801bd56:	4613      	mov	r3, r2
 801bd58:	005b      	lsls	r3, r3, #1
 801bd5a:	4413      	add	r3, r2
 801bd5c:	00db      	lsls	r3, r3, #3
 801bd5e:	440b      	add	r3, r1
 801bd60:	3308      	adds	r3, #8
 801bd62:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bd64:	68fa      	ldr	r2, [r7, #12]
 801bd66:	429a      	cmp	r2, r3
 801bd68:	d117      	bne.n	801bd9a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801bd6a:	69bb      	ldr	r3, [r7, #24]
 801bd6c:	6819      	ldr	r1, [r3, #0]
 801bd6e:	7dfa      	ldrb	r2, [r7, #23]
 801bd70:	481f      	ldr	r0, [pc, #124]	@ (801bdf0 <etharp_output+0x200>)
 801bd72:	4613      	mov	r3, r2
 801bd74:	005b      	lsls	r3, r3, #1
 801bd76:	4413      	add	r3, r2
 801bd78:	00db      	lsls	r3, r3, #3
 801bd7a:	4403      	add	r3, r0
 801bd7c:	3304      	adds	r3, #4
 801bd7e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801bd80:	4299      	cmp	r1, r3
 801bd82:	d10a      	bne.n	801bd9a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801bd84:	4a19      	ldr	r2, [pc, #100]	@ (801bdec <etharp_output+0x1fc>)
 801bd86:	7dfb      	ldrb	r3, [r7, #23]
 801bd88:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801bd8a:	7dfb      	ldrb	r3, [r7, #23]
 801bd8c:	461a      	mov	r2, r3
 801bd8e:	68b9      	ldr	r1, [r7, #8]
 801bd90:	68f8      	ldr	r0, [r7, #12]
 801bd92:	f7ff fe93 	bl	801babc <etharp_output_to_arp_index>
 801bd96:	4603      	mov	r3, r0
 801bd98:	e018      	b.n	801bdcc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801bd9a:	7dfb      	ldrb	r3, [r7, #23]
 801bd9c:	3301      	adds	r3, #1
 801bd9e:	75fb      	strb	r3, [r7, #23]
 801bda0:	7dfb      	ldrb	r3, [r7, #23]
 801bda2:	2b09      	cmp	r3, #9
 801bda4:	d9ca      	bls.n	801bd3c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801bda6:	68ba      	ldr	r2, [r7, #8]
 801bda8:	69b9      	ldr	r1, [r7, #24]
 801bdaa:	68f8      	ldr	r0, [r7, #12]
 801bdac:	f000 f822 	bl	801bdf4 <etharp_query>
 801bdb0:	4603      	mov	r3, r0
 801bdb2:	e00b      	b.n	801bdcc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801bdb4:	68fb      	ldr	r3, [r7, #12]
 801bdb6:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801bdba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801bdbe:	9300      	str	r3, [sp, #0]
 801bdc0:	69fb      	ldr	r3, [r7, #28]
 801bdc2:	68b9      	ldr	r1, [r7, #8]
 801bdc4:	68f8      	ldr	r0, [r7, #12]
 801bdc6:	f000 faa1 	bl	801c30c <ethernet_output>
 801bdca:	4603      	mov	r3, r0
}
 801bdcc:	4618      	mov	r0, r3
 801bdce:	3720      	adds	r7, #32
 801bdd0:	46bd      	mov	sp, r7
 801bdd2:	bd80      	pop	{r7, pc}
 801bdd4:	0802843c 	.word	0x0802843c
 801bdd8:	080285b4 	.word	0x080285b4
 801bddc:	080284dc 	.word	0x080284dc
 801bde0:	08028604 	.word	0x08028604
 801bde4:	080285a4 	.word	0x080285a4
 801bde8:	0802a3f4 	.word	0x0802a3f4
 801bdec:	2401a464 	.word	0x2401a464
 801bdf0:	2401a374 	.word	0x2401a374

0801bdf4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801bdf4:	b580      	push	{r7, lr}
 801bdf6:	b08c      	sub	sp, #48	@ 0x30
 801bdf8:	af02      	add	r7, sp, #8
 801bdfa:	60f8      	str	r0, [r7, #12]
 801bdfc:	60b9      	str	r1, [r7, #8]
 801bdfe:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801be00:	68fb      	ldr	r3, [r7, #12]
 801be02:	3326      	adds	r3, #38	@ 0x26
 801be04:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801be06:	23ff      	movs	r3, #255	@ 0xff
 801be08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801be0c:	2300      	movs	r3, #0
 801be0e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be10:	68bb      	ldr	r3, [r7, #8]
 801be12:	681b      	ldr	r3, [r3, #0]
 801be14:	68f9      	ldr	r1, [r7, #12]
 801be16:	4618      	mov	r0, r3
 801be18:	f000 ffd2 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801be1c:	4603      	mov	r3, r0
 801be1e:	2b00      	cmp	r3, #0
 801be20:	d10c      	bne.n	801be3c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be22:	68bb      	ldr	r3, [r7, #8]
 801be24:	681b      	ldr	r3, [r3, #0]
 801be26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be2a:	2be0      	cmp	r3, #224	@ 0xe0
 801be2c:	d006      	beq.n	801be3c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be2e:	68bb      	ldr	r3, [r7, #8]
 801be30:	2b00      	cmp	r3, #0
 801be32:	d003      	beq.n	801be3c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801be34:	68bb      	ldr	r3, [r7, #8]
 801be36:	681b      	ldr	r3, [r3, #0]
 801be38:	2b00      	cmp	r3, #0
 801be3a:	d102      	bne.n	801be42 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801be3c:	f06f 030f 	mvn.w	r3, #15
 801be40:	e101      	b.n	801c046 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801be42:	68fa      	ldr	r2, [r7, #12]
 801be44:	2101      	movs	r1, #1
 801be46:	68b8      	ldr	r0, [r7, #8]
 801be48:	f7ff fb60 	bl	801b50c <etharp_find_entry>
 801be4c:	4603      	mov	r3, r0
 801be4e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801be50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801be54:	2b00      	cmp	r3, #0
 801be56:	da02      	bge.n	801be5e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801be58:	8a7b      	ldrh	r3, [r7, #18]
 801be5a:	b25b      	sxtb	r3, r3
 801be5c:	e0f3      	b.n	801c046 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801be5e:	8a7b      	ldrh	r3, [r7, #18]
 801be60:	2b7e      	cmp	r3, #126	@ 0x7e
 801be62:	d906      	bls.n	801be72 <etharp_query+0x7e>
 801be64:	4b7a      	ldr	r3, [pc, #488]	@ (801c050 <etharp_query+0x25c>)
 801be66:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801be6a:	497a      	ldr	r1, [pc, #488]	@ (801c054 <etharp_query+0x260>)
 801be6c:	487a      	ldr	r0, [pc, #488]	@ (801c058 <etharp_query+0x264>)
 801be6e:	f007 ff05 	bl	8023c7c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801be72:	8a7b      	ldrh	r3, [r7, #18]
 801be74:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801be76:	7c7a      	ldrb	r2, [r7, #17]
 801be78:	4978      	ldr	r1, [pc, #480]	@ (801c05c <etharp_query+0x268>)
 801be7a:	4613      	mov	r3, r2
 801be7c:	005b      	lsls	r3, r3, #1
 801be7e:	4413      	add	r3, r2
 801be80:	00db      	lsls	r3, r3, #3
 801be82:	440b      	add	r3, r1
 801be84:	3314      	adds	r3, #20
 801be86:	781b      	ldrb	r3, [r3, #0]
 801be88:	2b00      	cmp	r3, #0
 801be8a:	d115      	bne.n	801beb8 <etharp_query+0xc4>
    is_new_entry = 1;
 801be8c:	2301      	movs	r3, #1
 801be8e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801be90:	7c7a      	ldrb	r2, [r7, #17]
 801be92:	4972      	ldr	r1, [pc, #456]	@ (801c05c <etharp_query+0x268>)
 801be94:	4613      	mov	r3, r2
 801be96:	005b      	lsls	r3, r3, #1
 801be98:	4413      	add	r3, r2
 801be9a:	00db      	lsls	r3, r3, #3
 801be9c:	440b      	add	r3, r1
 801be9e:	3314      	adds	r3, #20
 801bea0:	2201      	movs	r2, #1
 801bea2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801bea4:	7c7a      	ldrb	r2, [r7, #17]
 801bea6:	496d      	ldr	r1, [pc, #436]	@ (801c05c <etharp_query+0x268>)
 801bea8:	4613      	mov	r3, r2
 801beaa:	005b      	lsls	r3, r3, #1
 801beac:	4413      	add	r3, r2
 801beae:	00db      	lsls	r3, r3, #3
 801beb0:	440b      	add	r3, r1
 801beb2:	3308      	adds	r3, #8
 801beb4:	68fa      	ldr	r2, [r7, #12]
 801beb6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801beb8:	7c7a      	ldrb	r2, [r7, #17]
 801beba:	4968      	ldr	r1, [pc, #416]	@ (801c05c <etharp_query+0x268>)
 801bebc:	4613      	mov	r3, r2
 801bebe:	005b      	lsls	r3, r3, #1
 801bec0:	4413      	add	r3, r2
 801bec2:	00db      	lsls	r3, r3, #3
 801bec4:	440b      	add	r3, r1
 801bec6:	3314      	adds	r3, #20
 801bec8:	781b      	ldrb	r3, [r3, #0]
 801beca:	2b01      	cmp	r3, #1
 801becc:	d011      	beq.n	801bef2 <etharp_query+0xfe>
 801bece:	7c7a      	ldrb	r2, [r7, #17]
 801bed0:	4962      	ldr	r1, [pc, #392]	@ (801c05c <etharp_query+0x268>)
 801bed2:	4613      	mov	r3, r2
 801bed4:	005b      	lsls	r3, r3, #1
 801bed6:	4413      	add	r3, r2
 801bed8:	00db      	lsls	r3, r3, #3
 801beda:	440b      	add	r3, r1
 801bedc:	3314      	adds	r3, #20
 801bede:	781b      	ldrb	r3, [r3, #0]
 801bee0:	2b01      	cmp	r3, #1
 801bee2:	d806      	bhi.n	801bef2 <etharp_query+0xfe>
 801bee4:	4b5a      	ldr	r3, [pc, #360]	@ (801c050 <etharp_query+0x25c>)
 801bee6:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801beea:	495d      	ldr	r1, [pc, #372]	@ (801c060 <etharp_query+0x26c>)
 801beec:	485a      	ldr	r0, [pc, #360]	@ (801c058 <etharp_query+0x264>)
 801beee:	f007 fec5 	bl	8023c7c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801bef2:	6a3b      	ldr	r3, [r7, #32]
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	d102      	bne.n	801befe <etharp_query+0x10a>
 801bef8:	687b      	ldr	r3, [r7, #4]
 801befa:	2b00      	cmp	r3, #0
 801befc:	d10c      	bne.n	801bf18 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801befe:	68b9      	ldr	r1, [r7, #8]
 801bf00:	68f8      	ldr	r0, [r7, #12]
 801bf02:	f000 f963 	bl	801c1cc <etharp_request>
 801bf06:	4603      	mov	r3, r0
 801bf08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801bf0c:	687b      	ldr	r3, [r7, #4]
 801bf0e:	2b00      	cmp	r3, #0
 801bf10:	d102      	bne.n	801bf18 <etharp_query+0x124>
      return result;
 801bf12:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801bf16:	e096      	b.n	801c046 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801bf18:	687b      	ldr	r3, [r7, #4]
 801bf1a:	2b00      	cmp	r3, #0
 801bf1c:	d106      	bne.n	801bf2c <etharp_query+0x138>
 801bf1e:	4b4c      	ldr	r3, [pc, #304]	@ (801c050 <etharp_query+0x25c>)
 801bf20:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801bf24:	494f      	ldr	r1, [pc, #316]	@ (801c064 <etharp_query+0x270>)
 801bf26:	484c      	ldr	r0, [pc, #304]	@ (801c058 <etharp_query+0x264>)
 801bf28:	f007 fea8 	bl	8023c7c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801bf2c:	7c7a      	ldrb	r2, [r7, #17]
 801bf2e:	494b      	ldr	r1, [pc, #300]	@ (801c05c <etharp_query+0x268>)
 801bf30:	4613      	mov	r3, r2
 801bf32:	005b      	lsls	r3, r3, #1
 801bf34:	4413      	add	r3, r2
 801bf36:	00db      	lsls	r3, r3, #3
 801bf38:	440b      	add	r3, r1
 801bf3a:	3314      	adds	r3, #20
 801bf3c:	781b      	ldrb	r3, [r3, #0]
 801bf3e:	2b01      	cmp	r3, #1
 801bf40:	d917      	bls.n	801bf72 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801bf42:	4a49      	ldr	r2, [pc, #292]	@ (801c068 <etharp_query+0x274>)
 801bf44:	7c7b      	ldrb	r3, [r7, #17]
 801bf46:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801bf48:	7c7a      	ldrb	r2, [r7, #17]
 801bf4a:	4613      	mov	r3, r2
 801bf4c:	005b      	lsls	r3, r3, #1
 801bf4e:	4413      	add	r3, r2
 801bf50:	00db      	lsls	r3, r3, #3
 801bf52:	3308      	adds	r3, #8
 801bf54:	4a41      	ldr	r2, [pc, #260]	@ (801c05c <etharp_query+0x268>)
 801bf56:	4413      	add	r3, r2
 801bf58:	3304      	adds	r3, #4
 801bf5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bf5e:	9200      	str	r2, [sp, #0]
 801bf60:	697a      	ldr	r2, [r7, #20]
 801bf62:	6879      	ldr	r1, [r7, #4]
 801bf64:	68f8      	ldr	r0, [r7, #12]
 801bf66:	f000 f9d1 	bl	801c30c <ethernet_output>
 801bf6a:	4603      	mov	r3, r0
 801bf6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801bf70:	e067      	b.n	801c042 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801bf72:	7c7a      	ldrb	r2, [r7, #17]
 801bf74:	4939      	ldr	r1, [pc, #228]	@ (801c05c <etharp_query+0x268>)
 801bf76:	4613      	mov	r3, r2
 801bf78:	005b      	lsls	r3, r3, #1
 801bf7a:	4413      	add	r3, r2
 801bf7c:	00db      	lsls	r3, r3, #3
 801bf7e:	440b      	add	r3, r1
 801bf80:	3314      	adds	r3, #20
 801bf82:	781b      	ldrb	r3, [r3, #0]
 801bf84:	2b01      	cmp	r3, #1
 801bf86:	d15c      	bne.n	801c042 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801bf88:	2300      	movs	r3, #0
 801bf8a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801bf8c:	687b      	ldr	r3, [r7, #4]
 801bf8e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801bf90:	e01c      	b.n	801bfcc <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801bf92:	69fb      	ldr	r3, [r7, #28]
 801bf94:	895a      	ldrh	r2, [r3, #10]
 801bf96:	69fb      	ldr	r3, [r7, #28]
 801bf98:	891b      	ldrh	r3, [r3, #8]
 801bf9a:	429a      	cmp	r2, r3
 801bf9c:	d10a      	bne.n	801bfb4 <etharp_query+0x1c0>
 801bf9e:	69fb      	ldr	r3, [r7, #28]
 801bfa0:	681b      	ldr	r3, [r3, #0]
 801bfa2:	2b00      	cmp	r3, #0
 801bfa4:	d006      	beq.n	801bfb4 <etharp_query+0x1c0>
 801bfa6:	4b2a      	ldr	r3, [pc, #168]	@ (801c050 <etharp_query+0x25c>)
 801bfa8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801bfac:	492f      	ldr	r1, [pc, #188]	@ (801c06c <etharp_query+0x278>)
 801bfae:	482a      	ldr	r0, [pc, #168]	@ (801c058 <etharp_query+0x264>)
 801bfb0:	f007 fe64 	bl	8023c7c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801bfb4:	69fb      	ldr	r3, [r7, #28]
 801bfb6:	7b1b      	ldrb	r3, [r3, #12]
 801bfb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	d002      	beq.n	801bfc6 <etharp_query+0x1d2>
        copy_needed = 1;
 801bfc0:	2301      	movs	r3, #1
 801bfc2:	61bb      	str	r3, [r7, #24]
        break;
 801bfc4:	e005      	b.n	801bfd2 <etharp_query+0x1de>
      }
      p = p->next;
 801bfc6:	69fb      	ldr	r3, [r7, #28]
 801bfc8:	681b      	ldr	r3, [r3, #0]
 801bfca:	61fb      	str	r3, [r7, #28]
    while (p) {
 801bfcc:	69fb      	ldr	r3, [r7, #28]
 801bfce:	2b00      	cmp	r3, #0
 801bfd0:	d1df      	bne.n	801bf92 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801bfd2:	69bb      	ldr	r3, [r7, #24]
 801bfd4:	2b00      	cmp	r3, #0
 801bfd6:	d007      	beq.n	801bfe8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801bfd8:	687a      	ldr	r2, [r7, #4]
 801bfda:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801bfde:	200e      	movs	r0, #14
 801bfe0:	f003 fd36 	bl	801fa50 <pbuf_clone>
 801bfe4:	61f8      	str	r0, [r7, #28]
 801bfe6:	e004      	b.n	801bff2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801bfe8:	687b      	ldr	r3, [r7, #4]
 801bfea:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801bfec:	69f8      	ldr	r0, [r7, #28]
 801bfee:	f003 fb5d 	bl	801f6ac <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801bff2:	69fb      	ldr	r3, [r7, #28]
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d021      	beq.n	801c03c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801bff8:	7c7a      	ldrb	r2, [r7, #17]
 801bffa:	4918      	ldr	r1, [pc, #96]	@ (801c05c <etharp_query+0x268>)
 801bffc:	4613      	mov	r3, r2
 801bffe:	005b      	lsls	r3, r3, #1
 801c000:	4413      	add	r3, r2
 801c002:	00db      	lsls	r3, r3, #3
 801c004:	440b      	add	r3, r1
 801c006:	681b      	ldr	r3, [r3, #0]
 801c008:	2b00      	cmp	r3, #0
 801c00a:	d00a      	beq.n	801c022 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c00c:	7c7a      	ldrb	r2, [r7, #17]
 801c00e:	4913      	ldr	r1, [pc, #76]	@ (801c05c <etharp_query+0x268>)
 801c010:	4613      	mov	r3, r2
 801c012:	005b      	lsls	r3, r3, #1
 801c014:	4413      	add	r3, r2
 801c016:	00db      	lsls	r3, r3, #3
 801c018:	440b      	add	r3, r1
 801c01a:	681b      	ldr	r3, [r3, #0]
 801c01c:	4618      	mov	r0, r3
 801c01e:	f003 fa9f 	bl	801f560 <pbuf_free>
      }
      arp_table[i].q = p;
 801c022:	7c7a      	ldrb	r2, [r7, #17]
 801c024:	490d      	ldr	r1, [pc, #52]	@ (801c05c <etharp_query+0x268>)
 801c026:	4613      	mov	r3, r2
 801c028:	005b      	lsls	r3, r3, #1
 801c02a:	4413      	add	r3, r2
 801c02c:	00db      	lsls	r3, r3, #3
 801c02e:	440b      	add	r3, r1
 801c030:	69fa      	ldr	r2, [r7, #28]
 801c032:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c034:	2300      	movs	r3, #0
 801c036:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c03a:	e002      	b.n	801c042 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c03c:	23ff      	movs	r3, #255	@ 0xff
 801c03e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801c042:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801c046:	4618      	mov	r0, r3
 801c048:	3728      	adds	r7, #40	@ 0x28
 801c04a:	46bd      	mov	sp, r7
 801c04c:	bd80      	pop	{r7, pc}
 801c04e:	bf00      	nop
 801c050:	0802843c 	.word	0x0802843c
 801c054:	08028610 	.word	0x08028610
 801c058:	080284dc 	.word	0x080284dc
 801c05c:	2401a374 	.word	0x2401a374
 801c060:	08028620 	.word	0x08028620
 801c064:	08028604 	.word	0x08028604
 801c068:	2401a464 	.word	0x2401a464
 801c06c:	08028648 	.word	0x08028648

0801c070 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c070:	b580      	push	{r7, lr}
 801c072:	b08a      	sub	sp, #40	@ 0x28
 801c074:	af02      	add	r7, sp, #8
 801c076:	60f8      	str	r0, [r7, #12]
 801c078:	60b9      	str	r1, [r7, #8]
 801c07a:	607a      	str	r2, [r7, #4]
 801c07c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c07e:	2300      	movs	r3, #0
 801c080:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c082:	68fb      	ldr	r3, [r7, #12]
 801c084:	2b00      	cmp	r3, #0
 801c086:	d106      	bne.n	801c096 <etharp_raw+0x26>
 801c088:	4b3a      	ldr	r3, [pc, #232]	@ (801c174 <etharp_raw+0x104>)
 801c08a:	f240 4257 	movw	r2, #1111	@ 0x457
 801c08e:	493a      	ldr	r1, [pc, #232]	@ (801c178 <etharp_raw+0x108>)
 801c090:	483a      	ldr	r0, [pc, #232]	@ (801c17c <etharp_raw+0x10c>)
 801c092:	f007 fdf3 	bl	8023c7c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c096:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c09a:	211c      	movs	r1, #28
 801c09c:	200e      	movs	r0, #14
 801c09e:	f002 ff7d 	bl	801ef9c <pbuf_alloc>
 801c0a2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c0a4:	69bb      	ldr	r3, [r7, #24]
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d102      	bne.n	801c0b0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c0aa:	f04f 33ff 	mov.w	r3, #4294967295
 801c0ae:	e05d      	b.n	801c16c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c0b0:	69bb      	ldr	r3, [r7, #24]
 801c0b2:	895b      	ldrh	r3, [r3, #10]
 801c0b4:	2b1b      	cmp	r3, #27
 801c0b6:	d806      	bhi.n	801c0c6 <etharp_raw+0x56>
 801c0b8:	4b2e      	ldr	r3, [pc, #184]	@ (801c174 <etharp_raw+0x104>)
 801c0ba:	f240 4262 	movw	r2, #1122	@ 0x462
 801c0be:	4930      	ldr	r1, [pc, #192]	@ (801c180 <etharp_raw+0x110>)
 801c0c0:	482e      	ldr	r0, [pc, #184]	@ (801c17c <etharp_raw+0x10c>)
 801c0c2:	f007 fddb 	bl	8023c7c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c0c6:	69bb      	ldr	r3, [r7, #24]
 801c0c8:	685b      	ldr	r3, [r3, #4]
 801c0ca:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c0cc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801c0ce:	4618      	mov	r0, r3
 801c0d0:	f7ff f8f4 	bl	801b2bc <lwip_htons>
 801c0d4:	4603      	mov	r3, r0
 801c0d6:	461a      	mov	r2, r3
 801c0d8:	697b      	ldr	r3, [r7, #20]
 801c0da:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c0dc:	68fb      	ldr	r3, [r7, #12]
 801c0de:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c0e2:	2b06      	cmp	r3, #6
 801c0e4:	d006      	beq.n	801c0f4 <etharp_raw+0x84>
 801c0e6:	4b23      	ldr	r3, [pc, #140]	@ (801c174 <etharp_raw+0x104>)
 801c0e8:	f240 4269 	movw	r2, #1129	@ 0x469
 801c0ec:	4925      	ldr	r1, [pc, #148]	@ (801c184 <etharp_raw+0x114>)
 801c0ee:	4823      	ldr	r0, [pc, #140]	@ (801c17c <etharp_raw+0x10c>)
 801c0f0:	f007 fdc4 	bl	8023c7c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c0f4:	697b      	ldr	r3, [r7, #20]
 801c0f6:	3308      	adds	r3, #8
 801c0f8:	2206      	movs	r2, #6
 801c0fa:	6839      	ldr	r1, [r7, #0]
 801c0fc:	4618      	mov	r0, r3
 801c0fe:	f008 f8bf 	bl	8024280 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c102:	697b      	ldr	r3, [r7, #20]
 801c104:	3312      	adds	r3, #18
 801c106:	2206      	movs	r2, #6
 801c108:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c10a:	4618      	mov	r0, r3
 801c10c:	f008 f8b8 	bl	8024280 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c110:	697b      	ldr	r3, [r7, #20]
 801c112:	330e      	adds	r3, #14
 801c114:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c116:	6812      	ldr	r2, [r2, #0]
 801c118:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c11a:	697b      	ldr	r3, [r7, #20]
 801c11c:	3318      	adds	r3, #24
 801c11e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c120:	6812      	ldr	r2, [r2, #0]
 801c122:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c124:	697b      	ldr	r3, [r7, #20]
 801c126:	2200      	movs	r2, #0
 801c128:	701a      	strb	r2, [r3, #0]
 801c12a:	2200      	movs	r2, #0
 801c12c:	f042 0201 	orr.w	r2, r2, #1
 801c130:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c132:	697b      	ldr	r3, [r7, #20]
 801c134:	2200      	movs	r2, #0
 801c136:	f042 0208 	orr.w	r2, r2, #8
 801c13a:	709a      	strb	r2, [r3, #2]
 801c13c:	2200      	movs	r2, #0
 801c13e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c140:	697b      	ldr	r3, [r7, #20]
 801c142:	2206      	movs	r2, #6
 801c144:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c146:	697b      	ldr	r3, [r7, #20]
 801c148:	2204      	movs	r2, #4
 801c14a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c14c:	f640 0306 	movw	r3, #2054	@ 0x806
 801c150:	9300      	str	r3, [sp, #0]
 801c152:	687b      	ldr	r3, [r7, #4]
 801c154:	68ba      	ldr	r2, [r7, #8]
 801c156:	69b9      	ldr	r1, [r7, #24]
 801c158:	68f8      	ldr	r0, [r7, #12]
 801c15a:	f000 f8d7 	bl	801c30c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c15e:	69b8      	ldr	r0, [r7, #24]
 801c160:	f003 f9fe 	bl	801f560 <pbuf_free>
  p = NULL;
 801c164:	2300      	movs	r3, #0
 801c166:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c168:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c16c:	4618      	mov	r0, r3
 801c16e:	3720      	adds	r7, #32
 801c170:	46bd      	mov	sp, r7
 801c172:	bd80      	pop	{r7, pc}
 801c174:	0802843c 	.word	0x0802843c
 801c178:	080285b4 	.word	0x080285b4
 801c17c:	080284dc 	.word	0x080284dc
 801c180:	08028664 	.word	0x08028664
 801c184:	08028698 	.word	0x08028698

0801c188 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c188:	b580      	push	{r7, lr}
 801c18a:	b088      	sub	sp, #32
 801c18c:	af04      	add	r7, sp, #16
 801c18e:	60f8      	str	r0, [r7, #12]
 801c190:	60b9      	str	r1, [r7, #8]
 801c192:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c194:	68fb      	ldr	r3, [r7, #12]
 801c196:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c19a:	68fb      	ldr	r3, [r7, #12]
 801c19c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c1a0:	68fb      	ldr	r3, [r7, #12]
 801c1a2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c1a4:	2201      	movs	r2, #1
 801c1a6:	9203      	str	r2, [sp, #12]
 801c1a8:	68ba      	ldr	r2, [r7, #8]
 801c1aa:	9202      	str	r2, [sp, #8]
 801c1ac:	4a06      	ldr	r2, [pc, #24]	@ (801c1c8 <etharp_request_dst+0x40>)
 801c1ae:	9201      	str	r2, [sp, #4]
 801c1b0:	9300      	str	r3, [sp, #0]
 801c1b2:	4603      	mov	r3, r0
 801c1b4:	687a      	ldr	r2, [r7, #4]
 801c1b6:	68f8      	ldr	r0, [r7, #12]
 801c1b8:	f7ff ff5a 	bl	801c070 <etharp_raw>
 801c1bc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c1be:	4618      	mov	r0, r3
 801c1c0:	3710      	adds	r7, #16
 801c1c2:	46bd      	mov	sp, r7
 801c1c4:	bd80      	pop	{r7, pc}
 801c1c6:	bf00      	nop
 801c1c8:	0802a3fc 	.word	0x0802a3fc

0801c1cc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c1cc:	b580      	push	{r7, lr}
 801c1ce:	b082      	sub	sp, #8
 801c1d0:	af00      	add	r7, sp, #0
 801c1d2:	6078      	str	r0, [r7, #4]
 801c1d4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c1d6:	4a05      	ldr	r2, [pc, #20]	@ (801c1ec <etharp_request+0x20>)
 801c1d8:	6839      	ldr	r1, [r7, #0]
 801c1da:	6878      	ldr	r0, [r7, #4]
 801c1dc:	f7ff ffd4 	bl	801c188 <etharp_request_dst>
 801c1e0:	4603      	mov	r3, r0
}
 801c1e2:	4618      	mov	r0, r3
 801c1e4:	3708      	adds	r7, #8
 801c1e6:	46bd      	mov	sp, r7
 801c1e8:	bd80      	pop	{r7, pc}
 801c1ea:	bf00      	nop
 801c1ec:	0802a3f4 	.word	0x0802a3f4

0801c1f0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c1f0:	b580      	push	{r7, lr}
 801c1f2:	b086      	sub	sp, #24
 801c1f4:	af00      	add	r7, sp, #0
 801c1f6:	6078      	str	r0, [r7, #4]
 801c1f8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c1fa:	230e      	movs	r3, #14
 801c1fc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c1fe:	687b      	ldr	r3, [r7, #4]
 801c200:	895b      	ldrh	r3, [r3, #10]
 801c202:	2b0e      	cmp	r3, #14
 801c204:	d96e      	bls.n	801c2e4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c206:	687b      	ldr	r3, [r7, #4]
 801c208:	7bdb      	ldrb	r3, [r3, #15]
 801c20a:	2b00      	cmp	r3, #0
 801c20c:	d106      	bne.n	801c21c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c20e:	683b      	ldr	r3, [r7, #0]
 801c210:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c214:	3301      	adds	r3, #1
 801c216:	b2da      	uxtb	r2, r3
 801c218:	687b      	ldr	r3, [r7, #4]
 801c21a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c21c:	687b      	ldr	r3, [r7, #4]
 801c21e:	685b      	ldr	r3, [r3, #4]
 801c220:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c222:	693b      	ldr	r3, [r7, #16]
 801c224:	7b1a      	ldrb	r2, [r3, #12]
 801c226:	7b5b      	ldrb	r3, [r3, #13]
 801c228:	021b      	lsls	r3, r3, #8
 801c22a:	4313      	orrs	r3, r2
 801c22c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c22e:	693b      	ldr	r3, [r7, #16]
 801c230:	781b      	ldrb	r3, [r3, #0]
 801c232:	f003 0301 	and.w	r3, r3, #1
 801c236:	2b00      	cmp	r3, #0
 801c238:	d023      	beq.n	801c282 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c23a:	693b      	ldr	r3, [r7, #16]
 801c23c:	781b      	ldrb	r3, [r3, #0]
 801c23e:	2b01      	cmp	r3, #1
 801c240:	d10f      	bne.n	801c262 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c242:	693b      	ldr	r3, [r7, #16]
 801c244:	785b      	ldrb	r3, [r3, #1]
 801c246:	2b00      	cmp	r3, #0
 801c248:	d11b      	bne.n	801c282 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c24a:	693b      	ldr	r3, [r7, #16]
 801c24c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c24e:	2b5e      	cmp	r3, #94	@ 0x5e
 801c250:	d117      	bne.n	801c282 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c252:	687b      	ldr	r3, [r7, #4]
 801c254:	7b5b      	ldrb	r3, [r3, #13]
 801c256:	f043 0310 	orr.w	r3, r3, #16
 801c25a:	b2da      	uxtb	r2, r3
 801c25c:	687b      	ldr	r3, [r7, #4]
 801c25e:	735a      	strb	r2, [r3, #13]
 801c260:	e00f      	b.n	801c282 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c262:	693b      	ldr	r3, [r7, #16]
 801c264:	2206      	movs	r2, #6
 801c266:	4928      	ldr	r1, [pc, #160]	@ (801c308 <ethernet_input+0x118>)
 801c268:	4618      	mov	r0, r3
 801c26a:	f007 fee3 	bl	8024034 <memcmp>
 801c26e:	4603      	mov	r3, r0
 801c270:	2b00      	cmp	r3, #0
 801c272:	d106      	bne.n	801c282 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c274:	687b      	ldr	r3, [r7, #4]
 801c276:	7b5b      	ldrb	r3, [r3, #13]
 801c278:	f043 0308 	orr.w	r3, r3, #8
 801c27c:	b2da      	uxtb	r2, r3
 801c27e:	687b      	ldr	r3, [r7, #4]
 801c280:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c282:	89fb      	ldrh	r3, [r7, #14]
 801c284:	2b08      	cmp	r3, #8
 801c286:	d003      	beq.n	801c290 <ethernet_input+0xa0>
 801c288:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801c28c:	d014      	beq.n	801c2b8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c28e:	e032      	b.n	801c2f6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c290:	683b      	ldr	r3, [r7, #0]
 801c292:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c296:	f003 0308 	and.w	r3, r3, #8
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d024      	beq.n	801c2e8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c29e:	8afb      	ldrh	r3, [r7, #22]
 801c2a0:	4619      	mov	r1, r3
 801c2a2:	6878      	ldr	r0, [r7, #4]
 801c2a4:	f003 f8d6 	bl	801f454 <pbuf_remove_header>
 801c2a8:	4603      	mov	r3, r0
 801c2aa:	2b00      	cmp	r3, #0
 801c2ac:	d11e      	bne.n	801c2ec <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c2ae:	6839      	ldr	r1, [r7, #0]
 801c2b0:	6878      	ldr	r0, [r7, #4]
 801c2b2:	f000 fb93 	bl	801c9dc <ip4_input>
      break;
 801c2b6:	e013      	b.n	801c2e0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c2b8:	683b      	ldr	r3, [r7, #0]
 801c2ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c2be:	f003 0308 	and.w	r3, r3, #8
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d014      	beq.n	801c2f0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c2c6:	8afb      	ldrh	r3, [r7, #22]
 801c2c8:	4619      	mov	r1, r3
 801c2ca:	6878      	ldr	r0, [r7, #4]
 801c2cc:	f003 f8c2 	bl	801f454 <pbuf_remove_header>
 801c2d0:	4603      	mov	r3, r0
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	d10e      	bne.n	801c2f4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801c2d6:	6839      	ldr	r1, [r7, #0]
 801c2d8:	6878      	ldr	r0, [r7, #4]
 801c2da:	f7ff fb65 	bl	801b9a8 <etharp_input>
      break;
 801c2de:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c2e0:	2300      	movs	r3, #0
 801c2e2:	e00c      	b.n	801c2fe <ethernet_input+0x10e>
    goto free_and_return;
 801c2e4:	bf00      	nop
 801c2e6:	e006      	b.n	801c2f6 <ethernet_input+0x106>
        goto free_and_return;
 801c2e8:	bf00      	nop
 801c2ea:	e004      	b.n	801c2f6 <ethernet_input+0x106>
        goto free_and_return;
 801c2ec:	bf00      	nop
 801c2ee:	e002      	b.n	801c2f6 <ethernet_input+0x106>
        goto free_and_return;
 801c2f0:	bf00      	nop
 801c2f2:	e000      	b.n	801c2f6 <ethernet_input+0x106>
        goto free_and_return;
 801c2f4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c2f6:	6878      	ldr	r0, [r7, #4]
 801c2f8:	f003 f932 	bl	801f560 <pbuf_free>
  return ERR_OK;
 801c2fc:	2300      	movs	r3, #0
}
 801c2fe:	4618      	mov	r0, r3
 801c300:	3718      	adds	r7, #24
 801c302:	46bd      	mov	sp, r7
 801c304:	bd80      	pop	{r7, pc}
 801c306:	bf00      	nop
 801c308:	0802a3f4 	.word	0x0802a3f4

0801c30c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c30c:	b580      	push	{r7, lr}
 801c30e:	b086      	sub	sp, #24
 801c310:	af00      	add	r7, sp, #0
 801c312:	60f8      	str	r0, [r7, #12]
 801c314:	60b9      	str	r1, [r7, #8]
 801c316:	607a      	str	r2, [r7, #4]
 801c318:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c31a:	8c3b      	ldrh	r3, [r7, #32]
 801c31c:	4618      	mov	r0, r3
 801c31e:	f7fe ffcd 	bl	801b2bc <lwip_htons>
 801c322:	4603      	mov	r3, r0
 801c324:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c326:	210e      	movs	r1, #14
 801c328:	68b8      	ldr	r0, [r7, #8]
 801c32a:	f003 f883 	bl	801f434 <pbuf_add_header>
 801c32e:	4603      	mov	r3, r0
 801c330:	2b00      	cmp	r3, #0
 801c332:	d125      	bne.n	801c380 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c334:	68bb      	ldr	r3, [r7, #8]
 801c336:	685b      	ldr	r3, [r3, #4]
 801c338:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c33a:	693b      	ldr	r3, [r7, #16]
 801c33c:	8afa      	ldrh	r2, [r7, #22]
 801c33e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c340:	693b      	ldr	r3, [r7, #16]
 801c342:	2206      	movs	r2, #6
 801c344:	6839      	ldr	r1, [r7, #0]
 801c346:	4618      	mov	r0, r3
 801c348:	f007 ff9a 	bl	8024280 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c34c:	693b      	ldr	r3, [r7, #16]
 801c34e:	3306      	adds	r3, #6
 801c350:	2206      	movs	r2, #6
 801c352:	6879      	ldr	r1, [r7, #4]
 801c354:	4618      	mov	r0, r3
 801c356:	f007 ff93 	bl	8024280 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c35a:	68fb      	ldr	r3, [r7, #12]
 801c35c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c360:	2b06      	cmp	r3, #6
 801c362:	d006      	beq.n	801c372 <ethernet_output+0x66>
 801c364:	4b0a      	ldr	r3, [pc, #40]	@ (801c390 <ethernet_output+0x84>)
 801c366:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801c36a:	490a      	ldr	r1, [pc, #40]	@ (801c394 <ethernet_output+0x88>)
 801c36c:	480a      	ldr	r0, [pc, #40]	@ (801c398 <ethernet_output+0x8c>)
 801c36e:	f007 fc85 	bl	8023c7c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c372:	68fb      	ldr	r3, [r7, #12]
 801c374:	699b      	ldr	r3, [r3, #24]
 801c376:	68b9      	ldr	r1, [r7, #8]
 801c378:	68f8      	ldr	r0, [r7, #12]
 801c37a:	4798      	blx	r3
 801c37c:	4603      	mov	r3, r0
 801c37e:	e002      	b.n	801c386 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c380:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c382:	f06f 0301 	mvn.w	r3, #1
}
 801c386:	4618      	mov	r0, r3
 801c388:	3718      	adds	r7, #24
 801c38a:	46bd      	mov	sp, r7
 801c38c:	bd80      	pop	{r7, pc}
 801c38e:	bf00      	nop
 801c390:	080286dc 	.word	0x080286dc
 801c394:	08028738 	.word	0x08028738
 801c398:	0802876c 	.word	0x0802876c

0801c39c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	b08e      	sub	sp, #56	@ 0x38
 801c3a0:	af04      	add	r7, sp, #16
 801c3a2:	6078      	str	r0, [r7, #4]
 801c3a4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c3a6:	4b87      	ldr	r3, [pc, #540]	@ (801c5c4 <icmp_input+0x228>)
 801c3a8:	689b      	ldr	r3, [r3, #8]
 801c3aa:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801c3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c3ae:	781b      	ldrb	r3, [r3, #0]
 801c3b0:	f003 030f 	and.w	r3, r3, #15
 801c3b4:	b2db      	uxtb	r3, r3
 801c3b6:	009b      	lsls	r3, r3, #2
 801c3b8:	b2db      	uxtb	r3, r3
 801c3ba:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801c3bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c3be:	2b13      	cmp	r3, #19
 801c3c0:	f240 80e8 	bls.w	801c594 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c3c4:	687b      	ldr	r3, [r7, #4]
 801c3c6:	895b      	ldrh	r3, [r3, #10]
 801c3c8:	2b03      	cmp	r3, #3
 801c3ca:	f240 80e5 	bls.w	801c598 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c3ce:	687b      	ldr	r3, [r7, #4]
 801c3d0:	685b      	ldr	r3, [r3, #4]
 801c3d2:	781b      	ldrb	r3, [r3, #0]
 801c3d4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c3d8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801c3dc:	2b00      	cmp	r3, #0
 801c3de:	f000 80d2 	beq.w	801c586 <icmp_input+0x1ea>
 801c3e2:	2b08      	cmp	r3, #8
 801c3e4:	f040 80d2 	bne.w	801c58c <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c3e8:	4b77      	ldr	r3, [pc, #476]	@ (801c5c8 <icmp_input+0x22c>)
 801c3ea:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c3ec:	4b75      	ldr	r3, [pc, #468]	@ (801c5c4 <icmp_input+0x228>)
 801c3ee:	695b      	ldr	r3, [r3, #20]
 801c3f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c3f4:	2be0      	cmp	r3, #224	@ 0xe0
 801c3f6:	f000 80d6 	beq.w	801c5a6 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c3fa:	4b72      	ldr	r3, [pc, #456]	@ (801c5c4 <icmp_input+0x228>)
 801c3fc:	695b      	ldr	r3, [r3, #20]
 801c3fe:	4a71      	ldr	r2, [pc, #452]	@ (801c5c4 <icmp_input+0x228>)
 801c400:	6812      	ldr	r2, [r2, #0]
 801c402:	4611      	mov	r1, r2
 801c404:	4618      	mov	r0, r3
 801c406:	f000 fcdb 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801c40a:	4603      	mov	r3, r0
 801c40c:	2b00      	cmp	r3, #0
 801c40e:	f040 80cc 	bne.w	801c5aa <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	891b      	ldrh	r3, [r3, #8]
 801c416:	2b07      	cmp	r3, #7
 801c418:	f240 80c0 	bls.w	801c59c <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 801c41c:	6878      	ldr	r0, [r7, #4]
 801c41e:	f000 f9e0 	bl	801c7e2 <inet_chksum_pbuf>
 801c422:	4603      	mov	r3, r0
 801c424:	2b00      	cmp	r3, #0
 801c426:	d003      	beq.n	801c430 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 801c428:	6878      	ldr	r0, [r7, #4]
 801c42a:	f003 f899 	bl	801f560 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801c42e:	e0c5      	b.n	801c5bc <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c430:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c432:	330e      	adds	r3, #14
 801c434:	4619      	mov	r1, r3
 801c436:	6878      	ldr	r0, [r7, #4]
 801c438:	f002 fffc 	bl	801f434 <pbuf_add_header>
 801c43c:	4603      	mov	r3, r0
 801c43e:	2b00      	cmp	r3, #0
 801c440:	d04b      	beq.n	801c4da <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	891a      	ldrh	r2, [r3, #8]
 801c446:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c448:	4413      	add	r3, r2
 801c44a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c44c:	687b      	ldr	r3, [r7, #4]
 801c44e:	891b      	ldrh	r3, [r3, #8]
 801c450:	8b7a      	ldrh	r2, [r7, #26]
 801c452:	429a      	cmp	r2, r3
 801c454:	f0c0 80ab 	bcc.w	801c5ae <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c458:	8b7b      	ldrh	r3, [r7, #26]
 801c45a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c45e:	4619      	mov	r1, r3
 801c460:	200e      	movs	r0, #14
 801c462:	f002 fd9b 	bl	801ef9c <pbuf_alloc>
 801c466:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c468:	697b      	ldr	r3, [r7, #20]
 801c46a:	2b00      	cmp	r3, #0
 801c46c:	f000 80a1 	beq.w	801c5b2 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c470:	697b      	ldr	r3, [r7, #20]
 801c472:	895b      	ldrh	r3, [r3, #10]
 801c474:	461a      	mov	r2, r3
 801c476:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c478:	3308      	adds	r3, #8
 801c47a:	429a      	cmp	r2, r3
 801c47c:	d203      	bcs.n	801c486 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c47e:	6978      	ldr	r0, [r7, #20]
 801c480:	f003 f86e 	bl	801f560 <pbuf_free>
          goto icmperr;
 801c484:	e096      	b.n	801c5b4 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c486:	697b      	ldr	r3, [r7, #20]
 801c488:	685b      	ldr	r3, [r3, #4]
 801c48a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801c48c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c48e:	4618      	mov	r0, r3
 801c490:	f007 fef6 	bl	8024280 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c494:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c496:	4619      	mov	r1, r3
 801c498:	6978      	ldr	r0, [r7, #20]
 801c49a:	f002 ffdb 	bl	801f454 <pbuf_remove_header>
 801c49e:	4603      	mov	r3, r0
 801c4a0:	2b00      	cmp	r3, #0
 801c4a2:	d009      	beq.n	801c4b8 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c4a4:	4b49      	ldr	r3, [pc, #292]	@ (801c5cc <icmp_input+0x230>)
 801c4a6:	22b6      	movs	r2, #182	@ 0xb6
 801c4a8:	4949      	ldr	r1, [pc, #292]	@ (801c5d0 <icmp_input+0x234>)
 801c4aa:	484a      	ldr	r0, [pc, #296]	@ (801c5d4 <icmp_input+0x238>)
 801c4ac:	f007 fbe6 	bl	8023c7c <iprintf>
          pbuf_free(r);
 801c4b0:	6978      	ldr	r0, [r7, #20]
 801c4b2:	f003 f855 	bl	801f560 <pbuf_free>
          goto icmperr;
 801c4b6:	e07d      	b.n	801c5b4 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c4b8:	6879      	ldr	r1, [r7, #4]
 801c4ba:	6978      	ldr	r0, [r7, #20]
 801c4bc:	f003 f984 	bl	801f7c8 <pbuf_copy>
 801c4c0:	4603      	mov	r3, r0
 801c4c2:	2b00      	cmp	r3, #0
 801c4c4:	d003      	beq.n	801c4ce <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c4c6:	6978      	ldr	r0, [r7, #20]
 801c4c8:	f003 f84a 	bl	801f560 <pbuf_free>
          goto icmperr;
 801c4cc:	e072      	b.n	801c5b4 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801c4ce:	6878      	ldr	r0, [r7, #4]
 801c4d0:	f003 f846 	bl	801f560 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c4d4:	697b      	ldr	r3, [r7, #20]
 801c4d6:	607b      	str	r3, [r7, #4]
 801c4d8:	e00f      	b.n	801c4fa <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c4da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c4dc:	330e      	adds	r3, #14
 801c4de:	4619      	mov	r1, r3
 801c4e0:	6878      	ldr	r0, [r7, #4]
 801c4e2:	f002 ffb7 	bl	801f454 <pbuf_remove_header>
 801c4e6:	4603      	mov	r3, r0
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	d006      	beq.n	801c4fa <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c4ec:	4b37      	ldr	r3, [pc, #220]	@ (801c5cc <icmp_input+0x230>)
 801c4ee:	22c7      	movs	r2, #199	@ 0xc7
 801c4f0:	4939      	ldr	r1, [pc, #228]	@ (801c5d8 <icmp_input+0x23c>)
 801c4f2:	4838      	ldr	r0, [pc, #224]	@ (801c5d4 <icmp_input+0x238>)
 801c4f4:	f007 fbc2 	bl	8023c7c <iprintf>
          goto icmperr;
 801c4f8:	e05c      	b.n	801c5b4 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c4fa:	687b      	ldr	r3, [r7, #4]
 801c4fc:	685b      	ldr	r3, [r3, #4]
 801c4fe:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c500:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c502:	4619      	mov	r1, r3
 801c504:	6878      	ldr	r0, [r7, #4]
 801c506:	f002 ff95 	bl	801f434 <pbuf_add_header>
 801c50a:	4603      	mov	r3, r0
 801c50c:	2b00      	cmp	r3, #0
 801c50e:	d13c      	bne.n	801c58a <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c510:	687b      	ldr	r3, [r7, #4]
 801c512:	685b      	ldr	r3, [r3, #4]
 801c514:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c516:	69fb      	ldr	r3, [r7, #28]
 801c518:	681a      	ldr	r2, [r3, #0]
 801c51a:	68fb      	ldr	r3, [r7, #12]
 801c51c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c51e:	4b29      	ldr	r3, [pc, #164]	@ (801c5c4 <icmp_input+0x228>)
 801c520:	691a      	ldr	r2, [r3, #16]
 801c522:	68fb      	ldr	r3, [r7, #12]
 801c524:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c526:	693b      	ldr	r3, [r7, #16]
 801c528:	2200      	movs	r2, #0
 801c52a:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801c52c:	693b      	ldr	r3, [r7, #16]
 801c52e:	885b      	ldrh	r3, [r3, #2]
 801c530:	b29b      	uxth	r3, r3
 801c532:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801c536:	4293      	cmp	r3, r2
 801c538:	d907      	bls.n	801c54a <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801c53a:	693b      	ldr	r3, [r7, #16]
 801c53c:	885b      	ldrh	r3, [r3, #2]
 801c53e:	b29b      	uxth	r3, r3
 801c540:	3309      	adds	r3, #9
 801c542:	b29a      	uxth	r2, r3
 801c544:	693b      	ldr	r3, [r7, #16]
 801c546:	805a      	strh	r2, [r3, #2]
 801c548:	e006      	b.n	801c558 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801c54a:	693b      	ldr	r3, [r7, #16]
 801c54c:	885b      	ldrh	r3, [r3, #2]
 801c54e:	b29b      	uxth	r3, r3
 801c550:	3308      	adds	r3, #8
 801c552:	b29a      	uxth	r2, r3
 801c554:	693b      	ldr	r3, [r7, #16]
 801c556:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801c558:	68fb      	ldr	r3, [r7, #12]
 801c55a:	22ff      	movs	r2, #255	@ 0xff
 801c55c:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801c55e:	68fb      	ldr	r3, [r7, #12]
 801c560:	2200      	movs	r2, #0
 801c562:	729a      	strb	r2, [r3, #10]
 801c564:	2200      	movs	r2, #0
 801c566:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801c568:	683b      	ldr	r3, [r7, #0]
 801c56a:	9302      	str	r3, [sp, #8]
 801c56c:	2301      	movs	r3, #1
 801c56e:	9301      	str	r3, [sp, #4]
 801c570:	2300      	movs	r3, #0
 801c572:	9300      	str	r3, [sp, #0]
 801c574:	23ff      	movs	r3, #255	@ 0xff
 801c576:	2200      	movs	r2, #0
 801c578:	69f9      	ldr	r1, [r7, #28]
 801c57a:	6878      	ldr	r0, [r7, #4]
 801c57c:	f000 fb48 	bl	801cc10 <ip4_output_if>
 801c580:	4603      	mov	r3, r0
 801c582:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801c584:	e001      	b.n	801c58a <icmp_input+0x1ee>
      break;
 801c586:	bf00      	nop
 801c588:	e000      	b.n	801c58c <icmp_input+0x1f0>
      break;
 801c58a:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801c58c:	6878      	ldr	r0, [r7, #4]
 801c58e:	f002 ffe7 	bl	801f560 <pbuf_free>
  return;
 801c592:	e013      	b.n	801c5bc <icmp_input+0x220>
    goto lenerr;
 801c594:	bf00      	nop
 801c596:	e002      	b.n	801c59e <icmp_input+0x202>
    goto lenerr;
 801c598:	bf00      	nop
 801c59a:	e000      	b.n	801c59e <icmp_input+0x202>
        goto lenerr;
 801c59c:	bf00      	nop
lenerr:
  pbuf_free(p);
 801c59e:	6878      	ldr	r0, [r7, #4]
 801c5a0:	f002 ffde 	bl	801f560 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c5a4:	e00a      	b.n	801c5bc <icmp_input+0x220>
        goto icmperr;
 801c5a6:	bf00      	nop
 801c5a8:	e004      	b.n	801c5b4 <icmp_input+0x218>
        goto icmperr;
 801c5aa:	bf00      	nop
 801c5ac:	e002      	b.n	801c5b4 <icmp_input+0x218>
          goto icmperr;
 801c5ae:	bf00      	nop
 801c5b0:	e000      	b.n	801c5b4 <icmp_input+0x218>
          goto icmperr;
 801c5b2:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801c5b4:	6878      	ldr	r0, [r7, #4]
 801c5b6:	f002 ffd3 	bl	801f560 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c5ba:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801c5bc:	3728      	adds	r7, #40	@ 0x28
 801c5be:	46bd      	mov	sp, r7
 801c5c0:	bd80      	pop	{r7, pc}
 801c5c2:	bf00      	nop
 801c5c4:	2401a468 	.word	0x2401a468
 801c5c8:	2401a47c 	.word	0x2401a47c
 801c5cc:	08028794 	.word	0x08028794
 801c5d0:	080287f0 	.word	0x080287f0
 801c5d4:	08028828 	.word	0x08028828
 801c5d8:	08028850 	.word	0x08028850

0801c5dc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801c5dc:	b580      	push	{r7, lr}
 801c5de:	b082      	sub	sp, #8
 801c5e0:	af00      	add	r7, sp, #0
 801c5e2:	6078      	str	r0, [r7, #4]
 801c5e4:	460b      	mov	r3, r1
 801c5e6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801c5e8:	78fb      	ldrb	r3, [r7, #3]
 801c5ea:	461a      	mov	r2, r3
 801c5ec:	2103      	movs	r1, #3
 801c5ee:	6878      	ldr	r0, [r7, #4]
 801c5f0:	f000 f814 	bl	801c61c <icmp_send_response>
}
 801c5f4:	bf00      	nop
 801c5f6:	3708      	adds	r7, #8
 801c5f8:	46bd      	mov	sp, r7
 801c5fa:	bd80      	pop	{r7, pc}

0801c5fc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801c5fc:	b580      	push	{r7, lr}
 801c5fe:	b082      	sub	sp, #8
 801c600:	af00      	add	r7, sp, #0
 801c602:	6078      	str	r0, [r7, #4]
 801c604:	460b      	mov	r3, r1
 801c606:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801c608:	78fb      	ldrb	r3, [r7, #3]
 801c60a:	461a      	mov	r2, r3
 801c60c:	210b      	movs	r1, #11
 801c60e:	6878      	ldr	r0, [r7, #4]
 801c610:	f000 f804 	bl	801c61c <icmp_send_response>
}
 801c614:	bf00      	nop
 801c616:	3708      	adds	r7, #8
 801c618:	46bd      	mov	sp, r7
 801c61a:	bd80      	pop	{r7, pc}

0801c61c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801c61c:	b580      	push	{r7, lr}
 801c61e:	b08c      	sub	sp, #48	@ 0x30
 801c620:	af04      	add	r7, sp, #16
 801c622:	6078      	str	r0, [r7, #4]
 801c624:	460b      	mov	r3, r1
 801c626:	70fb      	strb	r3, [r7, #3]
 801c628:	4613      	mov	r3, r2
 801c62a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801c62c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c630:	2124      	movs	r1, #36	@ 0x24
 801c632:	2022      	movs	r0, #34	@ 0x22
 801c634:	f002 fcb2 	bl	801ef9c <pbuf_alloc>
 801c638:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801c63a:	69fb      	ldr	r3, [r7, #28]
 801c63c:	2b00      	cmp	r3, #0
 801c63e:	d056      	beq.n	801c6ee <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801c640:	69fb      	ldr	r3, [r7, #28]
 801c642:	895b      	ldrh	r3, [r3, #10]
 801c644:	2b23      	cmp	r3, #35	@ 0x23
 801c646:	d806      	bhi.n	801c656 <icmp_send_response+0x3a>
 801c648:	4b2b      	ldr	r3, [pc, #172]	@ (801c6f8 <icmp_send_response+0xdc>)
 801c64a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801c64e:	492b      	ldr	r1, [pc, #172]	@ (801c6fc <icmp_send_response+0xe0>)
 801c650:	482b      	ldr	r0, [pc, #172]	@ (801c700 <icmp_send_response+0xe4>)
 801c652:	f007 fb13 	bl	8023c7c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801c656:	687b      	ldr	r3, [r7, #4]
 801c658:	685b      	ldr	r3, [r3, #4]
 801c65a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801c65c:	69fb      	ldr	r3, [r7, #28]
 801c65e:	685b      	ldr	r3, [r3, #4]
 801c660:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801c662:	697b      	ldr	r3, [r7, #20]
 801c664:	78fa      	ldrb	r2, [r7, #3]
 801c666:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801c668:	697b      	ldr	r3, [r7, #20]
 801c66a:	78ba      	ldrb	r2, [r7, #2]
 801c66c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801c66e:	697b      	ldr	r3, [r7, #20]
 801c670:	2200      	movs	r2, #0
 801c672:	711a      	strb	r2, [r3, #4]
 801c674:	2200      	movs	r2, #0
 801c676:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801c678:	697b      	ldr	r3, [r7, #20]
 801c67a:	2200      	movs	r2, #0
 801c67c:	719a      	strb	r2, [r3, #6]
 801c67e:	2200      	movs	r2, #0
 801c680:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801c682:	69fb      	ldr	r3, [r7, #28]
 801c684:	685b      	ldr	r3, [r3, #4]
 801c686:	f103 0008 	add.w	r0, r3, #8
 801c68a:	687b      	ldr	r3, [r7, #4]
 801c68c:	685b      	ldr	r3, [r3, #4]
 801c68e:	221c      	movs	r2, #28
 801c690:	4619      	mov	r1, r3
 801c692:	f007 fdf5 	bl	8024280 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801c696:	69bb      	ldr	r3, [r7, #24]
 801c698:	68db      	ldr	r3, [r3, #12]
 801c69a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801c69c:	f107 030c 	add.w	r3, r7, #12
 801c6a0:	4618      	mov	r0, r3
 801c6a2:	f000 f901 	bl	801c8a8 <ip4_route>
 801c6a6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801c6a8:	693b      	ldr	r3, [r7, #16]
 801c6aa:	2b00      	cmp	r3, #0
 801c6ac:	d01b      	beq.n	801c6e6 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801c6ae:	697b      	ldr	r3, [r7, #20]
 801c6b0:	2200      	movs	r2, #0
 801c6b2:	709a      	strb	r2, [r3, #2]
 801c6b4:	2200      	movs	r2, #0
 801c6b6:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801c6b8:	69fb      	ldr	r3, [r7, #28]
 801c6ba:	895b      	ldrh	r3, [r3, #10]
 801c6bc:	4619      	mov	r1, r3
 801c6be:	6978      	ldr	r0, [r7, #20]
 801c6c0:	f000 f87d 	bl	801c7be <inet_chksum>
 801c6c4:	4603      	mov	r3, r0
 801c6c6:	461a      	mov	r2, r3
 801c6c8:	697b      	ldr	r3, [r7, #20]
 801c6ca:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801c6cc:	f107 020c 	add.w	r2, r7, #12
 801c6d0:	693b      	ldr	r3, [r7, #16]
 801c6d2:	9302      	str	r3, [sp, #8]
 801c6d4:	2301      	movs	r3, #1
 801c6d6:	9301      	str	r3, [sp, #4]
 801c6d8:	2300      	movs	r3, #0
 801c6da:	9300      	str	r3, [sp, #0]
 801c6dc:	23ff      	movs	r3, #255	@ 0xff
 801c6de:	2100      	movs	r1, #0
 801c6e0:	69f8      	ldr	r0, [r7, #28]
 801c6e2:	f000 fa95 	bl	801cc10 <ip4_output_if>
  }
  pbuf_free(q);
 801c6e6:	69f8      	ldr	r0, [r7, #28]
 801c6e8:	f002 ff3a 	bl	801f560 <pbuf_free>
 801c6ec:	e000      	b.n	801c6f0 <icmp_send_response+0xd4>
    return;
 801c6ee:	bf00      	nop
}
 801c6f0:	3720      	adds	r7, #32
 801c6f2:	46bd      	mov	sp, r7
 801c6f4:	bd80      	pop	{r7, pc}
 801c6f6:	bf00      	nop
 801c6f8:	08028794 	.word	0x08028794
 801c6fc:	08028884 	.word	0x08028884
 801c700:	08028828 	.word	0x08028828

0801c704 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 801c704:	b480      	push	{r7}
 801c706:	b089      	sub	sp, #36	@ 0x24
 801c708:	af00      	add	r7, sp, #0
 801c70a:	6078      	str	r0, [r7, #4]
 801c70c:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 801c70e:	687b      	ldr	r3, [r7, #4]
 801c710:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 801c712:	2300      	movs	r3, #0
 801c714:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 801c716:	2300      	movs	r3, #0
 801c718:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 801c71a:	69fb      	ldr	r3, [r7, #28]
 801c71c:	f003 0301 	and.w	r3, r3, #1
 801c720:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 801c722:	693b      	ldr	r3, [r7, #16]
 801c724:	2b00      	cmp	r3, #0
 801c726:	d00d      	beq.n	801c744 <lwip_standard_chksum+0x40>
 801c728:	683b      	ldr	r3, [r7, #0]
 801c72a:	2b00      	cmp	r3, #0
 801c72c:	dd0a      	ble.n	801c744 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 801c72e:	69fa      	ldr	r2, [r7, #28]
 801c730:	1c53      	adds	r3, r2, #1
 801c732:	61fb      	str	r3, [r7, #28]
 801c734:	f107 030e 	add.w	r3, r7, #14
 801c738:	3301      	adds	r3, #1
 801c73a:	7812      	ldrb	r2, [r2, #0]
 801c73c:	701a      	strb	r2, [r3, #0]
    len--;
 801c73e:	683b      	ldr	r3, [r7, #0]
 801c740:	3b01      	subs	r3, #1
 801c742:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 801c744:	69fb      	ldr	r3, [r7, #28]
 801c746:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 801c748:	e00a      	b.n	801c760 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 801c74a:	69bb      	ldr	r3, [r7, #24]
 801c74c:	1c9a      	adds	r2, r3, #2
 801c74e:	61ba      	str	r2, [r7, #24]
 801c750:	881b      	ldrh	r3, [r3, #0]
 801c752:	461a      	mov	r2, r3
 801c754:	697b      	ldr	r3, [r7, #20]
 801c756:	4413      	add	r3, r2
 801c758:	617b      	str	r3, [r7, #20]
    len -= 2;
 801c75a:	683b      	ldr	r3, [r7, #0]
 801c75c:	3b02      	subs	r3, #2
 801c75e:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 801c760:	683b      	ldr	r3, [r7, #0]
 801c762:	2b01      	cmp	r3, #1
 801c764:	dcf1      	bgt.n	801c74a <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 801c766:	683b      	ldr	r3, [r7, #0]
 801c768:	2b00      	cmp	r3, #0
 801c76a:	dd04      	ble.n	801c776 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 801c76c:	f107 030e 	add.w	r3, r7, #14
 801c770:	69ba      	ldr	r2, [r7, #24]
 801c772:	7812      	ldrb	r2, [r2, #0]
 801c774:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 801c776:	89fb      	ldrh	r3, [r7, #14]
 801c778:	461a      	mov	r2, r3
 801c77a:	697b      	ldr	r3, [r7, #20]
 801c77c:	4413      	add	r3, r2
 801c77e:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 801c780:	697b      	ldr	r3, [r7, #20]
 801c782:	0c1a      	lsrs	r2, r3, #16
 801c784:	697b      	ldr	r3, [r7, #20]
 801c786:	b29b      	uxth	r3, r3
 801c788:	4413      	add	r3, r2
 801c78a:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 801c78c:	697b      	ldr	r3, [r7, #20]
 801c78e:	0c1a      	lsrs	r2, r3, #16
 801c790:	697b      	ldr	r3, [r7, #20]
 801c792:	b29b      	uxth	r3, r3
 801c794:	4413      	add	r3, r2
 801c796:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 801c798:	693b      	ldr	r3, [r7, #16]
 801c79a:	2b00      	cmp	r3, #0
 801c79c:	d007      	beq.n	801c7ae <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 801c79e:	697b      	ldr	r3, [r7, #20]
 801c7a0:	021b      	lsls	r3, r3, #8
 801c7a2:	b29a      	uxth	r2, r3
 801c7a4:	697b      	ldr	r3, [r7, #20]
 801c7a6:	0a1b      	lsrs	r3, r3, #8
 801c7a8:	b2db      	uxtb	r3, r3
 801c7aa:	4313      	orrs	r3, r2
 801c7ac:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 801c7ae:	697b      	ldr	r3, [r7, #20]
 801c7b0:	b29b      	uxth	r3, r3
}
 801c7b2:	4618      	mov	r0, r3
 801c7b4:	3724      	adds	r7, #36	@ 0x24
 801c7b6:	46bd      	mov	sp, r7
 801c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7bc:	4770      	bx	lr

0801c7be <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 801c7be:	b580      	push	{r7, lr}
 801c7c0:	b082      	sub	sp, #8
 801c7c2:	af00      	add	r7, sp, #0
 801c7c4:	6078      	str	r0, [r7, #4]
 801c7c6:	460b      	mov	r3, r1
 801c7c8:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 801c7ca:	887b      	ldrh	r3, [r7, #2]
 801c7cc:	4619      	mov	r1, r3
 801c7ce:	6878      	ldr	r0, [r7, #4]
 801c7d0:	f7ff ff98 	bl	801c704 <lwip_standard_chksum>
 801c7d4:	4603      	mov	r3, r0
 801c7d6:	43db      	mvns	r3, r3
 801c7d8:	b29b      	uxth	r3, r3
}
 801c7da:	4618      	mov	r0, r3
 801c7dc:	3708      	adds	r7, #8
 801c7de:	46bd      	mov	sp, r7
 801c7e0:	bd80      	pop	{r7, pc}

0801c7e2 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 801c7e2:	b580      	push	{r7, lr}
 801c7e4:	b086      	sub	sp, #24
 801c7e6:	af00      	add	r7, sp, #0
 801c7e8:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 801c7ea:	2300      	movs	r3, #0
 801c7ec:	60fb      	str	r3, [r7, #12]

  acc = 0;
 801c7ee:	2300      	movs	r3, #0
 801c7f0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801c7f2:	687b      	ldr	r3, [r7, #4]
 801c7f4:	613b      	str	r3, [r7, #16]
 801c7f6:	e02b      	b.n	801c850 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 801c7f8:	693b      	ldr	r3, [r7, #16]
 801c7fa:	685a      	ldr	r2, [r3, #4]
 801c7fc:	693b      	ldr	r3, [r7, #16]
 801c7fe:	895b      	ldrh	r3, [r3, #10]
 801c800:	4619      	mov	r1, r3
 801c802:	4610      	mov	r0, r2
 801c804:	f7ff ff7e 	bl	801c704 <lwip_standard_chksum>
 801c808:	4603      	mov	r3, r0
 801c80a:	461a      	mov	r2, r3
 801c80c:	697b      	ldr	r3, [r7, #20]
 801c80e:	4413      	add	r3, r2
 801c810:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 801c812:	697b      	ldr	r3, [r7, #20]
 801c814:	0c1a      	lsrs	r2, r3, #16
 801c816:	697b      	ldr	r3, [r7, #20]
 801c818:	b29b      	uxth	r3, r3
 801c81a:	4413      	add	r3, r2
 801c81c:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 801c81e:	693b      	ldr	r3, [r7, #16]
 801c820:	895b      	ldrh	r3, [r3, #10]
 801c822:	f003 0301 	and.w	r3, r3, #1
 801c826:	b29b      	uxth	r3, r3
 801c828:	2b00      	cmp	r3, #0
 801c82a:	d00e      	beq.n	801c84a <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 801c82c:	68fb      	ldr	r3, [r7, #12]
 801c82e:	2b00      	cmp	r3, #0
 801c830:	bf0c      	ite	eq
 801c832:	2301      	moveq	r3, #1
 801c834:	2300      	movne	r3, #0
 801c836:	b2db      	uxtb	r3, r3
 801c838:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 801c83a:	697b      	ldr	r3, [r7, #20]
 801c83c:	021b      	lsls	r3, r3, #8
 801c83e:	b29a      	uxth	r2, r3
 801c840:	697b      	ldr	r3, [r7, #20]
 801c842:	0a1b      	lsrs	r3, r3, #8
 801c844:	b2db      	uxtb	r3, r3
 801c846:	4313      	orrs	r3, r2
 801c848:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801c84a:	693b      	ldr	r3, [r7, #16]
 801c84c:	681b      	ldr	r3, [r3, #0]
 801c84e:	613b      	str	r3, [r7, #16]
 801c850:	693b      	ldr	r3, [r7, #16]
 801c852:	2b00      	cmp	r3, #0
 801c854:	d1d0      	bne.n	801c7f8 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 801c856:	68fb      	ldr	r3, [r7, #12]
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d007      	beq.n	801c86c <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 801c85c:	697b      	ldr	r3, [r7, #20]
 801c85e:	021b      	lsls	r3, r3, #8
 801c860:	b29a      	uxth	r2, r3
 801c862:	697b      	ldr	r3, [r7, #20]
 801c864:	0a1b      	lsrs	r3, r3, #8
 801c866:	b2db      	uxtb	r3, r3
 801c868:	4313      	orrs	r3, r2
 801c86a:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 801c86c:	697b      	ldr	r3, [r7, #20]
 801c86e:	b29b      	uxth	r3, r3
 801c870:	43db      	mvns	r3, r3
 801c872:	b29b      	uxth	r3, r3
}
 801c874:	4618      	mov	r0, r3
 801c876:	3718      	adds	r7, #24
 801c878:	46bd      	mov	sp, r7
 801c87a:	bd80      	pop	{r7, pc}

0801c87c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801c87c:	b580      	push	{r7, lr}
 801c87e:	b082      	sub	sp, #8
 801c880:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 801c882:	2300      	movs	r3, #0
 801c884:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801c886:	f004 fa9f 	bl	8020dc8 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801c88a:	f001 fb1d 	bl	801dec8 <mem_init>
  memp_init();
 801c88e:	f001 fe75 	bl	801e57c <memp_init>
  pbuf_init();
  netif_init();
 801c892:	f002 f813 	bl	801e8bc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801c896:	f004 fde5 	bl	8021464 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801c89a:	f004 fd29 	bl	80212f0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801c89e:	bf00      	nop
 801c8a0:	3708      	adds	r7, #8
 801c8a2:	46bd      	mov	sp, r7
 801c8a4:	bd80      	pop	{r7, pc}
	...

0801c8a8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801c8a8:	b480      	push	{r7}
 801c8aa:	b085      	sub	sp, #20
 801c8ac:	af00      	add	r7, sp, #0
 801c8ae:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801c8b0:	4b33      	ldr	r3, [pc, #204]	@ (801c980 <ip4_route+0xd8>)
 801c8b2:	681b      	ldr	r3, [r3, #0]
 801c8b4:	60fb      	str	r3, [r7, #12]
 801c8b6:	e036      	b.n	801c926 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c8b8:	68fb      	ldr	r3, [r7, #12]
 801c8ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c8be:	f003 0301 	and.w	r3, r3, #1
 801c8c2:	b2db      	uxtb	r3, r3
 801c8c4:	2b00      	cmp	r3, #0
 801c8c6:	d02b      	beq.n	801c920 <ip4_route+0x78>
 801c8c8:	68fb      	ldr	r3, [r7, #12]
 801c8ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c8ce:	089b      	lsrs	r3, r3, #2
 801c8d0:	f003 0301 	and.w	r3, r3, #1
 801c8d4:	b2db      	uxtb	r3, r3
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	d022      	beq.n	801c920 <ip4_route+0x78>
 801c8da:	68fb      	ldr	r3, [r7, #12]
 801c8dc:	3304      	adds	r3, #4
 801c8de:	681b      	ldr	r3, [r3, #0]
 801c8e0:	2b00      	cmp	r3, #0
 801c8e2:	d01d      	beq.n	801c920 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801c8e4:	687b      	ldr	r3, [r7, #4]
 801c8e6:	681a      	ldr	r2, [r3, #0]
 801c8e8:	68fb      	ldr	r3, [r7, #12]
 801c8ea:	3304      	adds	r3, #4
 801c8ec:	681b      	ldr	r3, [r3, #0]
 801c8ee:	405a      	eors	r2, r3
 801c8f0:	68fb      	ldr	r3, [r7, #12]
 801c8f2:	3308      	adds	r3, #8
 801c8f4:	681b      	ldr	r3, [r3, #0]
 801c8f6:	4013      	ands	r3, r2
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	d101      	bne.n	801c900 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801c8fc:	68fb      	ldr	r3, [r7, #12]
 801c8fe:	e038      	b.n	801c972 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801c900:	68fb      	ldr	r3, [r7, #12]
 801c902:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c906:	f003 0302 	and.w	r3, r3, #2
 801c90a:	2b00      	cmp	r3, #0
 801c90c:	d108      	bne.n	801c920 <ip4_route+0x78>
 801c90e:	687b      	ldr	r3, [r7, #4]
 801c910:	681a      	ldr	r2, [r3, #0]
 801c912:	68fb      	ldr	r3, [r7, #12]
 801c914:	330c      	adds	r3, #12
 801c916:	681b      	ldr	r3, [r3, #0]
 801c918:	429a      	cmp	r2, r3
 801c91a:	d101      	bne.n	801c920 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801c91c:	68fb      	ldr	r3, [r7, #12]
 801c91e:	e028      	b.n	801c972 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801c920:	68fb      	ldr	r3, [r7, #12]
 801c922:	681b      	ldr	r3, [r3, #0]
 801c924:	60fb      	str	r3, [r7, #12]
 801c926:	68fb      	ldr	r3, [r7, #12]
 801c928:	2b00      	cmp	r3, #0
 801c92a:	d1c5      	bne.n	801c8b8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c92c:	4b15      	ldr	r3, [pc, #84]	@ (801c984 <ip4_route+0xdc>)
 801c92e:	681b      	ldr	r3, [r3, #0]
 801c930:	2b00      	cmp	r3, #0
 801c932:	d01a      	beq.n	801c96a <ip4_route+0xc2>
 801c934:	4b13      	ldr	r3, [pc, #76]	@ (801c984 <ip4_route+0xdc>)
 801c936:	681b      	ldr	r3, [r3, #0]
 801c938:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c93c:	f003 0301 	and.w	r3, r3, #1
 801c940:	2b00      	cmp	r3, #0
 801c942:	d012      	beq.n	801c96a <ip4_route+0xc2>
 801c944:	4b0f      	ldr	r3, [pc, #60]	@ (801c984 <ip4_route+0xdc>)
 801c946:	681b      	ldr	r3, [r3, #0]
 801c948:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c94c:	f003 0304 	and.w	r3, r3, #4
 801c950:	2b00      	cmp	r3, #0
 801c952:	d00a      	beq.n	801c96a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c954:	4b0b      	ldr	r3, [pc, #44]	@ (801c984 <ip4_route+0xdc>)
 801c956:	681b      	ldr	r3, [r3, #0]
 801c958:	3304      	adds	r3, #4
 801c95a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c95c:	2b00      	cmp	r3, #0
 801c95e:	d004      	beq.n	801c96a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c960:	687b      	ldr	r3, [r7, #4]
 801c962:	681b      	ldr	r3, [r3, #0]
 801c964:	b2db      	uxtb	r3, r3
 801c966:	2b7f      	cmp	r3, #127	@ 0x7f
 801c968:	d101      	bne.n	801c96e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801c96a:	2300      	movs	r3, #0
 801c96c:	e001      	b.n	801c972 <ip4_route+0xca>
  }

  return netif_default;
 801c96e:	4b05      	ldr	r3, [pc, #20]	@ (801c984 <ip4_route+0xdc>)
 801c970:	681b      	ldr	r3, [r3, #0]
}
 801c972:	4618      	mov	r0, r3
 801c974:	3714      	adds	r7, #20
 801c976:	46bd      	mov	sp, r7
 801c978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c97c:	4770      	bx	lr
 801c97e:	bf00      	nop
 801c980:	2401d034 	.word	0x2401d034
 801c984:	2401d038 	.word	0x2401d038

0801c988 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801c988:	b580      	push	{r7, lr}
 801c98a:	b082      	sub	sp, #8
 801c98c:	af00      	add	r7, sp, #0
 801c98e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c996:	f003 0301 	and.w	r3, r3, #1
 801c99a:	b2db      	uxtb	r3, r3
 801c99c:	2b00      	cmp	r3, #0
 801c99e:	d016      	beq.n	801c9ce <ip4_input_accept+0x46>
 801c9a0:	687b      	ldr	r3, [r7, #4]
 801c9a2:	3304      	adds	r3, #4
 801c9a4:	681b      	ldr	r3, [r3, #0]
 801c9a6:	2b00      	cmp	r3, #0
 801c9a8:	d011      	beq.n	801c9ce <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c9aa:	4b0b      	ldr	r3, [pc, #44]	@ (801c9d8 <ip4_input_accept+0x50>)
 801c9ac:	695a      	ldr	r2, [r3, #20]
 801c9ae:	687b      	ldr	r3, [r7, #4]
 801c9b0:	3304      	adds	r3, #4
 801c9b2:	681b      	ldr	r3, [r3, #0]
 801c9b4:	429a      	cmp	r2, r3
 801c9b6:	d008      	beq.n	801c9ca <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801c9b8:	4b07      	ldr	r3, [pc, #28]	@ (801c9d8 <ip4_input_accept+0x50>)
 801c9ba:	695b      	ldr	r3, [r3, #20]
 801c9bc:	6879      	ldr	r1, [r7, #4]
 801c9be:	4618      	mov	r0, r3
 801c9c0:	f000 f9fe 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801c9c4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c9c6:	2b00      	cmp	r3, #0
 801c9c8:	d001      	beq.n	801c9ce <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801c9ca:	2301      	movs	r3, #1
 801c9cc:	e000      	b.n	801c9d0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801c9ce:	2300      	movs	r3, #0
}
 801c9d0:	4618      	mov	r0, r3
 801c9d2:	3708      	adds	r7, #8
 801c9d4:	46bd      	mov	sp, r7
 801c9d6:	bd80      	pop	{r7, pc}
 801c9d8:	2401a468 	.word	0x2401a468

0801c9dc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801c9dc:	b580      	push	{r7, lr}
 801c9de:	b086      	sub	sp, #24
 801c9e0:	af00      	add	r7, sp, #0
 801c9e2:	6078      	str	r0, [r7, #4]
 801c9e4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801c9e6:	687b      	ldr	r3, [r7, #4]
 801c9e8:	685b      	ldr	r3, [r3, #4]
 801c9ea:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801c9ec:	697b      	ldr	r3, [r7, #20]
 801c9ee:	781b      	ldrb	r3, [r3, #0]
 801c9f0:	091b      	lsrs	r3, r3, #4
 801c9f2:	b2db      	uxtb	r3, r3
 801c9f4:	2b04      	cmp	r3, #4
 801c9f6:	d004      	beq.n	801ca02 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801c9f8:	6878      	ldr	r0, [r7, #4]
 801c9fa:	f002 fdb1 	bl	801f560 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801c9fe:	2300      	movs	r3, #0
 801ca00:	e0fd      	b.n	801cbfe <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801ca02:	697b      	ldr	r3, [r7, #20]
 801ca04:	781b      	ldrb	r3, [r3, #0]
 801ca06:	f003 030f 	and.w	r3, r3, #15
 801ca0a:	b2db      	uxtb	r3, r3
 801ca0c:	009b      	lsls	r3, r3, #2
 801ca0e:	b2db      	uxtb	r3, r3
 801ca10:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801ca12:	697b      	ldr	r3, [r7, #20]
 801ca14:	885b      	ldrh	r3, [r3, #2]
 801ca16:	b29b      	uxth	r3, r3
 801ca18:	4618      	mov	r0, r3
 801ca1a:	f7fe fc4f 	bl	801b2bc <lwip_htons>
 801ca1e:	4603      	mov	r3, r0
 801ca20:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801ca22:	687b      	ldr	r3, [r7, #4]
 801ca24:	891b      	ldrh	r3, [r3, #8]
 801ca26:	89ba      	ldrh	r2, [r7, #12]
 801ca28:	429a      	cmp	r2, r3
 801ca2a:	d204      	bcs.n	801ca36 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801ca2c:	89bb      	ldrh	r3, [r7, #12]
 801ca2e:	4619      	mov	r1, r3
 801ca30:	6878      	ldr	r0, [r7, #4]
 801ca32:	f002 fc0f 	bl	801f254 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801ca36:	687b      	ldr	r3, [r7, #4]
 801ca38:	895b      	ldrh	r3, [r3, #10]
 801ca3a:	89fa      	ldrh	r2, [r7, #14]
 801ca3c:	429a      	cmp	r2, r3
 801ca3e:	d807      	bhi.n	801ca50 <ip4_input+0x74>
 801ca40:	687b      	ldr	r3, [r7, #4]
 801ca42:	891b      	ldrh	r3, [r3, #8]
 801ca44:	89ba      	ldrh	r2, [r7, #12]
 801ca46:	429a      	cmp	r2, r3
 801ca48:	d802      	bhi.n	801ca50 <ip4_input+0x74>
 801ca4a:	89fb      	ldrh	r3, [r7, #14]
 801ca4c:	2b13      	cmp	r3, #19
 801ca4e:	d804      	bhi.n	801ca5a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801ca50:	6878      	ldr	r0, [r7, #4]
 801ca52:	f002 fd85 	bl	801f560 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801ca56:	2300      	movs	r3, #0
 801ca58:	e0d1      	b.n	801cbfe <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801ca5a:	697b      	ldr	r3, [r7, #20]
 801ca5c:	691b      	ldr	r3, [r3, #16]
 801ca5e:	4a6a      	ldr	r2, [pc, #424]	@ (801cc08 <ip4_input+0x22c>)
 801ca60:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801ca62:	697b      	ldr	r3, [r7, #20]
 801ca64:	68db      	ldr	r3, [r3, #12]
 801ca66:	4a68      	ldr	r2, [pc, #416]	@ (801cc08 <ip4_input+0x22c>)
 801ca68:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ca6a:	4b67      	ldr	r3, [pc, #412]	@ (801cc08 <ip4_input+0x22c>)
 801ca6c:	695b      	ldr	r3, [r3, #20]
 801ca6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ca72:	2be0      	cmp	r3, #224	@ 0xe0
 801ca74:	d112      	bne.n	801ca9c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801ca76:	683b      	ldr	r3, [r7, #0]
 801ca78:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ca7c:	f003 0301 	and.w	r3, r3, #1
 801ca80:	b2db      	uxtb	r3, r3
 801ca82:	2b00      	cmp	r3, #0
 801ca84:	d007      	beq.n	801ca96 <ip4_input+0xba>
 801ca86:	683b      	ldr	r3, [r7, #0]
 801ca88:	3304      	adds	r3, #4
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d002      	beq.n	801ca96 <ip4_input+0xba>
      netif = inp;
 801ca90:	683b      	ldr	r3, [r7, #0]
 801ca92:	613b      	str	r3, [r7, #16]
 801ca94:	e02a      	b.n	801caec <ip4_input+0x110>
    } else {
      netif = NULL;
 801ca96:	2300      	movs	r3, #0
 801ca98:	613b      	str	r3, [r7, #16]
 801ca9a:	e027      	b.n	801caec <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801ca9c:	6838      	ldr	r0, [r7, #0]
 801ca9e:	f7ff ff73 	bl	801c988 <ip4_input_accept>
 801caa2:	4603      	mov	r3, r0
 801caa4:	2b00      	cmp	r3, #0
 801caa6:	d002      	beq.n	801caae <ip4_input+0xd2>
      netif = inp;
 801caa8:	683b      	ldr	r3, [r7, #0]
 801caaa:	613b      	str	r3, [r7, #16]
 801caac:	e01e      	b.n	801caec <ip4_input+0x110>
    } else {
      netif = NULL;
 801caae:	2300      	movs	r3, #0
 801cab0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801cab2:	4b55      	ldr	r3, [pc, #340]	@ (801cc08 <ip4_input+0x22c>)
 801cab4:	695b      	ldr	r3, [r3, #20]
 801cab6:	b2db      	uxtb	r3, r3
 801cab8:	2b7f      	cmp	r3, #127	@ 0x7f
 801caba:	d017      	beq.n	801caec <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801cabc:	4b53      	ldr	r3, [pc, #332]	@ (801cc0c <ip4_input+0x230>)
 801cabe:	681b      	ldr	r3, [r3, #0]
 801cac0:	613b      	str	r3, [r7, #16]
 801cac2:	e00e      	b.n	801cae2 <ip4_input+0x106>
          if (netif == inp) {
 801cac4:	693a      	ldr	r2, [r7, #16]
 801cac6:	683b      	ldr	r3, [r7, #0]
 801cac8:	429a      	cmp	r2, r3
 801caca:	d006      	beq.n	801cada <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801cacc:	6938      	ldr	r0, [r7, #16]
 801cace:	f7ff ff5b 	bl	801c988 <ip4_input_accept>
 801cad2:	4603      	mov	r3, r0
 801cad4:	2b00      	cmp	r3, #0
 801cad6:	d108      	bne.n	801caea <ip4_input+0x10e>
 801cad8:	e000      	b.n	801cadc <ip4_input+0x100>
            continue;
 801cada:	bf00      	nop
        NETIF_FOREACH(netif) {
 801cadc:	693b      	ldr	r3, [r7, #16]
 801cade:	681b      	ldr	r3, [r3, #0]
 801cae0:	613b      	str	r3, [r7, #16]
 801cae2:	693b      	ldr	r3, [r7, #16]
 801cae4:	2b00      	cmp	r3, #0
 801cae6:	d1ed      	bne.n	801cac4 <ip4_input+0xe8>
 801cae8:	e000      	b.n	801caec <ip4_input+0x110>
            break;
 801caea:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801caec:	4b46      	ldr	r3, [pc, #280]	@ (801cc08 <ip4_input+0x22c>)
 801caee:	691b      	ldr	r3, [r3, #16]
 801caf0:	6839      	ldr	r1, [r7, #0]
 801caf2:	4618      	mov	r0, r3
 801caf4:	f000 f964 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801caf8:	4603      	mov	r3, r0
 801cafa:	2b00      	cmp	r3, #0
 801cafc:	d105      	bne.n	801cb0a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801cafe:	4b42      	ldr	r3, [pc, #264]	@ (801cc08 <ip4_input+0x22c>)
 801cb00:	691b      	ldr	r3, [r3, #16]
 801cb02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801cb06:	2be0      	cmp	r3, #224	@ 0xe0
 801cb08:	d104      	bne.n	801cb14 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801cb0a:	6878      	ldr	r0, [r7, #4]
 801cb0c:	f002 fd28 	bl	801f560 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801cb10:	2300      	movs	r3, #0
 801cb12:	e074      	b.n	801cbfe <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801cb14:	693b      	ldr	r3, [r7, #16]
 801cb16:	2b00      	cmp	r3, #0
 801cb18:	d104      	bne.n	801cb24 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801cb1a:	6878      	ldr	r0, [r7, #4]
 801cb1c:	f002 fd20 	bl	801f560 <pbuf_free>
    return ERR_OK;
 801cb20:	2300      	movs	r3, #0
 801cb22:	e06c      	b.n	801cbfe <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801cb24:	697b      	ldr	r3, [r7, #20]
 801cb26:	88db      	ldrh	r3, [r3, #6]
 801cb28:	b29b      	uxth	r3, r3
 801cb2a:	461a      	mov	r2, r3
 801cb2c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801cb30:	4013      	ands	r3, r2
 801cb32:	2b00      	cmp	r3, #0
 801cb34:	d00b      	beq.n	801cb4e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801cb36:	6878      	ldr	r0, [r7, #4]
 801cb38:	f000 fdc6 	bl	801d6c8 <ip4_reass>
 801cb3c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801cb3e:	687b      	ldr	r3, [r7, #4]
 801cb40:	2b00      	cmp	r3, #0
 801cb42:	d101      	bne.n	801cb48 <ip4_input+0x16c>
      return ERR_OK;
 801cb44:	2300      	movs	r3, #0
 801cb46:	e05a      	b.n	801cbfe <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801cb48:	687b      	ldr	r3, [r7, #4]
 801cb4a:	685b      	ldr	r3, [r3, #4]
 801cb4c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801cb4e:	4a2e      	ldr	r2, [pc, #184]	@ (801cc08 <ip4_input+0x22c>)
 801cb50:	693b      	ldr	r3, [r7, #16]
 801cb52:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801cb54:	4a2c      	ldr	r2, [pc, #176]	@ (801cc08 <ip4_input+0x22c>)
 801cb56:	683b      	ldr	r3, [r7, #0]
 801cb58:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801cb5a:	4a2b      	ldr	r2, [pc, #172]	@ (801cc08 <ip4_input+0x22c>)
 801cb5c:	697b      	ldr	r3, [r7, #20]
 801cb5e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801cb60:	697b      	ldr	r3, [r7, #20]
 801cb62:	781b      	ldrb	r3, [r3, #0]
 801cb64:	f003 030f 	and.w	r3, r3, #15
 801cb68:	b2db      	uxtb	r3, r3
 801cb6a:	009b      	lsls	r3, r3, #2
 801cb6c:	b2db      	uxtb	r3, r3
 801cb6e:	461a      	mov	r2, r3
 801cb70:	4b25      	ldr	r3, [pc, #148]	@ (801cc08 <ip4_input+0x22c>)
 801cb72:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801cb74:	89fb      	ldrh	r3, [r7, #14]
 801cb76:	4619      	mov	r1, r3
 801cb78:	6878      	ldr	r0, [r7, #4]
 801cb7a:	f002 fc6b 	bl	801f454 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801cb7e:	697b      	ldr	r3, [r7, #20]
 801cb80:	7a5b      	ldrb	r3, [r3, #9]
 801cb82:	2b01      	cmp	r3, #1
 801cb84:	d006      	beq.n	801cb94 <ip4_input+0x1b8>
 801cb86:	2b11      	cmp	r3, #17
 801cb88:	d109      	bne.n	801cb9e <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801cb8a:	6839      	ldr	r1, [r7, #0]
 801cb8c:	6878      	ldr	r0, [r7, #4]
 801cb8e:	f004 fd17 	bl	80215c0 <udp_input>
        break;
 801cb92:	e021      	b.n	801cbd8 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801cb94:	6839      	ldr	r1, [r7, #0]
 801cb96:	6878      	ldr	r0, [r7, #4]
 801cb98:	f7ff fc00 	bl	801c39c <icmp_input>
        break;
 801cb9c:	e01c      	b.n	801cbd8 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801cb9e:	4b1a      	ldr	r3, [pc, #104]	@ (801cc08 <ip4_input+0x22c>)
 801cba0:	695b      	ldr	r3, [r3, #20]
 801cba2:	6939      	ldr	r1, [r7, #16]
 801cba4:	4618      	mov	r0, r3
 801cba6:	f000 f90b 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 801cbaa:	4603      	mov	r3, r0
 801cbac:	2b00      	cmp	r3, #0
 801cbae:	d10f      	bne.n	801cbd0 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cbb0:	4b15      	ldr	r3, [pc, #84]	@ (801cc08 <ip4_input+0x22c>)
 801cbb2:	695b      	ldr	r3, [r3, #20]
 801cbb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801cbb8:	2be0      	cmp	r3, #224	@ 0xe0
 801cbba:	d009      	beq.n	801cbd0 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801cbbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801cbc0:	4619      	mov	r1, r3
 801cbc2:	6878      	ldr	r0, [r7, #4]
 801cbc4:	f002 fcb9 	bl	801f53a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801cbc8:	2102      	movs	r1, #2
 801cbca:	6878      	ldr	r0, [r7, #4]
 801cbcc:	f7ff fd06 	bl	801c5dc <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801cbd0:	6878      	ldr	r0, [r7, #4]
 801cbd2:	f002 fcc5 	bl	801f560 <pbuf_free>
        break;
 801cbd6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801cbd8:	4b0b      	ldr	r3, [pc, #44]	@ (801cc08 <ip4_input+0x22c>)
 801cbda:	2200      	movs	r2, #0
 801cbdc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801cbde:	4b0a      	ldr	r3, [pc, #40]	@ (801cc08 <ip4_input+0x22c>)
 801cbe0:	2200      	movs	r2, #0
 801cbe2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801cbe4:	4b08      	ldr	r3, [pc, #32]	@ (801cc08 <ip4_input+0x22c>)
 801cbe6:	2200      	movs	r2, #0
 801cbe8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801cbea:	4b07      	ldr	r3, [pc, #28]	@ (801cc08 <ip4_input+0x22c>)
 801cbec:	2200      	movs	r2, #0
 801cbee:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801cbf0:	4b05      	ldr	r3, [pc, #20]	@ (801cc08 <ip4_input+0x22c>)
 801cbf2:	2200      	movs	r2, #0
 801cbf4:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801cbf6:	4b04      	ldr	r3, [pc, #16]	@ (801cc08 <ip4_input+0x22c>)
 801cbf8:	2200      	movs	r2, #0
 801cbfa:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801cbfc:	2300      	movs	r3, #0
}
 801cbfe:	4618      	mov	r0, r3
 801cc00:	3718      	adds	r7, #24
 801cc02:	46bd      	mov	sp, r7
 801cc04:	bd80      	pop	{r7, pc}
 801cc06:	bf00      	nop
 801cc08:	2401a468 	.word	0x2401a468
 801cc0c:	2401d034 	.word	0x2401d034

0801cc10 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801cc10:	b580      	push	{r7, lr}
 801cc12:	b08a      	sub	sp, #40	@ 0x28
 801cc14:	af04      	add	r7, sp, #16
 801cc16:	60f8      	str	r0, [r7, #12]
 801cc18:	60b9      	str	r1, [r7, #8]
 801cc1a:	607a      	str	r2, [r7, #4]
 801cc1c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801cc1e:	68bb      	ldr	r3, [r7, #8]
 801cc20:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801cc22:	687b      	ldr	r3, [r7, #4]
 801cc24:	2b00      	cmp	r3, #0
 801cc26:	d009      	beq.n	801cc3c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801cc28:	68bb      	ldr	r3, [r7, #8]
 801cc2a:	2b00      	cmp	r3, #0
 801cc2c:	d003      	beq.n	801cc36 <ip4_output_if+0x26>
 801cc2e:	68bb      	ldr	r3, [r7, #8]
 801cc30:	681b      	ldr	r3, [r3, #0]
 801cc32:	2b00      	cmp	r3, #0
 801cc34:	d102      	bne.n	801cc3c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801cc36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc38:	3304      	adds	r3, #4
 801cc3a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801cc3c:	78fa      	ldrb	r2, [r7, #3]
 801cc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc40:	9302      	str	r3, [sp, #8]
 801cc42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801cc46:	9301      	str	r3, [sp, #4]
 801cc48:	f897 3020 	ldrb.w	r3, [r7, #32]
 801cc4c:	9300      	str	r3, [sp, #0]
 801cc4e:	4613      	mov	r3, r2
 801cc50:	687a      	ldr	r2, [r7, #4]
 801cc52:	6979      	ldr	r1, [r7, #20]
 801cc54:	68f8      	ldr	r0, [r7, #12]
 801cc56:	f000 f805 	bl	801cc64 <ip4_output_if_src>
 801cc5a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801cc5c:	4618      	mov	r0, r3
 801cc5e:	3718      	adds	r7, #24
 801cc60:	46bd      	mov	sp, r7
 801cc62:	bd80      	pop	{r7, pc}

0801cc64 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801cc64:	b580      	push	{r7, lr}
 801cc66:	b088      	sub	sp, #32
 801cc68:	af00      	add	r7, sp, #0
 801cc6a:	60f8      	str	r0, [r7, #12]
 801cc6c:	60b9      	str	r1, [r7, #8]
 801cc6e:	607a      	str	r2, [r7, #4]
 801cc70:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801cc72:	68fb      	ldr	r3, [r7, #12]
 801cc74:	7b9b      	ldrb	r3, [r3, #14]
 801cc76:	2b01      	cmp	r3, #1
 801cc78:	d006      	beq.n	801cc88 <ip4_output_if_src+0x24>
 801cc7a:	4b4b      	ldr	r3, [pc, #300]	@ (801cda8 <ip4_output_if_src+0x144>)
 801cc7c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801cc80:	494a      	ldr	r1, [pc, #296]	@ (801cdac <ip4_output_if_src+0x148>)
 801cc82:	484b      	ldr	r0, [pc, #300]	@ (801cdb0 <ip4_output_if_src+0x14c>)
 801cc84:	f006 fffa 	bl	8023c7c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801cc88:	687b      	ldr	r3, [r7, #4]
 801cc8a:	2b00      	cmp	r3, #0
 801cc8c:	d060      	beq.n	801cd50 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801cc8e:	2314      	movs	r3, #20
 801cc90:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801cc92:	2114      	movs	r1, #20
 801cc94:	68f8      	ldr	r0, [r7, #12]
 801cc96:	f002 fbcd 	bl	801f434 <pbuf_add_header>
 801cc9a:	4603      	mov	r3, r0
 801cc9c:	2b00      	cmp	r3, #0
 801cc9e:	d002      	beq.n	801cca6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cca0:	f06f 0301 	mvn.w	r3, #1
 801cca4:	e07c      	b.n	801cda0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801cca6:	68fb      	ldr	r3, [r7, #12]
 801cca8:	685b      	ldr	r3, [r3, #4]
 801ccaa:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801ccac:	68fb      	ldr	r3, [r7, #12]
 801ccae:	895b      	ldrh	r3, [r3, #10]
 801ccb0:	2b13      	cmp	r3, #19
 801ccb2:	d806      	bhi.n	801ccc2 <ip4_output_if_src+0x5e>
 801ccb4:	4b3c      	ldr	r3, [pc, #240]	@ (801cda8 <ip4_output_if_src+0x144>)
 801ccb6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801ccba:	493e      	ldr	r1, [pc, #248]	@ (801cdb4 <ip4_output_if_src+0x150>)
 801ccbc:	483c      	ldr	r0, [pc, #240]	@ (801cdb0 <ip4_output_if_src+0x14c>)
 801ccbe:	f006 ffdd 	bl	8023c7c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801ccc2:	69fb      	ldr	r3, [r7, #28]
 801ccc4:	78fa      	ldrb	r2, [r7, #3]
 801ccc6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801ccc8:	69fb      	ldr	r3, [r7, #28]
 801ccca:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801ccce:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801ccd0:	687b      	ldr	r3, [r7, #4]
 801ccd2:	681a      	ldr	r2, [r3, #0]
 801ccd4:	69fb      	ldr	r3, [r7, #28]
 801ccd6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801ccd8:	8b7b      	ldrh	r3, [r7, #26]
 801ccda:	089b      	lsrs	r3, r3, #2
 801ccdc:	b29b      	uxth	r3, r3
 801ccde:	b2db      	uxtb	r3, r3
 801cce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cce4:	b2da      	uxtb	r2, r3
 801cce6:	69fb      	ldr	r3, [r7, #28]
 801cce8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801ccea:	69fb      	ldr	r3, [r7, #28]
 801ccec:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801ccf0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801ccf2:	68fb      	ldr	r3, [r7, #12]
 801ccf4:	891b      	ldrh	r3, [r3, #8]
 801ccf6:	4618      	mov	r0, r3
 801ccf8:	f7fe fae0 	bl	801b2bc <lwip_htons>
 801ccfc:	4603      	mov	r3, r0
 801ccfe:	461a      	mov	r2, r3
 801cd00:	69fb      	ldr	r3, [r7, #28]
 801cd02:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801cd04:	69fb      	ldr	r3, [r7, #28]
 801cd06:	2200      	movs	r2, #0
 801cd08:	719a      	strb	r2, [r3, #6]
 801cd0a:	2200      	movs	r2, #0
 801cd0c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801cd0e:	4b2a      	ldr	r3, [pc, #168]	@ (801cdb8 <ip4_output_if_src+0x154>)
 801cd10:	881b      	ldrh	r3, [r3, #0]
 801cd12:	4618      	mov	r0, r3
 801cd14:	f7fe fad2 	bl	801b2bc <lwip_htons>
 801cd18:	4603      	mov	r3, r0
 801cd1a:	461a      	mov	r2, r3
 801cd1c:	69fb      	ldr	r3, [r7, #28]
 801cd1e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801cd20:	4b25      	ldr	r3, [pc, #148]	@ (801cdb8 <ip4_output_if_src+0x154>)
 801cd22:	881b      	ldrh	r3, [r3, #0]
 801cd24:	3301      	adds	r3, #1
 801cd26:	b29a      	uxth	r2, r3
 801cd28:	4b23      	ldr	r3, [pc, #140]	@ (801cdb8 <ip4_output_if_src+0x154>)
 801cd2a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801cd2c:	68bb      	ldr	r3, [r7, #8]
 801cd2e:	2b00      	cmp	r3, #0
 801cd30:	d104      	bne.n	801cd3c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801cd32:	4b22      	ldr	r3, [pc, #136]	@ (801cdbc <ip4_output_if_src+0x158>)
 801cd34:	681a      	ldr	r2, [r3, #0]
 801cd36:	69fb      	ldr	r3, [r7, #28]
 801cd38:	60da      	str	r2, [r3, #12]
 801cd3a:	e003      	b.n	801cd44 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801cd3c:	68bb      	ldr	r3, [r7, #8]
 801cd3e:	681a      	ldr	r2, [r3, #0]
 801cd40:	69fb      	ldr	r3, [r7, #28]
 801cd42:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801cd44:	69fb      	ldr	r3, [r7, #28]
 801cd46:	2200      	movs	r2, #0
 801cd48:	729a      	strb	r2, [r3, #10]
 801cd4a:	2200      	movs	r2, #0
 801cd4c:	72da      	strb	r2, [r3, #11]
 801cd4e:	e00f      	b.n	801cd70 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801cd50:	68fb      	ldr	r3, [r7, #12]
 801cd52:	895b      	ldrh	r3, [r3, #10]
 801cd54:	2b13      	cmp	r3, #19
 801cd56:	d802      	bhi.n	801cd5e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cd58:	f06f 0301 	mvn.w	r3, #1
 801cd5c:	e020      	b.n	801cda0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801cd5e:	68fb      	ldr	r3, [r7, #12]
 801cd60:	685b      	ldr	r3, [r3, #4]
 801cd62:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801cd64:	69fb      	ldr	r3, [r7, #28]
 801cd66:	691b      	ldr	r3, [r3, #16]
 801cd68:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801cd6a:	f107 0314 	add.w	r3, r7, #20
 801cd6e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801cd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd72:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cd74:	2b00      	cmp	r3, #0
 801cd76:	d00c      	beq.n	801cd92 <ip4_output_if_src+0x12e>
 801cd78:	68fb      	ldr	r3, [r7, #12]
 801cd7a:	891a      	ldrh	r2, [r3, #8]
 801cd7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd7e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cd80:	429a      	cmp	r2, r3
 801cd82:	d906      	bls.n	801cd92 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801cd84:	687a      	ldr	r2, [r7, #4]
 801cd86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801cd88:	68f8      	ldr	r0, [r7, #12]
 801cd8a:	f000 fe91 	bl	801dab0 <ip4_frag>
 801cd8e:	4603      	mov	r3, r0
 801cd90:	e006      	b.n	801cda0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801cd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd94:	695b      	ldr	r3, [r3, #20]
 801cd96:	687a      	ldr	r2, [r7, #4]
 801cd98:	68f9      	ldr	r1, [r7, #12]
 801cd9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cd9c:	4798      	blx	r3
 801cd9e:	4603      	mov	r3, r0
}
 801cda0:	4618      	mov	r0, r3
 801cda2:	3720      	adds	r7, #32
 801cda4:	46bd      	mov	sp, r7
 801cda6:	bd80      	pop	{r7, pc}
 801cda8:	080288b0 	.word	0x080288b0
 801cdac:	0802890c 	.word	0x0802890c
 801cdb0:	08028918 	.word	0x08028918
 801cdb4:	08028940 	.word	0x08028940
 801cdb8:	2401a480 	.word	0x2401a480
 801cdbc:	0802a404 	.word	0x0802a404

0801cdc0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801cdc0:	b480      	push	{r7}
 801cdc2:	b085      	sub	sp, #20
 801cdc4:	af00      	add	r7, sp, #0
 801cdc6:	6078      	str	r0, [r7, #4]
 801cdc8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801cdce:	687b      	ldr	r3, [r7, #4]
 801cdd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cdd4:	d002      	beq.n	801cddc <ip4_addr_isbroadcast_u32+0x1c>
 801cdd6:	687b      	ldr	r3, [r7, #4]
 801cdd8:	2b00      	cmp	r3, #0
 801cdda:	d101      	bne.n	801cde0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801cddc:	2301      	movs	r3, #1
 801cdde:	e02a      	b.n	801ce36 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801cde0:	683b      	ldr	r3, [r7, #0]
 801cde2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cde6:	f003 0302 	and.w	r3, r3, #2
 801cdea:	2b00      	cmp	r3, #0
 801cdec:	d101      	bne.n	801cdf2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801cdee:	2300      	movs	r3, #0
 801cdf0:	e021      	b.n	801ce36 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801cdf2:	683b      	ldr	r3, [r7, #0]
 801cdf4:	3304      	adds	r3, #4
 801cdf6:	681b      	ldr	r3, [r3, #0]
 801cdf8:	687a      	ldr	r2, [r7, #4]
 801cdfa:	429a      	cmp	r2, r3
 801cdfc:	d101      	bne.n	801ce02 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801cdfe:	2300      	movs	r3, #0
 801ce00:	e019      	b.n	801ce36 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801ce02:	68fa      	ldr	r2, [r7, #12]
 801ce04:	683b      	ldr	r3, [r7, #0]
 801ce06:	3304      	adds	r3, #4
 801ce08:	681b      	ldr	r3, [r3, #0]
 801ce0a:	405a      	eors	r2, r3
 801ce0c:	683b      	ldr	r3, [r7, #0]
 801ce0e:	3308      	adds	r3, #8
 801ce10:	681b      	ldr	r3, [r3, #0]
 801ce12:	4013      	ands	r3, r2
 801ce14:	2b00      	cmp	r3, #0
 801ce16:	d10d      	bne.n	801ce34 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ce18:	683b      	ldr	r3, [r7, #0]
 801ce1a:	3308      	adds	r3, #8
 801ce1c:	681b      	ldr	r3, [r3, #0]
 801ce1e:	43da      	mvns	r2, r3
 801ce20:	687b      	ldr	r3, [r7, #4]
 801ce22:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801ce24:	683b      	ldr	r3, [r7, #0]
 801ce26:	3308      	adds	r3, #8
 801ce28:	681b      	ldr	r3, [r3, #0]
 801ce2a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ce2c:	429a      	cmp	r2, r3
 801ce2e:	d101      	bne.n	801ce34 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801ce30:	2301      	movs	r3, #1
 801ce32:	e000      	b.n	801ce36 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801ce34:	2300      	movs	r3, #0
  }
}
 801ce36:	4618      	mov	r0, r3
 801ce38:	3714      	adds	r7, #20
 801ce3a:	46bd      	mov	sp, r7
 801ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ce40:	4770      	bx	lr

0801ce42 <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 801ce42:	b580      	push	{r7, lr}
 801ce44:	b084      	sub	sp, #16
 801ce46:	af00      	add	r7, sp, #0
 801ce48:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 801ce4a:	f107 030c 	add.w	r3, r7, #12
 801ce4e:	4619      	mov	r1, r3
 801ce50:	6878      	ldr	r0, [r7, #4]
 801ce52:	f000 f80b 	bl	801ce6c <ip4addr_aton>
 801ce56:	4603      	mov	r3, r0
 801ce58:	2b00      	cmp	r3, #0
 801ce5a:	d001      	beq.n	801ce60 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 801ce5c:	68fb      	ldr	r3, [r7, #12]
 801ce5e:	e001      	b.n	801ce64 <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 801ce60:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ce64:	4618      	mov	r0, r3
 801ce66:	3710      	adds	r7, #16
 801ce68:	46bd      	mov	sp, r7
 801ce6a:	bd80      	pop	{r7, pc}

0801ce6c <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801ce6c:	b580      	push	{r7, lr}
 801ce6e:	b08a      	sub	sp, #40	@ 0x28
 801ce70:	af00      	add	r7, sp, #0
 801ce72:	6078      	str	r0, [r7, #4]
 801ce74:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801ce76:	f107 030c 	add.w	r3, r7, #12
 801ce7a:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801ce7c:	687b      	ldr	r3, [r7, #4]
 801ce7e:	781b      	ldrb	r3, [r3, #0]
 801ce80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801ce84:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ce88:	3301      	adds	r3, #1
 801ce8a:	4a89      	ldr	r2, [pc, #548]	@ (801d0b0 <ip4addr_aton+0x244>)
 801ce8c:	4413      	add	r3, r2
 801ce8e:	781b      	ldrb	r3, [r3, #0]
 801ce90:	f003 0304 	and.w	r3, r3, #4
 801ce94:	2b00      	cmp	r3, #0
 801ce96:	d101      	bne.n	801ce9c <ip4addr_aton+0x30>
      return 0;
 801ce98:	2300      	movs	r3, #0
 801ce9a:	e105      	b.n	801d0a8 <ip4addr_aton+0x23c>
    }
    val = 0;
 801ce9c:	2300      	movs	r3, #0
 801ce9e:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 801cea0:	230a      	movs	r3, #10
 801cea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801cea6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ceaa:	2b30      	cmp	r3, #48	@ 0x30
 801ceac:	d11c      	bne.n	801cee8 <ip4addr_aton+0x7c>
      c = *++cp;
 801ceae:	687b      	ldr	r3, [r7, #4]
 801ceb0:	3301      	adds	r3, #1
 801ceb2:	607b      	str	r3, [r7, #4]
 801ceb4:	687b      	ldr	r3, [r7, #4]
 801ceb6:	781b      	ldrb	r3, [r3, #0]
 801ceb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 801cebc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cec0:	2b78      	cmp	r3, #120	@ 0x78
 801cec2:	d003      	beq.n	801cecc <ip4addr_aton+0x60>
 801cec4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cec8:	2b58      	cmp	r3, #88	@ 0x58
 801ceca:	d10a      	bne.n	801cee2 <ip4addr_aton+0x76>
        base = 16;
 801cecc:	2310      	movs	r3, #16
 801cece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801ced2:	687b      	ldr	r3, [r7, #4]
 801ced4:	3301      	adds	r3, #1
 801ced6:	607b      	str	r3, [r7, #4]
 801ced8:	687b      	ldr	r3, [r7, #4]
 801ceda:	781b      	ldrb	r3, [r3, #0]
 801cedc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cee0:	e002      	b.n	801cee8 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801cee2:	2308      	movs	r3, #8
 801cee4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801cee8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ceec:	3301      	adds	r3, #1
 801ceee:	4a70      	ldr	r2, [pc, #448]	@ (801d0b0 <ip4addr_aton+0x244>)
 801cef0:	4413      	add	r3, r2
 801cef2:	781b      	ldrb	r3, [r3, #0]
 801cef4:	f003 0304 	and.w	r3, r3, #4
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d011      	beq.n	801cf20 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801cefc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cf00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cf02:	fb03 f202 	mul.w	r2, r3, r2
 801cf06:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cf0a:	4413      	add	r3, r2
 801cf0c:	3b30      	subs	r3, #48	@ 0x30
 801cf0e:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cf10:	687b      	ldr	r3, [r7, #4]
 801cf12:	3301      	adds	r3, #1
 801cf14:	607b      	str	r3, [r7, #4]
 801cf16:	687b      	ldr	r3, [r7, #4]
 801cf18:	781b      	ldrb	r3, [r3, #0]
 801cf1a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cf1e:	e7e3      	b.n	801cee8 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801cf20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cf24:	2b10      	cmp	r3, #16
 801cf26:	d127      	bne.n	801cf78 <ip4addr_aton+0x10c>
 801cf28:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cf2c:	3301      	adds	r3, #1
 801cf2e:	4a60      	ldr	r2, [pc, #384]	@ (801d0b0 <ip4addr_aton+0x244>)
 801cf30:	4413      	add	r3, r2
 801cf32:	781b      	ldrb	r3, [r3, #0]
 801cf34:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801cf38:	2b00      	cmp	r3, #0
 801cf3a:	d01d      	beq.n	801cf78 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801cf3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf3e:	011b      	lsls	r3, r3, #4
 801cf40:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cf44:	f102 010a 	add.w	r1, r2, #10
 801cf48:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cf4c:	3201      	adds	r2, #1
 801cf4e:	4858      	ldr	r0, [pc, #352]	@ (801d0b0 <ip4addr_aton+0x244>)
 801cf50:	4402      	add	r2, r0
 801cf52:	7812      	ldrb	r2, [r2, #0]
 801cf54:	f002 0203 	and.w	r2, r2, #3
 801cf58:	2a02      	cmp	r2, #2
 801cf5a:	d101      	bne.n	801cf60 <ip4addr_aton+0xf4>
 801cf5c:	2261      	movs	r2, #97	@ 0x61
 801cf5e:	e000      	b.n	801cf62 <ip4addr_aton+0xf6>
 801cf60:	2241      	movs	r2, #65	@ 0x41
 801cf62:	1a8a      	subs	r2, r1, r2
 801cf64:	4313      	orrs	r3, r2
 801cf66:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cf68:	687b      	ldr	r3, [r7, #4]
 801cf6a:	3301      	adds	r3, #1
 801cf6c:	607b      	str	r3, [r7, #4]
 801cf6e:	687b      	ldr	r3, [r7, #4]
 801cf70:	781b      	ldrb	r3, [r3, #0]
 801cf72:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 801cf76:	e7b7      	b.n	801cee8 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801cf78:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cf7c:	2b2e      	cmp	r3, #46	@ 0x2e
 801cf7e:	d114      	bne.n	801cfaa <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801cf80:	f107 030c 	add.w	r3, r7, #12
 801cf84:	330c      	adds	r3, #12
 801cf86:	69fa      	ldr	r2, [r7, #28]
 801cf88:	429a      	cmp	r2, r3
 801cf8a:	d301      	bcc.n	801cf90 <ip4addr_aton+0x124>
        return 0;
 801cf8c:	2300      	movs	r3, #0
 801cf8e:	e08b      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801cf90:	69fb      	ldr	r3, [r7, #28]
 801cf92:	1d1a      	adds	r2, r3, #4
 801cf94:	61fa      	str	r2, [r7, #28]
 801cf96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cf98:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801cf9a:	687b      	ldr	r3, [r7, #4]
 801cf9c:	3301      	adds	r3, #1
 801cf9e:	607b      	str	r3, [r7, #4]
 801cfa0:	687b      	ldr	r3, [r7, #4]
 801cfa2:	781b      	ldrb	r3, [r3, #0]
 801cfa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801cfa8:	e76c      	b.n	801ce84 <ip4addr_aton+0x18>
    } else {
      break;
 801cfaa:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801cfac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cfb0:	2b00      	cmp	r3, #0
 801cfb2:	d00b      	beq.n	801cfcc <ip4addr_aton+0x160>
 801cfb4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cfb8:	3301      	adds	r3, #1
 801cfba:	4a3d      	ldr	r2, [pc, #244]	@ (801d0b0 <ip4addr_aton+0x244>)
 801cfbc:	4413      	add	r3, r2
 801cfbe:	781b      	ldrb	r3, [r3, #0]
 801cfc0:	f003 0308 	and.w	r3, r3, #8
 801cfc4:	2b00      	cmp	r3, #0
 801cfc6:	d101      	bne.n	801cfcc <ip4addr_aton+0x160>
    return 0;
 801cfc8:	2300      	movs	r3, #0
 801cfca:	e06d      	b.n	801d0a8 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801cfcc:	f107 030c 	add.w	r3, r7, #12
 801cfd0:	69fa      	ldr	r2, [r7, #28]
 801cfd2:	1ad3      	subs	r3, r2, r3
 801cfd4:	109b      	asrs	r3, r3, #2
 801cfd6:	3301      	adds	r3, #1
 801cfd8:	2b04      	cmp	r3, #4
 801cfda:	d853      	bhi.n	801d084 <ip4addr_aton+0x218>
 801cfdc:	a201      	add	r2, pc, #4	@ (adr r2, 801cfe4 <ip4addr_aton+0x178>)
 801cfde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cfe2:	bf00      	nop
 801cfe4:	0801cff9 	.word	0x0801cff9
 801cfe8:	0801d093 	.word	0x0801d093
 801cfec:	0801cffd 	.word	0x0801cffd
 801cff0:	0801d01f 	.word	0x0801d01f
 801cff4:	0801d04d 	.word	0x0801d04d

    case 0:
      return 0;       /* initial nondigit */
 801cff8:	2300      	movs	r3, #0
 801cffa:	e055      	b.n	801d0a8 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801cffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d002:	d301      	bcc.n	801d008 <ip4addr_aton+0x19c>
        return 0;
 801d004:	2300      	movs	r3, #0
 801d006:	e04f      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801d008:	68fb      	ldr	r3, [r7, #12]
 801d00a:	2bff      	cmp	r3, #255	@ 0xff
 801d00c:	d901      	bls.n	801d012 <ip4addr_aton+0x1a6>
        return 0;
 801d00e:	2300      	movs	r3, #0
 801d010:	e04a      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801d012:	68fb      	ldr	r3, [r7, #12]
 801d014:	061b      	lsls	r3, r3, #24
 801d016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d018:	4313      	orrs	r3, r2
 801d01a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801d01c:	e03a      	b.n	801d094 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801d01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d024:	d301      	bcc.n	801d02a <ip4addr_aton+0x1be>
        return 0;
 801d026:	2300      	movs	r3, #0
 801d028:	e03e      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801d02a:	68fb      	ldr	r3, [r7, #12]
 801d02c:	2bff      	cmp	r3, #255	@ 0xff
 801d02e:	d802      	bhi.n	801d036 <ip4addr_aton+0x1ca>
 801d030:	693b      	ldr	r3, [r7, #16]
 801d032:	2bff      	cmp	r3, #255	@ 0xff
 801d034:	d901      	bls.n	801d03a <ip4addr_aton+0x1ce>
        return 0;
 801d036:	2300      	movs	r3, #0
 801d038:	e036      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801d03a:	68fb      	ldr	r3, [r7, #12]
 801d03c:	061a      	lsls	r2, r3, #24
 801d03e:	693b      	ldr	r3, [r7, #16]
 801d040:	041b      	lsls	r3, r3, #16
 801d042:	4313      	orrs	r3, r2
 801d044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d046:	4313      	orrs	r3, r2
 801d048:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801d04a:	e023      	b.n	801d094 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801d04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d04e:	2bff      	cmp	r3, #255	@ 0xff
 801d050:	d901      	bls.n	801d056 <ip4addr_aton+0x1ea>
        return 0;
 801d052:	2300      	movs	r3, #0
 801d054:	e028      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801d056:	68fb      	ldr	r3, [r7, #12]
 801d058:	2bff      	cmp	r3, #255	@ 0xff
 801d05a:	d805      	bhi.n	801d068 <ip4addr_aton+0x1fc>
 801d05c:	693b      	ldr	r3, [r7, #16]
 801d05e:	2bff      	cmp	r3, #255	@ 0xff
 801d060:	d802      	bhi.n	801d068 <ip4addr_aton+0x1fc>
 801d062:	697b      	ldr	r3, [r7, #20]
 801d064:	2bff      	cmp	r3, #255	@ 0xff
 801d066:	d901      	bls.n	801d06c <ip4addr_aton+0x200>
        return 0;
 801d068:	2300      	movs	r3, #0
 801d06a:	e01d      	b.n	801d0a8 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801d06c:	68fb      	ldr	r3, [r7, #12]
 801d06e:	061a      	lsls	r2, r3, #24
 801d070:	693b      	ldr	r3, [r7, #16]
 801d072:	041b      	lsls	r3, r3, #16
 801d074:	431a      	orrs	r2, r3
 801d076:	697b      	ldr	r3, [r7, #20]
 801d078:	021b      	lsls	r3, r3, #8
 801d07a:	4313      	orrs	r3, r2
 801d07c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d07e:	4313      	orrs	r3, r2
 801d080:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801d082:	e007      	b.n	801d094 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801d084:	4b0b      	ldr	r3, [pc, #44]	@ (801d0b4 <ip4addr_aton+0x248>)
 801d086:	22f9      	movs	r2, #249	@ 0xf9
 801d088:	490b      	ldr	r1, [pc, #44]	@ (801d0b8 <ip4addr_aton+0x24c>)
 801d08a:	480c      	ldr	r0, [pc, #48]	@ (801d0bc <ip4addr_aton+0x250>)
 801d08c:	f006 fdf6 	bl	8023c7c <iprintf>
      break;
 801d090:	e000      	b.n	801d094 <ip4addr_aton+0x228>
      break;
 801d092:	bf00      	nop
  }
  if (addr) {
 801d094:	683b      	ldr	r3, [r7, #0]
 801d096:	2b00      	cmp	r3, #0
 801d098:	d005      	beq.n	801d0a6 <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801d09a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d09c:	f7fe f924 	bl	801b2e8 <lwip_htonl>
 801d0a0:	4602      	mov	r2, r0
 801d0a2:	683b      	ldr	r3, [r7, #0]
 801d0a4:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801d0a6:	2301      	movs	r3, #1
}
 801d0a8:	4618      	mov	r0, r3
 801d0aa:	3728      	adds	r7, #40	@ 0x28
 801d0ac:	46bd      	mov	sp, r7
 801d0ae:	bd80      	pop	{r7, pc}
 801d0b0:	0802a738 	.word	0x0802a738
 801d0b4:	08028970 	.word	0x08028970
 801d0b8:	080289d0 	.word	0x080289d0
 801d0bc:	080289dc 	.word	0x080289dc

0801d0c0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d0c0:	b580      	push	{r7, lr}
 801d0c2:	b084      	sub	sp, #16
 801d0c4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d0c6:	2300      	movs	r3, #0
 801d0c8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d0ca:	4b12      	ldr	r3, [pc, #72]	@ (801d114 <ip_reass_tmr+0x54>)
 801d0cc:	681b      	ldr	r3, [r3, #0]
 801d0ce:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d0d0:	e018      	b.n	801d104 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d0d2:	68fb      	ldr	r3, [r7, #12]
 801d0d4:	7fdb      	ldrb	r3, [r3, #31]
 801d0d6:	2b00      	cmp	r3, #0
 801d0d8:	d00b      	beq.n	801d0f2 <ip_reass_tmr+0x32>
      r->timer--;
 801d0da:	68fb      	ldr	r3, [r7, #12]
 801d0dc:	7fdb      	ldrb	r3, [r3, #31]
 801d0de:	3b01      	subs	r3, #1
 801d0e0:	b2da      	uxtb	r2, r3
 801d0e2:	68fb      	ldr	r3, [r7, #12]
 801d0e4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d0e6:	68fb      	ldr	r3, [r7, #12]
 801d0e8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d0ea:	68fb      	ldr	r3, [r7, #12]
 801d0ec:	681b      	ldr	r3, [r3, #0]
 801d0ee:	60fb      	str	r3, [r7, #12]
 801d0f0:	e008      	b.n	801d104 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d0f2:	68fb      	ldr	r3, [r7, #12]
 801d0f4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d0f6:	68fb      	ldr	r3, [r7, #12]
 801d0f8:	681b      	ldr	r3, [r3, #0]
 801d0fa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d0fc:	68b9      	ldr	r1, [r7, #8]
 801d0fe:	6878      	ldr	r0, [r7, #4]
 801d100:	f000 f80a 	bl	801d118 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d104:	68fb      	ldr	r3, [r7, #12]
 801d106:	2b00      	cmp	r3, #0
 801d108:	d1e3      	bne.n	801d0d2 <ip_reass_tmr+0x12>
    }
  }
}
 801d10a:	bf00      	nop
 801d10c:	bf00      	nop
 801d10e:	3710      	adds	r7, #16
 801d110:	46bd      	mov	sp, r7
 801d112:	bd80      	pop	{r7, pc}
 801d114:	2401a484 	.word	0x2401a484

0801d118 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d118:	b580      	push	{r7, lr}
 801d11a:	b088      	sub	sp, #32
 801d11c:	af00      	add	r7, sp, #0
 801d11e:	6078      	str	r0, [r7, #4]
 801d120:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d122:	2300      	movs	r3, #0
 801d124:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d126:	683a      	ldr	r2, [r7, #0]
 801d128:	687b      	ldr	r3, [r7, #4]
 801d12a:	429a      	cmp	r2, r3
 801d12c:	d105      	bne.n	801d13a <ip_reass_free_complete_datagram+0x22>
 801d12e:	4b45      	ldr	r3, [pc, #276]	@ (801d244 <ip_reass_free_complete_datagram+0x12c>)
 801d130:	22ab      	movs	r2, #171	@ 0xab
 801d132:	4945      	ldr	r1, [pc, #276]	@ (801d248 <ip_reass_free_complete_datagram+0x130>)
 801d134:	4845      	ldr	r0, [pc, #276]	@ (801d24c <ip_reass_free_complete_datagram+0x134>)
 801d136:	f006 fda1 	bl	8023c7c <iprintf>
  if (prev != NULL) {
 801d13a:	683b      	ldr	r3, [r7, #0]
 801d13c:	2b00      	cmp	r3, #0
 801d13e:	d00a      	beq.n	801d156 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d140:	683b      	ldr	r3, [r7, #0]
 801d142:	681b      	ldr	r3, [r3, #0]
 801d144:	687a      	ldr	r2, [r7, #4]
 801d146:	429a      	cmp	r2, r3
 801d148:	d005      	beq.n	801d156 <ip_reass_free_complete_datagram+0x3e>
 801d14a:	4b3e      	ldr	r3, [pc, #248]	@ (801d244 <ip_reass_free_complete_datagram+0x12c>)
 801d14c:	22ad      	movs	r2, #173	@ 0xad
 801d14e:	4940      	ldr	r1, [pc, #256]	@ (801d250 <ip_reass_free_complete_datagram+0x138>)
 801d150:	483e      	ldr	r0, [pc, #248]	@ (801d24c <ip_reass_free_complete_datagram+0x134>)
 801d152:	f006 fd93 	bl	8023c7c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	685b      	ldr	r3, [r3, #4]
 801d15a:	685b      	ldr	r3, [r3, #4]
 801d15c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d15e:	697b      	ldr	r3, [r7, #20]
 801d160:	889b      	ldrh	r3, [r3, #4]
 801d162:	b29b      	uxth	r3, r3
 801d164:	2b00      	cmp	r3, #0
 801d166:	d12a      	bne.n	801d1be <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d168:	687b      	ldr	r3, [r7, #4]
 801d16a:	685b      	ldr	r3, [r3, #4]
 801d16c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d16e:	697b      	ldr	r3, [r7, #20]
 801d170:	681a      	ldr	r2, [r3, #0]
 801d172:	687b      	ldr	r3, [r7, #4]
 801d174:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d176:	69bb      	ldr	r3, [r7, #24]
 801d178:	6858      	ldr	r0, [r3, #4]
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	3308      	adds	r3, #8
 801d17e:	2214      	movs	r2, #20
 801d180:	4619      	mov	r1, r3
 801d182:	f007 f87d 	bl	8024280 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d186:	2101      	movs	r1, #1
 801d188:	69b8      	ldr	r0, [r7, #24]
 801d18a:	f7ff fa37 	bl	801c5fc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d18e:	69b8      	ldr	r0, [r7, #24]
 801d190:	f002 fa74 	bl	801f67c <pbuf_clen>
 801d194:	4603      	mov	r3, r0
 801d196:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d198:	8bfa      	ldrh	r2, [r7, #30]
 801d19a:	8a7b      	ldrh	r3, [r7, #18]
 801d19c:	4413      	add	r3, r2
 801d19e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d1a2:	db05      	blt.n	801d1b0 <ip_reass_free_complete_datagram+0x98>
 801d1a4:	4b27      	ldr	r3, [pc, #156]	@ (801d244 <ip_reass_free_complete_datagram+0x12c>)
 801d1a6:	22bc      	movs	r2, #188	@ 0xbc
 801d1a8:	492a      	ldr	r1, [pc, #168]	@ (801d254 <ip_reass_free_complete_datagram+0x13c>)
 801d1aa:	4828      	ldr	r0, [pc, #160]	@ (801d24c <ip_reass_free_complete_datagram+0x134>)
 801d1ac:	f006 fd66 	bl	8023c7c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d1b0:	8bfa      	ldrh	r2, [r7, #30]
 801d1b2:	8a7b      	ldrh	r3, [r7, #18]
 801d1b4:	4413      	add	r3, r2
 801d1b6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d1b8:	69b8      	ldr	r0, [r7, #24]
 801d1ba:	f002 f9d1 	bl	801f560 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d1be:	687b      	ldr	r3, [r7, #4]
 801d1c0:	685b      	ldr	r3, [r3, #4]
 801d1c2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d1c4:	e01f      	b.n	801d206 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d1c6:	69bb      	ldr	r3, [r7, #24]
 801d1c8:	685b      	ldr	r3, [r3, #4]
 801d1ca:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d1cc:	69bb      	ldr	r3, [r7, #24]
 801d1ce:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d1d0:	697b      	ldr	r3, [r7, #20]
 801d1d2:	681b      	ldr	r3, [r3, #0]
 801d1d4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d1d6:	68f8      	ldr	r0, [r7, #12]
 801d1d8:	f002 fa50 	bl	801f67c <pbuf_clen>
 801d1dc:	4603      	mov	r3, r0
 801d1de:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d1e0:	8bfa      	ldrh	r2, [r7, #30]
 801d1e2:	8a7b      	ldrh	r3, [r7, #18]
 801d1e4:	4413      	add	r3, r2
 801d1e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d1ea:	db05      	blt.n	801d1f8 <ip_reass_free_complete_datagram+0xe0>
 801d1ec:	4b15      	ldr	r3, [pc, #84]	@ (801d244 <ip_reass_free_complete_datagram+0x12c>)
 801d1ee:	22cc      	movs	r2, #204	@ 0xcc
 801d1f0:	4918      	ldr	r1, [pc, #96]	@ (801d254 <ip_reass_free_complete_datagram+0x13c>)
 801d1f2:	4816      	ldr	r0, [pc, #88]	@ (801d24c <ip_reass_free_complete_datagram+0x134>)
 801d1f4:	f006 fd42 	bl	8023c7c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d1f8:	8bfa      	ldrh	r2, [r7, #30]
 801d1fa:	8a7b      	ldrh	r3, [r7, #18]
 801d1fc:	4413      	add	r3, r2
 801d1fe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d200:	68f8      	ldr	r0, [r7, #12]
 801d202:	f002 f9ad 	bl	801f560 <pbuf_free>
  while (p != NULL) {
 801d206:	69bb      	ldr	r3, [r7, #24]
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d1dc      	bne.n	801d1c6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d20c:	6839      	ldr	r1, [r7, #0]
 801d20e:	6878      	ldr	r0, [r7, #4]
 801d210:	f000 f8c2 	bl	801d398 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d214:	4b10      	ldr	r3, [pc, #64]	@ (801d258 <ip_reass_free_complete_datagram+0x140>)
 801d216:	881b      	ldrh	r3, [r3, #0]
 801d218:	8bfa      	ldrh	r2, [r7, #30]
 801d21a:	429a      	cmp	r2, r3
 801d21c:	d905      	bls.n	801d22a <ip_reass_free_complete_datagram+0x112>
 801d21e:	4b09      	ldr	r3, [pc, #36]	@ (801d244 <ip_reass_free_complete_datagram+0x12c>)
 801d220:	22d2      	movs	r2, #210	@ 0xd2
 801d222:	490e      	ldr	r1, [pc, #56]	@ (801d25c <ip_reass_free_complete_datagram+0x144>)
 801d224:	4809      	ldr	r0, [pc, #36]	@ (801d24c <ip_reass_free_complete_datagram+0x134>)
 801d226:	f006 fd29 	bl	8023c7c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d22a:	4b0b      	ldr	r3, [pc, #44]	@ (801d258 <ip_reass_free_complete_datagram+0x140>)
 801d22c:	881a      	ldrh	r2, [r3, #0]
 801d22e:	8bfb      	ldrh	r3, [r7, #30]
 801d230:	1ad3      	subs	r3, r2, r3
 801d232:	b29a      	uxth	r2, r3
 801d234:	4b08      	ldr	r3, [pc, #32]	@ (801d258 <ip_reass_free_complete_datagram+0x140>)
 801d236:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d238:	8bfb      	ldrh	r3, [r7, #30]
}
 801d23a:	4618      	mov	r0, r3
 801d23c:	3720      	adds	r7, #32
 801d23e:	46bd      	mov	sp, r7
 801d240:	bd80      	pop	{r7, pc}
 801d242:	bf00      	nop
 801d244:	08028a04 	.word	0x08028a04
 801d248:	08028a64 	.word	0x08028a64
 801d24c:	08028a70 	.word	0x08028a70
 801d250:	08028a98 	.word	0x08028a98
 801d254:	08028aac 	.word	0x08028aac
 801d258:	2401a488 	.word	0x2401a488
 801d25c:	08028acc 	.word	0x08028acc

0801d260 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d260:	b580      	push	{r7, lr}
 801d262:	b08a      	sub	sp, #40	@ 0x28
 801d264:	af00      	add	r7, sp, #0
 801d266:	6078      	str	r0, [r7, #4]
 801d268:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d26a:	2300      	movs	r3, #0
 801d26c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d26e:	2300      	movs	r3, #0
 801d270:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d272:	2300      	movs	r3, #0
 801d274:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d276:	2300      	movs	r3, #0
 801d278:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d27a:	2300      	movs	r3, #0
 801d27c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d27e:	4b28      	ldr	r3, [pc, #160]	@ (801d320 <ip_reass_remove_oldest_datagram+0xc0>)
 801d280:	681b      	ldr	r3, [r3, #0]
 801d282:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d284:	e030      	b.n	801d2e8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d288:	695a      	ldr	r2, [r3, #20]
 801d28a:	687b      	ldr	r3, [r7, #4]
 801d28c:	68db      	ldr	r3, [r3, #12]
 801d28e:	429a      	cmp	r2, r3
 801d290:	d10c      	bne.n	801d2ac <ip_reass_remove_oldest_datagram+0x4c>
 801d292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d294:	699a      	ldr	r2, [r3, #24]
 801d296:	687b      	ldr	r3, [r7, #4]
 801d298:	691b      	ldr	r3, [r3, #16]
 801d29a:	429a      	cmp	r2, r3
 801d29c:	d106      	bne.n	801d2ac <ip_reass_remove_oldest_datagram+0x4c>
 801d29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2a0:	899a      	ldrh	r2, [r3, #12]
 801d2a2:	687b      	ldr	r3, [r7, #4]
 801d2a4:	889b      	ldrh	r3, [r3, #4]
 801d2a6:	b29b      	uxth	r3, r3
 801d2a8:	429a      	cmp	r2, r3
 801d2aa:	d014      	beq.n	801d2d6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d2ac:	693b      	ldr	r3, [r7, #16]
 801d2ae:	3301      	adds	r3, #1
 801d2b0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d2b2:	6a3b      	ldr	r3, [r7, #32]
 801d2b4:	2b00      	cmp	r3, #0
 801d2b6:	d104      	bne.n	801d2c2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2ba:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d2bc:	69fb      	ldr	r3, [r7, #28]
 801d2be:	61bb      	str	r3, [r7, #24]
 801d2c0:	e009      	b.n	801d2d6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2c4:	7fda      	ldrb	r2, [r3, #31]
 801d2c6:	6a3b      	ldr	r3, [r7, #32]
 801d2c8:	7fdb      	ldrb	r3, [r3, #31]
 801d2ca:	429a      	cmp	r2, r3
 801d2cc:	d803      	bhi.n	801d2d6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2d0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d2d2:	69fb      	ldr	r3, [r7, #28]
 801d2d4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2d8:	681b      	ldr	r3, [r3, #0]
 801d2da:	2b00      	cmp	r3, #0
 801d2dc:	d001      	beq.n	801d2e2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2e0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2e4:	681b      	ldr	r3, [r3, #0]
 801d2e6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2ea:	2b00      	cmp	r3, #0
 801d2ec:	d1cb      	bne.n	801d286 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d2ee:	6a3b      	ldr	r3, [r7, #32]
 801d2f0:	2b00      	cmp	r3, #0
 801d2f2:	d008      	beq.n	801d306 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d2f4:	69b9      	ldr	r1, [r7, #24]
 801d2f6:	6a38      	ldr	r0, [r7, #32]
 801d2f8:	f7ff ff0e 	bl	801d118 <ip_reass_free_complete_datagram>
 801d2fc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d2fe:	697a      	ldr	r2, [r7, #20]
 801d300:	68fb      	ldr	r3, [r7, #12]
 801d302:	4413      	add	r3, r2
 801d304:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d306:	697a      	ldr	r2, [r7, #20]
 801d308:	683b      	ldr	r3, [r7, #0]
 801d30a:	429a      	cmp	r2, r3
 801d30c:	da02      	bge.n	801d314 <ip_reass_remove_oldest_datagram+0xb4>
 801d30e:	693b      	ldr	r3, [r7, #16]
 801d310:	2b01      	cmp	r3, #1
 801d312:	dcac      	bgt.n	801d26e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d314:	697b      	ldr	r3, [r7, #20]
}
 801d316:	4618      	mov	r0, r3
 801d318:	3728      	adds	r7, #40	@ 0x28
 801d31a:	46bd      	mov	sp, r7
 801d31c:	bd80      	pop	{r7, pc}
 801d31e:	bf00      	nop
 801d320:	2401a484 	.word	0x2401a484

0801d324 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d324:	b580      	push	{r7, lr}
 801d326:	b084      	sub	sp, #16
 801d328:	af00      	add	r7, sp, #0
 801d32a:	6078      	str	r0, [r7, #4]
 801d32c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d32e:	2001      	movs	r0, #1
 801d330:	f001 f992 	bl	801e658 <memp_malloc>
 801d334:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d336:	68fb      	ldr	r3, [r7, #12]
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d110      	bne.n	801d35e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d33c:	6839      	ldr	r1, [r7, #0]
 801d33e:	6878      	ldr	r0, [r7, #4]
 801d340:	f7ff ff8e 	bl	801d260 <ip_reass_remove_oldest_datagram>
 801d344:	4602      	mov	r2, r0
 801d346:	683b      	ldr	r3, [r7, #0]
 801d348:	4293      	cmp	r3, r2
 801d34a:	dc03      	bgt.n	801d354 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d34c:	2001      	movs	r0, #1
 801d34e:	f001 f983 	bl	801e658 <memp_malloc>
 801d352:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d354:	68fb      	ldr	r3, [r7, #12]
 801d356:	2b00      	cmp	r3, #0
 801d358:	d101      	bne.n	801d35e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d35a:	2300      	movs	r3, #0
 801d35c:	e016      	b.n	801d38c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d35e:	2220      	movs	r2, #32
 801d360:	2100      	movs	r1, #0
 801d362:	68f8      	ldr	r0, [r7, #12]
 801d364:	f006 fe90 	bl	8024088 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d368:	68fb      	ldr	r3, [r7, #12]
 801d36a:	220f      	movs	r2, #15
 801d36c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d36e:	4b09      	ldr	r3, [pc, #36]	@ (801d394 <ip_reass_enqueue_new_datagram+0x70>)
 801d370:	681a      	ldr	r2, [r3, #0]
 801d372:	68fb      	ldr	r3, [r7, #12]
 801d374:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d376:	4a07      	ldr	r2, [pc, #28]	@ (801d394 <ip_reass_enqueue_new_datagram+0x70>)
 801d378:	68fb      	ldr	r3, [r7, #12]
 801d37a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d37c:	68fb      	ldr	r3, [r7, #12]
 801d37e:	3308      	adds	r3, #8
 801d380:	2214      	movs	r2, #20
 801d382:	6879      	ldr	r1, [r7, #4]
 801d384:	4618      	mov	r0, r3
 801d386:	f006 ff7b 	bl	8024280 <memcpy>
  return ipr;
 801d38a:	68fb      	ldr	r3, [r7, #12]
}
 801d38c:	4618      	mov	r0, r3
 801d38e:	3710      	adds	r7, #16
 801d390:	46bd      	mov	sp, r7
 801d392:	bd80      	pop	{r7, pc}
 801d394:	2401a484 	.word	0x2401a484

0801d398 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d398:	b580      	push	{r7, lr}
 801d39a:	b082      	sub	sp, #8
 801d39c:	af00      	add	r7, sp, #0
 801d39e:	6078      	str	r0, [r7, #4]
 801d3a0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d3a2:	4b10      	ldr	r3, [pc, #64]	@ (801d3e4 <ip_reass_dequeue_datagram+0x4c>)
 801d3a4:	681b      	ldr	r3, [r3, #0]
 801d3a6:	687a      	ldr	r2, [r7, #4]
 801d3a8:	429a      	cmp	r2, r3
 801d3aa:	d104      	bne.n	801d3b6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d3ac:	687b      	ldr	r3, [r7, #4]
 801d3ae:	681b      	ldr	r3, [r3, #0]
 801d3b0:	4a0c      	ldr	r2, [pc, #48]	@ (801d3e4 <ip_reass_dequeue_datagram+0x4c>)
 801d3b2:	6013      	str	r3, [r2, #0]
 801d3b4:	e00d      	b.n	801d3d2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d3b6:	683b      	ldr	r3, [r7, #0]
 801d3b8:	2b00      	cmp	r3, #0
 801d3ba:	d106      	bne.n	801d3ca <ip_reass_dequeue_datagram+0x32>
 801d3bc:	4b0a      	ldr	r3, [pc, #40]	@ (801d3e8 <ip_reass_dequeue_datagram+0x50>)
 801d3be:	f240 1245 	movw	r2, #325	@ 0x145
 801d3c2:	490a      	ldr	r1, [pc, #40]	@ (801d3ec <ip_reass_dequeue_datagram+0x54>)
 801d3c4:	480a      	ldr	r0, [pc, #40]	@ (801d3f0 <ip_reass_dequeue_datagram+0x58>)
 801d3c6:	f006 fc59 	bl	8023c7c <iprintf>
    prev->next = ipr->next;
 801d3ca:	687b      	ldr	r3, [r7, #4]
 801d3cc:	681a      	ldr	r2, [r3, #0]
 801d3ce:	683b      	ldr	r3, [r7, #0]
 801d3d0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d3d2:	6879      	ldr	r1, [r7, #4]
 801d3d4:	2001      	movs	r0, #1
 801d3d6:	f001 f9b5 	bl	801e744 <memp_free>
}
 801d3da:	bf00      	nop
 801d3dc:	3708      	adds	r7, #8
 801d3de:	46bd      	mov	sp, r7
 801d3e0:	bd80      	pop	{r7, pc}
 801d3e2:	bf00      	nop
 801d3e4:	2401a484 	.word	0x2401a484
 801d3e8:	08028a04 	.word	0x08028a04
 801d3ec:	08028af0 	.word	0x08028af0
 801d3f0:	08028a70 	.word	0x08028a70

0801d3f4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d3f4:	b580      	push	{r7, lr}
 801d3f6:	b08c      	sub	sp, #48	@ 0x30
 801d3f8:	af00      	add	r7, sp, #0
 801d3fa:	60f8      	str	r0, [r7, #12]
 801d3fc:	60b9      	str	r1, [r7, #8]
 801d3fe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d400:	2300      	movs	r3, #0
 801d402:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d404:	2301      	movs	r3, #1
 801d406:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d408:	68bb      	ldr	r3, [r7, #8]
 801d40a:	685b      	ldr	r3, [r3, #4]
 801d40c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d40e:	69fb      	ldr	r3, [r7, #28]
 801d410:	885b      	ldrh	r3, [r3, #2]
 801d412:	b29b      	uxth	r3, r3
 801d414:	4618      	mov	r0, r3
 801d416:	f7fd ff51 	bl	801b2bc <lwip_htons>
 801d41a:	4603      	mov	r3, r0
 801d41c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d41e:	69fb      	ldr	r3, [r7, #28]
 801d420:	781b      	ldrb	r3, [r3, #0]
 801d422:	f003 030f 	and.w	r3, r3, #15
 801d426:	b2db      	uxtb	r3, r3
 801d428:	009b      	lsls	r3, r3, #2
 801d42a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d42c:	7e7b      	ldrb	r3, [r7, #25]
 801d42e:	b29b      	uxth	r3, r3
 801d430:	8b7a      	ldrh	r2, [r7, #26]
 801d432:	429a      	cmp	r2, r3
 801d434:	d202      	bcs.n	801d43c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d436:	f04f 33ff 	mov.w	r3, #4294967295
 801d43a:	e135      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d43c:	7e7b      	ldrb	r3, [r7, #25]
 801d43e:	b29b      	uxth	r3, r3
 801d440:	8b7a      	ldrh	r2, [r7, #26]
 801d442:	1ad3      	subs	r3, r2, r3
 801d444:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d446:	69fb      	ldr	r3, [r7, #28]
 801d448:	88db      	ldrh	r3, [r3, #6]
 801d44a:	b29b      	uxth	r3, r3
 801d44c:	4618      	mov	r0, r3
 801d44e:	f7fd ff35 	bl	801b2bc <lwip_htons>
 801d452:	4603      	mov	r3, r0
 801d454:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d458:	b29b      	uxth	r3, r3
 801d45a:	00db      	lsls	r3, r3, #3
 801d45c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d45e:	68bb      	ldr	r3, [r7, #8]
 801d460:	685b      	ldr	r3, [r3, #4]
 801d462:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d466:	2200      	movs	r2, #0
 801d468:	701a      	strb	r2, [r3, #0]
 801d46a:	2200      	movs	r2, #0
 801d46c:	705a      	strb	r2, [r3, #1]
 801d46e:	2200      	movs	r2, #0
 801d470:	709a      	strb	r2, [r3, #2]
 801d472:	2200      	movs	r2, #0
 801d474:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d478:	8afa      	ldrh	r2, [r7, #22]
 801d47a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d47c:	8afa      	ldrh	r2, [r7, #22]
 801d47e:	8b7b      	ldrh	r3, [r7, #26]
 801d480:	4413      	add	r3, r2
 801d482:	b29a      	uxth	r2, r3
 801d484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d486:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d48a:	88db      	ldrh	r3, [r3, #6]
 801d48c:	b29b      	uxth	r3, r3
 801d48e:	8afa      	ldrh	r2, [r7, #22]
 801d490:	429a      	cmp	r2, r3
 801d492:	d902      	bls.n	801d49a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d494:	f04f 33ff 	mov.w	r3, #4294967295
 801d498:	e106      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d49a:	68fb      	ldr	r3, [r7, #12]
 801d49c:	685b      	ldr	r3, [r3, #4]
 801d49e:	627b      	str	r3, [r7, #36]	@ 0x24
 801d4a0:	e068      	b.n	801d574 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4a4:	685b      	ldr	r3, [r3, #4]
 801d4a6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4aa:	889b      	ldrh	r3, [r3, #4]
 801d4ac:	b29a      	uxth	r2, r3
 801d4ae:	693b      	ldr	r3, [r7, #16]
 801d4b0:	889b      	ldrh	r3, [r3, #4]
 801d4b2:	b29b      	uxth	r3, r3
 801d4b4:	429a      	cmp	r2, r3
 801d4b6:	d235      	bcs.n	801d524 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d4b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d4bc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d4be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4c0:	2b00      	cmp	r3, #0
 801d4c2:	d020      	beq.n	801d506 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4c6:	889b      	ldrh	r3, [r3, #4]
 801d4c8:	b29a      	uxth	r2, r3
 801d4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4cc:	88db      	ldrh	r3, [r3, #6]
 801d4ce:	b29b      	uxth	r3, r3
 801d4d0:	429a      	cmp	r2, r3
 801d4d2:	d307      	bcc.n	801d4e4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d4d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4d6:	88db      	ldrh	r3, [r3, #6]
 801d4d8:	b29a      	uxth	r2, r3
 801d4da:	693b      	ldr	r3, [r7, #16]
 801d4dc:	889b      	ldrh	r3, [r3, #4]
 801d4de:	b29b      	uxth	r3, r3
 801d4e0:	429a      	cmp	r2, r3
 801d4e2:	d902      	bls.n	801d4ea <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d4e4:	f04f 33ff 	mov.w	r3, #4294967295
 801d4e8:	e0de      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d4ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4ec:	68ba      	ldr	r2, [r7, #8]
 801d4ee:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d4f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4f2:	88db      	ldrh	r3, [r3, #6]
 801d4f4:	b29a      	uxth	r2, r3
 801d4f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4f8:	889b      	ldrh	r3, [r3, #4]
 801d4fa:	b29b      	uxth	r3, r3
 801d4fc:	429a      	cmp	r2, r3
 801d4fe:	d03d      	beq.n	801d57c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d500:	2300      	movs	r3, #0
 801d502:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d504:	e03a      	b.n	801d57c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d508:	88db      	ldrh	r3, [r3, #6]
 801d50a:	b29a      	uxth	r2, r3
 801d50c:	693b      	ldr	r3, [r7, #16]
 801d50e:	889b      	ldrh	r3, [r3, #4]
 801d510:	b29b      	uxth	r3, r3
 801d512:	429a      	cmp	r2, r3
 801d514:	d902      	bls.n	801d51c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d516:	f04f 33ff 	mov.w	r3, #4294967295
 801d51a:	e0c5      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d51c:	68fb      	ldr	r3, [r7, #12]
 801d51e:	68ba      	ldr	r2, [r7, #8]
 801d520:	605a      	str	r2, [r3, #4]
      break;
 801d522:	e02b      	b.n	801d57c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d526:	889b      	ldrh	r3, [r3, #4]
 801d528:	b29a      	uxth	r2, r3
 801d52a:	693b      	ldr	r3, [r7, #16]
 801d52c:	889b      	ldrh	r3, [r3, #4]
 801d52e:	b29b      	uxth	r3, r3
 801d530:	429a      	cmp	r2, r3
 801d532:	d102      	bne.n	801d53a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d534:	f04f 33ff 	mov.w	r3, #4294967295
 801d538:	e0b6      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d53a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d53c:	889b      	ldrh	r3, [r3, #4]
 801d53e:	b29a      	uxth	r2, r3
 801d540:	693b      	ldr	r3, [r7, #16]
 801d542:	88db      	ldrh	r3, [r3, #6]
 801d544:	b29b      	uxth	r3, r3
 801d546:	429a      	cmp	r2, r3
 801d548:	d202      	bcs.n	801d550 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d54a:	f04f 33ff 	mov.w	r3, #4294967295
 801d54e:	e0ab      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d552:	2b00      	cmp	r3, #0
 801d554:	d009      	beq.n	801d56a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d558:	88db      	ldrh	r3, [r3, #6]
 801d55a:	b29a      	uxth	r2, r3
 801d55c:	693b      	ldr	r3, [r7, #16]
 801d55e:	889b      	ldrh	r3, [r3, #4]
 801d560:	b29b      	uxth	r3, r3
 801d562:	429a      	cmp	r2, r3
 801d564:	d001      	beq.n	801d56a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d566:	2300      	movs	r3, #0
 801d568:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d56a:	693b      	ldr	r3, [r7, #16]
 801d56c:	681b      	ldr	r3, [r3, #0]
 801d56e:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801d570:	693b      	ldr	r3, [r7, #16]
 801d572:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801d574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d576:	2b00      	cmp	r3, #0
 801d578:	d193      	bne.n	801d4a2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d57a:	e000      	b.n	801d57e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d57c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d580:	2b00      	cmp	r3, #0
 801d582:	d12d      	bne.n	801d5e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d586:	2b00      	cmp	r3, #0
 801d588:	d01c      	beq.n	801d5c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d58c:	88db      	ldrh	r3, [r3, #6]
 801d58e:	b29a      	uxth	r2, r3
 801d590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d592:	889b      	ldrh	r3, [r3, #4]
 801d594:	b29b      	uxth	r3, r3
 801d596:	429a      	cmp	r2, r3
 801d598:	d906      	bls.n	801d5a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d59a:	4b45      	ldr	r3, [pc, #276]	@ (801d6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d59c:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801d5a0:	4944      	ldr	r1, [pc, #272]	@ (801d6b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d5a2:	4845      	ldr	r0, [pc, #276]	@ (801d6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5a4:	f006 fb6a 	bl	8023c7c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5aa:	68ba      	ldr	r2, [r7, #8]
 801d5ac:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d5b0:	88db      	ldrh	r3, [r3, #6]
 801d5b2:	b29a      	uxth	r2, r3
 801d5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5b6:	889b      	ldrh	r3, [r3, #4]
 801d5b8:	b29b      	uxth	r3, r3
 801d5ba:	429a      	cmp	r2, r3
 801d5bc:	d010      	beq.n	801d5e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d5be:	2300      	movs	r3, #0
 801d5c0:	623b      	str	r3, [r7, #32]
 801d5c2:	e00d      	b.n	801d5e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d5c4:	68fb      	ldr	r3, [r7, #12]
 801d5c6:	685b      	ldr	r3, [r3, #4]
 801d5c8:	2b00      	cmp	r3, #0
 801d5ca:	d006      	beq.n	801d5da <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d5cc:	4b38      	ldr	r3, [pc, #224]	@ (801d6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5ce:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801d5d2:	493a      	ldr	r1, [pc, #232]	@ (801d6bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d5d4:	4838      	ldr	r0, [pc, #224]	@ (801d6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5d6:	f006 fb51 	bl	8023c7c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d5da:	68fb      	ldr	r3, [r7, #12]
 801d5dc:	68ba      	ldr	r2, [r7, #8]
 801d5de:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d5e0:	687b      	ldr	r3, [r7, #4]
 801d5e2:	2b00      	cmp	r3, #0
 801d5e4:	d105      	bne.n	801d5f2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d5e6:	68fb      	ldr	r3, [r7, #12]
 801d5e8:	7f9b      	ldrb	r3, [r3, #30]
 801d5ea:	f003 0301 	and.w	r3, r3, #1
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	d059      	beq.n	801d6a6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d5f2:	6a3b      	ldr	r3, [r7, #32]
 801d5f4:	2b00      	cmp	r3, #0
 801d5f6:	d04f      	beq.n	801d698 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d5f8:	68fb      	ldr	r3, [r7, #12]
 801d5fa:	685b      	ldr	r3, [r3, #4]
 801d5fc:	2b00      	cmp	r3, #0
 801d5fe:	d006      	beq.n	801d60e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d600:	68fb      	ldr	r3, [r7, #12]
 801d602:	685b      	ldr	r3, [r3, #4]
 801d604:	685b      	ldr	r3, [r3, #4]
 801d606:	889b      	ldrh	r3, [r3, #4]
 801d608:	b29b      	uxth	r3, r3
 801d60a:	2b00      	cmp	r3, #0
 801d60c:	d002      	beq.n	801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d60e:	2300      	movs	r3, #0
 801d610:	623b      	str	r3, [r7, #32]
 801d612:	e041      	b.n	801d698 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d616:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801d618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d61a:	681b      	ldr	r3, [r3, #0]
 801d61c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d61e:	e012      	b.n	801d646 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d622:	685b      	ldr	r3, [r3, #4]
 801d624:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801d626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d628:	88db      	ldrh	r3, [r3, #6]
 801d62a:	b29a      	uxth	r2, r3
 801d62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d62e:	889b      	ldrh	r3, [r3, #4]
 801d630:	b29b      	uxth	r3, r3
 801d632:	429a      	cmp	r2, r3
 801d634:	d002      	beq.n	801d63c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d636:	2300      	movs	r3, #0
 801d638:	623b      	str	r3, [r7, #32]
            break;
 801d63a:	e007      	b.n	801d64c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d63e:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801d640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d642:	681b      	ldr	r3, [r3, #0]
 801d644:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d648:	2b00      	cmp	r3, #0
 801d64a:	d1e9      	bne.n	801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d64c:	6a3b      	ldr	r3, [r7, #32]
 801d64e:	2b00      	cmp	r3, #0
 801d650:	d022      	beq.n	801d698 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d652:	68fb      	ldr	r3, [r7, #12]
 801d654:	685b      	ldr	r3, [r3, #4]
 801d656:	2b00      	cmp	r3, #0
 801d658:	d106      	bne.n	801d668 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d65a:	4b15      	ldr	r3, [pc, #84]	@ (801d6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d65c:	f240 12df 	movw	r2, #479	@ 0x1df
 801d660:	4917      	ldr	r1, [pc, #92]	@ (801d6c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d662:	4815      	ldr	r0, [pc, #84]	@ (801d6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d664:	f006 fb0a 	bl	8023c7c <iprintf>
          LWIP_ASSERT("sanity check",
 801d668:	68fb      	ldr	r3, [r7, #12]
 801d66a:	685b      	ldr	r3, [r3, #4]
 801d66c:	685b      	ldr	r3, [r3, #4]
 801d66e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d670:	429a      	cmp	r2, r3
 801d672:	d106      	bne.n	801d682 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d674:	4b0e      	ldr	r3, [pc, #56]	@ (801d6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d676:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801d67a:	4911      	ldr	r1, [pc, #68]	@ (801d6c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d67c:	480e      	ldr	r0, [pc, #56]	@ (801d6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d67e:	f006 fafd 	bl	8023c7c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d684:	681b      	ldr	r3, [r3, #0]
 801d686:	2b00      	cmp	r3, #0
 801d688:	d006      	beq.n	801d698 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d68a:	4b09      	ldr	r3, [pc, #36]	@ (801d6b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d68c:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801d690:	490c      	ldr	r1, [pc, #48]	@ (801d6c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d692:	4809      	ldr	r0, [pc, #36]	@ (801d6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d694:	f006 faf2 	bl	8023c7c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d698:	6a3b      	ldr	r3, [r7, #32]
 801d69a:	2b00      	cmp	r3, #0
 801d69c:	bf14      	ite	ne
 801d69e:	2301      	movne	r3, #1
 801d6a0:	2300      	moveq	r3, #0
 801d6a2:	b2db      	uxtb	r3, r3
 801d6a4:	e000      	b.n	801d6a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d6a6:	2300      	movs	r3, #0
}
 801d6a8:	4618      	mov	r0, r3
 801d6aa:	3730      	adds	r7, #48	@ 0x30
 801d6ac:	46bd      	mov	sp, r7
 801d6ae:	bd80      	pop	{r7, pc}
 801d6b0:	08028a04 	.word	0x08028a04
 801d6b4:	08028b0c 	.word	0x08028b0c
 801d6b8:	08028a70 	.word	0x08028a70
 801d6bc:	08028b2c 	.word	0x08028b2c
 801d6c0:	08028b64 	.word	0x08028b64
 801d6c4:	08028b74 	.word	0x08028b74

0801d6c8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d6c8:	b580      	push	{r7, lr}
 801d6ca:	b08e      	sub	sp, #56	@ 0x38
 801d6cc:	af00      	add	r7, sp, #0
 801d6ce:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d6d0:	687b      	ldr	r3, [r7, #4]
 801d6d2:	685b      	ldr	r3, [r3, #4]
 801d6d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6d8:	781b      	ldrb	r3, [r3, #0]
 801d6da:	f003 030f 	and.w	r3, r3, #15
 801d6de:	b2db      	uxtb	r3, r3
 801d6e0:	009b      	lsls	r3, r3, #2
 801d6e2:	b2db      	uxtb	r3, r3
 801d6e4:	2b14      	cmp	r3, #20
 801d6e6:	f040 8171 	bne.w	801d9cc <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6ec:	88db      	ldrh	r3, [r3, #6]
 801d6ee:	b29b      	uxth	r3, r3
 801d6f0:	4618      	mov	r0, r3
 801d6f2:	f7fd fde3 	bl	801b2bc <lwip_htons>
 801d6f6:	4603      	mov	r3, r0
 801d6f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d6fc:	b29b      	uxth	r3, r3
 801d6fe:	00db      	lsls	r3, r3, #3
 801d700:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d704:	885b      	ldrh	r3, [r3, #2]
 801d706:	b29b      	uxth	r3, r3
 801d708:	4618      	mov	r0, r3
 801d70a:	f7fd fdd7 	bl	801b2bc <lwip_htons>
 801d70e:	4603      	mov	r3, r0
 801d710:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d714:	781b      	ldrb	r3, [r3, #0]
 801d716:	f003 030f 	and.w	r3, r3, #15
 801d71a:	b2db      	uxtb	r3, r3
 801d71c:	009b      	lsls	r3, r3, #2
 801d71e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801d722:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d726:	b29b      	uxth	r3, r3
 801d728:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d72a:	429a      	cmp	r2, r3
 801d72c:	f0c0 8150 	bcc.w	801d9d0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d730:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d734:	b29b      	uxth	r3, r3
 801d736:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d738:	1ad3      	subs	r3, r2, r3
 801d73a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d73c:	6878      	ldr	r0, [r7, #4]
 801d73e:	f001 ff9d 	bl	801f67c <pbuf_clen>
 801d742:	4603      	mov	r3, r0
 801d744:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d746:	4b8c      	ldr	r3, [pc, #560]	@ (801d978 <ip4_reass+0x2b0>)
 801d748:	881b      	ldrh	r3, [r3, #0]
 801d74a:	461a      	mov	r2, r3
 801d74c:	8c3b      	ldrh	r3, [r7, #32]
 801d74e:	4413      	add	r3, r2
 801d750:	2b0a      	cmp	r3, #10
 801d752:	dd10      	ble.n	801d776 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d754:	8c3b      	ldrh	r3, [r7, #32]
 801d756:	4619      	mov	r1, r3
 801d758:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d75a:	f7ff fd81 	bl	801d260 <ip_reass_remove_oldest_datagram>
 801d75e:	4603      	mov	r3, r0
 801d760:	2b00      	cmp	r3, #0
 801d762:	f000 8137 	beq.w	801d9d4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d766:	4b84      	ldr	r3, [pc, #528]	@ (801d978 <ip4_reass+0x2b0>)
 801d768:	881b      	ldrh	r3, [r3, #0]
 801d76a:	461a      	mov	r2, r3
 801d76c:	8c3b      	ldrh	r3, [r7, #32]
 801d76e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d770:	2b0a      	cmp	r3, #10
 801d772:	f300 812f 	bgt.w	801d9d4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d776:	4b81      	ldr	r3, [pc, #516]	@ (801d97c <ip4_reass+0x2b4>)
 801d778:	681b      	ldr	r3, [r3, #0]
 801d77a:	633b      	str	r3, [r7, #48]	@ 0x30
 801d77c:	e015      	b.n	801d7aa <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d780:	695a      	ldr	r2, [r3, #20]
 801d782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d784:	68db      	ldr	r3, [r3, #12]
 801d786:	429a      	cmp	r2, r3
 801d788:	d10c      	bne.n	801d7a4 <ip4_reass+0xdc>
 801d78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d78c:	699a      	ldr	r2, [r3, #24]
 801d78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d790:	691b      	ldr	r3, [r3, #16]
 801d792:	429a      	cmp	r2, r3
 801d794:	d106      	bne.n	801d7a4 <ip4_reass+0xdc>
 801d796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d798:	899a      	ldrh	r2, [r3, #12]
 801d79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d79c:	889b      	ldrh	r3, [r3, #4]
 801d79e:	b29b      	uxth	r3, r3
 801d7a0:	429a      	cmp	r2, r3
 801d7a2:	d006      	beq.n	801d7b2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7a6:	681b      	ldr	r3, [r3, #0]
 801d7a8:	633b      	str	r3, [r7, #48]	@ 0x30
 801d7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7ac:	2b00      	cmp	r3, #0
 801d7ae:	d1e6      	bne.n	801d77e <ip4_reass+0xb6>
 801d7b0:	e000      	b.n	801d7b4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d7b2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d7b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7b6:	2b00      	cmp	r3, #0
 801d7b8:	d109      	bne.n	801d7ce <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d7ba:	8c3b      	ldrh	r3, [r7, #32]
 801d7bc:	4619      	mov	r1, r3
 801d7be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d7c0:	f7ff fdb0 	bl	801d324 <ip_reass_enqueue_new_datagram>
 801d7c4:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7c8:	2b00      	cmp	r3, #0
 801d7ca:	d11c      	bne.n	801d806 <ip4_reass+0x13e>
      goto nullreturn;
 801d7cc:	e105      	b.n	801d9da <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d7d0:	88db      	ldrh	r3, [r3, #6]
 801d7d2:	b29b      	uxth	r3, r3
 801d7d4:	4618      	mov	r0, r3
 801d7d6:	f7fd fd71 	bl	801b2bc <lwip_htons>
 801d7da:	4603      	mov	r3, r0
 801d7dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d7e0:	2b00      	cmp	r3, #0
 801d7e2:	d110      	bne.n	801d806 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d7e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7e6:	89db      	ldrh	r3, [r3, #14]
 801d7e8:	4618      	mov	r0, r3
 801d7ea:	f7fd fd67 	bl	801b2bc <lwip_htons>
 801d7ee:	4603      	mov	r3, r0
 801d7f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d7f4:	2b00      	cmp	r3, #0
 801d7f6:	d006      	beq.n	801d806 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d7f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7fa:	3308      	adds	r3, #8
 801d7fc:	2214      	movs	r2, #20
 801d7fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d800:	4618      	mov	r0, r3
 801d802:	f006 fd3d 	bl	8024280 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d808:	88db      	ldrh	r3, [r3, #6]
 801d80a:	b29b      	uxth	r3, r3
 801d80c:	f003 0320 	and.w	r3, r3, #32
 801d810:	2b00      	cmp	r3, #0
 801d812:	bf0c      	ite	eq
 801d814:	2301      	moveq	r3, #1
 801d816:	2300      	movne	r3, #0
 801d818:	b2db      	uxtb	r3, r3
 801d81a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d81c:	69fb      	ldr	r3, [r7, #28]
 801d81e:	2b00      	cmp	r3, #0
 801d820:	d00e      	beq.n	801d840 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d822:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d824:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d826:	4413      	add	r3, r2
 801d828:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d82a:	8b7a      	ldrh	r2, [r7, #26]
 801d82c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d82e:	429a      	cmp	r2, r3
 801d830:	f0c0 80a0 	bcc.w	801d974 <ip4_reass+0x2ac>
 801d834:	8b7b      	ldrh	r3, [r7, #26]
 801d836:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801d83a:	4293      	cmp	r3, r2
 801d83c:	f200 809a 	bhi.w	801d974 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d840:	69fa      	ldr	r2, [r7, #28]
 801d842:	6879      	ldr	r1, [r7, #4]
 801d844:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d846:	f7ff fdd5 	bl	801d3f4 <ip_reass_chain_frag_into_datagram_and_validate>
 801d84a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d84c:	697b      	ldr	r3, [r7, #20]
 801d84e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d852:	f000 809b 	beq.w	801d98c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d856:	4b48      	ldr	r3, [pc, #288]	@ (801d978 <ip4_reass+0x2b0>)
 801d858:	881a      	ldrh	r2, [r3, #0]
 801d85a:	8c3b      	ldrh	r3, [r7, #32]
 801d85c:	4413      	add	r3, r2
 801d85e:	b29a      	uxth	r2, r3
 801d860:	4b45      	ldr	r3, [pc, #276]	@ (801d978 <ip4_reass+0x2b0>)
 801d862:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d864:	69fb      	ldr	r3, [r7, #28]
 801d866:	2b00      	cmp	r3, #0
 801d868:	d00d      	beq.n	801d886 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d86a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d86c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d86e:	4413      	add	r3, r2
 801d870:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d874:	8a7a      	ldrh	r2, [r7, #18]
 801d876:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d87a:	7f9b      	ldrb	r3, [r3, #30]
 801d87c:	f043 0301 	orr.w	r3, r3, #1
 801d880:	b2da      	uxtb	r2, r3
 801d882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d884:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d886:	697b      	ldr	r3, [r7, #20]
 801d888:	2b01      	cmp	r3, #1
 801d88a:	d171      	bne.n	801d970 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d88e:	8b9b      	ldrh	r3, [r3, #28]
 801d890:	3314      	adds	r3, #20
 801d892:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d896:	685b      	ldr	r3, [r3, #4]
 801d898:	685b      	ldr	r3, [r3, #4]
 801d89a:	681b      	ldr	r3, [r3, #0]
 801d89c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8a0:	685b      	ldr	r3, [r3, #4]
 801d8a2:	685b      	ldr	r3, [r3, #4]
 801d8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d8a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8a8:	3308      	adds	r3, #8
 801d8aa:	2214      	movs	r2, #20
 801d8ac:	4619      	mov	r1, r3
 801d8ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d8b0:	f006 fce6 	bl	8024280 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d8b4:	8a3b      	ldrh	r3, [r7, #16]
 801d8b6:	4618      	mov	r0, r3
 801d8b8:	f7fd fd00 	bl	801b2bc <lwip_htons>
 801d8bc:	4603      	mov	r3, r0
 801d8be:	461a      	mov	r2, r3
 801d8c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d8c2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d8c6:	2200      	movs	r2, #0
 801d8c8:	719a      	strb	r2, [r3, #6]
 801d8ca:	2200      	movs	r2, #0
 801d8cc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d8ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d8d0:	2200      	movs	r2, #0
 801d8d2:	729a      	strb	r2, [r3, #10]
 801d8d4:	2200      	movs	r2, #0
 801d8d6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8da:	685b      	ldr	r3, [r3, #4]
 801d8dc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d8de:	e00d      	b.n	801d8fc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d8e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d8e2:	685b      	ldr	r3, [r3, #4]
 801d8e4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d8e6:	2114      	movs	r1, #20
 801d8e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801d8ea:	f001 fdb3 	bl	801f454 <pbuf_remove_header>
      pbuf_cat(p, r);
 801d8ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d8f0:	6878      	ldr	r0, [r7, #4]
 801d8f2:	f001 ff03 	bl	801f6fc <pbuf_cat>
      r = iprh->next_pbuf;
 801d8f6:	68fb      	ldr	r3, [r7, #12]
 801d8f8:	681b      	ldr	r3, [r3, #0]
 801d8fa:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d8fe:	2b00      	cmp	r3, #0
 801d900:	d1ee      	bne.n	801d8e0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d902:	4b1e      	ldr	r3, [pc, #120]	@ (801d97c <ip4_reass+0x2b4>)
 801d904:	681b      	ldr	r3, [r3, #0]
 801d906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d908:	429a      	cmp	r2, r3
 801d90a:	d102      	bne.n	801d912 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d90c:	2300      	movs	r3, #0
 801d90e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d910:	e010      	b.n	801d934 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d912:	4b1a      	ldr	r3, [pc, #104]	@ (801d97c <ip4_reass+0x2b4>)
 801d914:	681b      	ldr	r3, [r3, #0]
 801d916:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d918:	e007      	b.n	801d92a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d91c:	681b      	ldr	r3, [r3, #0]
 801d91e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d920:	429a      	cmp	r2, r3
 801d922:	d006      	beq.n	801d932 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d926:	681b      	ldr	r3, [r3, #0]
 801d928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d92c:	2b00      	cmp	r3, #0
 801d92e:	d1f4      	bne.n	801d91a <ip4_reass+0x252>
 801d930:	e000      	b.n	801d934 <ip4_reass+0x26c>
          break;
 801d932:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d934:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d936:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d938:	f7ff fd2e 	bl	801d398 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d93c:	6878      	ldr	r0, [r7, #4]
 801d93e:	f001 fe9d 	bl	801f67c <pbuf_clen>
 801d942:	4603      	mov	r3, r0
 801d944:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d946:	4b0c      	ldr	r3, [pc, #48]	@ (801d978 <ip4_reass+0x2b0>)
 801d948:	881b      	ldrh	r3, [r3, #0]
 801d94a:	8c3a      	ldrh	r2, [r7, #32]
 801d94c:	429a      	cmp	r2, r3
 801d94e:	d906      	bls.n	801d95e <ip4_reass+0x296>
 801d950:	4b0b      	ldr	r3, [pc, #44]	@ (801d980 <ip4_reass+0x2b8>)
 801d952:	f240 229b 	movw	r2, #667	@ 0x29b
 801d956:	490b      	ldr	r1, [pc, #44]	@ (801d984 <ip4_reass+0x2bc>)
 801d958:	480b      	ldr	r0, [pc, #44]	@ (801d988 <ip4_reass+0x2c0>)
 801d95a:	f006 f98f 	bl	8023c7c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d95e:	4b06      	ldr	r3, [pc, #24]	@ (801d978 <ip4_reass+0x2b0>)
 801d960:	881a      	ldrh	r2, [r3, #0]
 801d962:	8c3b      	ldrh	r3, [r7, #32]
 801d964:	1ad3      	subs	r3, r2, r3
 801d966:	b29a      	uxth	r2, r3
 801d968:	4b03      	ldr	r3, [pc, #12]	@ (801d978 <ip4_reass+0x2b0>)
 801d96a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	e038      	b.n	801d9e2 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d970:	2300      	movs	r3, #0
 801d972:	e036      	b.n	801d9e2 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d974:	bf00      	nop
 801d976:	e00a      	b.n	801d98e <ip4_reass+0x2c6>
 801d978:	2401a488 	.word	0x2401a488
 801d97c:	2401a484 	.word	0x2401a484
 801d980:	08028a04 	.word	0x08028a04
 801d984:	08028b98 	.word	0x08028b98
 801d988:	08028a70 	.word	0x08028a70
    goto nullreturn_ipr;
 801d98c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d990:	2b00      	cmp	r3, #0
 801d992:	d106      	bne.n	801d9a2 <ip4_reass+0x2da>
 801d994:	4b15      	ldr	r3, [pc, #84]	@ (801d9ec <ip4_reass+0x324>)
 801d996:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d99a:	4915      	ldr	r1, [pc, #84]	@ (801d9f0 <ip4_reass+0x328>)
 801d99c:	4815      	ldr	r0, [pc, #84]	@ (801d9f4 <ip4_reass+0x32c>)
 801d99e:	f006 f96d 	bl	8023c7c <iprintf>
  if (ipr->p == NULL) {
 801d9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d9a4:	685b      	ldr	r3, [r3, #4]
 801d9a6:	2b00      	cmp	r3, #0
 801d9a8:	d116      	bne.n	801d9d8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d9aa:	4b13      	ldr	r3, [pc, #76]	@ (801d9f8 <ip4_reass+0x330>)
 801d9ac:	681b      	ldr	r3, [r3, #0]
 801d9ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d9b0:	429a      	cmp	r2, r3
 801d9b2:	d006      	beq.n	801d9c2 <ip4_reass+0x2fa>
 801d9b4:	4b0d      	ldr	r3, [pc, #52]	@ (801d9ec <ip4_reass+0x324>)
 801d9b6:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d9ba:	4910      	ldr	r1, [pc, #64]	@ (801d9fc <ip4_reass+0x334>)
 801d9bc:	480d      	ldr	r0, [pc, #52]	@ (801d9f4 <ip4_reass+0x32c>)
 801d9be:	f006 f95d 	bl	8023c7c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d9c2:	2100      	movs	r1, #0
 801d9c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d9c6:	f7ff fce7 	bl	801d398 <ip_reass_dequeue_datagram>
 801d9ca:	e006      	b.n	801d9da <ip4_reass+0x312>
    goto nullreturn;
 801d9cc:	bf00      	nop
 801d9ce:	e004      	b.n	801d9da <ip4_reass+0x312>
    goto nullreturn;
 801d9d0:	bf00      	nop
 801d9d2:	e002      	b.n	801d9da <ip4_reass+0x312>
      goto nullreturn;
 801d9d4:	bf00      	nop
 801d9d6:	e000      	b.n	801d9da <ip4_reass+0x312>
  }

nullreturn:
 801d9d8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d9da:	6878      	ldr	r0, [r7, #4]
 801d9dc:	f001 fdc0 	bl	801f560 <pbuf_free>
  return NULL;
 801d9e0:	2300      	movs	r3, #0
}
 801d9e2:	4618      	mov	r0, r3
 801d9e4:	3738      	adds	r7, #56	@ 0x38
 801d9e6:	46bd      	mov	sp, r7
 801d9e8:	bd80      	pop	{r7, pc}
 801d9ea:	bf00      	nop
 801d9ec:	08028a04 	.word	0x08028a04
 801d9f0:	08028bb4 	.word	0x08028bb4
 801d9f4:	08028a70 	.word	0x08028a70
 801d9f8:	2401a484 	.word	0x2401a484
 801d9fc:	08028bc0 	.word	0x08028bc0

0801da00 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801da00:	b580      	push	{r7, lr}
 801da02:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801da04:	2002      	movs	r0, #2
 801da06:	f000 fe27 	bl	801e658 <memp_malloc>
 801da0a:	4603      	mov	r3, r0
}
 801da0c:	4618      	mov	r0, r3
 801da0e:	bd80      	pop	{r7, pc}

0801da10 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801da10:	b580      	push	{r7, lr}
 801da12:	b082      	sub	sp, #8
 801da14:	af00      	add	r7, sp, #0
 801da16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801da18:	687b      	ldr	r3, [r7, #4]
 801da1a:	2b00      	cmp	r3, #0
 801da1c:	d106      	bne.n	801da2c <ip_frag_free_pbuf_custom_ref+0x1c>
 801da1e:	4b07      	ldr	r3, [pc, #28]	@ (801da3c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801da20:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801da24:	4906      	ldr	r1, [pc, #24]	@ (801da40 <ip_frag_free_pbuf_custom_ref+0x30>)
 801da26:	4807      	ldr	r0, [pc, #28]	@ (801da44 <ip_frag_free_pbuf_custom_ref+0x34>)
 801da28:	f006 f928 	bl	8023c7c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801da2c:	6879      	ldr	r1, [r7, #4]
 801da2e:	2002      	movs	r0, #2
 801da30:	f000 fe88 	bl	801e744 <memp_free>
}
 801da34:	bf00      	nop
 801da36:	3708      	adds	r7, #8
 801da38:	46bd      	mov	sp, r7
 801da3a:	bd80      	pop	{r7, pc}
 801da3c:	08028a04 	.word	0x08028a04
 801da40:	08028be0 	.word	0x08028be0
 801da44:	08028a70 	.word	0x08028a70

0801da48 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801da48:	b580      	push	{r7, lr}
 801da4a:	b084      	sub	sp, #16
 801da4c:	af00      	add	r7, sp, #0
 801da4e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801da50:	687b      	ldr	r3, [r7, #4]
 801da52:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801da54:	68fb      	ldr	r3, [r7, #12]
 801da56:	2b00      	cmp	r3, #0
 801da58:	d106      	bne.n	801da68 <ipfrag_free_pbuf_custom+0x20>
 801da5a:	4b11      	ldr	r3, [pc, #68]	@ (801daa0 <ipfrag_free_pbuf_custom+0x58>)
 801da5c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801da60:	4910      	ldr	r1, [pc, #64]	@ (801daa4 <ipfrag_free_pbuf_custom+0x5c>)
 801da62:	4811      	ldr	r0, [pc, #68]	@ (801daa8 <ipfrag_free_pbuf_custom+0x60>)
 801da64:	f006 f90a 	bl	8023c7c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801da68:	68fa      	ldr	r2, [r7, #12]
 801da6a:	687b      	ldr	r3, [r7, #4]
 801da6c:	429a      	cmp	r2, r3
 801da6e:	d006      	beq.n	801da7e <ipfrag_free_pbuf_custom+0x36>
 801da70:	4b0b      	ldr	r3, [pc, #44]	@ (801daa0 <ipfrag_free_pbuf_custom+0x58>)
 801da72:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801da76:	490d      	ldr	r1, [pc, #52]	@ (801daac <ipfrag_free_pbuf_custom+0x64>)
 801da78:	480b      	ldr	r0, [pc, #44]	@ (801daa8 <ipfrag_free_pbuf_custom+0x60>)
 801da7a:	f006 f8ff 	bl	8023c7c <iprintf>
  if (pcr->original != NULL) {
 801da7e:	68fb      	ldr	r3, [r7, #12]
 801da80:	695b      	ldr	r3, [r3, #20]
 801da82:	2b00      	cmp	r3, #0
 801da84:	d004      	beq.n	801da90 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801da86:	68fb      	ldr	r3, [r7, #12]
 801da88:	695b      	ldr	r3, [r3, #20]
 801da8a:	4618      	mov	r0, r3
 801da8c:	f001 fd68 	bl	801f560 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801da90:	68f8      	ldr	r0, [r7, #12]
 801da92:	f7ff ffbd 	bl	801da10 <ip_frag_free_pbuf_custom_ref>
}
 801da96:	bf00      	nop
 801da98:	3710      	adds	r7, #16
 801da9a:	46bd      	mov	sp, r7
 801da9c:	bd80      	pop	{r7, pc}
 801da9e:	bf00      	nop
 801daa0:	08028a04 	.word	0x08028a04
 801daa4:	08028bec 	.word	0x08028bec
 801daa8:	08028a70 	.word	0x08028a70
 801daac:	08028bf8 	.word	0x08028bf8

0801dab0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801dab0:	b580      	push	{r7, lr}
 801dab2:	b094      	sub	sp, #80	@ 0x50
 801dab4:	af02      	add	r7, sp, #8
 801dab6:	60f8      	str	r0, [r7, #12]
 801dab8:	60b9      	str	r1, [r7, #8]
 801daba:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801dabc:	2300      	movs	r3, #0
 801dabe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801dac2:	68bb      	ldr	r3, [r7, #8]
 801dac4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dac6:	3b14      	subs	r3, #20
 801dac8:	2b00      	cmp	r3, #0
 801daca:	da00      	bge.n	801dace <ip4_frag+0x1e>
 801dacc:	3307      	adds	r3, #7
 801dace:	10db      	asrs	r3, r3, #3
 801dad0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801dad2:	2314      	movs	r3, #20
 801dad4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801dad6:	68fb      	ldr	r3, [r7, #12]
 801dad8:	685b      	ldr	r3, [r3, #4]
 801dada:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801dadc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dade:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801dae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dae2:	781b      	ldrb	r3, [r3, #0]
 801dae4:	f003 030f 	and.w	r3, r3, #15
 801dae8:	b2db      	uxtb	r3, r3
 801daea:	009b      	lsls	r3, r3, #2
 801daec:	b2db      	uxtb	r3, r3
 801daee:	2b14      	cmp	r3, #20
 801daf0:	d002      	beq.n	801daf8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801daf2:	f06f 0305 	mvn.w	r3, #5
 801daf6:	e110      	b.n	801dd1a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801daf8:	68fb      	ldr	r3, [r7, #12]
 801dafa:	895b      	ldrh	r3, [r3, #10]
 801dafc:	2b13      	cmp	r3, #19
 801dafe:	d809      	bhi.n	801db14 <ip4_frag+0x64>
 801db00:	4b88      	ldr	r3, [pc, #544]	@ (801dd24 <ip4_frag+0x274>)
 801db02:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801db06:	4988      	ldr	r1, [pc, #544]	@ (801dd28 <ip4_frag+0x278>)
 801db08:	4888      	ldr	r0, [pc, #544]	@ (801dd2c <ip4_frag+0x27c>)
 801db0a:	f006 f8b7 	bl	8023c7c <iprintf>
 801db0e:	f06f 0305 	mvn.w	r3, #5
 801db12:	e102      	b.n	801dd1a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801db14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db16:	88db      	ldrh	r3, [r3, #6]
 801db18:	b29b      	uxth	r3, r3
 801db1a:	4618      	mov	r0, r3
 801db1c:	f7fd fbce 	bl	801b2bc <lwip_htons>
 801db20:	4603      	mov	r3, r0
 801db22:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801db24:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801db26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801db2a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801db2e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801db30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801db34:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801db36:	68fb      	ldr	r3, [r7, #12]
 801db38:	891b      	ldrh	r3, [r3, #8]
 801db3a:	3b14      	subs	r3, #20
 801db3c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801db40:	e0e1      	b.n	801dd06 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801db42:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801db44:	00db      	lsls	r3, r3, #3
 801db46:	b29b      	uxth	r3, r3
 801db48:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801db4c:	4293      	cmp	r3, r2
 801db4e:	bf28      	it	cs
 801db50:	4613      	movcs	r3, r2
 801db52:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801db54:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801db58:	2114      	movs	r1, #20
 801db5a:	200e      	movs	r0, #14
 801db5c:	f001 fa1e 	bl	801ef9c <pbuf_alloc>
 801db60:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801db62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db64:	2b00      	cmp	r3, #0
 801db66:	f000 80d5 	beq.w	801dd14 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801db6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db6c:	895b      	ldrh	r3, [r3, #10]
 801db6e:	2b13      	cmp	r3, #19
 801db70:	d806      	bhi.n	801db80 <ip4_frag+0xd0>
 801db72:	4b6c      	ldr	r3, [pc, #432]	@ (801dd24 <ip4_frag+0x274>)
 801db74:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801db78:	496d      	ldr	r1, [pc, #436]	@ (801dd30 <ip4_frag+0x280>)
 801db7a:	486c      	ldr	r0, [pc, #432]	@ (801dd2c <ip4_frag+0x27c>)
 801db7c:	f006 f87e 	bl	8023c7c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801db80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db82:	685b      	ldr	r3, [r3, #4]
 801db84:	2214      	movs	r2, #20
 801db86:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801db88:	4618      	mov	r0, r3
 801db8a:	f006 fb79 	bl	8024280 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801db8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db90:	685b      	ldr	r3, [r3, #4]
 801db92:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801db94:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801db96:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801db9a:	e064      	b.n	801dc66 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801db9c:	68fb      	ldr	r3, [r7, #12]
 801db9e:	895a      	ldrh	r2, [r3, #10]
 801dba0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dba2:	1ad3      	subs	r3, r2, r3
 801dba4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801dba6:	68fb      	ldr	r3, [r7, #12]
 801dba8:	895b      	ldrh	r3, [r3, #10]
 801dbaa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dbac:	429a      	cmp	r2, r3
 801dbae:	d906      	bls.n	801dbbe <ip4_frag+0x10e>
 801dbb0:	4b5c      	ldr	r3, [pc, #368]	@ (801dd24 <ip4_frag+0x274>)
 801dbb2:	f240 322d 	movw	r2, #813	@ 0x32d
 801dbb6:	495f      	ldr	r1, [pc, #380]	@ (801dd34 <ip4_frag+0x284>)
 801dbb8:	485c      	ldr	r0, [pc, #368]	@ (801dd2c <ip4_frag+0x27c>)
 801dbba:	f006 f85f 	bl	8023c7c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801dbbe:	8bfa      	ldrh	r2, [r7, #30]
 801dbc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dbc4:	4293      	cmp	r3, r2
 801dbc6:	bf28      	it	cs
 801dbc8:	4613      	movcs	r3, r2
 801dbca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801dbce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dbd2:	2b00      	cmp	r3, #0
 801dbd4:	d105      	bne.n	801dbe2 <ip4_frag+0x132>
        poff = 0;
 801dbd6:	2300      	movs	r3, #0
 801dbd8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dbda:	68fb      	ldr	r3, [r7, #12]
 801dbdc:	681b      	ldr	r3, [r3, #0]
 801dbde:	60fb      	str	r3, [r7, #12]
        continue;
 801dbe0:	e041      	b.n	801dc66 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801dbe2:	f7ff ff0d 	bl	801da00 <ip_frag_alloc_pbuf_custom_ref>
 801dbe6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801dbe8:	69bb      	ldr	r3, [r7, #24]
 801dbea:	2b00      	cmp	r3, #0
 801dbec:	d103      	bne.n	801dbf6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801dbee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dbf0:	f001 fcb6 	bl	801f560 <pbuf_free>
        goto memerr;
 801dbf4:	e08f      	b.n	801dd16 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801dbf6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801dbf8:	68fb      	ldr	r3, [r7, #12]
 801dbfa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801dbfc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dbfe:	4413      	add	r3, r2
 801dc00:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801dc04:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801dc08:	9201      	str	r2, [sp, #4]
 801dc0a:	9300      	str	r3, [sp, #0]
 801dc0c:	4603      	mov	r3, r0
 801dc0e:	2241      	movs	r2, #65	@ 0x41
 801dc10:	2000      	movs	r0, #0
 801dc12:	f001 faeb 	bl	801f1ec <pbuf_alloced_custom>
 801dc16:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801dc18:	697b      	ldr	r3, [r7, #20]
 801dc1a:	2b00      	cmp	r3, #0
 801dc1c:	d106      	bne.n	801dc2c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801dc1e:	69b8      	ldr	r0, [r7, #24]
 801dc20:	f7ff fef6 	bl	801da10 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801dc24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dc26:	f001 fc9b 	bl	801f560 <pbuf_free>
        goto memerr;
 801dc2a:	e074      	b.n	801dd16 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801dc2c:	68f8      	ldr	r0, [r7, #12]
 801dc2e:	f001 fd3d 	bl	801f6ac <pbuf_ref>
      pcr->original = p;
 801dc32:	69bb      	ldr	r3, [r7, #24]
 801dc34:	68fa      	ldr	r2, [r7, #12]
 801dc36:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801dc38:	69bb      	ldr	r3, [r7, #24]
 801dc3a:	4a3f      	ldr	r2, [pc, #252]	@ (801dd38 <ip4_frag+0x288>)
 801dc3c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801dc3e:	6979      	ldr	r1, [r7, #20]
 801dc40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dc42:	f001 fd5b 	bl	801f6fc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801dc46:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801dc4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dc4e:	1ad3      	subs	r3, r2, r3
 801dc50:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801dc54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dc58:	2b00      	cmp	r3, #0
 801dc5a:	d004      	beq.n	801dc66 <ip4_frag+0x1b6>
        poff = 0;
 801dc5c:	2300      	movs	r3, #0
 801dc5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dc60:	68fb      	ldr	r3, [r7, #12]
 801dc62:	681b      	ldr	r3, [r3, #0]
 801dc64:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801dc66:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dc6a:	2b00      	cmp	r3, #0
 801dc6c:	d196      	bne.n	801db9c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801dc6e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dc70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dc74:	4413      	add	r3, r2
 801dc76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801dc78:	68bb      	ldr	r3, [r7, #8]
 801dc7a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dc7c:	f1a3 0213 	sub.w	r2, r3, #19
 801dc80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dc84:	429a      	cmp	r2, r3
 801dc86:	bfcc      	ite	gt
 801dc88:	2301      	movgt	r3, #1
 801dc8a:	2300      	movle	r3, #0
 801dc8c:	b2db      	uxtb	r3, r3
 801dc8e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801dc90:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801dc94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dc98:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801dc9a:	6a3b      	ldr	r3, [r7, #32]
 801dc9c:	2b00      	cmp	r3, #0
 801dc9e:	d002      	beq.n	801dca6 <ip4_frag+0x1f6>
 801dca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dca2:	2b00      	cmp	r3, #0
 801dca4:	d003      	beq.n	801dcae <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801dca6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dca8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801dcac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801dcae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dcb0:	4618      	mov	r0, r3
 801dcb2:	f7fd fb03 	bl	801b2bc <lwip_htons>
 801dcb6:	4603      	mov	r3, r0
 801dcb8:	461a      	mov	r2, r3
 801dcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcbc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801dcbe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dcc0:	3314      	adds	r3, #20
 801dcc2:	b29b      	uxth	r3, r3
 801dcc4:	4618      	mov	r0, r3
 801dcc6:	f7fd faf9 	bl	801b2bc <lwip_htons>
 801dcca:	4603      	mov	r3, r0
 801dccc:	461a      	mov	r2, r3
 801dcce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcd0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801dcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dcd4:	2200      	movs	r2, #0
 801dcd6:	729a      	strb	r2, [r3, #10]
 801dcd8:	2200      	movs	r2, #0
 801dcda:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801dcdc:	68bb      	ldr	r3, [r7, #8]
 801dcde:	695b      	ldr	r3, [r3, #20]
 801dce0:	687a      	ldr	r2, [r7, #4]
 801dce2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801dce4:	68b8      	ldr	r0, [r7, #8]
 801dce6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801dce8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dcea:	f001 fc39 	bl	801f560 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801dcee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dcf2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dcf4:	1ad3      	subs	r3, r2, r3
 801dcf6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801dcfa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801dcfe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dd00:	4413      	add	r3, r2
 801dd02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801dd06:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dd0a:	2b00      	cmp	r3, #0
 801dd0c:	f47f af19 	bne.w	801db42 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dd10:	2300      	movs	r3, #0
 801dd12:	e002      	b.n	801dd1a <ip4_frag+0x26a>
      goto memerr;
 801dd14:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801dd16:	f04f 33ff 	mov.w	r3, #4294967295
}
 801dd1a:	4618      	mov	r0, r3
 801dd1c:	3748      	adds	r7, #72	@ 0x48
 801dd1e:	46bd      	mov	sp, r7
 801dd20:	bd80      	pop	{r7, pc}
 801dd22:	bf00      	nop
 801dd24:	08028a04 	.word	0x08028a04
 801dd28:	08028c04 	.word	0x08028c04
 801dd2c:	08028a70 	.word	0x08028a70
 801dd30:	08028c20 	.word	0x08028c20
 801dd34:	08028c40 	.word	0x08028c40
 801dd38:	0801da49 	.word	0x0801da49

0801dd3c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801dd3c:	b480      	push	{r7}
 801dd3e:	b083      	sub	sp, #12
 801dd40:	af00      	add	r7, sp, #0
 801dd42:	4603      	mov	r3, r0
 801dd44:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801dd46:	4b05      	ldr	r3, [pc, #20]	@ (801dd5c <ptr_to_mem+0x20>)
 801dd48:	681a      	ldr	r2, [r3, #0]
 801dd4a:	88fb      	ldrh	r3, [r7, #6]
 801dd4c:	4413      	add	r3, r2
}
 801dd4e:	4618      	mov	r0, r3
 801dd50:	370c      	adds	r7, #12
 801dd52:	46bd      	mov	sp, r7
 801dd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd58:	4770      	bx	lr
 801dd5a:	bf00      	nop
 801dd5c:	2401a48c 	.word	0x2401a48c

0801dd60 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 801dd60:	b480      	push	{r7}
 801dd62:	b083      	sub	sp, #12
 801dd64:	af00      	add	r7, sp, #0
 801dd66:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801dd68:	4b05      	ldr	r3, [pc, #20]	@ (801dd80 <mem_to_ptr+0x20>)
 801dd6a:	681b      	ldr	r3, [r3, #0]
 801dd6c:	687a      	ldr	r2, [r7, #4]
 801dd6e:	1ad3      	subs	r3, r2, r3
 801dd70:	b29b      	uxth	r3, r3
}
 801dd72:	4618      	mov	r0, r3
 801dd74:	370c      	adds	r7, #12
 801dd76:	46bd      	mov	sp, r7
 801dd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd7c:	4770      	bx	lr
 801dd7e:	bf00      	nop
 801dd80:	2401a48c 	.word	0x2401a48c

0801dd84 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801dd84:	b590      	push	{r4, r7, lr}
 801dd86:	b085      	sub	sp, #20
 801dd88:	af00      	add	r7, sp, #0
 801dd8a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801dd8c:	4b45      	ldr	r3, [pc, #276]	@ (801dea4 <plug_holes+0x120>)
 801dd8e:	681b      	ldr	r3, [r3, #0]
 801dd90:	687a      	ldr	r2, [r7, #4]
 801dd92:	429a      	cmp	r2, r3
 801dd94:	d206      	bcs.n	801dda4 <plug_holes+0x20>
 801dd96:	4b44      	ldr	r3, [pc, #272]	@ (801dea8 <plug_holes+0x124>)
 801dd98:	f240 12df 	movw	r2, #479	@ 0x1df
 801dd9c:	4943      	ldr	r1, [pc, #268]	@ (801deac <plug_holes+0x128>)
 801dd9e:	4844      	ldr	r0, [pc, #272]	@ (801deb0 <plug_holes+0x12c>)
 801dda0:	f005 ff6c 	bl	8023c7c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801dda4:	4b43      	ldr	r3, [pc, #268]	@ (801deb4 <plug_holes+0x130>)
 801dda6:	681b      	ldr	r3, [r3, #0]
 801dda8:	687a      	ldr	r2, [r7, #4]
 801ddaa:	429a      	cmp	r2, r3
 801ddac:	d306      	bcc.n	801ddbc <plug_holes+0x38>
 801ddae:	4b3e      	ldr	r3, [pc, #248]	@ (801dea8 <plug_holes+0x124>)
 801ddb0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801ddb4:	4940      	ldr	r1, [pc, #256]	@ (801deb8 <plug_holes+0x134>)
 801ddb6:	483e      	ldr	r0, [pc, #248]	@ (801deb0 <plug_holes+0x12c>)
 801ddb8:	f005 ff60 	bl	8023c7c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801ddbc:	687b      	ldr	r3, [r7, #4]
 801ddbe:	791b      	ldrb	r3, [r3, #4]
 801ddc0:	2b00      	cmp	r3, #0
 801ddc2:	d006      	beq.n	801ddd2 <plug_holes+0x4e>
 801ddc4:	4b38      	ldr	r3, [pc, #224]	@ (801dea8 <plug_holes+0x124>)
 801ddc6:	f240 12e1 	movw	r2, #481	@ 0x1e1
 801ddca:	493c      	ldr	r1, [pc, #240]	@ (801debc <plug_holes+0x138>)
 801ddcc:	4838      	ldr	r0, [pc, #224]	@ (801deb0 <plug_holes+0x12c>)
 801ddce:	f005 ff55 	bl	8023c7c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801ddd2:	687b      	ldr	r3, [r7, #4]
 801ddd4:	881b      	ldrh	r3, [r3, #0]
 801ddd6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801ddda:	d906      	bls.n	801ddea <plug_holes+0x66>
 801dddc:	4b32      	ldr	r3, [pc, #200]	@ (801dea8 <plug_holes+0x124>)
 801ddde:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801dde2:	4937      	ldr	r1, [pc, #220]	@ (801dec0 <plug_holes+0x13c>)
 801dde4:	4832      	ldr	r0, [pc, #200]	@ (801deb0 <plug_holes+0x12c>)
 801dde6:	f005 ff49 	bl	8023c7c <iprintf>

  nmem = ptr_to_mem(mem->next);
 801ddea:	687b      	ldr	r3, [r7, #4]
 801ddec:	881b      	ldrh	r3, [r3, #0]
 801ddee:	4618      	mov	r0, r3
 801ddf0:	f7ff ffa4 	bl	801dd3c <ptr_to_mem>
 801ddf4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801ddf6:	687a      	ldr	r2, [r7, #4]
 801ddf8:	68fb      	ldr	r3, [r7, #12]
 801ddfa:	429a      	cmp	r2, r3
 801ddfc:	d024      	beq.n	801de48 <plug_holes+0xc4>
 801ddfe:	68fb      	ldr	r3, [r7, #12]
 801de00:	791b      	ldrb	r3, [r3, #4]
 801de02:	2b00      	cmp	r3, #0
 801de04:	d120      	bne.n	801de48 <plug_holes+0xc4>
 801de06:	4b2b      	ldr	r3, [pc, #172]	@ (801deb4 <plug_holes+0x130>)
 801de08:	681b      	ldr	r3, [r3, #0]
 801de0a:	68fa      	ldr	r2, [r7, #12]
 801de0c:	429a      	cmp	r2, r3
 801de0e:	d01b      	beq.n	801de48 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801de10:	4b2c      	ldr	r3, [pc, #176]	@ (801dec4 <plug_holes+0x140>)
 801de12:	681b      	ldr	r3, [r3, #0]
 801de14:	68fa      	ldr	r2, [r7, #12]
 801de16:	429a      	cmp	r2, r3
 801de18:	d102      	bne.n	801de20 <plug_holes+0x9c>
      lfree = mem;
 801de1a:	4a2a      	ldr	r2, [pc, #168]	@ (801dec4 <plug_holes+0x140>)
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801de20:	68fb      	ldr	r3, [r7, #12]
 801de22:	881a      	ldrh	r2, [r3, #0]
 801de24:	687b      	ldr	r3, [r7, #4]
 801de26:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801de28:	68fb      	ldr	r3, [r7, #12]
 801de2a:	881b      	ldrh	r3, [r3, #0]
 801de2c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801de30:	d00a      	beq.n	801de48 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801de32:	68fb      	ldr	r3, [r7, #12]
 801de34:	881b      	ldrh	r3, [r3, #0]
 801de36:	4618      	mov	r0, r3
 801de38:	f7ff ff80 	bl	801dd3c <ptr_to_mem>
 801de3c:	4604      	mov	r4, r0
 801de3e:	6878      	ldr	r0, [r7, #4]
 801de40:	f7ff ff8e 	bl	801dd60 <mem_to_ptr>
 801de44:	4603      	mov	r3, r0
 801de46:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801de48:	687b      	ldr	r3, [r7, #4]
 801de4a:	885b      	ldrh	r3, [r3, #2]
 801de4c:	4618      	mov	r0, r3
 801de4e:	f7ff ff75 	bl	801dd3c <ptr_to_mem>
 801de52:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 801de54:	68ba      	ldr	r2, [r7, #8]
 801de56:	687b      	ldr	r3, [r7, #4]
 801de58:	429a      	cmp	r2, r3
 801de5a:	d01f      	beq.n	801de9c <plug_holes+0x118>
 801de5c:	68bb      	ldr	r3, [r7, #8]
 801de5e:	791b      	ldrb	r3, [r3, #4]
 801de60:	2b00      	cmp	r3, #0
 801de62:	d11b      	bne.n	801de9c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 801de64:	4b17      	ldr	r3, [pc, #92]	@ (801dec4 <plug_holes+0x140>)
 801de66:	681b      	ldr	r3, [r3, #0]
 801de68:	687a      	ldr	r2, [r7, #4]
 801de6a:	429a      	cmp	r2, r3
 801de6c:	d102      	bne.n	801de74 <plug_holes+0xf0>
      lfree = pmem;
 801de6e:	4a15      	ldr	r2, [pc, #84]	@ (801dec4 <plug_holes+0x140>)
 801de70:	68bb      	ldr	r3, [r7, #8]
 801de72:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801de74:	687b      	ldr	r3, [r7, #4]
 801de76:	881a      	ldrh	r2, [r3, #0]
 801de78:	68bb      	ldr	r3, [r7, #8]
 801de7a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801de7c:	687b      	ldr	r3, [r7, #4]
 801de7e:	881b      	ldrh	r3, [r3, #0]
 801de80:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801de84:	d00a      	beq.n	801de9c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801de86:	687b      	ldr	r3, [r7, #4]
 801de88:	881b      	ldrh	r3, [r3, #0]
 801de8a:	4618      	mov	r0, r3
 801de8c:	f7ff ff56 	bl	801dd3c <ptr_to_mem>
 801de90:	4604      	mov	r4, r0
 801de92:	68b8      	ldr	r0, [r7, #8]
 801de94:	f7ff ff64 	bl	801dd60 <mem_to_ptr>
 801de98:	4603      	mov	r3, r0
 801de9a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801de9c:	bf00      	nop
 801de9e:	3714      	adds	r7, #20
 801dea0:	46bd      	mov	sp, r7
 801dea2:	bd90      	pop	{r4, r7, pc}
 801dea4:	2401a48c 	.word	0x2401a48c
 801dea8:	08028c50 	.word	0x08028c50
 801deac:	08028ca8 	.word	0x08028ca8
 801deb0:	08028cc0 	.word	0x08028cc0
 801deb4:	2401a490 	.word	0x2401a490
 801deb8:	08028ce8 	.word	0x08028ce8
 801debc:	08028d04 	.word	0x08028d04
 801dec0:	08028d20 	.word	0x08028d20
 801dec4:	2401a498 	.word	0x2401a498

0801dec8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801dec8:	b580      	push	{r7, lr}
 801deca:	b082      	sub	sp, #8
 801decc:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801dece:	4b1d      	ldr	r3, [pc, #116]	@ (801df44 <mem_init+0x7c>)
 801ded0:	4a1d      	ldr	r2, [pc, #116]	@ (801df48 <mem_init+0x80>)
 801ded2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801ded4:	4b1b      	ldr	r3, [pc, #108]	@ (801df44 <mem_init+0x7c>)
 801ded6:	681b      	ldr	r3, [r3, #0]
 801ded8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801deda:	687b      	ldr	r3, [r7, #4]
 801dedc:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801dee0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801dee2:	687b      	ldr	r3, [r7, #4]
 801dee4:	2200      	movs	r2, #0
 801dee6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 801dee8:	687b      	ldr	r3, [r7, #4]
 801deea:	2200      	movs	r2, #0
 801deec:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801deee:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 801def2:	f7ff ff23 	bl	801dd3c <ptr_to_mem>
 801def6:	4603      	mov	r3, r0
 801def8:	4a14      	ldr	r2, [pc, #80]	@ (801df4c <mem_init+0x84>)
 801defa:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801defc:	4b13      	ldr	r3, [pc, #76]	@ (801df4c <mem_init+0x84>)
 801defe:	681b      	ldr	r3, [r3, #0]
 801df00:	2201      	movs	r2, #1
 801df02:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801df04:	4b11      	ldr	r3, [pc, #68]	@ (801df4c <mem_init+0x84>)
 801df06:	681b      	ldr	r3, [r3, #0]
 801df08:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801df0c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801df0e:	4b0f      	ldr	r3, [pc, #60]	@ (801df4c <mem_init+0x84>)
 801df10:	681b      	ldr	r3, [r3, #0]
 801df12:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801df16:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801df18:	4b0a      	ldr	r3, [pc, #40]	@ (801df44 <mem_init+0x7c>)
 801df1a:	681b      	ldr	r3, [r3, #0]
 801df1c:	4a0c      	ldr	r2, [pc, #48]	@ (801df50 <mem_init+0x88>)
 801df1e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801df20:	480c      	ldr	r0, [pc, #48]	@ (801df54 <mem_init+0x8c>)
 801df22:	f002 ff5d 	bl	8020de0 <sys_mutex_new>
 801df26:	4603      	mov	r3, r0
 801df28:	2b00      	cmp	r3, #0
 801df2a:	d006      	beq.n	801df3a <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801df2c:	4b0a      	ldr	r3, [pc, #40]	@ (801df58 <mem_init+0x90>)
 801df2e:	f240 221f 	movw	r2, #543	@ 0x21f
 801df32:	490a      	ldr	r1, [pc, #40]	@ (801df5c <mem_init+0x94>)
 801df34:	480a      	ldr	r0, [pc, #40]	@ (801df60 <mem_init+0x98>)
 801df36:	f005 fea1 	bl	8023c7c <iprintf>
  }
}
 801df3a:	bf00      	nop
 801df3c:	3708      	adds	r7, #8
 801df3e:	46bd      	mov	sp, r7
 801df40:	bd80      	pop	{r7, pc}
 801df42:	bf00      	nop
 801df44:	2401a48c 	.word	0x2401a48c
 801df48:	30004000 	.word	0x30004000
 801df4c:	2401a490 	.word	0x2401a490
 801df50:	2401a498 	.word	0x2401a498
 801df54:	2401a494 	.word	0x2401a494
 801df58:	08028c50 	.word	0x08028c50
 801df5c:	08028d4c 	.word	0x08028d4c
 801df60:	08028cc0 	.word	0x08028cc0

0801df64 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801df64:	b580      	push	{r7, lr}
 801df66:	b086      	sub	sp, #24
 801df68:	af00      	add	r7, sp, #0
 801df6a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801df6c:	6878      	ldr	r0, [r7, #4]
 801df6e:	f7ff fef7 	bl	801dd60 <mem_to_ptr>
 801df72:	4603      	mov	r3, r0
 801df74:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801df76:	687b      	ldr	r3, [r7, #4]
 801df78:	881b      	ldrh	r3, [r3, #0]
 801df7a:	4618      	mov	r0, r3
 801df7c:	f7ff fede 	bl	801dd3c <ptr_to_mem>
 801df80:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801df82:	687b      	ldr	r3, [r7, #4]
 801df84:	885b      	ldrh	r3, [r3, #2]
 801df86:	4618      	mov	r0, r3
 801df88:	f7ff fed8 	bl	801dd3c <ptr_to_mem>
 801df8c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801df8e:	687b      	ldr	r3, [r7, #4]
 801df90:	881b      	ldrh	r3, [r3, #0]
 801df92:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801df96:	d818      	bhi.n	801dfca <mem_link_valid+0x66>
 801df98:	687b      	ldr	r3, [r7, #4]
 801df9a:	885b      	ldrh	r3, [r3, #2]
 801df9c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801dfa0:	d813      	bhi.n	801dfca <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801dfa2:	687b      	ldr	r3, [r7, #4]
 801dfa4:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801dfa6:	8afa      	ldrh	r2, [r7, #22]
 801dfa8:	429a      	cmp	r2, r3
 801dfaa:	d004      	beq.n	801dfb6 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801dfac:	68fb      	ldr	r3, [r7, #12]
 801dfae:	881b      	ldrh	r3, [r3, #0]
 801dfb0:	8afa      	ldrh	r2, [r7, #22]
 801dfb2:	429a      	cmp	r2, r3
 801dfb4:	d109      	bne.n	801dfca <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801dfb6:	4b08      	ldr	r3, [pc, #32]	@ (801dfd8 <mem_link_valid+0x74>)
 801dfb8:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801dfba:	693a      	ldr	r2, [r7, #16]
 801dfbc:	429a      	cmp	r2, r3
 801dfbe:	d006      	beq.n	801dfce <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801dfc0:	693b      	ldr	r3, [r7, #16]
 801dfc2:	885b      	ldrh	r3, [r3, #2]
 801dfc4:	8afa      	ldrh	r2, [r7, #22]
 801dfc6:	429a      	cmp	r2, r3
 801dfc8:	d001      	beq.n	801dfce <mem_link_valid+0x6a>
    return 0;
 801dfca:	2300      	movs	r3, #0
 801dfcc:	e000      	b.n	801dfd0 <mem_link_valid+0x6c>
  }
  return 1;
 801dfce:	2301      	movs	r3, #1
}
 801dfd0:	4618      	mov	r0, r3
 801dfd2:	3718      	adds	r7, #24
 801dfd4:	46bd      	mov	sp, r7
 801dfd6:	bd80      	pop	{r7, pc}
 801dfd8:	2401a490 	.word	0x2401a490

0801dfdc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801dfdc:	b580      	push	{r7, lr}
 801dfde:	b088      	sub	sp, #32
 801dfe0:	af00      	add	r7, sp, #0
 801dfe2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801dfe4:	687b      	ldr	r3, [r7, #4]
 801dfe6:	2b00      	cmp	r3, #0
 801dfe8:	d070      	beq.n	801e0cc <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801dfea:	687b      	ldr	r3, [r7, #4]
 801dfec:	f003 0303 	and.w	r3, r3, #3
 801dff0:	2b00      	cmp	r3, #0
 801dff2:	d00d      	beq.n	801e010 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801dff4:	4b37      	ldr	r3, [pc, #220]	@ (801e0d4 <mem_free+0xf8>)
 801dff6:	f240 2273 	movw	r2, #627	@ 0x273
 801dffa:	4937      	ldr	r1, [pc, #220]	@ (801e0d8 <mem_free+0xfc>)
 801dffc:	4837      	ldr	r0, [pc, #220]	@ (801e0dc <mem_free+0x100>)
 801dffe:	f005 fe3d 	bl	8023c7c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801e002:	f002 ff3f 	bl	8020e84 <sys_arch_protect>
 801e006:	60f8      	str	r0, [r7, #12]
 801e008:	68f8      	ldr	r0, [r7, #12]
 801e00a:	f002 ff49 	bl	8020ea0 <sys_arch_unprotect>
    return;
 801e00e:	e05e      	b.n	801e0ce <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801e010:	687b      	ldr	r3, [r7, #4]
 801e012:	3b08      	subs	r3, #8
 801e014:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801e016:	4b32      	ldr	r3, [pc, #200]	@ (801e0e0 <mem_free+0x104>)
 801e018:	681b      	ldr	r3, [r3, #0]
 801e01a:	69fa      	ldr	r2, [r7, #28]
 801e01c:	429a      	cmp	r2, r3
 801e01e:	d306      	bcc.n	801e02e <mem_free+0x52>
 801e020:	687b      	ldr	r3, [r7, #4]
 801e022:	f103 020c 	add.w	r2, r3, #12
 801e026:	4b2f      	ldr	r3, [pc, #188]	@ (801e0e4 <mem_free+0x108>)
 801e028:	681b      	ldr	r3, [r3, #0]
 801e02a:	429a      	cmp	r2, r3
 801e02c:	d90d      	bls.n	801e04a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801e02e:	4b29      	ldr	r3, [pc, #164]	@ (801e0d4 <mem_free+0xf8>)
 801e030:	f240 227f 	movw	r2, #639	@ 0x27f
 801e034:	492c      	ldr	r1, [pc, #176]	@ (801e0e8 <mem_free+0x10c>)
 801e036:	4829      	ldr	r0, [pc, #164]	@ (801e0dc <mem_free+0x100>)
 801e038:	f005 fe20 	bl	8023c7c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801e03c:	f002 ff22 	bl	8020e84 <sys_arch_protect>
 801e040:	6138      	str	r0, [r7, #16]
 801e042:	6938      	ldr	r0, [r7, #16]
 801e044:	f002 ff2c 	bl	8020ea0 <sys_arch_unprotect>
    return;
 801e048:	e041      	b.n	801e0ce <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801e04a:	4828      	ldr	r0, [pc, #160]	@ (801e0ec <mem_free+0x110>)
 801e04c:	f002 fede 	bl	8020e0c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801e050:	69fb      	ldr	r3, [r7, #28]
 801e052:	791b      	ldrb	r3, [r3, #4]
 801e054:	2b00      	cmp	r3, #0
 801e056:	d110      	bne.n	801e07a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801e058:	4b1e      	ldr	r3, [pc, #120]	@ (801e0d4 <mem_free+0xf8>)
 801e05a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 801e05e:	4924      	ldr	r1, [pc, #144]	@ (801e0f0 <mem_free+0x114>)
 801e060:	481e      	ldr	r0, [pc, #120]	@ (801e0dc <mem_free+0x100>)
 801e062:	f005 fe0b 	bl	8023c7c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801e066:	4821      	ldr	r0, [pc, #132]	@ (801e0ec <mem_free+0x110>)
 801e068:	f002 fedf 	bl	8020e2a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801e06c:	f002 ff0a 	bl	8020e84 <sys_arch_protect>
 801e070:	6178      	str	r0, [r7, #20]
 801e072:	6978      	ldr	r0, [r7, #20]
 801e074:	f002 ff14 	bl	8020ea0 <sys_arch_unprotect>
    return;
 801e078:	e029      	b.n	801e0ce <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 801e07a:	69f8      	ldr	r0, [r7, #28]
 801e07c:	f7ff ff72 	bl	801df64 <mem_link_valid>
 801e080:	4603      	mov	r3, r0
 801e082:	2b00      	cmp	r3, #0
 801e084:	d110      	bne.n	801e0a8 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801e086:	4b13      	ldr	r3, [pc, #76]	@ (801e0d4 <mem_free+0xf8>)
 801e088:	f240 2295 	movw	r2, #661	@ 0x295
 801e08c:	4919      	ldr	r1, [pc, #100]	@ (801e0f4 <mem_free+0x118>)
 801e08e:	4813      	ldr	r0, [pc, #76]	@ (801e0dc <mem_free+0x100>)
 801e090:	f005 fdf4 	bl	8023c7c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801e094:	4815      	ldr	r0, [pc, #84]	@ (801e0ec <mem_free+0x110>)
 801e096:	f002 fec8 	bl	8020e2a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801e09a:	f002 fef3 	bl	8020e84 <sys_arch_protect>
 801e09e:	61b8      	str	r0, [r7, #24]
 801e0a0:	69b8      	ldr	r0, [r7, #24]
 801e0a2:	f002 fefd 	bl	8020ea0 <sys_arch_unprotect>
    return;
 801e0a6:	e012      	b.n	801e0ce <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 801e0a8:	69fb      	ldr	r3, [r7, #28]
 801e0aa:	2200      	movs	r2, #0
 801e0ac:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801e0ae:	4b12      	ldr	r3, [pc, #72]	@ (801e0f8 <mem_free+0x11c>)
 801e0b0:	681b      	ldr	r3, [r3, #0]
 801e0b2:	69fa      	ldr	r2, [r7, #28]
 801e0b4:	429a      	cmp	r2, r3
 801e0b6:	d202      	bcs.n	801e0be <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 801e0b8:	4a0f      	ldr	r2, [pc, #60]	@ (801e0f8 <mem_free+0x11c>)
 801e0ba:	69fb      	ldr	r3, [r7, #28]
 801e0bc:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801e0be:	69f8      	ldr	r0, [r7, #28]
 801e0c0:	f7ff fe60 	bl	801dd84 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801e0c4:	4809      	ldr	r0, [pc, #36]	@ (801e0ec <mem_free+0x110>)
 801e0c6:	f002 feb0 	bl	8020e2a <sys_mutex_unlock>
 801e0ca:	e000      	b.n	801e0ce <mem_free+0xf2>
    return;
 801e0cc:	bf00      	nop
}
 801e0ce:	3720      	adds	r7, #32
 801e0d0:	46bd      	mov	sp, r7
 801e0d2:	bd80      	pop	{r7, pc}
 801e0d4:	08028c50 	.word	0x08028c50
 801e0d8:	08028d68 	.word	0x08028d68
 801e0dc:	08028cc0 	.word	0x08028cc0
 801e0e0:	2401a48c 	.word	0x2401a48c
 801e0e4:	2401a490 	.word	0x2401a490
 801e0e8:	08028d8c 	.word	0x08028d8c
 801e0ec:	2401a494 	.word	0x2401a494
 801e0f0:	08028da8 	.word	0x08028da8
 801e0f4:	08028dd0 	.word	0x08028dd0
 801e0f8:	2401a498 	.word	0x2401a498

0801e0fc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801e0fc:	b580      	push	{r7, lr}
 801e0fe:	b088      	sub	sp, #32
 801e100:	af00      	add	r7, sp, #0
 801e102:	6078      	str	r0, [r7, #4]
 801e104:	460b      	mov	r3, r1
 801e106:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801e108:	887b      	ldrh	r3, [r7, #2]
 801e10a:	3303      	adds	r3, #3
 801e10c:	b29b      	uxth	r3, r3
 801e10e:	f023 0303 	bic.w	r3, r3, #3
 801e112:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801e114:	8bfb      	ldrh	r3, [r7, #30]
 801e116:	2b0b      	cmp	r3, #11
 801e118:	d801      	bhi.n	801e11e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801e11a:	230c      	movs	r3, #12
 801e11c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801e11e:	8bfb      	ldrh	r3, [r7, #30]
 801e120:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e124:	d803      	bhi.n	801e12e <mem_trim+0x32>
 801e126:	8bfa      	ldrh	r2, [r7, #30]
 801e128:	887b      	ldrh	r3, [r7, #2]
 801e12a:	429a      	cmp	r2, r3
 801e12c:	d201      	bcs.n	801e132 <mem_trim+0x36>
    return NULL;
 801e12e:	2300      	movs	r3, #0
 801e130:	e0d8      	b.n	801e2e4 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801e132:	4b6e      	ldr	r3, [pc, #440]	@ (801e2ec <mem_trim+0x1f0>)
 801e134:	681b      	ldr	r3, [r3, #0]
 801e136:	687a      	ldr	r2, [r7, #4]
 801e138:	429a      	cmp	r2, r3
 801e13a:	d304      	bcc.n	801e146 <mem_trim+0x4a>
 801e13c:	4b6c      	ldr	r3, [pc, #432]	@ (801e2f0 <mem_trim+0x1f4>)
 801e13e:	681b      	ldr	r3, [r3, #0]
 801e140:	687a      	ldr	r2, [r7, #4]
 801e142:	429a      	cmp	r2, r3
 801e144:	d306      	bcc.n	801e154 <mem_trim+0x58>
 801e146:	4b6b      	ldr	r3, [pc, #428]	@ (801e2f4 <mem_trim+0x1f8>)
 801e148:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801e14c:	496a      	ldr	r1, [pc, #424]	@ (801e2f8 <mem_trim+0x1fc>)
 801e14e:	486b      	ldr	r0, [pc, #428]	@ (801e2fc <mem_trim+0x200>)
 801e150:	f005 fd94 	bl	8023c7c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801e154:	4b65      	ldr	r3, [pc, #404]	@ (801e2ec <mem_trim+0x1f0>)
 801e156:	681b      	ldr	r3, [r3, #0]
 801e158:	687a      	ldr	r2, [r7, #4]
 801e15a:	429a      	cmp	r2, r3
 801e15c:	d304      	bcc.n	801e168 <mem_trim+0x6c>
 801e15e:	4b64      	ldr	r3, [pc, #400]	@ (801e2f0 <mem_trim+0x1f4>)
 801e160:	681b      	ldr	r3, [r3, #0]
 801e162:	687a      	ldr	r2, [r7, #4]
 801e164:	429a      	cmp	r2, r3
 801e166:	d307      	bcc.n	801e178 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801e168:	f002 fe8c 	bl	8020e84 <sys_arch_protect>
 801e16c:	60b8      	str	r0, [r7, #8]
 801e16e:	68b8      	ldr	r0, [r7, #8]
 801e170:	f002 fe96 	bl	8020ea0 <sys_arch_unprotect>
    return rmem;
 801e174:	687b      	ldr	r3, [r7, #4]
 801e176:	e0b5      	b.n	801e2e4 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801e178:	687b      	ldr	r3, [r7, #4]
 801e17a:	3b08      	subs	r3, #8
 801e17c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801e17e:	69b8      	ldr	r0, [r7, #24]
 801e180:	f7ff fdee 	bl	801dd60 <mem_to_ptr>
 801e184:	4603      	mov	r3, r0
 801e186:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801e188:	69bb      	ldr	r3, [r7, #24]
 801e18a:	881a      	ldrh	r2, [r3, #0]
 801e18c:	8afb      	ldrh	r3, [r7, #22]
 801e18e:	1ad3      	subs	r3, r2, r3
 801e190:	b29b      	uxth	r3, r3
 801e192:	3b08      	subs	r3, #8
 801e194:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801e196:	8bfa      	ldrh	r2, [r7, #30]
 801e198:	8abb      	ldrh	r3, [r7, #20]
 801e19a:	429a      	cmp	r2, r3
 801e19c:	d906      	bls.n	801e1ac <mem_trim+0xb0>
 801e19e:	4b55      	ldr	r3, [pc, #340]	@ (801e2f4 <mem_trim+0x1f8>)
 801e1a0:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 801e1a4:	4956      	ldr	r1, [pc, #344]	@ (801e300 <mem_trim+0x204>)
 801e1a6:	4855      	ldr	r0, [pc, #340]	@ (801e2fc <mem_trim+0x200>)
 801e1a8:	f005 fd68 	bl	8023c7c <iprintf>
  if (newsize > size) {
 801e1ac:	8bfa      	ldrh	r2, [r7, #30]
 801e1ae:	8abb      	ldrh	r3, [r7, #20]
 801e1b0:	429a      	cmp	r2, r3
 801e1b2:	d901      	bls.n	801e1b8 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801e1b4:	2300      	movs	r3, #0
 801e1b6:	e095      	b.n	801e2e4 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 801e1b8:	8bfa      	ldrh	r2, [r7, #30]
 801e1ba:	8abb      	ldrh	r3, [r7, #20]
 801e1bc:	429a      	cmp	r2, r3
 801e1be:	d101      	bne.n	801e1c4 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 801e1c0:	687b      	ldr	r3, [r7, #4]
 801e1c2:	e08f      	b.n	801e2e4 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801e1c4:	484f      	ldr	r0, [pc, #316]	@ (801e304 <mem_trim+0x208>)
 801e1c6:	f002 fe21 	bl	8020e0c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801e1ca:	69bb      	ldr	r3, [r7, #24]
 801e1cc:	881b      	ldrh	r3, [r3, #0]
 801e1ce:	4618      	mov	r0, r3
 801e1d0:	f7ff fdb4 	bl	801dd3c <ptr_to_mem>
 801e1d4:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801e1d6:	693b      	ldr	r3, [r7, #16]
 801e1d8:	791b      	ldrb	r3, [r3, #4]
 801e1da:	2b00      	cmp	r3, #0
 801e1dc:	d13f      	bne.n	801e25e <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801e1de:	69bb      	ldr	r3, [r7, #24]
 801e1e0:	881b      	ldrh	r3, [r3, #0]
 801e1e2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e1e6:	d106      	bne.n	801e1f6 <mem_trim+0xfa>
 801e1e8:	4b42      	ldr	r3, [pc, #264]	@ (801e2f4 <mem_trim+0x1f8>)
 801e1ea:	f240 22f5 	movw	r2, #757	@ 0x2f5
 801e1ee:	4946      	ldr	r1, [pc, #280]	@ (801e308 <mem_trim+0x20c>)
 801e1f0:	4842      	ldr	r0, [pc, #264]	@ (801e2fc <mem_trim+0x200>)
 801e1f2:	f005 fd43 	bl	8023c7c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801e1f6:	693b      	ldr	r3, [r7, #16]
 801e1f8:	881b      	ldrh	r3, [r3, #0]
 801e1fa:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801e1fc:	8afa      	ldrh	r2, [r7, #22]
 801e1fe:	8bfb      	ldrh	r3, [r7, #30]
 801e200:	4413      	add	r3, r2
 801e202:	b29b      	uxth	r3, r3
 801e204:	3308      	adds	r3, #8
 801e206:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801e208:	4b40      	ldr	r3, [pc, #256]	@ (801e30c <mem_trim+0x210>)
 801e20a:	681b      	ldr	r3, [r3, #0]
 801e20c:	693a      	ldr	r2, [r7, #16]
 801e20e:	429a      	cmp	r2, r3
 801e210:	d106      	bne.n	801e220 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801e212:	89fb      	ldrh	r3, [r7, #14]
 801e214:	4618      	mov	r0, r3
 801e216:	f7ff fd91 	bl	801dd3c <ptr_to_mem>
 801e21a:	4603      	mov	r3, r0
 801e21c:	4a3b      	ldr	r2, [pc, #236]	@ (801e30c <mem_trim+0x210>)
 801e21e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 801e220:	89fb      	ldrh	r3, [r7, #14]
 801e222:	4618      	mov	r0, r3
 801e224:	f7ff fd8a 	bl	801dd3c <ptr_to_mem>
 801e228:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801e22a:	693b      	ldr	r3, [r7, #16]
 801e22c:	2200      	movs	r2, #0
 801e22e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801e230:	693b      	ldr	r3, [r7, #16]
 801e232:	89ba      	ldrh	r2, [r7, #12]
 801e234:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801e236:	693b      	ldr	r3, [r7, #16]
 801e238:	8afa      	ldrh	r2, [r7, #22]
 801e23a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801e23c:	69bb      	ldr	r3, [r7, #24]
 801e23e:	89fa      	ldrh	r2, [r7, #14]
 801e240:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801e242:	693b      	ldr	r3, [r7, #16]
 801e244:	881b      	ldrh	r3, [r3, #0]
 801e246:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e24a:	d047      	beq.n	801e2dc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801e24c:	693b      	ldr	r3, [r7, #16]
 801e24e:	881b      	ldrh	r3, [r3, #0]
 801e250:	4618      	mov	r0, r3
 801e252:	f7ff fd73 	bl	801dd3c <ptr_to_mem>
 801e256:	4602      	mov	r2, r0
 801e258:	89fb      	ldrh	r3, [r7, #14]
 801e25a:	8053      	strh	r3, [r2, #2]
 801e25c:	e03e      	b.n	801e2dc <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801e25e:	8bfb      	ldrh	r3, [r7, #30]
 801e260:	f103 0214 	add.w	r2, r3, #20
 801e264:	8abb      	ldrh	r3, [r7, #20]
 801e266:	429a      	cmp	r2, r3
 801e268:	d838      	bhi.n	801e2dc <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801e26a:	8afa      	ldrh	r2, [r7, #22]
 801e26c:	8bfb      	ldrh	r3, [r7, #30]
 801e26e:	4413      	add	r3, r2
 801e270:	b29b      	uxth	r3, r3
 801e272:	3308      	adds	r3, #8
 801e274:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801e276:	69bb      	ldr	r3, [r7, #24]
 801e278:	881b      	ldrh	r3, [r3, #0]
 801e27a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e27e:	d106      	bne.n	801e28e <mem_trim+0x192>
 801e280:	4b1c      	ldr	r3, [pc, #112]	@ (801e2f4 <mem_trim+0x1f8>)
 801e282:	f240 3216 	movw	r2, #790	@ 0x316
 801e286:	4920      	ldr	r1, [pc, #128]	@ (801e308 <mem_trim+0x20c>)
 801e288:	481c      	ldr	r0, [pc, #112]	@ (801e2fc <mem_trim+0x200>)
 801e28a:	f005 fcf7 	bl	8023c7c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801e28e:	89fb      	ldrh	r3, [r7, #14]
 801e290:	4618      	mov	r0, r3
 801e292:	f7ff fd53 	bl	801dd3c <ptr_to_mem>
 801e296:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 801e298:	4b1c      	ldr	r3, [pc, #112]	@ (801e30c <mem_trim+0x210>)
 801e29a:	681b      	ldr	r3, [r3, #0]
 801e29c:	693a      	ldr	r2, [r7, #16]
 801e29e:	429a      	cmp	r2, r3
 801e2a0:	d202      	bcs.n	801e2a8 <mem_trim+0x1ac>
      lfree = mem2;
 801e2a2:	4a1a      	ldr	r2, [pc, #104]	@ (801e30c <mem_trim+0x210>)
 801e2a4:	693b      	ldr	r3, [r7, #16]
 801e2a6:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801e2a8:	693b      	ldr	r3, [r7, #16]
 801e2aa:	2200      	movs	r2, #0
 801e2ac:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801e2ae:	69bb      	ldr	r3, [r7, #24]
 801e2b0:	881a      	ldrh	r2, [r3, #0]
 801e2b2:	693b      	ldr	r3, [r7, #16]
 801e2b4:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801e2b6:	693b      	ldr	r3, [r7, #16]
 801e2b8:	8afa      	ldrh	r2, [r7, #22]
 801e2ba:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801e2bc:	69bb      	ldr	r3, [r7, #24]
 801e2be:	89fa      	ldrh	r2, [r7, #14]
 801e2c0:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801e2c2:	693b      	ldr	r3, [r7, #16]
 801e2c4:	881b      	ldrh	r3, [r3, #0]
 801e2c6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e2ca:	d007      	beq.n	801e2dc <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801e2cc:	693b      	ldr	r3, [r7, #16]
 801e2ce:	881b      	ldrh	r3, [r3, #0]
 801e2d0:	4618      	mov	r0, r3
 801e2d2:	f7ff fd33 	bl	801dd3c <ptr_to_mem>
 801e2d6:	4602      	mov	r2, r0
 801e2d8:	89fb      	ldrh	r3, [r7, #14]
 801e2da:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801e2dc:	4809      	ldr	r0, [pc, #36]	@ (801e304 <mem_trim+0x208>)
 801e2de:	f002 fda4 	bl	8020e2a <sys_mutex_unlock>
  return rmem;
 801e2e2:	687b      	ldr	r3, [r7, #4]
}
 801e2e4:	4618      	mov	r0, r3
 801e2e6:	3720      	adds	r7, #32
 801e2e8:	46bd      	mov	sp, r7
 801e2ea:	bd80      	pop	{r7, pc}
 801e2ec:	2401a48c 	.word	0x2401a48c
 801e2f0:	2401a490 	.word	0x2401a490
 801e2f4:	08028c50 	.word	0x08028c50
 801e2f8:	08028e04 	.word	0x08028e04
 801e2fc:	08028cc0 	.word	0x08028cc0
 801e300:	08028e1c 	.word	0x08028e1c
 801e304:	2401a494 	.word	0x2401a494
 801e308:	08028e3c 	.word	0x08028e3c
 801e30c:	2401a498 	.word	0x2401a498

0801e310 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 801e310:	b580      	push	{r7, lr}
 801e312:	b088      	sub	sp, #32
 801e314:	af00      	add	r7, sp, #0
 801e316:	4603      	mov	r3, r0
 801e318:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801e31a:	88fb      	ldrh	r3, [r7, #6]
 801e31c:	2b00      	cmp	r3, #0
 801e31e:	d101      	bne.n	801e324 <mem_malloc+0x14>
    return NULL;
 801e320:	2300      	movs	r3, #0
 801e322:	e0e2      	b.n	801e4ea <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801e324:	88fb      	ldrh	r3, [r7, #6]
 801e326:	3303      	adds	r3, #3
 801e328:	b29b      	uxth	r3, r3
 801e32a:	f023 0303 	bic.w	r3, r3, #3
 801e32e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 801e330:	8bbb      	ldrh	r3, [r7, #28]
 801e332:	2b0b      	cmp	r3, #11
 801e334:	d801      	bhi.n	801e33a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801e336:	230c      	movs	r3, #12
 801e338:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801e33a:	8bbb      	ldrh	r3, [r7, #28]
 801e33c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e340:	d803      	bhi.n	801e34a <mem_malloc+0x3a>
 801e342:	8bba      	ldrh	r2, [r7, #28]
 801e344:	88fb      	ldrh	r3, [r7, #6]
 801e346:	429a      	cmp	r2, r3
 801e348:	d201      	bcs.n	801e34e <mem_malloc+0x3e>
    return NULL;
 801e34a:	2300      	movs	r3, #0
 801e34c:	e0cd      	b.n	801e4ea <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801e34e:	4869      	ldr	r0, [pc, #420]	@ (801e4f4 <mem_malloc+0x1e4>)
 801e350:	f002 fd5c 	bl	8020e0c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801e354:	4b68      	ldr	r3, [pc, #416]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e356:	681b      	ldr	r3, [r3, #0]
 801e358:	4618      	mov	r0, r3
 801e35a:	f7ff fd01 	bl	801dd60 <mem_to_ptr>
 801e35e:	4603      	mov	r3, r0
 801e360:	83fb      	strh	r3, [r7, #30]
 801e362:	e0b7      	b.n	801e4d4 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801e364:	8bfb      	ldrh	r3, [r7, #30]
 801e366:	4618      	mov	r0, r3
 801e368:	f7ff fce8 	bl	801dd3c <ptr_to_mem>
 801e36c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801e36e:	697b      	ldr	r3, [r7, #20]
 801e370:	791b      	ldrb	r3, [r3, #4]
 801e372:	2b00      	cmp	r3, #0
 801e374:	f040 80a7 	bne.w	801e4c6 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801e378:	697b      	ldr	r3, [r7, #20]
 801e37a:	881b      	ldrh	r3, [r3, #0]
 801e37c:	461a      	mov	r2, r3
 801e37e:	8bfb      	ldrh	r3, [r7, #30]
 801e380:	1ad3      	subs	r3, r2, r3
 801e382:	f1a3 0208 	sub.w	r2, r3, #8
 801e386:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 801e388:	429a      	cmp	r2, r3
 801e38a:	f0c0 809c 	bcc.w	801e4c6 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801e38e:	697b      	ldr	r3, [r7, #20]
 801e390:	881b      	ldrh	r3, [r3, #0]
 801e392:	461a      	mov	r2, r3
 801e394:	8bfb      	ldrh	r3, [r7, #30]
 801e396:	1ad3      	subs	r3, r2, r3
 801e398:	f1a3 0208 	sub.w	r2, r3, #8
 801e39c:	8bbb      	ldrh	r3, [r7, #28]
 801e39e:	3314      	adds	r3, #20
 801e3a0:	429a      	cmp	r2, r3
 801e3a2:	d333      	bcc.n	801e40c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801e3a4:	8bfa      	ldrh	r2, [r7, #30]
 801e3a6:	8bbb      	ldrh	r3, [r7, #28]
 801e3a8:	4413      	add	r3, r2
 801e3aa:	b29b      	uxth	r3, r3
 801e3ac:	3308      	adds	r3, #8
 801e3ae:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801e3b0:	8a7b      	ldrh	r3, [r7, #18]
 801e3b2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e3b6:	d106      	bne.n	801e3c6 <mem_malloc+0xb6>
 801e3b8:	4b50      	ldr	r3, [pc, #320]	@ (801e4fc <mem_malloc+0x1ec>)
 801e3ba:	f240 3287 	movw	r2, #903	@ 0x387
 801e3be:	4950      	ldr	r1, [pc, #320]	@ (801e500 <mem_malloc+0x1f0>)
 801e3c0:	4850      	ldr	r0, [pc, #320]	@ (801e504 <mem_malloc+0x1f4>)
 801e3c2:	f005 fc5b 	bl	8023c7c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801e3c6:	8a7b      	ldrh	r3, [r7, #18]
 801e3c8:	4618      	mov	r0, r3
 801e3ca:	f7ff fcb7 	bl	801dd3c <ptr_to_mem>
 801e3ce:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 801e3d0:	68fb      	ldr	r3, [r7, #12]
 801e3d2:	2200      	movs	r2, #0
 801e3d4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801e3d6:	697b      	ldr	r3, [r7, #20]
 801e3d8:	881a      	ldrh	r2, [r3, #0]
 801e3da:	68fb      	ldr	r3, [r7, #12]
 801e3dc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801e3de:	68fb      	ldr	r3, [r7, #12]
 801e3e0:	8bfa      	ldrh	r2, [r7, #30]
 801e3e2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801e3e4:	697b      	ldr	r3, [r7, #20]
 801e3e6:	8a7a      	ldrh	r2, [r7, #18]
 801e3e8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801e3ea:	697b      	ldr	r3, [r7, #20]
 801e3ec:	2201      	movs	r2, #1
 801e3ee:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801e3f0:	68fb      	ldr	r3, [r7, #12]
 801e3f2:	881b      	ldrh	r3, [r3, #0]
 801e3f4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801e3f8:	d00b      	beq.n	801e412 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801e3fa:	68fb      	ldr	r3, [r7, #12]
 801e3fc:	881b      	ldrh	r3, [r3, #0]
 801e3fe:	4618      	mov	r0, r3
 801e400:	f7ff fc9c 	bl	801dd3c <ptr_to_mem>
 801e404:	4602      	mov	r2, r0
 801e406:	8a7b      	ldrh	r3, [r7, #18]
 801e408:	8053      	strh	r3, [r2, #2]
 801e40a:	e002      	b.n	801e412 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801e40c:	697b      	ldr	r3, [r7, #20]
 801e40e:	2201      	movs	r2, #1
 801e410:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801e412:	4b39      	ldr	r3, [pc, #228]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e414:	681b      	ldr	r3, [r3, #0]
 801e416:	697a      	ldr	r2, [r7, #20]
 801e418:	429a      	cmp	r2, r3
 801e41a:	d127      	bne.n	801e46c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 801e41c:	4b36      	ldr	r3, [pc, #216]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e41e:	681b      	ldr	r3, [r3, #0]
 801e420:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801e422:	e005      	b.n	801e430 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801e424:	69bb      	ldr	r3, [r7, #24]
 801e426:	881b      	ldrh	r3, [r3, #0]
 801e428:	4618      	mov	r0, r3
 801e42a:	f7ff fc87 	bl	801dd3c <ptr_to_mem>
 801e42e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 801e430:	69bb      	ldr	r3, [r7, #24]
 801e432:	791b      	ldrb	r3, [r3, #4]
 801e434:	2b00      	cmp	r3, #0
 801e436:	d004      	beq.n	801e442 <mem_malloc+0x132>
 801e438:	4b33      	ldr	r3, [pc, #204]	@ (801e508 <mem_malloc+0x1f8>)
 801e43a:	681b      	ldr	r3, [r3, #0]
 801e43c:	69ba      	ldr	r2, [r7, #24]
 801e43e:	429a      	cmp	r2, r3
 801e440:	d1f0      	bne.n	801e424 <mem_malloc+0x114>
          }
          lfree = cur;
 801e442:	4a2d      	ldr	r2, [pc, #180]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e444:	69bb      	ldr	r3, [r7, #24]
 801e446:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801e448:	4b2b      	ldr	r3, [pc, #172]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e44a:	681a      	ldr	r2, [r3, #0]
 801e44c:	4b2e      	ldr	r3, [pc, #184]	@ (801e508 <mem_malloc+0x1f8>)
 801e44e:	681b      	ldr	r3, [r3, #0]
 801e450:	429a      	cmp	r2, r3
 801e452:	d00b      	beq.n	801e46c <mem_malloc+0x15c>
 801e454:	4b28      	ldr	r3, [pc, #160]	@ (801e4f8 <mem_malloc+0x1e8>)
 801e456:	681b      	ldr	r3, [r3, #0]
 801e458:	791b      	ldrb	r3, [r3, #4]
 801e45a:	2b00      	cmp	r3, #0
 801e45c:	d006      	beq.n	801e46c <mem_malloc+0x15c>
 801e45e:	4b27      	ldr	r3, [pc, #156]	@ (801e4fc <mem_malloc+0x1ec>)
 801e460:	f240 32b5 	movw	r2, #949	@ 0x3b5
 801e464:	4929      	ldr	r1, [pc, #164]	@ (801e50c <mem_malloc+0x1fc>)
 801e466:	4827      	ldr	r0, [pc, #156]	@ (801e504 <mem_malloc+0x1f4>)
 801e468:	f005 fc08 	bl	8023c7c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801e46c:	4821      	ldr	r0, [pc, #132]	@ (801e4f4 <mem_malloc+0x1e4>)
 801e46e:	f002 fcdc 	bl	8020e2a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801e472:	8bba      	ldrh	r2, [r7, #28]
 801e474:	697b      	ldr	r3, [r7, #20]
 801e476:	4413      	add	r3, r2
 801e478:	3308      	adds	r3, #8
 801e47a:	4a23      	ldr	r2, [pc, #140]	@ (801e508 <mem_malloc+0x1f8>)
 801e47c:	6812      	ldr	r2, [r2, #0]
 801e47e:	4293      	cmp	r3, r2
 801e480:	d906      	bls.n	801e490 <mem_malloc+0x180>
 801e482:	4b1e      	ldr	r3, [pc, #120]	@ (801e4fc <mem_malloc+0x1ec>)
 801e484:	f240 32b9 	movw	r2, #953	@ 0x3b9
 801e488:	4921      	ldr	r1, [pc, #132]	@ (801e510 <mem_malloc+0x200>)
 801e48a:	481e      	ldr	r0, [pc, #120]	@ (801e504 <mem_malloc+0x1f4>)
 801e48c:	f005 fbf6 	bl	8023c7c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801e490:	697b      	ldr	r3, [r7, #20]
 801e492:	f003 0303 	and.w	r3, r3, #3
 801e496:	2b00      	cmp	r3, #0
 801e498:	d006      	beq.n	801e4a8 <mem_malloc+0x198>
 801e49a:	4b18      	ldr	r3, [pc, #96]	@ (801e4fc <mem_malloc+0x1ec>)
 801e49c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 801e4a0:	491c      	ldr	r1, [pc, #112]	@ (801e514 <mem_malloc+0x204>)
 801e4a2:	4818      	ldr	r0, [pc, #96]	@ (801e504 <mem_malloc+0x1f4>)
 801e4a4:	f005 fbea 	bl	8023c7c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801e4a8:	697b      	ldr	r3, [r7, #20]
 801e4aa:	f003 0303 	and.w	r3, r3, #3
 801e4ae:	2b00      	cmp	r3, #0
 801e4b0:	d006      	beq.n	801e4c0 <mem_malloc+0x1b0>
 801e4b2:	4b12      	ldr	r3, [pc, #72]	@ (801e4fc <mem_malloc+0x1ec>)
 801e4b4:	f240 32bd 	movw	r2, #957	@ 0x3bd
 801e4b8:	4917      	ldr	r1, [pc, #92]	@ (801e518 <mem_malloc+0x208>)
 801e4ba:	4812      	ldr	r0, [pc, #72]	@ (801e504 <mem_malloc+0x1f4>)
 801e4bc:	f005 fbde 	bl	8023c7c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801e4c0:	697b      	ldr	r3, [r7, #20]
 801e4c2:	3308      	adds	r3, #8
 801e4c4:	e011      	b.n	801e4ea <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801e4c6:	8bfb      	ldrh	r3, [r7, #30]
 801e4c8:	4618      	mov	r0, r3
 801e4ca:	f7ff fc37 	bl	801dd3c <ptr_to_mem>
 801e4ce:	4603      	mov	r3, r0
 801e4d0:	881b      	ldrh	r3, [r3, #0]
 801e4d2:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801e4d4:	8bfa      	ldrh	r2, [r7, #30]
 801e4d6:	8bbb      	ldrh	r3, [r7, #28]
 801e4d8:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 801e4dc:	429a      	cmp	r2, r3
 801e4de:	f4ff af41 	bcc.w	801e364 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801e4e2:	4804      	ldr	r0, [pc, #16]	@ (801e4f4 <mem_malloc+0x1e4>)
 801e4e4:	f002 fca1 	bl	8020e2a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801e4e8:	2300      	movs	r3, #0
}
 801e4ea:	4618      	mov	r0, r3
 801e4ec:	3720      	adds	r7, #32
 801e4ee:	46bd      	mov	sp, r7
 801e4f0:	bd80      	pop	{r7, pc}
 801e4f2:	bf00      	nop
 801e4f4:	2401a494 	.word	0x2401a494
 801e4f8:	2401a498 	.word	0x2401a498
 801e4fc:	08028c50 	.word	0x08028c50
 801e500:	08028e3c 	.word	0x08028e3c
 801e504:	08028cc0 	.word	0x08028cc0
 801e508:	2401a490 	.word	0x2401a490
 801e50c:	08028e50 	.word	0x08028e50
 801e510:	08028e6c 	.word	0x08028e6c
 801e514:	08028e9c 	.word	0x08028e9c
 801e518:	08028ecc 	.word	0x08028ecc

0801e51c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801e51c:	b480      	push	{r7}
 801e51e:	b085      	sub	sp, #20
 801e520:	af00      	add	r7, sp, #0
 801e522:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801e524:	687b      	ldr	r3, [r7, #4]
 801e526:	689b      	ldr	r3, [r3, #8]
 801e528:	2200      	movs	r2, #0
 801e52a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801e52c:	687b      	ldr	r3, [r7, #4]
 801e52e:	685b      	ldr	r3, [r3, #4]
 801e530:	3303      	adds	r3, #3
 801e532:	f023 0303 	bic.w	r3, r3, #3
 801e536:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801e538:	2300      	movs	r3, #0
 801e53a:	60fb      	str	r3, [r7, #12]
 801e53c:	e011      	b.n	801e562 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801e53e:	687b      	ldr	r3, [r7, #4]
 801e540:	689b      	ldr	r3, [r3, #8]
 801e542:	681a      	ldr	r2, [r3, #0]
 801e544:	68bb      	ldr	r3, [r7, #8]
 801e546:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801e548:	687b      	ldr	r3, [r7, #4]
 801e54a:	689b      	ldr	r3, [r3, #8]
 801e54c:	68ba      	ldr	r2, [r7, #8]
 801e54e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801e550:	687b      	ldr	r3, [r7, #4]
 801e552:	881b      	ldrh	r3, [r3, #0]
 801e554:	461a      	mov	r2, r3
 801e556:	68bb      	ldr	r3, [r7, #8]
 801e558:	4413      	add	r3, r2
 801e55a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801e55c:	68fb      	ldr	r3, [r7, #12]
 801e55e:	3301      	adds	r3, #1
 801e560:	60fb      	str	r3, [r7, #12]
 801e562:	687b      	ldr	r3, [r7, #4]
 801e564:	885b      	ldrh	r3, [r3, #2]
 801e566:	461a      	mov	r2, r3
 801e568:	68fb      	ldr	r3, [r7, #12]
 801e56a:	4293      	cmp	r3, r2
 801e56c:	dbe7      	blt.n	801e53e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801e56e:	bf00      	nop
 801e570:	bf00      	nop
 801e572:	3714      	adds	r7, #20
 801e574:	46bd      	mov	sp, r7
 801e576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e57a:	4770      	bx	lr

0801e57c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801e57c:	b580      	push	{r7, lr}
 801e57e:	b082      	sub	sp, #8
 801e580:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801e582:	2300      	movs	r3, #0
 801e584:	80fb      	strh	r3, [r7, #6]
 801e586:	e009      	b.n	801e59c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 801e588:	88fb      	ldrh	r3, [r7, #6]
 801e58a:	4a08      	ldr	r2, [pc, #32]	@ (801e5ac <memp_init+0x30>)
 801e58c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e590:	4618      	mov	r0, r3
 801e592:	f7ff ffc3 	bl	801e51c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801e596:	88fb      	ldrh	r3, [r7, #6]
 801e598:	3301      	adds	r3, #1
 801e59a:	80fb      	strh	r3, [r7, #6]
 801e59c:	88fb      	ldrh	r3, [r7, #6]
 801e59e:	2b09      	cmp	r3, #9
 801e5a0:	d9f2      	bls.n	801e588 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801e5a2:	bf00      	nop
 801e5a4:	bf00      	nop
 801e5a6:	3708      	adds	r7, #8
 801e5a8:	46bd      	mov	sp, r7
 801e5aa:	bd80      	pop	{r7, pc}
 801e5ac:	0802a480 	.word	0x0802a480

0801e5b0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801e5b0:	b580      	push	{r7, lr}
 801e5b2:	b084      	sub	sp, #16
 801e5b4:	af00      	add	r7, sp, #0
 801e5b6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 801e5b8:	f002 fc64 	bl	8020e84 <sys_arch_protect>
 801e5bc:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801e5be:	687b      	ldr	r3, [r7, #4]
 801e5c0:	689b      	ldr	r3, [r3, #8]
 801e5c2:	681b      	ldr	r3, [r3, #0]
 801e5c4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801e5c6:	68bb      	ldr	r3, [r7, #8]
 801e5c8:	2b00      	cmp	r3, #0
 801e5ca:	d015      	beq.n	801e5f8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801e5cc:	687b      	ldr	r3, [r7, #4]
 801e5ce:	689b      	ldr	r3, [r3, #8]
 801e5d0:	68ba      	ldr	r2, [r7, #8]
 801e5d2:	6812      	ldr	r2, [r2, #0]
 801e5d4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801e5d6:	68bb      	ldr	r3, [r7, #8]
 801e5d8:	f003 0303 	and.w	r3, r3, #3
 801e5dc:	2b00      	cmp	r3, #0
 801e5de:	d006      	beq.n	801e5ee <do_memp_malloc_pool+0x3e>
 801e5e0:	4b09      	ldr	r3, [pc, #36]	@ (801e608 <do_memp_malloc_pool+0x58>)
 801e5e2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801e5e6:	4909      	ldr	r1, [pc, #36]	@ (801e60c <do_memp_malloc_pool+0x5c>)
 801e5e8:	4809      	ldr	r0, [pc, #36]	@ (801e610 <do_memp_malloc_pool+0x60>)
 801e5ea:	f005 fb47 	bl	8023c7c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801e5ee:	68f8      	ldr	r0, [r7, #12]
 801e5f0:	f002 fc56 	bl	8020ea0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801e5f4:	68bb      	ldr	r3, [r7, #8]
 801e5f6:	e003      	b.n	801e600 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801e5f8:	68f8      	ldr	r0, [r7, #12]
 801e5fa:	f002 fc51 	bl	8020ea0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801e5fe:	2300      	movs	r3, #0
}
 801e600:	4618      	mov	r0, r3
 801e602:	3710      	adds	r7, #16
 801e604:	46bd      	mov	sp, r7
 801e606:	bd80      	pop	{r7, pc}
 801e608:	08028ef0 	.word	0x08028ef0
 801e60c:	08028f48 	.word	0x08028f48
 801e610:	08028f6c 	.word	0x08028f6c

0801e614 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801e614:	b580      	push	{r7, lr}
 801e616:	b082      	sub	sp, #8
 801e618:	af00      	add	r7, sp, #0
 801e61a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801e61c:	687b      	ldr	r3, [r7, #4]
 801e61e:	2b00      	cmp	r3, #0
 801e620:	d106      	bne.n	801e630 <memp_malloc_pool+0x1c>
 801e622:	4b0a      	ldr	r3, [pc, #40]	@ (801e64c <memp_malloc_pool+0x38>)
 801e624:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801e628:	4909      	ldr	r1, [pc, #36]	@ (801e650 <memp_malloc_pool+0x3c>)
 801e62a:	480a      	ldr	r0, [pc, #40]	@ (801e654 <memp_malloc_pool+0x40>)
 801e62c:	f005 fb26 	bl	8023c7c <iprintf>
  if (desc == NULL) {
 801e630:	687b      	ldr	r3, [r7, #4]
 801e632:	2b00      	cmp	r3, #0
 801e634:	d101      	bne.n	801e63a <memp_malloc_pool+0x26>
    return NULL;
 801e636:	2300      	movs	r3, #0
 801e638:	e003      	b.n	801e642 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801e63a:	6878      	ldr	r0, [r7, #4]
 801e63c:	f7ff ffb8 	bl	801e5b0 <do_memp_malloc_pool>
 801e640:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801e642:	4618      	mov	r0, r3
 801e644:	3708      	adds	r7, #8
 801e646:	46bd      	mov	sp, r7
 801e648:	bd80      	pop	{r7, pc}
 801e64a:	bf00      	nop
 801e64c:	08028ef0 	.word	0x08028ef0
 801e650:	08028f94 	.word	0x08028f94
 801e654:	08028f6c 	.word	0x08028f6c

0801e658 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801e658:	b580      	push	{r7, lr}
 801e65a:	b084      	sub	sp, #16
 801e65c:	af00      	add	r7, sp, #0
 801e65e:	4603      	mov	r3, r0
 801e660:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801e662:	79fb      	ldrb	r3, [r7, #7]
 801e664:	2b09      	cmp	r3, #9
 801e666:	d908      	bls.n	801e67a <memp_malloc+0x22>
 801e668:	4b0a      	ldr	r3, [pc, #40]	@ (801e694 <memp_malloc+0x3c>)
 801e66a:	f240 1257 	movw	r2, #343	@ 0x157
 801e66e:	490a      	ldr	r1, [pc, #40]	@ (801e698 <memp_malloc+0x40>)
 801e670:	480a      	ldr	r0, [pc, #40]	@ (801e69c <memp_malloc+0x44>)
 801e672:	f005 fb03 	bl	8023c7c <iprintf>
 801e676:	2300      	movs	r3, #0
 801e678:	e008      	b.n	801e68c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801e67a:	79fb      	ldrb	r3, [r7, #7]
 801e67c:	4a08      	ldr	r2, [pc, #32]	@ (801e6a0 <memp_malloc+0x48>)
 801e67e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e682:	4618      	mov	r0, r3
 801e684:	f7ff ff94 	bl	801e5b0 <do_memp_malloc_pool>
 801e688:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801e68a:	68fb      	ldr	r3, [r7, #12]
}
 801e68c:	4618      	mov	r0, r3
 801e68e:	3710      	adds	r7, #16
 801e690:	46bd      	mov	sp, r7
 801e692:	bd80      	pop	{r7, pc}
 801e694:	08028ef0 	.word	0x08028ef0
 801e698:	08028fa8 	.word	0x08028fa8
 801e69c:	08028f6c 	.word	0x08028f6c
 801e6a0:	0802a480 	.word	0x0802a480

0801e6a4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801e6a4:	b580      	push	{r7, lr}
 801e6a6:	b084      	sub	sp, #16
 801e6a8:	af00      	add	r7, sp, #0
 801e6aa:	6078      	str	r0, [r7, #4]
 801e6ac:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801e6ae:	683b      	ldr	r3, [r7, #0]
 801e6b0:	f003 0303 	and.w	r3, r3, #3
 801e6b4:	2b00      	cmp	r3, #0
 801e6b6:	d006      	beq.n	801e6c6 <do_memp_free_pool+0x22>
 801e6b8:	4b0d      	ldr	r3, [pc, #52]	@ (801e6f0 <do_memp_free_pool+0x4c>)
 801e6ba:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 801e6be:	490d      	ldr	r1, [pc, #52]	@ (801e6f4 <do_memp_free_pool+0x50>)
 801e6c0:	480d      	ldr	r0, [pc, #52]	@ (801e6f8 <do_memp_free_pool+0x54>)
 801e6c2:	f005 fadb 	bl	8023c7c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801e6c6:	683b      	ldr	r3, [r7, #0]
 801e6c8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801e6ca:	f002 fbdb 	bl	8020e84 <sys_arch_protect>
 801e6ce:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801e6d0:	687b      	ldr	r3, [r7, #4]
 801e6d2:	689b      	ldr	r3, [r3, #8]
 801e6d4:	681a      	ldr	r2, [r3, #0]
 801e6d6:	68fb      	ldr	r3, [r7, #12]
 801e6d8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801e6da:	687b      	ldr	r3, [r7, #4]
 801e6dc:	689b      	ldr	r3, [r3, #8]
 801e6de:	68fa      	ldr	r2, [r7, #12]
 801e6e0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801e6e2:	68b8      	ldr	r0, [r7, #8]
 801e6e4:	f002 fbdc 	bl	8020ea0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801e6e8:	bf00      	nop
 801e6ea:	3710      	adds	r7, #16
 801e6ec:	46bd      	mov	sp, r7
 801e6ee:	bd80      	pop	{r7, pc}
 801e6f0:	08028ef0 	.word	0x08028ef0
 801e6f4:	08028fc8 	.word	0x08028fc8
 801e6f8:	08028f6c 	.word	0x08028f6c

0801e6fc <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801e6fc:	b580      	push	{r7, lr}
 801e6fe:	b082      	sub	sp, #8
 801e700:	af00      	add	r7, sp, #0
 801e702:	6078      	str	r0, [r7, #4]
 801e704:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801e706:	687b      	ldr	r3, [r7, #4]
 801e708:	2b00      	cmp	r3, #0
 801e70a:	d106      	bne.n	801e71a <memp_free_pool+0x1e>
 801e70c:	4b0a      	ldr	r3, [pc, #40]	@ (801e738 <memp_free_pool+0x3c>)
 801e70e:	f240 1295 	movw	r2, #405	@ 0x195
 801e712:	490a      	ldr	r1, [pc, #40]	@ (801e73c <memp_free_pool+0x40>)
 801e714:	480a      	ldr	r0, [pc, #40]	@ (801e740 <memp_free_pool+0x44>)
 801e716:	f005 fab1 	bl	8023c7c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801e71a:	687b      	ldr	r3, [r7, #4]
 801e71c:	2b00      	cmp	r3, #0
 801e71e:	d007      	beq.n	801e730 <memp_free_pool+0x34>
 801e720:	683b      	ldr	r3, [r7, #0]
 801e722:	2b00      	cmp	r3, #0
 801e724:	d004      	beq.n	801e730 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801e726:	6839      	ldr	r1, [r7, #0]
 801e728:	6878      	ldr	r0, [r7, #4]
 801e72a:	f7ff ffbb 	bl	801e6a4 <do_memp_free_pool>
 801e72e:	e000      	b.n	801e732 <memp_free_pool+0x36>
    return;
 801e730:	bf00      	nop
}
 801e732:	3708      	adds	r7, #8
 801e734:	46bd      	mov	sp, r7
 801e736:	bd80      	pop	{r7, pc}
 801e738:	08028ef0 	.word	0x08028ef0
 801e73c:	08028f94 	.word	0x08028f94
 801e740:	08028f6c 	.word	0x08028f6c

0801e744 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801e744:	b580      	push	{r7, lr}
 801e746:	b082      	sub	sp, #8
 801e748:	af00      	add	r7, sp, #0
 801e74a:	4603      	mov	r3, r0
 801e74c:	6039      	str	r1, [r7, #0]
 801e74e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801e750:	79fb      	ldrb	r3, [r7, #7]
 801e752:	2b09      	cmp	r3, #9
 801e754:	d907      	bls.n	801e766 <memp_free+0x22>
 801e756:	4b0c      	ldr	r3, [pc, #48]	@ (801e788 <memp_free+0x44>)
 801e758:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 801e75c:	490b      	ldr	r1, [pc, #44]	@ (801e78c <memp_free+0x48>)
 801e75e:	480c      	ldr	r0, [pc, #48]	@ (801e790 <memp_free+0x4c>)
 801e760:	f005 fa8c 	bl	8023c7c <iprintf>
 801e764:	e00c      	b.n	801e780 <memp_free+0x3c>

  if (mem == NULL) {
 801e766:	683b      	ldr	r3, [r7, #0]
 801e768:	2b00      	cmp	r3, #0
 801e76a:	d008      	beq.n	801e77e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801e76c:	79fb      	ldrb	r3, [r7, #7]
 801e76e:	4a09      	ldr	r2, [pc, #36]	@ (801e794 <memp_free+0x50>)
 801e770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e774:	6839      	ldr	r1, [r7, #0]
 801e776:	4618      	mov	r0, r3
 801e778:	f7ff ff94 	bl	801e6a4 <do_memp_free_pool>
 801e77c:	e000      	b.n	801e780 <memp_free+0x3c>
    return;
 801e77e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801e780:	3708      	adds	r7, #8
 801e782:	46bd      	mov	sp, r7
 801e784:	bd80      	pop	{r7, pc}
 801e786:	bf00      	nop
 801e788:	08028ef0 	.word	0x08028ef0
 801e78c:	08028fe8 	.word	0x08028fe8
 801e790:	08028f6c 	.word	0x08028f6c
 801e794:	0802a480 	.word	0x0802a480

0801e798 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 801e798:	b580      	push	{r7, lr}
 801e79a:	b082      	sub	sp, #8
 801e79c:	af00      	add	r7, sp, #0
 801e79e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 801e7a0:	687b      	ldr	r3, [r7, #4]
 801e7a2:	2b00      	cmp	r3, #0
 801e7a4:	d013      	beq.n	801e7ce <netbuf_delete+0x36>
    if (buf->p != NULL) {
 801e7a6:	687b      	ldr	r3, [r7, #4]
 801e7a8:	681b      	ldr	r3, [r3, #0]
 801e7aa:	2b00      	cmp	r3, #0
 801e7ac:	d00b      	beq.n	801e7c6 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 801e7ae:	687b      	ldr	r3, [r7, #4]
 801e7b0:	681b      	ldr	r3, [r3, #0]
 801e7b2:	4618      	mov	r0, r3
 801e7b4:	f000 fed4 	bl	801f560 <pbuf_free>
      buf->p = buf->ptr = NULL;
 801e7b8:	687b      	ldr	r3, [r7, #4]
 801e7ba:	2200      	movs	r2, #0
 801e7bc:	605a      	str	r2, [r3, #4]
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	685a      	ldr	r2, [r3, #4]
 801e7c2:	687b      	ldr	r3, [r7, #4]
 801e7c4:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 801e7c6:	6879      	ldr	r1, [r7, #4]
 801e7c8:	2003      	movs	r0, #3
 801e7ca:	f7ff ffbb 	bl	801e744 <memp_free>
  }
}
 801e7ce:	bf00      	nop
 801e7d0:	3708      	adds	r7, #8
 801e7d2:	46bd      	mov	sp, r7
 801e7d4:	bd80      	pop	{r7, pc}
	...

0801e7d8 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 801e7d8:	b580      	push	{r7, lr}
 801e7da:	b082      	sub	sp, #8
 801e7dc:	af00      	add	r7, sp, #0
 801e7de:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 801e7e0:	687b      	ldr	r3, [r7, #4]
 801e7e2:	2b00      	cmp	r3, #0
 801e7e4:	d106      	bne.n	801e7f4 <netbuf_free+0x1c>
 801e7e6:	4b0d      	ldr	r3, [pc, #52]	@ (801e81c <netbuf_free+0x44>)
 801e7e8:	2281      	movs	r2, #129	@ 0x81
 801e7ea:	490d      	ldr	r1, [pc, #52]	@ (801e820 <netbuf_free+0x48>)
 801e7ec:	480d      	ldr	r0, [pc, #52]	@ (801e824 <netbuf_free+0x4c>)
 801e7ee:	f005 fa45 	bl	8023c7c <iprintf>
 801e7f2:	e00f      	b.n	801e814 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 801e7f4:	687b      	ldr	r3, [r7, #4]
 801e7f6:	681b      	ldr	r3, [r3, #0]
 801e7f8:	2b00      	cmp	r3, #0
 801e7fa:	d004      	beq.n	801e806 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 801e7fc:	687b      	ldr	r3, [r7, #4]
 801e7fe:	681b      	ldr	r3, [r3, #0]
 801e800:	4618      	mov	r0, r3
 801e802:	f000 fead 	bl	801f560 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 801e806:	687b      	ldr	r3, [r7, #4]
 801e808:	2200      	movs	r2, #0
 801e80a:	605a      	str	r2, [r3, #4]
 801e80c:	687b      	ldr	r3, [r7, #4]
 801e80e:	685a      	ldr	r2, [r3, #4]
 801e810:	687b      	ldr	r3, [r7, #4]
 801e812:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 801e814:	3708      	adds	r7, #8
 801e816:	46bd      	mov	sp, r7
 801e818:	bd80      	pop	{r7, pc}
 801e81a:	bf00      	nop
 801e81c:	08029004 	.word	0x08029004
 801e820:	080290c4 	.word	0x080290c4
 801e824:	08029078 	.word	0x08029078

0801e828 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 801e828:	b580      	push	{r7, lr}
 801e82a:	b084      	sub	sp, #16
 801e82c:	af00      	add	r7, sp, #0
 801e82e:	60f8      	str	r0, [r7, #12]
 801e830:	60b9      	str	r1, [r7, #8]
 801e832:	4613      	mov	r3, r2
 801e834:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 801e836:	68fb      	ldr	r3, [r7, #12]
 801e838:	2b00      	cmp	r3, #0
 801e83a:	d108      	bne.n	801e84e <netbuf_ref+0x26>
 801e83c:	4b1c      	ldr	r3, [pc, #112]	@ (801e8b0 <netbuf_ref+0x88>)
 801e83e:	2299      	movs	r2, #153	@ 0x99
 801e840:	491c      	ldr	r1, [pc, #112]	@ (801e8b4 <netbuf_ref+0x8c>)
 801e842:	481d      	ldr	r0, [pc, #116]	@ (801e8b8 <netbuf_ref+0x90>)
 801e844:	f005 fa1a 	bl	8023c7c <iprintf>
 801e848:	f06f 030f 	mvn.w	r3, #15
 801e84c:	e02b      	b.n	801e8a6 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 801e84e:	68fb      	ldr	r3, [r7, #12]
 801e850:	681b      	ldr	r3, [r3, #0]
 801e852:	2b00      	cmp	r3, #0
 801e854:	d004      	beq.n	801e860 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 801e856:	68fb      	ldr	r3, [r7, #12]
 801e858:	681b      	ldr	r3, [r3, #0]
 801e85a:	4618      	mov	r0, r3
 801e85c:	f000 fe80 	bl	801f560 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 801e860:	2241      	movs	r2, #65	@ 0x41
 801e862:	2100      	movs	r1, #0
 801e864:	2036      	movs	r0, #54	@ 0x36
 801e866:	f000 fb99 	bl	801ef9c <pbuf_alloc>
 801e86a:	4602      	mov	r2, r0
 801e86c:	68fb      	ldr	r3, [r7, #12]
 801e86e:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 801e870:	68fb      	ldr	r3, [r7, #12]
 801e872:	681b      	ldr	r3, [r3, #0]
 801e874:	2b00      	cmp	r3, #0
 801e876:	d105      	bne.n	801e884 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 801e878:	68fb      	ldr	r3, [r7, #12]
 801e87a:	2200      	movs	r2, #0
 801e87c:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 801e87e:	f04f 33ff 	mov.w	r3, #4294967295
 801e882:	e010      	b.n	801e8a6 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 801e884:	68fb      	ldr	r3, [r7, #12]
 801e886:	681b      	ldr	r3, [r3, #0]
 801e888:	68ba      	ldr	r2, [r7, #8]
 801e88a:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 801e88c:	68fb      	ldr	r3, [r7, #12]
 801e88e:	681b      	ldr	r3, [r3, #0]
 801e890:	88fa      	ldrh	r2, [r7, #6]
 801e892:	811a      	strh	r2, [r3, #8]
 801e894:	68fa      	ldr	r2, [r7, #12]
 801e896:	6812      	ldr	r2, [r2, #0]
 801e898:	891b      	ldrh	r3, [r3, #8]
 801e89a:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 801e89c:	68fb      	ldr	r3, [r7, #12]
 801e89e:	681a      	ldr	r2, [r3, #0]
 801e8a0:	68fb      	ldr	r3, [r7, #12]
 801e8a2:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 801e8a4:	2300      	movs	r3, #0
}
 801e8a6:	4618      	mov	r0, r3
 801e8a8:	3710      	adds	r7, #16
 801e8aa:	46bd      	mov	sp, r7
 801e8ac:	bd80      	pop	{r7, pc}
 801e8ae:	bf00      	nop
 801e8b0:	08029004 	.word	0x08029004
 801e8b4:	080290e0 	.word	0x080290e0
 801e8b8:	08029078 	.word	0x08029078

0801e8bc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801e8bc:	b480      	push	{r7}
 801e8be:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801e8c0:	bf00      	nop
 801e8c2:	46bd      	mov	sp, r7
 801e8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8c8:	4770      	bx	lr
	...

0801e8cc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801e8cc:	b580      	push	{r7, lr}
 801e8ce:	b086      	sub	sp, #24
 801e8d0:	af00      	add	r7, sp, #0
 801e8d2:	60f8      	str	r0, [r7, #12]
 801e8d4:	60b9      	str	r1, [r7, #8]
 801e8d6:	607a      	str	r2, [r7, #4]
 801e8d8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801e8da:	68fb      	ldr	r3, [r7, #12]
 801e8dc:	2b00      	cmp	r3, #0
 801e8de:	d108      	bne.n	801e8f2 <netif_add+0x26>
 801e8e0:	4b57      	ldr	r3, [pc, #348]	@ (801ea40 <netif_add+0x174>)
 801e8e2:	f240 1227 	movw	r2, #295	@ 0x127
 801e8e6:	4957      	ldr	r1, [pc, #348]	@ (801ea44 <netif_add+0x178>)
 801e8e8:	4857      	ldr	r0, [pc, #348]	@ (801ea48 <netif_add+0x17c>)
 801e8ea:	f005 f9c7 	bl	8023c7c <iprintf>
 801e8ee:	2300      	movs	r3, #0
 801e8f0:	e0a2      	b.n	801ea38 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801e8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e8f4:	2b00      	cmp	r3, #0
 801e8f6:	d108      	bne.n	801e90a <netif_add+0x3e>
 801e8f8:	4b51      	ldr	r3, [pc, #324]	@ (801ea40 <netif_add+0x174>)
 801e8fa:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801e8fe:	4953      	ldr	r1, [pc, #332]	@ (801ea4c <netif_add+0x180>)
 801e900:	4851      	ldr	r0, [pc, #324]	@ (801ea48 <netif_add+0x17c>)
 801e902:	f005 f9bb 	bl	8023c7c <iprintf>
 801e906:	2300      	movs	r3, #0
 801e908:	e096      	b.n	801ea38 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801e90a:	68bb      	ldr	r3, [r7, #8]
 801e90c:	2b00      	cmp	r3, #0
 801e90e:	d101      	bne.n	801e914 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801e910:	4b4f      	ldr	r3, [pc, #316]	@ (801ea50 <netif_add+0x184>)
 801e912:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801e914:	687b      	ldr	r3, [r7, #4]
 801e916:	2b00      	cmp	r3, #0
 801e918:	d101      	bne.n	801e91e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801e91a:	4b4d      	ldr	r3, [pc, #308]	@ (801ea50 <netif_add+0x184>)
 801e91c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801e91e:	683b      	ldr	r3, [r7, #0]
 801e920:	2b00      	cmp	r3, #0
 801e922:	d101      	bne.n	801e928 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801e924:	4b4a      	ldr	r3, [pc, #296]	@ (801ea50 <netif_add+0x184>)
 801e926:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801e928:	68fb      	ldr	r3, [r7, #12]
 801e92a:	2200      	movs	r2, #0
 801e92c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801e92e:	68fb      	ldr	r3, [r7, #12]
 801e930:	2200      	movs	r2, #0
 801e932:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801e934:	68fb      	ldr	r3, [r7, #12]
 801e936:	2200      	movs	r2, #0
 801e938:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801e93a:	68fb      	ldr	r3, [r7, #12]
 801e93c:	4a45      	ldr	r2, [pc, #276]	@ (801ea54 <netif_add+0x188>)
 801e93e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801e940:	68fb      	ldr	r3, [r7, #12]
 801e942:	2200      	movs	r2, #0
 801e944:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801e946:	68fb      	ldr	r3, [r7, #12]
 801e948:	2200      	movs	r2, #0
 801e94a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801e94e:	68fb      	ldr	r3, [r7, #12]
 801e950:	2200      	movs	r2, #0
 801e952:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801e954:	68fb      	ldr	r3, [r7, #12]
 801e956:	6a3a      	ldr	r2, [r7, #32]
 801e958:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801e95a:	4b3f      	ldr	r3, [pc, #252]	@ (801ea58 <netif_add+0x18c>)
 801e95c:	781a      	ldrb	r2, [r3, #0]
 801e95e:	68fb      	ldr	r3, [r7, #12]
 801e960:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 801e964:	68fb      	ldr	r3, [r7, #12]
 801e966:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801e968:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801e96a:	683b      	ldr	r3, [r7, #0]
 801e96c:	687a      	ldr	r2, [r7, #4]
 801e96e:	68b9      	ldr	r1, [r7, #8]
 801e970:	68f8      	ldr	r0, [r7, #12]
 801e972:	f000 f90f 	bl	801eb94 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801e976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e978:	68f8      	ldr	r0, [r7, #12]
 801e97a:	4798      	blx	r3
 801e97c:	4603      	mov	r3, r0
 801e97e:	2b00      	cmp	r3, #0
 801e980:	d001      	beq.n	801e986 <netif_add+0xba>
    return NULL;
 801e982:	2300      	movs	r3, #0
 801e984:	e058      	b.n	801ea38 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801e986:	68fb      	ldr	r3, [r7, #12]
 801e988:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801e98c:	2bff      	cmp	r3, #255	@ 0xff
 801e98e:	d103      	bne.n	801e998 <netif_add+0xcc>
        netif->num = 0;
 801e990:	68fb      	ldr	r3, [r7, #12]
 801e992:	2200      	movs	r2, #0
 801e994:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 801e998:	2300      	movs	r3, #0
 801e99a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801e99c:	4b2f      	ldr	r3, [pc, #188]	@ (801ea5c <netif_add+0x190>)
 801e99e:	681b      	ldr	r3, [r3, #0]
 801e9a0:	617b      	str	r3, [r7, #20]
 801e9a2:	e02b      	b.n	801e9fc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801e9a4:	697a      	ldr	r2, [r7, #20]
 801e9a6:	68fb      	ldr	r3, [r7, #12]
 801e9a8:	429a      	cmp	r2, r3
 801e9aa:	d106      	bne.n	801e9ba <netif_add+0xee>
 801e9ac:	4b24      	ldr	r3, [pc, #144]	@ (801ea40 <netif_add+0x174>)
 801e9ae:	f240 128b 	movw	r2, #395	@ 0x18b
 801e9b2:	492b      	ldr	r1, [pc, #172]	@ (801ea60 <netif_add+0x194>)
 801e9b4:	4824      	ldr	r0, [pc, #144]	@ (801ea48 <netif_add+0x17c>)
 801e9b6:	f005 f961 	bl	8023c7c <iprintf>
        num_netifs++;
 801e9ba:	693b      	ldr	r3, [r7, #16]
 801e9bc:	3301      	adds	r3, #1
 801e9be:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 801e9c0:	693b      	ldr	r3, [r7, #16]
 801e9c2:	2bff      	cmp	r3, #255	@ 0xff
 801e9c4:	dd06      	ble.n	801e9d4 <netif_add+0x108>
 801e9c6:	4b1e      	ldr	r3, [pc, #120]	@ (801ea40 <netif_add+0x174>)
 801e9c8:	f240 128d 	movw	r2, #397	@ 0x18d
 801e9cc:	4925      	ldr	r1, [pc, #148]	@ (801ea64 <netif_add+0x198>)
 801e9ce:	481e      	ldr	r0, [pc, #120]	@ (801ea48 <netif_add+0x17c>)
 801e9d0:	f005 f954 	bl	8023c7c <iprintf>
        if (netif2->num == netif->num) {
 801e9d4:	697b      	ldr	r3, [r7, #20]
 801e9d6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 801e9da:	68fb      	ldr	r3, [r7, #12]
 801e9dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801e9e0:	429a      	cmp	r2, r3
 801e9e2:	d108      	bne.n	801e9f6 <netif_add+0x12a>
          netif->num++;
 801e9e4:	68fb      	ldr	r3, [r7, #12]
 801e9e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801e9ea:	3301      	adds	r3, #1
 801e9ec:	b2da      	uxtb	r2, r3
 801e9ee:	68fb      	ldr	r3, [r7, #12]
 801e9f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 801e9f4:	e005      	b.n	801ea02 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801e9f6:	697b      	ldr	r3, [r7, #20]
 801e9f8:	681b      	ldr	r3, [r3, #0]
 801e9fa:	617b      	str	r3, [r7, #20]
 801e9fc:	697b      	ldr	r3, [r7, #20]
 801e9fe:	2b00      	cmp	r3, #0
 801ea00:	d1d0      	bne.n	801e9a4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 801ea02:	697b      	ldr	r3, [r7, #20]
 801ea04:	2b00      	cmp	r3, #0
 801ea06:	d1be      	bne.n	801e986 <netif_add+0xba>
  }
  if (netif->num == 254) {
 801ea08:	68fb      	ldr	r3, [r7, #12]
 801ea0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ea0e:	2bfe      	cmp	r3, #254	@ 0xfe
 801ea10:	d103      	bne.n	801ea1a <netif_add+0x14e>
    netif_num = 0;
 801ea12:	4b11      	ldr	r3, [pc, #68]	@ (801ea58 <netif_add+0x18c>)
 801ea14:	2200      	movs	r2, #0
 801ea16:	701a      	strb	r2, [r3, #0]
 801ea18:	e006      	b.n	801ea28 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801ea1a:	68fb      	ldr	r3, [r7, #12]
 801ea1c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ea20:	3301      	adds	r3, #1
 801ea22:	b2da      	uxtb	r2, r3
 801ea24:	4b0c      	ldr	r3, [pc, #48]	@ (801ea58 <netif_add+0x18c>)
 801ea26:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801ea28:	4b0c      	ldr	r3, [pc, #48]	@ (801ea5c <netif_add+0x190>)
 801ea2a:	681a      	ldr	r2, [r3, #0]
 801ea2c:	68fb      	ldr	r3, [r7, #12]
 801ea2e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801ea30:	4a0a      	ldr	r2, [pc, #40]	@ (801ea5c <netif_add+0x190>)
 801ea32:	68fb      	ldr	r3, [r7, #12]
 801ea34:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801ea36:	68fb      	ldr	r3, [r7, #12]
}
 801ea38:	4618      	mov	r0, r3
 801ea3a:	3718      	adds	r7, #24
 801ea3c:	46bd      	mov	sp, r7
 801ea3e:	bd80      	pop	{r7, pc}
 801ea40:	080291c0 	.word	0x080291c0
 801ea44:	08029278 	.word	0x08029278
 801ea48:	08029234 	.word	0x08029234
 801ea4c:	08029294 	.word	0x08029294
 801ea50:	0802a404 	.word	0x0802a404
 801ea54:	0801ee6f 	.word	0x0801ee6f
 801ea58:	2401d03c 	.word	0x2401d03c
 801ea5c:	2401d034 	.word	0x2401d034
 801ea60:	080292b8 	.word	0x080292b8
 801ea64:	080292cc 	.word	0x080292cc

0801ea68 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801ea68:	b580      	push	{r7, lr}
 801ea6a:	b082      	sub	sp, #8
 801ea6c:	af00      	add	r7, sp, #0
 801ea6e:	6078      	str	r0, [r7, #4]
 801ea70:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801ea72:	6839      	ldr	r1, [r7, #0]
 801ea74:	6878      	ldr	r0, [r7, #4]
 801ea76:	f003 f9c9 	bl	8021e0c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 801ea7a:	bf00      	nop
 801ea7c:	3708      	adds	r7, #8
 801ea7e:	46bd      	mov	sp, r7
 801ea80:	bd80      	pop	{r7, pc}
	...

0801ea84 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801ea84:	b580      	push	{r7, lr}
 801ea86:	b086      	sub	sp, #24
 801ea88:	af00      	add	r7, sp, #0
 801ea8a:	60f8      	str	r0, [r7, #12]
 801ea8c:	60b9      	str	r1, [r7, #8]
 801ea8e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801ea90:	68bb      	ldr	r3, [r7, #8]
 801ea92:	2b00      	cmp	r3, #0
 801ea94:	d106      	bne.n	801eaa4 <netif_do_set_ipaddr+0x20>
 801ea96:	4b1d      	ldr	r3, [pc, #116]	@ (801eb0c <netif_do_set_ipaddr+0x88>)
 801ea98:	f240 12cb 	movw	r2, #459	@ 0x1cb
 801ea9c:	491c      	ldr	r1, [pc, #112]	@ (801eb10 <netif_do_set_ipaddr+0x8c>)
 801ea9e:	481d      	ldr	r0, [pc, #116]	@ (801eb14 <netif_do_set_ipaddr+0x90>)
 801eaa0:	f005 f8ec 	bl	8023c7c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801eaa4:	687b      	ldr	r3, [r7, #4]
 801eaa6:	2b00      	cmp	r3, #0
 801eaa8:	d106      	bne.n	801eab8 <netif_do_set_ipaddr+0x34>
 801eaaa:	4b18      	ldr	r3, [pc, #96]	@ (801eb0c <netif_do_set_ipaddr+0x88>)
 801eaac:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 801eab0:	4917      	ldr	r1, [pc, #92]	@ (801eb10 <netif_do_set_ipaddr+0x8c>)
 801eab2:	4818      	ldr	r0, [pc, #96]	@ (801eb14 <netif_do_set_ipaddr+0x90>)
 801eab4:	f005 f8e2 	bl	8023c7c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801eab8:	68bb      	ldr	r3, [r7, #8]
 801eaba:	681a      	ldr	r2, [r3, #0]
 801eabc:	68fb      	ldr	r3, [r7, #12]
 801eabe:	3304      	adds	r3, #4
 801eac0:	681b      	ldr	r3, [r3, #0]
 801eac2:	429a      	cmp	r2, r3
 801eac4:	d01c      	beq.n	801eb00 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801eac6:	68bb      	ldr	r3, [r7, #8]
 801eac8:	681b      	ldr	r3, [r3, #0]
 801eaca:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801eacc:	68fb      	ldr	r3, [r7, #12]
 801eace:	3304      	adds	r3, #4
 801ead0:	681a      	ldr	r2, [r3, #0]
 801ead2:	687b      	ldr	r3, [r7, #4]
 801ead4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801ead6:	f107 0314 	add.w	r3, r7, #20
 801eada:	4619      	mov	r1, r3
 801eadc:	6878      	ldr	r0, [r7, #4]
 801eade:	f7ff ffc3 	bl	801ea68 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801eae2:	68bb      	ldr	r3, [r7, #8]
 801eae4:	2b00      	cmp	r3, #0
 801eae6:	d002      	beq.n	801eaee <netif_do_set_ipaddr+0x6a>
 801eae8:	68bb      	ldr	r3, [r7, #8]
 801eaea:	681b      	ldr	r3, [r3, #0]
 801eaec:	e000      	b.n	801eaf0 <netif_do_set_ipaddr+0x6c>
 801eaee:	2300      	movs	r3, #0
 801eaf0:	68fa      	ldr	r2, [r7, #12]
 801eaf2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801eaf4:	2101      	movs	r1, #1
 801eaf6:	68f8      	ldr	r0, [r7, #12]
 801eaf8:	f000 f8d2 	bl	801eca0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801eafc:	2301      	movs	r3, #1
 801eafe:	e000      	b.n	801eb02 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 801eb00:	2300      	movs	r3, #0
}
 801eb02:	4618      	mov	r0, r3
 801eb04:	3718      	adds	r7, #24
 801eb06:	46bd      	mov	sp, r7
 801eb08:	bd80      	pop	{r7, pc}
 801eb0a:	bf00      	nop
 801eb0c:	080291c0 	.word	0x080291c0
 801eb10:	080292fc 	.word	0x080292fc
 801eb14:	08029234 	.word	0x08029234

0801eb18 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 801eb18:	b480      	push	{r7}
 801eb1a:	b085      	sub	sp, #20
 801eb1c:	af00      	add	r7, sp, #0
 801eb1e:	60f8      	str	r0, [r7, #12]
 801eb20:	60b9      	str	r1, [r7, #8]
 801eb22:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801eb24:	68bb      	ldr	r3, [r7, #8]
 801eb26:	681a      	ldr	r2, [r3, #0]
 801eb28:	68fb      	ldr	r3, [r7, #12]
 801eb2a:	3308      	adds	r3, #8
 801eb2c:	681b      	ldr	r3, [r3, #0]
 801eb2e:	429a      	cmp	r2, r3
 801eb30:	d00a      	beq.n	801eb48 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801eb32:	68bb      	ldr	r3, [r7, #8]
 801eb34:	2b00      	cmp	r3, #0
 801eb36:	d002      	beq.n	801eb3e <netif_do_set_netmask+0x26>
 801eb38:	68bb      	ldr	r3, [r7, #8]
 801eb3a:	681b      	ldr	r3, [r3, #0]
 801eb3c:	e000      	b.n	801eb40 <netif_do_set_netmask+0x28>
 801eb3e:	2300      	movs	r3, #0
 801eb40:	68fa      	ldr	r2, [r7, #12]
 801eb42:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801eb44:	2301      	movs	r3, #1
 801eb46:	e000      	b.n	801eb4a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 801eb48:	2300      	movs	r3, #0
}
 801eb4a:	4618      	mov	r0, r3
 801eb4c:	3714      	adds	r7, #20
 801eb4e:	46bd      	mov	sp, r7
 801eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb54:	4770      	bx	lr

0801eb56 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801eb56:	b480      	push	{r7}
 801eb58:	b085      	sub	sp, #20
 801eb5a:	af00      	add	r7, sp, #0
 801eb5c:	60f8      	str	r0, [r7, #12]
 801eb5e:	60b9      	str	r1, [r7, #8]
 801eb60:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801eb62:	68bb      	ldr	r3, [r7, #8]
 801eb64:	681a      	ldr	r2, [r3, #0]
 801eb66:	68fb      	ldr	r3, [r7, #12]
 801eb68:	330c      	adds	r3, #12
 801eb6a:	681b      	ldr	r3, [r3, #0]
 801eb6c:	429a      	cmp	r2, r3
 801eb6e:	d00a      	beq.n	801eb86 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801eb70:	68bb      	ldr	r3, [r7, #8]
 801eb72:	2b00      	cmp	r3, #0
 801eb74:	d002      	beq.n	801eb7c <netif_do_set_gw+0x26>
 801eb76:	68bb      	ldr	r3, [r7, #8]
 801eb78:	681b      	ldr	r3, [r3, #0]
 801eb7a:	e000      	b.n	801eb7e <netif_do_set_gw+0x28>
 801eb7c:	2300      	movs	r3, #0
 801eb7e:	68fa      	ldr	r2, [r7, #12]
 801eb80:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801eb82:	2301      	movs	r3, #1
 801eb84:	e000      	b.n	801eb88 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801eb86:	2300      	movs	r3, #0
}
 801eb88:	4618      	mov	r0, r3
 801eb8a:	3714      	adds	r7, #20
 801eb8c:	46bd      	mov	sp, r7
 801eb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb92:	4770      	bx	lr

0801eb94 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801eb94:	b580      	push	{r7, lr}
 801eb96:	b088      	sub	sp, #32
 801eb98:	af00      	add	r7, sp, #0
 801eb9a:	60f8      	str	r0, [r7, #12]
 801eb9c:	60b9      	str	r1, [r7, #8]
 801eb9e:	607a      	str	r2, [r7, #4]
 801eba0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801eba2:	2300      	movs	r3, #0
 801eba4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801eba6:	2300      	movs	r3, #0
 801eba8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801ebaa:	68bb      	ldr	r3, [r7, #8]
 801ebac:	2b00      	cmp	r3, #0
 801ebae:	d101      	bne.n	801ebb4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801ebb0:	4b1c      	ldr	r3, [pc, #112]	@ (801ec24 <netif_set_addr+0x90>)
 801ebb2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801ebb4:	687b      	ldr	r3, [r7, #4]
 801ebb6:	2b00      	cmp	r3, #0
 801ebb8:	d101      	bne.n	801ebbe <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801ebba:	4b1a      	ldr	r3, [pc, #104]	@ (801ec24 <netif_set_addr+0x90>)
 801ebbc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801ebbe:	683b      	ldr	r3, [r7, #0]
 801ebc0:	2b00      	cmp	r3, #0
 801ebc2:	d101      	bne.n	801ebc8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 801ebc4:	4b17      	ldr	r3, [pc, #92]	@ (801ec24 <netif_set_addr+0x90>)
 801ebc6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 801ebc8:	68bb      	ldr	r3, [r7, #8]
 801ebca:	2b00      	cmp	r3, #0
 801ebcc:	d003      	beq.n	801ebd6 <netif_set_addr+0x42>
 801ebce:	68bb      	ldr	r3, [r7, #8]
 801ebd0:	681b      	ldr	r3, [r3, #0]
 801ebd2:	2b00      	cmp	r3, #0
 801ebd4:	d101      	bne.n	801ebda <netif_set_addr+0x46>
 801ebd6:	2301      	movs	r3, #1
 801ebd8:	e000      	b.n	801ebdc <netif_set_addr+0x48>
 801ebda:	2300      	movs	r3, #0
 801ebdc:	617b      	str	r3, [r7, #20]
  if (remove) {
 801ebde:	697b      	ldr	r3, [r7, #20]
 801ebe0:	2b00      	cmp	r3, #0
 801ebe2:	d006      	beq.n	801ebf2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801ebe4:	f107 0310 	add.w	r3, r7, #16
 801ebe8:	461a      	mov	r2, r3
 801ebea:	68b9      	ldr	r1, [r7, #8]
 801ebec:	68f8      	ldr	r0, [r7, #12]
 801ebee:	f7ff ff49 	bl	801ea84 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801ebf2:	69fa      	ldr	r2, [r7, #28]
 801ebf4:	6879      	ldr	r1, [r7, #4]
 801ebf6:	68f8      	ldr	r0, [r7, #12]
 801ebf8:	f7ff ff8e 	bl	801eb18 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801ebfc:	69ba      	ldr	r2, [r7, #24]
 801ebfe:	6839      	ldr	r1, [r7, #0]
 801ec00:	68f8      	ldr	r0, [r7, #12]
 801ec02:	f7ff ffa8 	bl	801eb56 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801ec06:	697b      	ldr	r3, [r7, #20]
 801ec08:	2b00      	cmp	r3, #0
 801ec0a:	d106      	bne.n	801ec1a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801ec0c:	f107 0310 	add.w	r3, r7, #16
 801ec10:	461a      	mov	r2, r3
 801ec12:	68b9      	ldr	r1, [r7, #8]
 801ec14:	68f8      	ldr	r0, [r7, #12]
 801ec16:	f7ff ff35 	bl	801ea84 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801ec1a:	bf00      	nop
 801ec1c:	3720      	adds	r7, #32
 801ec1e:	46bd      	mov	sp, r7
 801ec20:	bd80      	pop	{r7, pc}
 801ec22:	bf00      	nop
 801ec24:	0802a404 	.word	0x0802a404

0801ec28 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801ec28:	b480      	push	{r7}
 801ec2a:	b083      	sub	sp, #12
 801ec2c:	af00      	add	r7, sp, #0
 801ec2e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801ec30:	4a04      	ldr	r2, [pc, #16]	@ (801ec44 <netif_set_default+0x1c>)
 801ec32:	687b      	ldr	r3, [r7, #4]
 801ec34:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801ec36:	bf00      	nop
 801ec38:	370c      	adds	r7, #12
 801ec3a:	46bd      	mov	sp, r7
 801ec3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ec40:	4770      	bx	lr
 801ec42:	bf00      	nop
 801ec44:	2401d038 	.word	0x2401d038

0801ec48 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801ec48:	b580      	push	{r7, lr}
 801ec4a:	b082      	sub	sp, #8
 801ec4c:	af00      	add	r7, sp, #0
 801ec4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801ec50:	687b      	ldr	r3, [r7, #4]
 801ec52:	2b00      	cmp	r3, #0
 801ec54:	d107      	bne.n	801ec66 <netif_set_up+0x1e>
 801ec56:	4b0f      	ldr	r3, [pc, #60]	@ (801ec94 <netif_set_up+0x4c>)
 801ec58:	f44f 7254 	mov.w	r2, #848	@ 0x350
 801ec5c:	490e      	ldr	r1, [pc, #56]	@ (801ec98 <netif_set_up+0x50>)
 801ec5e:	480f      	ldr	r0, [pc, #60]	@ (801ec9c <netif_set_up+0x54>)
 801ec60:	f005 f80c 	bl	8023c7c <iprintf>
 801ec64:	e013      	b.n	801ec8e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801ec66:	687b      	ldr	r3, [r7, #4]
 801ec68:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ec6c:	f003 0301 	and.w	r3, r3, #1
 801ec70:	2b00      	cmp	r3, #0
 801ec72:	d10c      	bne.n	801ec8e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801ec74:	687b      	ldr	r3, [r7, #4]
 801ec76:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ec7a:	f043 0301 	orr.w	r3, r3, #1
 801ec7e:	b2da      	uxtb	r2, r3
 801ec80:	687b      	ldr	r3, [r7, #4]
 801ec82:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801ec86:	2103      	movs	r1, #3
 801ec88:	6878      	ldr	r0, [r7, #4]
 801ec8a:	f000 f809 	bl	801eca0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801ec8e:	3708      	adds	r7, #8
 801ec90:	46bd      	mov	sp, r7
 801ec92:	bd80      	pop	{r7, pc}
 801ec94:	080291c0 	.word	0x080291c0
 801ec98:	0802936c 	.word	0x0802936c
 801ec9c:	08029234 	.word	0x08029234

0801eca0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801eca0:	b580      	push	{r7, lr}
 801eca2:	b082      	sub	sp, #8
 801eca4:	af00      	add	r7, sp, #0
 801eca6:	6078      	str	r0, [r7, #4]
 801eca8:	460b      	mov	r3, r1
 801ecaa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801ecac:	687b      	ldr	r3, [r7, #4]
 801ecae:	2b00      	cmp	r3, #0
 801ecb0:	d106      	bne.n	801ecc0 <netif_issue_reports+0x20>
 801ecb2:	4b18      	ldr	r3, [pc, #96]	@ (801ed14 <netif_issue_reports+0x74>)
 801ecb4:	f240 326d 	movw	r2, #877	@ 0x36d
 801ecb8:	4917      	ldr	r1, [pc, #92]	@ (801ed18 <netif_issue_reports+0x78>)
 801ecba:	4818      	ldr	r0, [pc, #96]	@ (801ed1c <netif_issue_reports+0x7c>)
 801ecbc:	f004 ffde 	bl	8023c7c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801ecc0:	687b      	ldr	r3, [r7, #4]
 801ecc2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ecc6:	f003 0304 	and.w	r3, r3, #4
 801ecca:	2b00      	cmp	r3, #0
 801eccc:	d01e      	beq.n	801ed0c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801ecce:	687b      	ldr	r3, [r7, #4]
 801ecd0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ecd4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801ecd8:	2b00      	cmp	r3, #0
 801ecda:	d017      	beq.n	801ed0c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801ecdc:	78fb      	ldrb	r3, [r7, #3]
 801ecde:	f003 0301 	and.w	r3, r3, #1
 801ece2:	2b00      	cmp	r3, #0
 801ece4:	d013      	beq.n	801ed0e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ece6:	687b      	ldr	r3, [r7, #4]
 801ece8:	3304      	adds	r3, #4
 801ecea:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801ecec:	2b00      	cmp	r3, #0
 801ecee:	d00e      	beq.n	801ed0e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801ecf0:	687b      	ldr	r3, [r7, #4]
 801ecf2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ecf6:	f003 0308 	and.w	r3, r3, #8
 801ecfa:	2b00      	cmp	r3, #0
 801ecfc:	d007      	beq.n	801ed0e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801ecfe:	687b      	ldr	r3, [r7, #4]
 801ed00:	3304      	adds	r3, #4
 801ed02:	4619      	mov	r1, r3
 801ed04:	6878      	ldr	r0, [r7, #4]
 801ed06:	f7fd fa61 	bl	801c1cc <etharp_request>
 801ed0a:	e000      	b.n	801ed0e <netif_issue_reports+0x6e>
    return;
 801ed0c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801ed0e:	3708      	adds	r7, #8
 801ed10:	46bd      	mov	sp, r7
 801ed12:	bd80      	pop	{r7, pc}
 801ed14:	080291c0 	.word	0x080291c0
 801ed18:	08029388 	.word	0x08029388
 801ed1c:	08029234 	.word	0x08029234

0801ed20 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801ed20:	b580      	push	{r7, lr}
 801ed22:	b082      	sub	sp, #8
 801ed24:	af00      	add	r7, sp, #0
 801ed26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801ed28:	687b      	ldr	r3, [r7, #4]
 801ed2a:	2b00      	cmp	r3, #0
 801ed2c:	d107      	bne.n	801ed3e <netif_set_down+0x1e>
 801ed2e:	4b12      	ldr	r3, [pc, #72]	@ (801ed78 <netif_set_down+0x58>)
 801ed30:	f240 329b 	movw	r2, #923	@ 0x39b
 801ed34:	4911      	ldr	r1, [pc, #68]	@ (801ed7c <netif_set_down+0x5c>)
 801ed36:	4812      	ldr	r0, [pc, #72]	@ (801ed80 <netif_set_down+0x60>)
 801ed38:	f004 ffa0 	bl	8023c7c <iprintf>
 801ed3c:	e019      	b.n	801ed72 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801ed3e:	687b      	ldr	r3, [r7, #4]
 801ed40:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ed44:	f003 0301 	and.w	r3, r3, #1
 801ed48:	2b00      	cmp	r3, #0
 801ed4a:	d012      	beq.n	801ed72 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801ed4c:	687b      	ldr	r3, [r7, #4]
 801ed4e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ed52:	f023 0301 	bic.w	r3, r3, #1
 801ed56:	b2da      	uxtb	r2, r3
 801ed58:	687b      	ldr	r3, [r7, #4]
 801ed5a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801ed5e:	687b      	ldr	r3, [r7, #4]
 801ed60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ed64:	f003 0308 	and.w	r3, r3, #8
 801ed68:	2b00      	cmp	r3, #0
 801ed6a:	d002      	beq.n	801ed72 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 801ed6c:	6878      	ldr	r0, [r7, #4]
 801ed6e:	f7fc fdeb 	bl	801b948 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801ed72:	3708      	adds	r7, #8
 801ed74:	46bd      	mov	sp, r7
 801ed76:	bd80      	pop	{r7, pc}
 801ed78:	080291c0 	.word	0x080291c0
 801ed7c:	080293ac 	.word	0x080293ac
 801ed80:	08029234 	.word	0x08029234

0801ed84 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 801ed84:	b580      	push	{r7, lr}
 801ed86:	b082      	sub	sp, #8
 801ed88:	af00      	add	r7, sp, #0
 801ed8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801ed8c:	687b      	ldr	r3, [r7, #4]
 801ed8e:	2b00      	cmp	r3, #0
 801ed90:	d107      	bne.n	801eda2 <netif_set_link_up+0x1e>
 801ed92:	4b13      	ldr	r3, [pc, #76]	@ (801ede0 <netif_set_link_up+0x5c>)
 801ed94:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 801ed98:	4912      	ldr	r1, [pc, #72]	@ (801ede4 <netif_set_link_up+0x60>)
 801ed9a:	4813      	ldr	r0, [pc, #76]	@ (801ede8 <netif_set_link_up+0x64>)
 801ed9c:	f004 ff6e 	bl	8023c7c <iprintf>
 801eda0:	e01b      	b.n	801edda <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801eda2:	687b      	ldr	r3, [r7, #4]
 801eda4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801eda8:	f003 0304 	and.w	r3, r3, #4
 801edac:	2b00      	cmp	r3, #0
 801edae:	d114      	bne.n	801edda <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801edb0:	687b      	ldr	r3, [r7, #4]
 801edb2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801edb6:	f043 0304 	orr.w	r3, r3, #4
 801edba:	b2da      	uxtb	r2, r3
 801edbc:	687b      	ldr	r3, [r7, #4]
 801edbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801edc2:	2103      	movs	r1, #3
 801edc4:	6878      	ldr	r0, [r7, #4]
 801edc6:	f7ff ff6b 	bl	801eca0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801edca:	687b      	ldr	r3, [r7, #4]
 801edcc:	69db      	ldr	r3, [r3, #28]
 801edce:	2b00      	cmp	r3, #0
 801edd0:	d003      	beq.n	801edda <netif_set_link_up+0x56>
 801edd2:	687b      	ldr	r3, [r7, #4]
 801edd4:	69db      	ldr	r3, [r3, #28]
 801edd6:	6878      	ldr	r0, [r7, #4]
 801edd8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801edda:	3708      	adds	r7, #8
 801eddc:	46bd      	mov	sp, r7
 801edde:	bd80      	pop	{r7, pc}
 801ede0:	080291c0 	.word	0x080291c0
 801ede4:	080293cc 	.word	0x080293cc
 801ede8:	08029234 	.word	0x08029234

0801edec <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 801edec:	b580      	push	{r7, lr}
 801edee:	b082      	sub	sp, #8
 801edf0:	af00      	add	r7, sp, #0
 801edf2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801edf4:	687b      	ldr	r3, [r7, #4]
 801edf6:	2b00      	cmp	r3, #0
 801edf8:	d107      	bne.n	801ee0a <netif_set_link_down+0x1e>
 801edfa:	4b11      	ldr	r3, [pc, #68]	@ (801ee40 <netif_set_link_down+0x54>)
 801edfc:	f240 4206 	movw	r2, #1030	@ 0x406
 801ee00:	4910      	ldr	r1, [pc, #64]	@ (801ee44 <netif_set_link_down+0x58>)
 801ee02:	4811      	ldr	r0, [pc, #68]	@ (801ee48 <netif_set_link_down+0x5c>)
 801ee04:	f004 ff3a 	bl	8023c7c <iprintf>
 801ee08:	e017      	b.n	801ee3a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801ee0a:	687b      	ldr	r3, [r7, #4]
 801ee0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ee10:	f003 0304 	and.w	r3, r3, #4
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d010      	beq.n	801ee3a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801ee18:	687b      	ldr	r3, [r7, #4]
 801ee1a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ee1e:	f023 0304 	bic.w	r3, r3, #4
 801ee22:	b2da      	uxtb	r2, r3
 801ee24:	687b      	ldr	r3, [r7, #4]
 801ee26:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 801ee2a:	687b      	ldr	r3, [r7, #4]
 801ee2c:	69db      	ldr	r3, [r3, #28]
 801ee2e:	2b00      	cmp	r3, #0
 801ee30:	d003      	beq.n	801ee3a <netif_set_link_down+0x4e>
 801ee32:	687b      	ldr	r3, [r7, #4]
 801ee34:	69db      	ldr	r3, [r3, #28]
 801ee36:	6878      	ldr	r0, [r7, #4]
 801ee38:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801ee3a:	3708      	adds	r7, #8
 801ee3c:	46bd      	mov	sp, r7
 801ee3e:	bd80      	pop	{r7, pc}
 801ee40:	080291c0 	.word	0x080291c0
 801ee44:	080293f0 	.word	0x080293f0
 801ee48:	08029234 	.word	0x08029234

0801ee4c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801ee4c:	b480      	push	{r7}
 801ee4e:	b083      	sub	sp, #12
 801ee50:	af00      	add	r7, sp, #0
 801ee52:	6078      	str	r0, [r7, #4]
 801ee54:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801ee56:	687b      	ldr	r3, [r7, #4]
 801ee58:	2b00      	cmp	r3, #0
 801ee5a:	d002      	beq.n	801ee62 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801ee5c:	687b      	ldr	r3, [r7, #4]
 801ee5e:	683a      	ldr	r2, [r7, #0]
 801ee60:	61da      	str	r2, [r3, #28]
  }
}
 801ee62:	bf00      	nop
 801ee64:	370c      	adds	r7, #12
 801ee66:	46bd      	mov	sp, r7
 801ee68:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ee6c:	4770      	bx	lr

0801ee6e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801ee6e:	b480      	push	{r7}
 801ee70:	b085      	sub	sp, #20
 801ee72:	af00      	add	r7, sp, #0
 801ee74:	60f8      	str	r0, [r7, #12]
 801ee76:	60b9      	str	r1, [r7, #8]
 801ee78:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801ee7a:	f06f 030b 	mvn.w	r3, #11
}
 801ee7e:	4618      	mov	r0, r3
 801ee80:	3714      	adds	r7, #20
 801ee82:	46bd      	mov	sp, r7
 801ee84:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ee88:	4770      	bx	lr
	...

0801ee8c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 801ee8c:	b480      	push	{r7}
 801ee8e:	b085      	sub	sp, #20
 801ee90:	af00      	add	r7, sp, #0
 801ee92:	4603      	mov	r3, r0
 801ee94:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801ee96:	79fb      	ldrb	r3, [r7, #7]
 801ee98:	2b00      	cmp	r3, #0
 801ee9a:	d013      	beq.n	801eec4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 801ee9c:	4b0d      	ldr	r3, [pc, #52]	@ (801eed4 <netif_get_by_index+0x48>)
 801ee9e:	681b      	ldr	r3, [r3, #0]
 801eea0:	60fb      	str	r3, [r7, #12]
 801eea2:	e00c      	b.n	801eebe <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801eea4:	68fb      	ldr	r3, [r7, #12]
 801eea6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801eeaa:	3301      	adds	r3, #1
 801eeac:	b2db      	uxtb	r3, r3
 801eeae:	79fa      	ldrb	r2, [r7, #7]
 801eeb0:	429a      	cmp	r2, r3
 801eeb2:	d101      	bne.n	801eeb8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801eeb4:	68fb      	ldr	r3, [r7, #12]
 801eeb6:	e006      	b.n	801eec6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 801eeb8:	68fb      	ldr	r3, [r7, #12]
 801eeba:	681b      	ldr	r3, [r3, #0]
 801eebc:	60fb      	str	r3, [r7, #12]
 801eebe:	68fb      	ldr	r3, [r7, #12]
 801eec0:	2b00      	cmp	r3, #0
 801eec2:	d1ef      	bne.n	801eea4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801eec4:	2300      	movs	r3, #0
}
 801eec6:	4618      	mov	r0, r3
 801eec8:	3714      	adds	r7, #20
 801eeca:	46bd      	mov	sp, r7
 801eecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eed0:	4770      	bx	lr
 801eed2:	bf00      	nop
 801eed4:	2401d034 	.word	0x2401d034

0801eed8 <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 801eed8:	b580      	push	{r7, lr}
 801eeda:	b084      	sub	sp, #16
 801eedc:	af00      	add	r7, sp, #0
 801eede:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 801eee0:	687b      	ldr	r3, [r7, #4]
 801eee2:	2b00      	cmp	r3, #0
 801eee4:	d101      	bne.n	801eeea <netif_find+0x12>
    return NULL;
 801eee6:	2300      	movs	r3, #0
 801eee8:	e028      	b.n	801ef3c <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 801eeea:	687b      	ldr	r3, [r7, #4]
 801eeec:	3302      	adds	r3, #2
 801eeee:	4618      	mov	r0, r3
 801eef0:	f002 ffbc 	bl	8021e6c <atoi>
 801eef4:	4603      	mov	r3, r0
 801eef6:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 801eef8:	4b12      	ldr	r3, [pc, #72]	@ (801ef44 <netif_find+0x6c>)
 801eefa:	681b      	ldr	r3, [r3, #0]
 801eefc:	60fb      	str	r3, [r7, #12]
 801eefe:	e019      	b.n	801ef34 <netif_find+0x5c>
    if (num == netif->num &&
 801ef00:	68fb      	ldr	r3, [r7, #12]
 801ef02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ef06:	7afa      	ldrb	r2, [r7, #11]
 801ef08:	429a      	cmp	r2, r3
 801ef0a:	d110      	bne.n	801ef2e <netif_find+0x56>
        name[0] == netif->name[0] &&
 801ef0c:	687b      	ldr	r3, [r7, #4]
 801ef0e:	781a      	ldrb	r2, [r3, #0]
 801ef10:	68fb      	ldr	r3, [r7, #12]
 801ef12:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    if (num == netif->num &&
 801ef16:	429a      	cmp	r2, r3
 801ef18:	d109      	bne.n	801ef2e <netif_find+0x56>
        name[1] == netif->name[1]) {
 801ef1a:	687b      	ldr	r3, [r7, #4]
 801ef1c:	3301      	adds	r3, #1
 801ef1e:	781a      	ldrb	r2, [r3, #0]
 801ef20:	68fb      	ldr	r3, [r7, #12]
 801ef22:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
        name[0] == netif->name[0] &&
 801ef26:	429a      	cmp	r2, r3
 801ef28:	d101      	bne.n	801ef2e <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 801ef2a:	68fb      	ldr	r3, [r7, #12]
 801ef2c:	e006      	b.n	801ef3c <netif_find+0x64>
  NETIF_FOREACH(netif) {
 801ef2e:	68fb      	ldr	r3, [r7, #12]
 801ef30:	681b      	ldr	r3, [r3, #0]
 801ef32:	60fb      	str	r3, [r7, #12]
 801ef34:	68fb      	ldr	r3, [r7, #12]
 801ef36:	2b00      	cmp	r3, #0
 801ef38:	d1e2      	bne.n	801ef00 <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 801ef3a:	2300      	movs	r3, #0
}
 801ef3c:	4618      	mov	r0, r3
 801ef3e:	3710      	adds	r7, #16
 801ef40:	46bd      	mov	sp, r7
 801ef42:	bd80      	pop	{r7, pc}
 801ef44:	2401d034 	.word	0x2401d034

0801ef48 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 801ef48:	b480      	push	{r7}
 801ef4a:	b085      	sub	sp, #20
 801ef4c:	af00      	add	r7, sp, #0
 801ef4e:	60f8      	str	r0, [r7, #12]
 801ef50:	60b9      	str	r1, [r7, #8]
 801ef52:	4611      	mov	r1, r2
 801ef54:	461a      	mov	r2, r3
 801ef56:	460b      	mov	r3, r1
 801ef58:	80fb      	strh	r3, [r7, #6]
 801ef5a:	4613      	mov	r3, r2
 801ef5c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801ef5e:	68fb      	ldr	r3, [r7, #12]
 801ef60:	2200      	movs	r2, #0
 801ef62:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801ef64:	68fb      	ldr	r3, [r7, #12]
 801ef66:	68ba      	ldr	r2, [r7, #8]
 801ef68:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801ef6a:	68fb      	ldr	r3, [r7, #12]
 801ef6c:	88fa      	ldrh	r2, [r7, #6]
 801ef6e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 801ef70:	68fb      	ldr	r3, [r7, #12]
 801ef72:	88ba      	ldrh	r2, [r7, #4]
 801ef74:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801ef76:	8b3b      	ldrh	r3, [r7, #24]
 801ef78:	b2da      	uxtb	r2, r3
 801ef7a:	68fb      	ldr	r3, [r7, #12]
 801ef7c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801ef7e:	68fb      	ldr	r3, [r7, #12]
 801ef80:	7f3a      	ldrb	r2, [r7, #28]
 801ef82:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801ef84:	68fb      	ldr	r3, [r7, #12]
 801ef86:	2201      	movs	r2, #1
 801ef88:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801ef8a:	68fb      	ldr	r3, [r7, #12]
 801ef8c:	2200      	movs	r2, #0
 801ef8e:	73da      	strb	r2, [r3, #15]
}
 801ef90:	bf00      	nop
 801ef92:	3714      	adds	r7, #20
 801ef94:	46bd      	mov	sp, r7
 801ef96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ef9a:	4770      	bx	lr

0801ef9c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801ef9c:	b580      	push	{r7, lr}
 801ef9e:	b08c      	sub	sp, #48	@ 0x30
 801efa0:	af02      	add	r7, sp, #8
 801efa2:	4603      	mov	r3, r0
 801efa4:	71fb      	strb	r3, [r7, #7]
 801efa6:	460b      	mov	r3, r1
 801efa8:	80bb      	strh	r3, [r7, #4]
 801efaa:	4613      	mov	r3, r2
 801efac:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801efae:	79fb      	ldrb	r3, [r7, #7]
 801efb0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801efb2:	887b      	ldrh	r3, [r7, #2]
 801efb4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801efb8:	d07d      	beq.n	801f0b6 <pbuf_alloc+0x11a>
 801efba:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801efbe:	f300 80c6 	bgt.w	801f14e <pbuf_alloc+0x1b2>
 801efc2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801efc6:	d010      	beq.n	801efea <pbuf_alloc+0x4e>
 801efc8:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801efcc:	f300 80bf 	bgt.w	801f14e <pbuf_alloc+0x1b2>
 801efd0:	2b01      	cmp	r3, #1
 801efd2:	d002      	beq.n	801efda <pbuf_alloc+0x3e>
 801efd4:	2b41      	cmp	r3, #65	@ 0x41
 801efd6:	f040 80ba 	bne.w	801f14e <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801efda:	887a      	ldrh	r2, [r7, #2]
 801efdc:	88bb      	ldrh	r3, [r7, #4]
 801efde:	4619      	mov	r1, r3
 801efe0:	2000      	movs	r0, #0
 801efe2:	f000 f8cf 	bl	801f184 <pbuf_alloc_reference>
 801efe6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 801efe8:	e0bb      	b.n	801f162 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801efea:	2300      	movs	r3, #0
 801efec:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 801efee:	2300      	movs	r3, #0
 801eff0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801eff2:	88bb      	ldrh	r3, [r7, #4]
 801eff4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801eff6:	2009      	movs	r0, #9
 801eff8:	f7ff fb2e 	bl	801e658 <memp_malloc>
 801effc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801effe:	693b      	ldr	r3, [r7, #16]
 801f000:	2b00      	cmp	r3, #0
 801f002:	d107      	bne.n	801f014 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 801f004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f006:	2b00      	cmp	r3, #0
 801f008:	d002      	beq.n	801f010 <pbuf_alloc+0x74>
            pbuf_free(p);
 801f00a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f00c:	f000 faa8 	bl	801f560 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801f010:	2300      	movs	r3, #0
 801f012:	e0a7      	b.n	801f164 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801f014:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801f016:	3303      	adds	r3, #3
 801f018:	b29b      	uxth	r3, r3
 801f01a:	f023 0303 	bic.w	r3, r3, #3
 801f01e:	b29b      	uxth	r3, r3
 801f020:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 801f024:	b29b      	uxth	r3, r3
 801f026:	8b7a      	ldrh	r2, [r7, #26]
 801f028:	4293      	cmp	r3, r2
 801f02a:	bf28      	it	cs
 801f02c:	4613      	movcs	r3, r2
 801f02e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801f030:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801f032:	3310      	adds	r3, #16
 801f034:	693a      	ldr	r2, [r7, #16]
 801f036:	4413      	add	r3, r2
 801f038:	3303      	adds	r3, #3
 801f03a:	f023 0303 	bic.w	r3, r3, #3
 801f03e:	4618      	mov	r0, r3
 801f040:	89f9      	ldrh	r1, [r7, #14]
 801f042:	8b7a      	ldrh	r2, [r7, #26]
 801f044:	2300      	movs	r3, #0
 801f046:	9301      	str	r3, [sp, #4]
 801f048:	887b      	ldrh	r3, [r7, #2]
 801f04a:	9300      	str	r3, [sp, #0]
 801f04c:	460b      	mov	r3, r1
 801f04e:	4601      	mov	r1, r0
 801f050:	6938      	ldr	r0, [r7, #16]
 801f052:	f7ff ff79 	bl	801ef48 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801f056:	693b      	ldr	r3, [r7, #16]
 801f058:	685b      	ldr	r3, [r3, #4]
 801f05a:	f003 0303 	and.w	r3, r3, #3
 801f05e:	2b00      	cmp	r3, #0
 801f060:	d006      	beq.n	801f070 <pbuf_alloc+0xd4>
 801f062:	4b42      	ldr	r3, [pc, #264]	@ (801f16c <pbuf_alloc+0x1d0>)
 801f064:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801f068:	4941      	ldr	r1, [pc, #260]	@ (801f170 <pbuf_alloc+0x1d4>)
 801f06a:	4842      	ldr	r0, [pc, #264]	@ (801f174 <pbuf_alloc+0x1d8>)
 801f06c:	f004 fe06 	bl	8023c7c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801f070:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801f072:	3303      	adds	r3, #3
 801f074:	f023 0303 	bic.w	r3, r3, #3
 801f078:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 801f07c:	d106      	bne.n	801f08c <pbuf_alloc+0xf0>
 801f07e:	4b3b      	ldr	r3, [pc, #236]	@ (801f16c <pbuf_alloc+0x1d0>)
 801f080:	f44f 7281 	mov.w	r2, #258	@ 0x102
 801f084:	493c      	ldr	r1, [pc, #240]	@ (801f178 <pbuf_alloc+0x1dc>)
 801f086:	483b      	ldr	r0, [pc, #236]	@ (801f174 <pbuf_alloc+0x1d8>)
 801f088:	f004 fdf8 	bl	8023c7c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 801f08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f08e:	2b00      	cmp	r3, #0
 801f090:	d102      	bne.n	801f098 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801f092:	693b      	ldr	r3, [r7, #16]
 801f094:	627b      	str	r3, [r7, #36]	@ 0x24
 801f096:	e002      	b.n	801f09e <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801f098:	69fb      	ldr	r3, [r7, #28]
 801f09a:	693a      	ldr	r2, [r7, #16]
 801f09c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801f09e:	693b      	ldr	r3, [r7, #16]
 801f0a0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801f0a2:	8b7a      	ldrh	r2, [r7, #26]
 801f0a4:	89fb      	ldrh	r3, [r7, #14]
 801f0a6:	1ad3      	subs	r3, r2, r3
 801f0a8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801f0aa:	2300      	movs	r3, #0
 801f0ac:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801f0ae:	8b7b      	ldrh	r3, [r7, #26]
 801f0b0:	2b00      	cmp	r3, #0
 801f0b2:	d1a0      	bne.n	801eff6 <pbuf_alloc+0x5a>
      break;
 801f0b4:	e055      	b.n	801f162 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801f0b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801f0b8:	3303      	adds	r3, #3
 801f0ba:	b29b      	uxth	r3, r3
 801f0bc:	f023 0303 	bic.w	r3, r3, #3
 801f0c0:	b29a      	uxth	r2, r3
 801f0c2:	88bb      	ldrh	r3, [r7, #4]
 801f0c4:	3303      	adds	r3, #3
 801f0c6:	b29b      	uxth	r3, r3
 801f0c8:	f023 0303 	bic.w	r3, r3, #3
 801f0cc:	b29b      	uxth	r3, r3
 801f0ce:	4413      	add	r3, r2
 801f0d0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801f0d2:	8b3b      	ldrh	r3, [r7, #24]
 801f0d4:	3310      	adds	r3, #16
 801f0d6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801f0d8:	8b3a      	ldrh	r2, [r7, #24]
 801f0da:	88bb      	ldrh	r3, [r7, #4]
 801f0dc:	3303      	adds	r3, #3
 801f0de:	f023 0303 	bic.w	r3, r3, #3
 801f0e2:	429a      	cmp	r2, r3
 801f0e4:	d306      	bcc.n	801f0f4 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801f0e6:	8afa      	ldrh	r2, [r7, #22]
 801f0e8:	88bb      	ldrh	r3, [r7, #4]
 801f0ea:	3303      	adds	r3, #3
 801f0ec:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801f0f0:	429a      	cmp	r2, r3
 801f0f2:	d201      	bcs.n	801f0f8 <pbuf_alloc+0x15c>
        return NULL;
 801f0f4:	2300      	movs	r3, #0
 801f0f6:	e035      	b.n	801f164 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801f0f8:	8afb      	ldrh	r3, [r7, #22]
 801f0fa:	4618      	mov	r0, r3
 801f0fc:	f7ff f908 	bl	801e310 <mem_malloc>
 801f100:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 801f102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f104:	2b00      	cmp	r3, #0
 801f106:	d101      	bne.n	801f10c <pbuf_alloc+0x170>
        return NULL;
 801f108:	2300      	movs	r3, #0
 801f10a:	e02b      	b.n	801f164 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801f10c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801f10e:	3310      	adds	r3, #16
 801f110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801f112:	4413      	add	r3, r2
 801f114:	3303      	adds	r3, #3
 801f116:	f023 0303 	bic.w	r3, r3, #3
 801f11a:	4618      	mov	r0, r3
 801f11c:	88b9      	ldrh	r1, [r7, #4]
 801f11e:	88ba      	ldrh	r2, [r7, #4]
 801f120:	2300      	movs	r3, #0
 801f122:	9301      	str	r3, [sp, #4]
 801f124:	887b      	ldrh	r3, [r7, #2]
 801f126:	9300      	str	r3, [sp, #0]
 801f128:	460b      	mov	r3, r1
 801f12a:	4601      	mov	r1, r0
 801f12c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801f12e:	f7ff ff0b 	bl	801ef48 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801f132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f134:	685b      	ldr	r3, [r3, #4]
 801f136:	f003 0303 	and.w	r3, r3, #3
 801f13a:	2b00      	cmp	r3, #0
 801f13c:	d010      	beq.n	801f160 <pbuf_alloc+0x1c4>
 801f13e:	4b0b      	ldr	r3, [pc, #44]	@ (801f16c <pbuf_alloc+0x1d0>)
 801f140:	f44f 7291 	mov.w	r2, #290	@ 0x122
 801f144:	490d      	ldr	r1, [pc, #52]	@ (801f17c <pbuf_alloc+0x1e0>)
 801f146:	480b      	ldr	r0, [pc, #44]	@ (801f174 <pbuf_alloc+0x1d8>)
 801f148:	f004 fd98 	bl	8023c7c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 801f14c:	e008      	b.n	801f160 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801f14e:	4b07      	ldr	r3, [pc, #28]	@ (801f16c <pbuf_alloc+0x1d0>)
 801f150:	f240 1227 	movw	r2, #295	@ 0x127
 801f154:	490a      	ldr	r1, [pc, #40]	@ (801f180 <pbuf_alloc+0x1e4>)
 801f156:	4807      	ldr	r0, [pc, #28]	@ (801f174 <pbuf_alloc+0x1d8>)
 801f158:	f004 fd90 	bl	8023c7c <iprintf>
      return NULL;
 801f15c:	2300      	movs	r3, #0
 801f15e:	e001      	b.n	801f164 <pbuf_alloc+0x1c8>
      break;
 801f160:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801f162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801f164:	4618      	mov	r0, r3
 801f166:	3728      	adds	r7, #40	@ 0x28
 801f168:	46bd      	mov	sp, r7
 801f16a:	bd80      	pop	{r7, pc}
 801f16c:	08029414 	.word	0x08029414
 801f170:	0802946c 	.word	0x0802946c
 801f174:	0802949c 	.word	0x0802949c
 801f178:	080294c4 	.word	0x080294c4
 801f17c:	080294f8 	.word	0x080294f8
 801f180:	08029524 	.word	0x08029524

0801f184 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801f184:	b580      	push	{r7, lr}
 801f186:	b086      	sub	sp, #24
 801f188:	af02      	add	r7, sp, #8
 801f18a:	6078      	str	r0, [r7, #4]
 801f18c:	460b      	mov	r3, r1
 801f18e:	807b      	strh	r3, [r7, #2]
 801f190:	4613      	mov	r3, r2
 801f192:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801f194:	883b      	ldrh	r3, [r7, #0]
 801f196:	2b41      	cmp	r3, #65	@ 0x41
 801f198:	d009      	beq.n	801f1ae <pbuf_alloc_reference+0x2a>
 801f19a:	883b      	ldrh	r3, [r7, #0]
 801f19c:	2b01      	cmp	r3, #1
 801f19e:	d006      	beq.n	801f1ae <pbuf_alloc_reference+0x2a>
 801f1a0:	4b0f      	ldr	r3, [pc, #60]	@ (801f1e0 <pbuf_alloc_reference+0x5c>)
 801f1a2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801f1a6:	490f      	ldr	r1, [pc, #60]	@ (801f1e4 <pbuf_alloc_reference+0x60>)
 801f1a8:	480f      	ldr	r0, [pc, #60]	@ (801f1e8 <pbuf_alloc_reference+0x64>)
 801f1aa:	f004 fd67 	bl	8023c7c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801f1ae:	2008      	movs	r0, #8
 801f1b0:	f7ff fa52 	bl	801e658 <memp_malloc>
 801f1b4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801f1b6:	68fb      	ldr	r3, [r7, #12]
 801f1b8:	2b00      	cmp	r3, #0
 801f1ba:	d101      	bne.n	801f1c0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 801f1bc:	2300      	movs	r3, #0
 801f1be:	e00b      	b.n	801f1d8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801f1c0:	8879      	ldrh	r1, [r7, #2]
 801f1c2:	887a      	ldrh	r2, [r7, #2]
 801f1c4:	2300      	movs	r3, #0
 801f1c6:	9301      	str	r3, [sp, #4]
 801f1c8:	883b      	ldrh	r3, [r7, #0]
 801f1ca:	9300      	str	r3, [sp, #0]
 801f1cc:	460b      	mov	r3, r1
 801f1ce:	6879      	ldr	r1, [r7, #4]
 801f1d0:	68f8      	ldr	r0, [r7, #12]
 801f1d2:	f7ff feb9 	bl	801ef48 <pbuf_init_alloced_pbuf>
  return p;
 801f1d6:	68fb      	ldr	r3, [r7, #12]
}
 801f1d8:	4618      	mov	r0, r3
 801f1da:	3710      	adds	r7, #16
 801f1dc:	46bd      	mov	sp, r7
 801f1de:	bd80      	pop	{r7, pc}
 801f1e0:	08029414 	.word	0x08029414
 801f1e4:	08029540 	.word	0x08029540
 801f1e8:	0802949c 	.word	0x0802949c

0801f1ec <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801f1ec:	b580      	push	{r7, lr}
 801f1ee:	b088      	sub	sp, #32
 801f1f0:	af02      	add	r7, sp, #8
 801f1f2:	607b      	str	r3, [r7, #4]
 801f1f4:	4603      	mov	r3, r0
 801f1f6:	73fb      	strb	r3, [r7, #15]
 801f1f8:	460b      	mov	r3, r1
 801f1fa:	81bb      	strh	r3, [r7, #12]
 801f1fc:	4613      	mov	r3, r2
 801f1fe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801f200:	7bfb      	ldrb	r3, [r7, #15]
 801f202:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801f204:	8a7b      	ldrh	r3, [r7, #18]
 801f206:	3303      	adds	r3, #3
 801f208:	f023 0203 	bic.w	r2, r3, #3
 801f20c:	89bb      	ldrh	r3, [r7, #12]
 801f20e:	441a      	add	r2, r3
 801f210:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801f212:	429a      	cmp	r2, r3
 801f214:	d901      	bls.n	801f21a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801f216:	2300      	movs	r3, #0
 801f218:	e018      	b.n	801f24c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801f21a:	6a3b      	ldr	r3, [r7, #32]
 801f21c:	2b00      	cmp	r3, #0
 801f21e:	d007      	beq.n	801f230 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801f220:	8a7b      	ldrh	r3, [r7, #18]
 801f222:	3303      	adds	r3, #3
 801f224:	f023 0303 	bic.w	r3, r3, #3
 801f228:	6a3a      	ldr	r2, [r7, #32]
 801f22a:	4413      	add	r3, r2
 801f22c:	617b      	str	r3, [r7, #20]
 801f22e:	e001      	b.n	801f234 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801f230:	2300      	movs	r3, #0
 801f232:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801f234:	6878      	ldr	r0, [r7, #4]
 801f236:	89b9      	ldrh	r1, [r7, #12]
 801f238:	89ba      	ldrh	r2, [r7, #12]
 801f23a:	2302      	movs	r3, #2
 801f23c:	9301      	str	r3, [sp, #4]
 801f23e:	897b      	ldrh	r3, [r7, #10]
 801f240:	9300      	str	r3, [sp, #0]
 801f242:	460b      	mov	r3, r1
 801f244:	6979      	ldr	r1, [r7, #20]
 801f246:	f7ff fe7f 	bl	801ef48 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801f24a:	687b      	ldr	r3, [r7, #4]
}
 801f24c:	4618      	mov	r0, r3
 801f24e:	3718      	adds	r7, #24
 801f250:	46bd      	mov	sp, r7
 801f252:	bd80      	pop	{r7, pc}

0801f254 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801f254:	b580      	push	{r7, lr}
 801f256:	b084      	sub	sp, #16
 801f258:	af00      	add	r7, sp, #0
 801f25a:	6078      	str	r0, [r7, #4]
 801f25c:	460b      	mov	r3, r1
 801f25e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801f260:	687b      	ldr	r3, [r7, #4]
 801f262:	2b00      	cmp	r3, #0
 801f264:	d106      	bne.n	801f274 <pbuf_realloc+0x20>
 801f266:	4b3a      	ldr	r3, [pc, #232]	@ (801f350 <pbuf_realloc+0xfc>)
 801f268:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 801f26c:	4939      	ldr	r1, [pc, #228]	@ (801f354 <pbuf_realloc+0x100>)
 801f26e:	483a      	ldr	r0, [pc, #232]	@ (801f358 <pbuf_realloc+0x104>)
 801f270:	f004 fd04 	bl	8023c7c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801f274:	687b      	ldr	r3, [r7, #4]
 801f276:	891b      	ldrh	r3, [r3, #8]
 801f278:	887a      	ldrh	r2, [r7, #2]
 801f27a:	429a      	cmp	r2, r3
 801f27c:	d263      	bcs.n	801f346 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801f27e:	687b      	ldr	r3, [r7, #4]
 801f280:	891a      	ldrh	r2, [r3, #8]
 801f282:	887b      	ldrh	r3, [r7, #2]
 801f284:	1ad3      	subs	r3, r2, r3
 801f286:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801f288:	887b      	ldrh	r3, [r7, #2]
 801f28a:	817b      	strh	r3, [r7, #10]
  q = p;
 801f28c:	687b      	ldr	r3, [r7, #4]
 801f28e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801f290:	e018      	b.n	801f2c4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801f292:	68fb      	ldr	r3, [r7, #12]
 801f294:	895b      	ldrh	r3, [r3, #10]
 801f296:	897a      	ldrh	r2, [r7, #10]
 801f298:	1ad3      	subs	r3, r2, r3
 801f29a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801f29c:	68fb      	ldr	r3, [r7, #12]
 801f29e:	891a      	ldrh	r2, [r3, #8]
 801f2a0:	893b      	ldrh	r3, [r7, #8]
 801f2a2:	1ad3      	subs	r3, r2, r3
 801f2a4:	b29a      	uxth	r2, r3
 801f2a6:	68fb      	ldr	r3, [r7, #12]
 801f2a8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801f2aa:	68fb      	ldr	r3, [r7, #12]
 801f2ac:	681b      	ldr	r3, [r3, #0]
 801f2ae:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801f2b0:	68fb      	ldr	r3, [r7, #12]
 801f2b2:	2b00      	cmp	r3, #0
 801f2b4:	d106      	bne.n	801f2c4 <pbuf_realloc+0x70>
 801f2b6:	4b26      	ldr	r3, [pc, #152]	@ (801f350 <pbuf_realloc+0xfc>)
 801f2b8:	f240 12af 	movw	r2, #431	@ 0x1af
 801f2bc:	4927      	ldr	r1, [pc, #156]	@ (801f35c <pbuf_realloc+0x108>)
 801f2be:	4826      	ldr	r0, [pc, #152]	@ (801f358 <pbuf_realloc+0x104>)
 801f2c0:	f004 fcdc 	bl	8023c7c <iprintf>
  while (rem_len > q->len) {
 801f2c4:	68fb      	ldr	r3, [r7, #12]
 801f2c6:	895b      	ldrh	r3, [r3, #10]
 801f2c8:	897a      	ldrh	r2, [r7, #10]
 801f2ca:	429a      	cmp	r2, r3
 801f2cc:	d8e1      	bhi.n	801f292 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801f2ce:	68fb      	ldr	r3, [r7, #12]
 801f2d0:	7b1b      	ldrb	r3, [r3, #12]
 801f2d2:	f003 030f 	and.w	r3, r3, #15
 801f2d6:	2b00      	cmp	r3, #0
 801f2d8:	d121      	bne.n	801f31e <pbuf_realloc+0xca>
 801f2da:	68fb      	ldr	r3, [r7, #12]
 801f2dc:	895b      	ldrh	r3, [r3, #10]
 801f2de:	897a      	ldrh	r2, [r7, #10]
 801f2e0:	429a      	cmp	r2, r3
 801f2e2:	d01c      	beq.n	801f31e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801f2e4:	68fb      	ldr	r3, [r7, #12]
 801f2e6:	7b5b      	ldrb	r3, [r3, #13]
 801f2e8:	f003 0302 	and.w	r3, r3, #2
 801f2ec:	2b00      	cmp	r3, #0
 801f2ee:	d116      	bne.n	801f31e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801f2f0:	68fb      	ldr	r3, [r7, #12]
 801f2f2:	685a      	ldr	r2, [r3, #4]
 801f2f4:	68fb      	ldr	r3, [r7, #12]
 801f2f6:	1ad3      	subs	r3, r2, r3
 801f2f8:	b29a      	uxth	r2, r3
 801f2fa:	897b      	ldrh	r3, [r7, #10]
 801f2fc:	4413      	add	r3, r2
 801f2fe:	b29b      	uxth	r3, r3
 801f300:	4619      	mov	r1, r3
 801f302:	68f8      	ldr	r0, [r7, #12]
 801f304:	f7fe fefa 	bl	801e0fc <mem_trim>
 801f308:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801f30a:	68fb      	ldr	r3, [r7, #12]
 801f30c:	2b00      	cmp	r3, #0
 801f30e:	d106      	bne.n	801f31e <pbuf_realloc+0xca>
 801f310:	4b0f      	ldr	r3, [pc, #60]	@ (801f350 <pbuf_realloc+0xfc>)
 801f312:	f240 12bd 	movw	r2, #445	@ 0x1bd
 801f316:	4912      	ldr	r1, [pc, #72]	@ (801f360 <pbuf_realloc+0x10c>)
 801f318:	480f      	ldr	r0, [pc, #60]	@ (801f358 <pbuf_realloc+0x104>)
 801f31a:	f004 fcaf 	bl	8023c7c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801f31e:	68fb      	ldr	r3, [r7, #12]
 801f320:	897a      	ldrh	r2, [r7, #10]
 801f322:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801f324:	68fb      	ldr	r3, [r7, #12]
 801f326:	895a      	ldrh	r2, [r3, #10]
 801f328:	68fb      	ldr	r3, [r7, #12]
 801f32a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801f32c:	68fb      	ldr	r3, [r7, #12]
 801f32e:	681b      	ldr	r3, [r3, #0]
 801f330:	2b00      	cmp	r3, #0
 801f332:	d004      	beq.n	801f33e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801f334:	68fb      	ldr	r3, [r7, #12]
 801f336:	681b      	ldr	r3, [r3, #0]
 801f338:	4618      	mov	r0, r3
 801f33a:	f000 f911 	bl	801f560 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801f33e:	68fb      	ldr	r3, [r7, #12]
 801f340:	2200      	movs	r2, #0
 801f342:	601a      	str	r2, [r3, #0]
 801f344:	e000      	b.n	801f348 <pbuf_realloc+0xf4>
    return;
 801f346:	bf00      	nop

}
 801f348:	3710      	adds	r7, #16
 801f34a:	46bd      	mov	sp, r7
 801f34c:	bd80      	pop	{r7, pc}
 801f34e:	bf00      	nop
 801f350:	08029414 	.word	0x08029414
 801f354:	08029554 	.word	0x08029554
 801f358:	0802949c 	.word	0x0802949c
 801f35c:	0802956c 	.word	0x0802956c
 801f360:	08029584 	.word	0x08029584

0801f364 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 801f364:	b580      	push	{r7, lr}
 801f366:	b086      	sub	sp, #24
 801f368:	af00      	add	r7, sp, #0
 801f36a:	60f8      	str	r0, [r7, #12]
 801f36c:	60b9      	str	r1, [r7, #8]
 801f36e:	4613      	mov	r3, r2
 801f370:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801f372:	68fb      	ldr	r3, [r7, #12]
 801f374:	2b00      	cmp	r3, #0
 801f376:	d106      	bne.n	801f386 <pbuf_add_header_impl+0x22>
 801f378:	4b2b      	ldr	r3, [pc, #172]	@ (801f428 <pbuf_add_header_impl+0xc4>)
 801f37a:	f240 12df 	movw	r2, #479	@ 0x1df
 801f37e:	492b      	ldr	r1, [pc, #172]	@ (801f42c <pbuf_add_header_impl+0xc8>)
 801f380:	482b      	ldr	r0, [pc, #172]	@ (801f430 <pbuf_add_header_impl+0xcc>)
 801f382:	f004 fc7b 	bl	8023c7c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801f386:	68fb      	ldr	r3, [r7, #12]
 801f388:	2b00      	cmp	r3, #0
 801f38a:	d003      	beq.n	801f394 <pbuf_add_header_impl+0x30>
 801f38c:	68bb      	ldr	r3, [r7, #8]
 801f38e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f392:	d301      	bcc.n	801f398 <pbuf_add_header_impl+0x34>
    return 1;
 801f394:	2301      	movs	r3, #1
 801f396:	e043      	b.n	801f420 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801f398:	68bb      	ldr	r3, [r7, #8]
 801f39a:	2b00      	cmp	r3, #0
 801f39c:	d101      	bne.n	801f3a2 <pbuf_add_header_impl+0x3e>
    return 0;
 801f39e:	2300      	movs	r3, #0
 801f3a0:	e03e      	b.n	801f420 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801f3a2:	68bb      	ldr	r3, [r7, #8]
 801f3a4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801f3a6:	68fb      	ldr	r3, [r7, #12]
 801f3a8:	891a      	ldrh	r2, [r3, #8]
 801f3aa:	8a7b      	ldrh	r3, [r7, #18]
 801f3ac:	4413      	add	r3, r2
 801f3ae:	b29b      	uxth	r3, r3
 801f3b0:	8a7a      	ldrh	r2, [r7, #18]
 801f3b2:	429a      	cmp	r2, r3
 801f3b4:	d901      	bls.n	801f3ba <pbuf_add_header_impl+0x56>
    return 1;
 801f3b6:	2301      	movs	r3, #1
 801f3b8:	e032      	b.n	801f420 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801f3ba:	68fb      	ldr	r3, [r7, #12]
 801f3bc:	7b1b      	ldrb	r3, [r3, #12]
 801f3be:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801f3c0:	8a3b      	ldrh	r3, [r7, #16]
 801f3c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f3c6:	2b00      	cmp	r3, #0
 801f3c8:	d00c      	beq.n	801f3e4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801f3ca:	68fb      	ldr	r3, [r7, #12]
 801f3cc:	685a      	ldr	r2, [r3, #4]
 801f3ce:	68bb      	ldr	r3, [r7, #8]
 801f3d0:	425b      	negs	r3, r3
 801f3d2:	4413      	add	r3, r2
 801f3d4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801f3d6:	68fb      	ldr	r3, [r7, #12]
 801f3d8:	3310      	adds	r3, #16
 801f3da:	697a      	ldr	r2, [r7, #20]
 801f3dc:	429a      	cmp	r2, r3
 801f3de:	d20d      	bcs.n	801f3fc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801f3e0:	2301      	movs	r3, #1
 801f3e2:	e01d      	b.n	801f420 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801f3e4:	79fb      	ldrb	r3, [r7, #7]
 801f3e6:	2b00      	cmp	r3, #0
 801f3e8:	d006      	beq.n	801f3f8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801f3ea:	68fb      	ldr	r3, [r7, #12]
 801f3ec:	685a      	ldr	r2, [r3, #4]
 801f3ee:	68bb      	ldr	r3, [r7, #8]
 801f3f0:	425b      	negs	r3, r3
 801f3f2:	4413      	add	r3, r2
 801f3f4:	617b      	str	r3, [r7, #20]
 801f3f6:	e001      	b.n	801f3fc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801f3f8:	2301      	movs	r3, #1
 801f3fa:	e011      	b.n	801f420 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801f3fc:	68fb      	ldr	r3, [r7, #12]
 801f3fe:	697a      	ldr	r2, [r7, #20]
 801f400:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801f402:	68fb      	ldr	r3, [r7, #12]
 801f404:	895a      	ldrh	r2, [r3, #10]
 801f406:	8a7b      	ldrh	r3, [r7, #18]
 801f408:	4413      	add	r3, r2
 801f40a:	b29a      	uxth	r2, r3
 801f40c:	68fb      	ldr	r3, [r7, #12]
 801f40e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801f410:	68fb      	ldr	r3, [r7, #12]
 801f412:	891a      	ldrh	r2, [r3, #8]
 801f414:	8a7b      	ldrh	r3, [r7, #18]
 801f416:	4413      	add	r3, r2
 801f418:	b29a      	uxth	r2, r3
 801f41a:	68fb      	ldr	r3, [r7, #12]
 801f41c:	811a      	strh	r2, [r3, #8]


  return 0;
 801f41e:	2300      	movs	r3, #0
}
 801f420:	4618      	mov	r0, r3
 801f422:	3718      	adds	r7, #24
 801f424:	46bd      	mov	sp, r7
 801f426:	bd80      	pop	{r7, pc}
 801f428:	08029414 	.word	0x08029414
 801f42c:	080295a0 	.word	0x080295a0
 801f430:	0802949c 	.word	0x0802949c

0801f434 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 801f434:	b580      	push	{r7, lr}
 801f436:	b082      	sub	sp, #8
 801f438:	af00      	add	r7, sp, #0
 801f43a:	6078      	str	r0, [r7, #4]
 801f43c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801f43e:	2200      	movs	r2, #0
 801f440:	6839      	ldr	r1, [r7, #0]
 801f442:	6878      	ldr	r0, [r7, #4]
 801f444:	f7ff ff8e 	bl	801f364 <pbuf_add_header_impl>
 801f448:	4603      	mov	r3, r0
}
 801f44a:	4618      	mov	r0, r3
 801f44c:	3708      	adds	r7, #8
 801f44e:	46bd      	mov	sp, r7
 801f450:	bd80      	pop	{r7, pc}
	...

0801f454 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801f454:	b580      	push	{r7, lr}
 801f456:	b084      	sub	sp, #16
 801f458:	af00      	add	r7, sp, #0
 801f45a:	6078      	str	r0, [r7, #4]
 801f45c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801f45e:	687b      	ldr	r3, [r7, #4]
 801f460:	2b00      	cmp	r3, #0
 801f462:	d106      	bne.n	801f472 <pbuf_remove_header+0x1e>
 801f464:	4b20      	ldr	r3, [pc, #128]	@ (801f4e8 <pbuf_remove_header+0x94>)
 801f466:	f240 224b 	movw	r2, #587	@ 0x24b
 801f46a:	4920      	ldr	r1, [pc, #128]	@ (801f4ec <pbuf_remove_header+0x98>)
 801f46c:	4820      	ldr	r0, [pc, #128]	@ (801f4f0 <pbuf_remove_header+0x9c>)
 801f46e:	f004 fc05 	bl	8023c7c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801f472:	687b      	ldr	r3, [r7, #4]
 801f474:	2b00      	cmp	r3, #0
 801f476:	d003      	beq.n	801f480 <pbuf_remove_header+0x2c>
 801f478:	683b      	ldr	r3, [r7, #0]
 801f47a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f47e:	d301      	bcc.n	801f484 <pbuf_remove_header+0x30>
    return 1;
 801f480:	2301      	movs	r3, #1
 801f482:	e02c      	b.n	801f4de <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801f484:	683b      	ldr	r3, [r7, #0]
 801f486:	2b00      	cmp	r3, #0
 801f488:	d101      	bne.n	801f48e <pbuf_remove_header+0x3a>
    return 0;
 801f48a:	2300      	movs	r3, #0
 801f48c:	e027      	b.n	801f4de <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801f48e:	683b      	ldr	r3, [r7, #0]
 801f490:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801f492:	687b      	ldr	r3, [r7, #4]
 801f494:	895b      	ldrh	r3, [r3, #10]
 801f496:	89fa      	ldrh	r2, [r7, #14]
 801f498:	429a      	cmp	r2, r3
 801f49a:	d908      	bls.n	801f4ae <pbuf_remove_header+0x5a>
 801f49c:	4b12      	ldr	r3, [pc, #72]	@ (801f4e8 <pbuf_remove_header+0x94>)
 801f49e:	f240 2255 	movw	r2, #597	@ 0x255
 801f4a2:	4914      	ldr	r1, [pc, #80]	@ (801f4f4 <pbuf_remove_header+0xa0>)
 801f4a4:	4812      	ldr	r0, [pc, #72]	@ (801f4f0 <pbuf_remove_header+0x9c>)
 801f4a6:	f004 fbe9 	bl	8023c7c <iprintf>
 801f4aa:	2301      	movs	r3, #1
 801f4ac:	e017      	b.n	801f4de <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801f4ae:	687b      	ldr	r3, [r7, #4]
 801f4b0:	685b      	ldr	r3, [r3, #4]
 801f4b2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801f4b4:	687b      	ldr	r3, [r7, #4]
 801f4b6:	685a      	ldr	r2, [r3, #4]
 801f4b8:	683b      	ldr	r3, [r7, #0]
 801f4ba:	441a      	add	r2, r3
 801f4bc:	687b      	ldr	r3, [r7, #4]
 801f4be:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801f4c0:	687b      	ldr	r3, [r7, #4]
 801f4c2:	895a      	ldrh	r2, [r3, #10]
 801f4c4:	89fb      	ldrh	r3, [r7, #14]
 801f4c6:	1ad3      	subs	r3, r2, r3
 801f4c8:	b29a      	uxth	r2, r3
 801f4ca:	687b      	ldr	r3, [r7, #4]
 801f4cc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801f4ce:	687b      	ldr	r3, [r7, #4]
 801f4d0:	891a      	ldrh	r2, [r3, #8]
 801f4d2:	89fb      	ldrh	r3, [r7, #14]
 801f4d4:	1ad3      	subs	r3, r2, r3
 801f4d6:	b29a      	uxth	r2, r3
 801f4d8:	687b      	ldr	r3, [r7, #4]
 801f4da:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801f4dc:	2300      	movs	r3, #0
}
 801f4de:	4618      	mov	r0, r3
 801f4e0:	3710      	adds	r7, #16
 801f4e2:	46bd      	mov	sp, r7
 801f4e4:	bd80      	pop	{r7, pc}
 801f4e6:	bf00      	nop
 801f4e8:	08029414 	.word	0x08029414
 801f4ec:	080295a0 	.word	0x080295a0
 801f4f0:	0802949c 	.word	0x0802949c
 801f4f4:	080295ac 	.word	0x080295ac

0801f4f8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801f4f8:	b580      	push	{r7, lr}
 801f4fa:	b082      	sub	sp, #8
 801f4fc:	af00      	add	r7, sp, #0
 801f4fe:	6078      	str	r0, [r7, #4]
 801f500:	460b      	mov	r3, r1
 801f502:	807b      	strh	r3, [r7, #2]
 801f504:	4613      	mov	r3, r2
 801f506:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801f508:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801f50c:	2b00      	cmp	r3, #0
 801f50e:	da08      	bge.n	801f522 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801f510:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801f514:	425b      	negs	r3, r3
 801f516:	4619      	mov	r1, r3
 801f518:	6878      	ldr	r0, [r7, #4]
 801f51a:	f7ff ff9b 	bl	801f454 <pbuf_remove_header>
 801f51e:	4603      	mov	r3, r0
 801f520:	e007      	b.n	801f532 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801f522:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801f526:	787a      	ldrb	r2, [r7, #1]
 801f528:	4619      	mov	r1, r3
 801f52a:	6878      	ldr	r0, [r7, #4]
 801f52c:	f7ff ff1a 	bl	801f364 <pbuf_add_header_impl>
 801f530:	4603      	mov	r3, r0
  }
}
 801f532:	4618      	mov	r0, r3
 801f534:	3708      	adds	r7, #8
 801f536:	46bd      	mov	sp, r7
 801f538:	bd80      	pop	{r7, pc}

0801f53a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801f53a:	b580      	push	{r7, lr}
 801f53c:	b082      	sub	sp, #8
 801f53e:	af00      	add	r7, sp, #0
 801f540:	6078      	str	r0, [r7, #4]
 801f542:	460b      	mov	r3, r1
 801f544:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801f546:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801f54a:	2201      	movs	r2, #1
 801f54c:	4619      	mov	r1, r3
 801f54e:	6878      	ldr	r0, [r7, #4]
 801f550:	f7ff ffd2 	bl	801f4f8 <pbuf_header_impl>
 801f554:	4603      	mov	r3, r0
}
 801f556:	4618      	mov	r0, r3
 801f558:	3708      	adds	r7, #8
 801f55a:	46bd      	mov	sp, r7
 801f55c:	bd80      	pop	{r7, pc}
	...

0801f560 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801f560:	b580      	push	{r7, lr}
 801f562:	b088      	sub	sp, #32
 801f564:	af00      	add	r7, sp, #0
 801f566:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801f568:	687b      	ldr	r3, [r7, #4]
 801f56a:	2b00      	cmp	r3, #0
 801f56c:	d10b      	bne.n	801f586 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801f56e:	687b      	ldr	r3, [r7, #4]
 801f570:	2b00      	cmp	r3, #0
 801f572:	d106      	bne.n	801f582 <pbuf_free+0x22>
 801f574:	4b3b      	ldr	r3, [pc, #236]	@ (801f664 <pbuf_free+0x104>)
 801f576:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 801f57a:	493b      	ldr	r1, [pc, #236]	@ (801f668 <pbuf_free+0x108>)
 801f57c:	483b      	ldr	r0, [pc, #236]	@ (801f66c <pbuf_free+0x10c>)
 801f57e:	f004 fb7d 	bl	8023c7c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801f582:	2300      	movs	r3, #0
 801f584:	e069      	b.n	801f65a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801f586:	2300      	movs	r3, #0
 801f588:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801f58a:	e062      	b.n	801f652 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801f58c:	f001 fc7a 	bl	8020e84 <sys_arch_protect>
 801f590:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801f592:	687b      	ldr	r3, [r7, #4]
 801f594:	7b9b      	ldrb	r3, [r3, #14]
 801f596:	2b00      	cmp	r3, #0
 801f598:	d106      	bne.n	801f5a8 <pbuf_free+0x48>
 801f59a:	4b32      	ldr	r3, [pc, #200]	@ (801f664 <pbuf_free+0x104>)
 801f59c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 801f5a0:	4933      	ldr	r1, [pc, #204]	@ (801f670 <pbuf_free+0x110>)
 801f5a2:	4832      	ldr	r0, [pc, #200]	@ (801f66c <pbuf_free+0x10c>)
 801f5a4:	f004 fb6a 	bl	8023c7c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801f5a8:	687b      	ldr	r3, [r7, #4]
 801f5aa:	7b9b      	ldrb	r3, [r3, #14]
 801f5ac:	3b01      	subs	r3, #1
 801f5ae:	b2da      	uxtb	r2, r3
 801f5b0:	687b      	ldr	r3, [r7, #4]
 801f5b2:	739a      	strb	r2, [r3, #14]
 801f5b4:	687b      	ldr	r3, [r7, #4]
 801f5b6:	7b9b      	ldrb	r3, [r3, #14]
 801f5b8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801f5ba:	69b8      	ldr	r0, [r7, #24]
 801f5bc:	f001 fc70 	bl	8020ea0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801f5c0:	7dfb      	ldrb	r3, [r7, #23]
 801f5c2:	2b00      	cmp	r3, #0
 801f5c4:	d143      	bne.n	801f64e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801f5c6:	687b      	ldr	r3, [r7, #4]
 801f5c8:	681b      	ldr	r3, [r3, #0]
 801f5ca:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801f5cc:	687b      	ldr	r3, [r7, #4]
 801f5ce:	7b1b      	ldrb	r3, [r3, #12]
 801f5d0:	f003 030f 	and.w	r3, r3, #15
 801f5d4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801f5d6:	687b      	ldr	r3, [r7, #4]
 801f5d8:	7b5b      	ldrb	r3, [r3, #13]
 801f5da:	f003 0302 	and.w	r3, r3, #2
 801f5de:	2b00      	cmp	r3, #0
 801f5e0:	d011      	beq.n	801f606 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801f5e2:	687b      	ldr	r3, [r7, #4]
 801f5e4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801f5e6:	68bb      	ldr	r3, [r7, #8]
 801f5e8:	691b      	ldr	r3, [r3, #16]
 801f5ea:	2b00      	cmp	r3, #0
 801f5ec:	d106      	bne.n	801f5fc <pbuf_free+0x9c>
 801f5ee:	4b1d      	ldr	r3, [pc, #116]	@ (801f664 <pbuf_free+0x104>)
 801f5f0:	f240 22ff 	movw	r2, #767	@ 0x2ff
 801f5f4:	491f      	ldr	r1, [pc, #124]	@ (801f674 <pbuf_free+0x114>)
 801f5f6:	481d      	ldr	r0, [pc, #116]	@ (801f66c <pbuf_free+0x10c>)
 801f5f8:	f004 fb40 	bl	8023c7c <iprintf>
        pc->custom_free_function(p);
 801f5fc:	68bb      	ldr	r3, [r7, #8]
 801f5fe:	691b      	ldr	r3, [r3, #16]
 801f600:	6878      	ldr	r0, [r7, #4]
 801f602:	4798      	blx	r3
 801f604:	e01d      	b.n	801f642 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801f606:	7bfb      	ldrb	r3, [r7, #15]
 801f608:	2b02      	cmp	r3, #2
 801f60a:	d104      	bne.n	801f616 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801f60c:	6879      	ldr	r1, [r7, #4]
 801f60e:	2009      	movs	r0, #9
 801f610:	f7ff f898 	bl	801e744 <memp_free>
 801f614:	e015      	b.n	801f642 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801f616:	7bfb      	ldrb	r3, [r7, #15]
 801f618:	2b01      	cmp	r3, #1
 801f61a:	d104      	bne.n	801f626 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801f61c:	6879      	ldr	r1, [r7, #4]
 801f61e:	2008      	movs	r0, #8
 801f620:	f7ff f890 	bl	801e744 <memp_free>
 801f624:	e00d      	b.n	801f642 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801f626:	7bfb      	ldrb	r3, [r7, #15]
 801f628:	2b00      	cmp	r3, #0
 801f62a:	d103      	bne.n	801f634 <pbuf_free+0xd4>
          mem_free(p);
 801f62c:	6878      	ldr	r0, [r7, #4]
 801f62e:	f7fe fcd5 	bl	801dfdc <mem_free>
 801f632:	e006      	b.n	801f642 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 801f634:	4b0b      	ldr	r3, [pc, #44]	@ (801f664 <pbuf_free+0x104>)
 801f636:	f240 320f 	movw	r2, #783	@ 0x30f
 801f63a:	490f      	ldr	r1, [pc, #60]	@ (801f678 <pbuf_free+0x118>)
 801f63c:	480b      	ldr	r0, [pc, #44]	@ (801f66c <pbuf_free+0x10c>)
 801f63e:	f004 fb1d 	bl	8023c7c <iprintf>
        }
      }
      count++;
 801f642:	7ffb      	ldrb	r3, [r7, #31]
 801f644:	3301      	adds	r3, #1
 801f646:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801f648:	693b      	ldr	r3, [r7, #16]
 801f64a:	607b      	str	r3, [r7, #4]
 801f64c:	e001      	b.n	801f652 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801f64e:	2300      	movs	r3, #0
 801f650:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801f652:	687b      	ldr	r3, [r7, #4]
 801f654:	2b00      	cmp	r3, #0
 801f656:	d199      	bne.n	801f58c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801f658:	7ffb      	ldrb	r3, [r7, #31]
}
 801f65a:	4618      	mov	r0, r3
 801f65c:	3720      	adds	r7, #32
 801f65e:	46bd      	mov	sp, r7
 801f660:	bd80      	pop	{r7, pc}
 801f662:	bf00      	nop
 801f664:	08029414 	.word	0x08029414
 801f668:	080295a0 	.word	0x080295a0
 801f66c:	0802949c 	.word	0x0802949c
 801f670:	080295cc 	.word	0x080295cc
 801f674:	080295e4 	.word	0x080295e4
 801f678:	08029608 	.word	0x08029608

0801f67c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801f67c:	b480      	push	{r7}
 801f67e:	b085      	sub	sp, #20
 801f680:	af00      	add	r7, sp, #0
 801f682:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801f684:	2300      	movs	r3, #0
 801f686:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801f688:	e005      	b.n	801f696 <pbuf_clen+0x1a>
    ++len;
 801f68a:	89fb      	ldrh	r3, [r7, #14]
 801f68c:	3301      	adds	r3, #1
 801f68e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801f690:	687b      	ldr	r3, [r7, #4]
 801f692:	681b      	ldr	r3, [r3, #0]
 801f694:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801f696:	687b      	ldr	r3, [r7, #4]
 801f698:	2b00      	cmp	r3, #0
 801f69a:	d1f6      	bne.n	801f68a <pbuf_clen+0xe>
  }
  return len;
 801f69c:	89fb      	ldrh	r3, [r7, #14]
}
 801f69e:	4618      	mov	r0, r3
 801f6a0:	3714      	adds	r7, #20
 801f6a2:	46bd      	mov	sp, r7
 801f6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f6a8:	4770      	bx	lr
	...

0801f6ac <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801f6ac:	b580      	push	{r7, lr}
 801f6ae:	b084      	sub	sp, #16
 801f6b0:	af00      	add	r7, sp, #0
 801f6b2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801f6b4:	687b      	ldr	r3, [r7, #4]
 801f6b6:	2b00      	cmp	r3, #0
 801f6b8:	d016      	beq.n	801f6e8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801f6ba:	f001 fbe3 	bl	8020e84 <sys_arch_protect>
 801f6be:	60f8      	str	r0, [r7, #12]
 801f6c0:	687b      	ldr	r3, [r7, #4]
 801f6c2:	7b9b      	ldrb	r3, [r3, #14]
 801f6c4:	3301      	adds	r3, #1
 801f6c6:	b2da      	uxtb	r2, r3
 801f6c8:	687b      	ldr	r3, [r7, #4]
 801f6ca:	739a      	strb	r2, [r3, #14]
 801f6cc:	68f8      	ldr	r0, [r7, #12]
 801f6ce:	f001 fbe7 	bl	8020ea0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801f6d2:	687b      	ldr	r3, [r7, #4]
 801f6d4:	7b9b      	ldrb	r3, [r3, #14]
 801f6d6:	2b00      	cmp	r3, #0
 801f6d8:	d106      	bne.n	801f6e8 <pbuf_ref+0x3c>
 801f6da:	4b05      	ldr	r3, [pc, #20]	@ (801f6f0 <pbuf_ref+0x44>)
 801f6dc:	f240 3242 	movw	r2, #834	@ 0x342
 801f6e0:	4904      	ldr	r1, [pc, #16]	@ (801f6f4 <pbuf_ref+0x48>)
 801f6e2:	4805      	ldr	r0, [pc, #20]	@ (801f6f8 <pbuf_ref+0x4c>)
 801f6e4:	f004 faca 	bl	8023c7c <iprintf>
  }
}
 801f6e8:	bf00      	nop
 801f6ea:	3710      	adds	r7, #16
 801f6ec:	46bd      	mov	sp, r7
 801f6ee:	bd80      	pop	{r7, pc}
 801f6f0:	08029414 	.word	0x08029414
 801f6f4:	0802961c 	.word	0x0802961c
 801f6f8:	0802949c 	.word	0x0802949c

0801f6fc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801f6fc:	b580      	push	{r7, lr}
 801f6fe:	b084      	sub	sp, #16
 801f700:	af00      	add	r7, sp, #0
 801f702:	6078      	str	r0, [r7, #4]
 801f704:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801f706:	687b      	ldr	r3, [r7, #4]
 801f708:	2b00      	cmp	r3, #0
 801f70a:	d002      	beq.n	801f712 <pbuf_cat+0x16>
 801f70c:	683b      	ldr	r3, [r7, #0]
 801f70e:	2b00      	cmp	r3, #0
 801f710:	d107      	bne.n	801f722 <pbuf_cat+0x26>
 801f712:	4b20      	ldr	r3, [pc, #128]	@ (801f794 <pbuf_cat+0x98>)
 801f714:	f240 3259 	movw	r2, #857	@ 0x359
 801f718:	491f      	ldr	r1, [pc, #124]	@ (801f798 <pbuf_cat+0x9c>)
 801f71a:	4820      	ldr	r0, [pc, #128]	@ (801f79c <pbuf_cat+0xa0>)
 801f71c:	f004 faae 	bl	8023c7c <iprintf>
 801f720:	e034      	b.n	801f78c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801f722:	687b      	ldr	r3, [r7, #4]
 801f724:	60fb      	str	r3, [r7, #12]
 801f726:	e00a      	b.n	801f73e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801f728:	68fb      	ldr	r3, [r7, #12]
 801f72a:	891a      	ldrh	r2, [r3, #8]
 801f72c:	683b      	ldr	r3, [r7, #0]
 801f72e:	891b      	ldrh	r3, [r3, #8]
 801f730:	4413      	add	r3, r2
 801f732:	b29a      	uxth	r2, r3
 801f734:	68fb      	ldr	r3, [r7, #12]
 801f736:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801f738:	68fb      	ldr	r3, [r7, #12]
 801f73a:	681b      	ldr	r3, [r3, #0]
 801f73c:	60fb      	str	r3, [r7, #12]
 801f73e:	68fb      	ldr	r3, [r7, #12]
 801f740:	681b      	ldr	r3, [r3, #0]
 801f742:	2b00      	cmp	r3, #0
 801f744:	d1f0      	bne.n	801f728 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801f746:	68fb      	ldr	r3, [r7, #12]
 801f748:	891a      	ldrh	r2, [r3, #8]
 801f74a:	68fb      	ldr	r3, [r7, #12]
 801f74c:	895b      	ldrh	r3, [r3, #10]
 801f74e:	429a      	cmp	r2, r3
 801f750:	d006      	beq.n	801f760 <pbuf_cat+0x64>
 801f752:	4b10      	ldr	r3, [pc, #64]	@ (801f794 <pbuf_cat+0x98>)
 801f754:	f240 3262 	movw	r2, #866	@ 0x362
 801f758:	4911      	ldr	r1, [pc, #68]	@ (801f7a0 <pbuf_cat+0xa4>)
 801f75a:	4810      	ldr	r0, [pc, #64]	@ (801f79c <pbuf_cat+0xa0>)
 801f75c:	f004 fa8e 	bl	8023c7c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801f760:	68fb      	ldr	r3, [r7, #12]
 801f762:	681b      	ldr	r3, [r3, #0]
 801f764:	2b00      	cmp	r3, #0
 801f766:	d006      	beq.n	801f776 <pbuf_cat+0x7a>
 801f768:	4b0a      	ldr	r3, [pc, #40]	@ (801f794 <pbuf_cat+0x98>)
 801f76a:	f240 3263 	movw	r2, #867	@ 0x363
 801f76e:	490d      	ldr	r1, [pc, #52]	@ (801f7a4 <pbuf_cat+0xa8>)
 801f770:	480a      	ldr	r0, [pc, #40]	@ (801f79c <pbuf_cat+0xa0>)
 801f772:	f004 fa83 	bl	8023c7c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801f776:	68fb      	ldr	r3, [r7, #12]
 801f778:	891a      	ldrh	r2, [r3, #8]
 801f77a:	683b      	ldr	r3, [r7, #0]
 801f77c:	891b      	ldrh	r3, [r3, #8]
 801f77e:	4413      	add	r3, r2
 801f780:	b29a      	uxth	r2, r3
 801f782:	68fb      	ldr	r3, [r7, #12]
 801f784:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801f786:	68fb      	ldr	r3, [r7, #12]
 801f788:	683a      	ldr	r2, [r7, #0]
 801f78a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801f78c:	3710      	adds	r7, #16
 801f78e:	46bd      	mov	sp, r7
 801f790:	bd80      	pop	{r7, pc}
 801f792:	bf00      	nop
 801f794:	08029414 	.word	0x08029414
 801f798:	08029630 	.word	0x08029630
 801f79c:	0802949c 	.word	0x0802949c
 801f7a0:	08029668 	.word	0x08029668
 801f7a4:	08029698 	.word	0x08029698

0801f7a8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 801f7a8:	b580      	push	{r7, lr}
 801f7aa:	b082      	sub	sp, #8
 801f7ac:	af00      	add	r7, sp, #0
 801f7ae:	6078      	str	r0, [r7, #4]
 801f7b0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801f7b2:	6839      	ldr	r1, [r7, #0]
 801f7b4:	6878      	ldr	r0, [r7, #4]
 801f7b6:	f7ff ffa1 	bl	801f6fc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801f7ba:	6838      	ldr	r0, [r7, #0]
 801f7bc:	f7ff ff76 	bl	801f6ac <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801f7c0:	bf00      	nop
 801f7c2:	3708      	adds	r7, #8
 801f7c4:	46bd      	mov	sp, r7
 801f7c6:	bd80      	pop	{r7, pc}

0801f7c8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801f7c8:	b580      	push	{r7, lr}
 801f7ca:	b086      	sub	sp, #24
 801f7cc:	af00      	add	r7, sp, #0
 801f7ce:	6078      	str	r0, [r7, #4]
 801f7d0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801f7d2:	2300      	movs	r3, #0
 801f7d4:	617b      	str	r3, [r7, #20]
 801f7d6:	2300      	movs	r3, #0
 801f7d8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801f7da:	687b      	ldr	r3, [r7, #4]
 801f7dc:	2b00      	cmp	r3, #0
 801f7de:	d008      	beq.n	801f7f2 <pbuf_copy+0x2a>
 801f7e0:	683b      	ldr	r3, [r7, #0]
 801f7e2:	2b00      	cmp	r3, #0
 801f7e4:	d005      	beq.n	801f7f2 <pbuf_copy+0x2a>
 801f7e6:	687b      	ldr	r3, [r7, #4]
 801f7e8:	891a      	ldrh	r2, [r3, #8]
 801f7ea:	683b      	ldr	r3, [r7, #0]
 801f7ec:	891b      	ldrh	r3, [r3, #8]
 801f7ee:	429a      	cmp	r2, r3
 801f7f0:	d209      	bcs.n	801f806 <pbuf_copy+0x3e>
 801f7f2:	4b57      	ldr	r3, [pc, #348]	@ (801f950 <pbuf_copy+0x188>)
 801f7f4:	f240 32c9 	movw	r2, #969	@ 0x3c9
 801f7f8:	4956      	ldr	r1, [pc, #344]	@ (801f954 <pbuf_copy+0x18c>)
 801f7fa:	4857      	ldr	r0, [pc, #348]	@ (801f958 <pbuf_copy+0x190>)
 801f7fc:	f004 fa3e 	bl	8023c7c <iprintf>
 801f800:	f06f 030f 	mvn.w	r3, #15
 801f804:	e09f      	b.n	801f946 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801f806:	687b      	ldr	r3, [r7, #4]
 801f808:	895b      	ldrh	r3, [r3, #10]
 801f80a:	461a      	mov	r2, r3
 801f80c:	697b      	ldr	r3, [r7, #20]
 801f80e:	1ad2      	subs	r2, r2, r3
 801f810:	683b      	ldr	r3, [r7, #0]
 801f812:	895b      	ldrh	r3, [r3, #10]
 801f814:	4619      	mov	r1, r3
 801f816:	693b      	ldr	r3, [r7, #16]
 801f818:	1acb      	subs	r3, r1, r3
 801f81a:	429a      	cmp	r2, r3
 801f81c:	d306      	bcc.n	801f82c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801f81e:	683b      	ldr	r3, [r7, #0]
 801f820:	895b      	ldrh	r3, [r3, #10]
 801f822:	461a      	mov	r2, r3
 801f824:	693b      	ldr	r3, [r7, #16]
 801f826:	1ad3      	subs	r3, r2, r3
 801f828:	60fb      	str	r3, [r7, #12]
 801f82a:	e005      	b.n	801f838 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801f82c:	687b      	ldr	r3, [r7, #4]
 801f82e:	895b      	ldrh	r3, [r3, #10]
 801f830:	461a      	mov	r2, r3
 801f832:	697b      	ldr	r3, [r7, #20]
 801f834:	1ad3      	subs	r3, r2, r3
 801f836:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801f838:	687b      	ldr	r3, [r7, #4]
 801f83a:	685a      	ldr	r2, [r3, #4]
 801f83c:	697b      	ldr	r3, [r7, #20]
 801f83e:	18d0      	adds	r0, r2, r3
 801f840:	683b      	ldr	r3, [r7, #0]
 801f842:	685a      	ldr	r2, [r3, #4]
 801f844:	693b      	ldr	r3, [r7, #16]
 801f846:	4413      	add	r3, r2
 801f848:	68fa      	ldr	r2, [r7, #12]
 801f84a:	4619      	mov	r1, r3
 801f84c:	f004 fd18 	bl	8024280 <memcpy>
    offset_to += len;
 801f850:	697a      	ldr	r2, [r7, #20]
 801f852:	68fb      	ldr	r3, [r7, #12]
 801f854:	4413      	add	r3, r2
 801f856:	617b      	str	r3, [r7, #20]
    offset_from += len;
 801f858:	693a      	ldr	r2, [r7, #16]
 801f85a:	68fb      	ldr	r3, [r7, #12]
 801f85c:	4413      	add	r3, r2
 801f85e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801f860:	687b      	ldr	r3, [r7, #4]
 801f862:	895b      	ldrh	r3, [r3, #10]
 801f864:	461a      	mov	r2, r3
 801f866:	697b      	ldr	r3, [r7, #20]
 801f868:	4293      	cmp	r3, r2
 801f86a:	d906      	bls.n	801f87a <pbuf_copy+0xb2>
 801f86c:	4b38      	ldr	r3, [pc, #224]	@ (801f950 <pbuf_copy+0x188>)
 801f86e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801f872:	493a      	ldr	r1, [pc, #232]	@ (801f95c <pbuf_copy+0x194>)
 801f874:	4838      	ldr	r0, [pc, #224]	@ (801f958 <pbuf_copy+0x190>)
 801f876:	f004 fa01 	bl	8023c7c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801f87a:	683b      	ldr	r3, [r7, #0]
 801f87c:	895b      	ldrh	r3, [r3, #10]
 801f87e:	461a      	mov	r2, r3
 801f880:	693b      	ldr	r3, [r7, #16]
 801f882:	4293      	cmp	r3, r2
 801f884:	d906      	bls.n	801f894 <pbuf_copy+0xcc>
 801f886:	4b32      	ldr	r3, [pc, #200]	@ (801f950 <pbuf_copy+0x188>)
 801f888:	f240 32da 	movw	r2, #986	@ 0x3da
 801f88c:	4934      	ldr	r1, [pc, #208]	@ (801f960 <pbuf_copy+0x198>)
 801f88e:	4832      	ldr	r0, [pc, #200]	@ (801f958 <pbuf_copy+0x190>)
 801f890:	f004 f9f4 	bl	8023c7c <iprintf>
    if (offset_from >= p_from->len) {
 801f894:	683b      	ldr	r3, [r7, #0]
 801f896:	895b      	ldrh	r3, [r3, #10]
 801f898:	461a      	mov	r2, r3
 801f89a:	693b      	ldr	r3, [r7, #16]
 801f89c:	4293      	cmp	r3, r2
 801f89e:	d304      	bcc.n	801f8aa <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 801f8a0:	2300      	movs	r3, #0
 801f8a2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 801f8a4:	683b      	ldr	r3, [r7, #0]
 801f8a6:	681b      	ldr	r3, [r3, #0]
 801f8a8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801f8aa:	687b      	ldr	r3, [r7, #4]
 801f8ac:	895b      	ldrh	r3, [r3, #10]
 801f8ae:	461a      	mov	r2, r3
 801f8b0:	697b      	ldr	r3, [r7, #20]
 801f8b2:	4293      	cmp	r3, r2
 801f8b4:	d114      	bne.n	801f8e0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801f8b6:	2300      	movs	r3, #0
 801f8b8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801f8ba:	687b      	ldr	r3, [r7, #4]
 801f8bc:	681b      	ldr	r3, [r3, #0]
 801f8be:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801f8c0:	687b      	ldr	r3, [r7, #4]
 801f8c2:	2b00      	cmp	r3, #0
 801f8c4:	d10c      	bne.n	801f8e0 <pbuf_copy+0x118>
 801f8c6:	683b      	ldr	r3, [r7, #0]
 801f8c8:	2b00      	cmp	r3, #0
 801f8ca:	d009      	beq.n	801f8e0 <pbuf_copy+0x118>
 801f8cc:	4b20      	ldr	r3, [pc, #128]	@ (801f950 <pbuf_copy+0x188>)
 801f8ce:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 801f8d2:	4924      	ldr	r1, [pc, #144]	@ (801f964 <pbuf_copy+0x19c>)
 801f8d4:	4820      	ldr	r0, [pc, #128]	@ (801f958 <pbuf_copy+0x190>)
 801f8d6:	f004 f9d1 	bl	8023c7c <iprintf>
 801f8da:	f06f 030f 	mvn.w	r3, #15
 801f8de:	e032      	b.n	801f946 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801f8e0:	683b      	ldr	r3, [r7, #0]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d013      	beq.n	801f90e <pbuf_copy+0x146>
 801f8e6:	683b      	ldr	r3, [r7, #0]
 801f8e8:	895a      	ldrh	r2, [r3, #10]
 801f8ea:	683b      	ldr	r3, [r7, #0]
 801f8ec:	891b      	ldrh	r3, [r3, #8]
 801f8ee:	429a      	cmp	r2, r3
 801f8f0:	d10d      	bne.n	801f90e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801f8f2:	683b      	ldr	r3, [r7, #0]
 801f8f4:	681b      	ldr	r3, [r3, #0]
 801f8f6:	2b00      	cmp	r3, #0
 801f8f8:	d009      	beq.n	801f90e <pbuf_copy+0x146>
 801f8fa:	4b15      	ldr	r3, [pc, #84]	@ (801f950 <pbuf_copy+0x188>)
 801f8fc:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 801f900:	4919      	ldr	r1, [pc, #100]	@ (801f968 <pbuf_copy+0x1a0>)
 801f902:	4815      	ldr	r0, [pc, #84]	@ (801f958 <pbuf_copy+0x190>)
 801f904:	f004 f9ba 	bl	8023c7c <iprintf>
 801f908:	f06f 0305 	mvn.w	r3, #5
 801f90c:	e01b      	b.n	801f946 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801f90e:	687b      	ldr	r3, [r7, #4]
 801f910:	2b00      	cmp	r3, #0
 801f912:	d013      	beq.n	801f93c <pbuf_copy+0x174>
 801f914:	687b      	ldr	r3, [r7, #4]
 801f916:	895a      	ldrh	r2, [r3, #10]
 801f918:	687b      	ldr	r3, [r7, #4]
 801f91a:	891b      	ldrh	r3, [r3, #8]
 801f91c:	429a      	cmp	r2, r3
 801f91e:	d10d      	bne.n	801f93c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801f920:	687b      	ldr	r3, [r7, #4]
 801f922:	681b      	ldr	r3, [r3, #0]
 801f924:	2b00      	cmp	r3, #0
 801f926:	d009      	beq.n	801f93c <pbuf_copy+0x174>
 801f928:	4b09      	ldr	r3, [pc, #36]	@ (801f950 <pbuf_copy+0x188>)
 801f92a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801f92e:	490e      	ldr	r1, [pc, #56]	@ (801f968 <pbuf_copy+0x1a0>)
 801f930:	4809      	ldr	r0, [pc, #36]	@ (801f958 <pbuf_copy+0x190>)
 801f932:	f004 f9a3 	bl	8023c7c <iprintf>
 801f936:	f06f 0305 	mvn.w	r3, #5
 801f93a:	e004      	b.n	801f946 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801f93c:	683b      	ldr	r3, [r7, #0]
 801f93e:	2b00      	cmp	r3, #0
 801f940:	f47f af61 	bne.w	801f806 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801f944:	2300      	movs	r3, #0
}
 801f946:	4618      	mov	r0, r3
 801f948:	3718      	adds	r7, #24
 801f94a:	46bd      	mov	sp, r7
 801f94c:	bd80      	pop	{r7, pc}
 801f94e:	bf00      	nop
 801f950:	08029414 	.word	0x08029414
 801f954:	080296e4 	.word	0x080296e4
 801f958:	0802949c 	.word	0x0802949c
 801f95c:	08029714 	.word	0x08029714
 801f960:	0802972c 	.word	0x0802972c
 801f964:	08029748 	.word	0x08029748
 801f968:	08029758 	.word	0x08029758

0801f96c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801f96c:	b580      	push	{r7, lr}
 801f96e:	b088      	sub	sp, #32
 801f970:	af00      	add	r7, sp, #0
 801f972:	60f8      	str	r0, [r7, #12]
 801f974:	60b9      	str	r1, [r7, #8]
 801f976:	4611      	mov	r1, r2
 801f978:	461a      	mov	r2, r3
 801f97a:	460b      	mov	r3, r1
 801f97c:	80fb      	strh	r3, [r7, #6]
 801f97e:	4613      	mov	r3, r2
 801f980:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801f982:	2300      	movs	r3, #0
 801f984:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801f986:	2300      	movs	r3, #0
 801f988:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801f98a:	68fb      	ldr	r3, [r7, #12]
 801f98c:	2b00      	cmp	r3, #0
 801f98e:	d108      	bne.n	801f9a2 <pbuf_copy_partial+0x36>
 801f990:	4b2b      	ldr	r3, [pc, #172]	@ (801fa40 <pbuf_copy_partial+0xd4>)
 801f992:	f240 420a 	movw	r2, #1034	@ 0x40a
 801f996:	492b      	ldr	r1, [pc, #172]	@ (801fa44 <pbuf_copy_partial+0xd8>)
 801f998:	482b      	ldr	r0, [pc, #172]	@ (801fa48 <pbuf_copy_partial+0xdc>)
 801f99a:	f004 f96f 	bl	8023c7c <iprintf>
 801f99e:	2300      	movs	r3, #0
 801f9a0:	e04a      	b.n	801fa38 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801f9a2:	68bb      	ldr	r3, [r7, #8]
 801f9a4:	2b00      	cmp	r3, #0
 801f9a6:	d108      	bne.n	801f9ba <pbuf_copy_partial+0x4e>
 801f9a8:	4b25      	ldr	r3, [pc, #148]	@ (801fa40 <pbuf_copy_partial+0xd4>)
 801f9aa:	f240 420b 	movw	r2, #1035	@ 0x40b
 801f9ae:	4927      	ldr	r1, [pc, #156]	@ (801fa4c <pbuf_copy_partial+0xe0>)
 801f9b0:	4825      	ldr	r0, [pc, #148]	@ (801fa48 <pbuf_copy_partial+0xdc>)
 801f9b2:	f004 f963 	bl	8023c7c <iprintf>
 801f9b6:	2300      	movs	r3, #0
 801f9b8:	e03e      	b.n	801fa38 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801f9ba:	68fb      	ldr	r3, [r7, #12]
 801f9bc:	61fb      	str	r3, [r7, #28]
 801f9be:	e034      	b.n	801fa2a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 801f9c0:	88bb      	ldrh	r3, [r7, #4]
 801f9c2:	2b00      	cmp	r3, #0
 801f9c4:	d00a      	beq.n	801f9dc <pbuf_copy_partial+0x70>
 801f9c6:	69fb      	ldr	r3, [r7, #28]
 801f9c8:	895b      	ldrh	r3, [r3, #10]
 801f9ca:	88ba      	ldrh	r2, [r7, #4]
 801f9cc:	429a      	cmp	r2, r3
 801f9ce:	d305      	bcc.n	801f9dc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 801f9d0:	69fb      	ldr	r3, [r7, #28]
 801f9d2:	895b      	ldrh	r3, [r3, #10]
 801f9d4:	88ba      	ldrh	r2, [r7, #4]
 801f9d6:	1ad3      	subs	r3, r2, r3
 801f9d8:	80bb      	strh	r3, [r7, #4]
 801f9da:	e023      	b.n	801fa24 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801f9dc:	69fb      	ldr	r3, [r7, #28]
 801f9de:	895a      	ldrh	r2, [r3, #10]
 801f9e0:	88bb      	ldrh	r3, [r7, #4]
 801f9e2:	1ad3      	subs	r3, r2, r3
 801f9e4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801f9e6:	8b3a      	ldrh	r2, [r7, #24]
 801f9e8:	88fb      	ldrh	r3, [r7, #6]
 801f9ea:	429a      	cmp	r2, r3
 801f9ec:	d901      	bls.n	801f9f2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801f9ee:	88fb      	ldrh	r3, [r7, #6]
 801f9f0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801f9f2:	8b7b      	ldrh	r3, [r7, #26]
 801f9f4:	68ba      	ldr	r2, [r7, #8]
 801f9f6:	18d0      	adds	r0, r2, r3
 801f9f8:	69fb      	ldr	r3, [r7, #28]
 801f9fa:	685a      	ldr	r2, [r3, #4]
 801f9fc:	88bb      	ldrh	r3, [r7, #4]
 801f9fe:	4413      	add	r3, r2
 801fa00:	8b3a      	ldrh	r2, [r7, #24]
 801fa02:	4619      	mov	r1, r3
 801fa04:	f004 fc3c 	bl	8024280 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801fa08:	8afa      	ldrh	r2, [r7, #22]
 801fa0a:	8b3b      	ldrh	r3, [r7, #24]
 801fa0c:	4413      	add	r3, r2
 801fa0e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 801fa10:	8b7a      	ldrh	r2, [r7, #26]
 801fa12:	8b3b      	ldrh	r3, [r7, #24]
 801fa14:	4413      	add	r3, r2
 801fa16:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801fa18:	88fa      	ldrh	r2, [r7, #6]
 801fa1a:	8b3b      	ldrh	r3, [r7, #24]
 801fa1c:	1ad3      	subs	r3, r2, r3
 801fa1e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 801fa20:	2300      	movs	r3, #0
 801fa22:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801fa24:	69fb      	ldr	r3, [r7, #28]
 801fa26:	681b      	ldr	r3, [r3, #0]
 801fa28:	61fb      	str	r3, [r7, #28]
 801fa2a:	88fb      	ldrh	r3, [r7, #6]
 801fa2c:	2b00      	cmp	r3, #0
 801fa2e:	d002      	beq.n	801fa36 <pbuf_copy_partial+0xca>
 801fa30:	69fb      	ldr	r3, [r7, #28]
 801fa32:	2b00      	cmp	r3, #0
 801fa34:	d1c4      	bne.n	801f9c0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801fa36:	8afb      	ldrh	r3, [r7, #22]
}
 801fa38:	4618      	mov	r0, r3
 801fa3a:	3720      	adds	r7, #32
 801fa3c:	46bd      	mov	sp, r7
 801fa3e:	bd80      	pop	{r7, pc}
 801fa40:	08029414 	.word	0x08029414
 801fa44:	08029784 	.word	0x08029784
 801fa48:	0802949c 	.word	0x0802949c
 801fa4c:	080297a4 	.word	0x080297a4

0801fa50 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801fa50:	b580      	push	{r7, lr}
 801fa52:	b084      	sub	sp, #16
 801fa54:	af00      	add	r7, sp, #0
 801fa56:	4603      	mov	r3, r0
 801fa58:	603a      	str	r2, [r7, #0]
 801fa5a:	71fb      	strb	r3, [r7, #7]
 801fa5c:	460b      	mov	r3, r1
 801fa5e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801fa60:	683b      	ldr	r3, [r7, #0]
 801fa62:	8919      	ldrh	r1, [r3, #8]
 801fa64:	88ba      	ldrh	r2, [r7, #4]
 801fa66:	79fb      	ldrb	r3, [r7, #7]
 801fa68:	4618      	mov	r0, r3
 801fa6a:	f7ff fa97 	bl	801ef9c <pbuf_alloc>
 801fa6e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 801fa70:	68fb      	ldr	r3, [r7, #12]
 801fa72:	2b00      	cmp	r3, #0
 801fa74:	d101      	bne.n	801fa7a <pbuf_clone+0x2a>
    return NULL;
 801fa76:	2300      	movs	r3, #0
 801fa78:	e011      	b.n	801fa9e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801fa7a:	6839      	ldr	r1, [r7, #0]
 801fa7c:	68f8      	ldr	r0, [r7, #12]
 801fa7e:	f7ff fea3 	bl	801f7c8 <pbuf_copy>
 801fa82:	4603      	mov	r3, r0
 801fa84:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801fa86:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801fa8a:	2b00      	cmp	r3, #0
 801fa8c:	d006      	beq.n	801fa9c <pbuf_clone+0x4c>
 801fa8e:	4b06      	ldr	r3, [pc, #24]	@ (801faa8 <pbuf_clone+0x58>)
 801fa90:	f240 5224 	movw	r2, #1316	@ 0x524
 801fa94:	4905      	ldr	r1, [pc, #20]	@ (801faac <pbuf_clone+0x5c>)
 801fa96:	4806      	ldr	r0, [pc, #24]	@ (801fab0 <pbuf_clone+0x60>)
 801fa98:	f004 f8f0 	bl	8023c7c <iprintf>
  return q;
 801fa9c:	68fb      	ldr	r3, [r7, #12]
}
 801fa9e:	4618      	mov	r0, r3
 801faa0:	3710      	adds	r7, #16
 801faa2:	46bd      	mov	sp, r7
 801faa4:	bd80      	pop	{r7, pc}
 801faa6:	bf00      	nop
 801faa8:	08029414 	.word	0x08029414
 801faac:	080298b0 	.word	0x080298b0
 801fab0:	0802949c 	.word	0x0802949c

0801fab4 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 801fab4:	b480      	push	{r7}
 801fab6:	b085      	sub	sp, #20
 801fab8:	af00      	add	r7, sp, #0
 801faba:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 801fabc:	687b      	ldr	r3, [r7, #4]
 801fabe:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 801fac0:	68fb      	ldr	r3, [r7, #12]
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	db02      	blt.n	801facc <tryget_socket_unconn_nouse+0x18>
 801fac6:	68fb      	ldr	r3, [r7, #12]
 801fac8:	2b03      	cmp	r3, #3
 801faca:	dd01      	ble.n	801fad0 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 801facc:	2300      	movs	r3, #0
 801face:	e003      	b.n	801fad8 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 801fad0:	68fb      	ldr	r3, [r7, #12]
 801fad2:	011b      	lsls	r3, r3, #4
 801fad4:	4a03      	ldr	r2, [pc, #12]	@ (801fae4 <tryget_socket_unconn_nouse+0x30>)
 801fad6:	4413      	add	r3, r2
}
 801fad8:	4618      	mov	r0, r3
 801fada:	3714      	adds	r7, #20
 801fadc:	46bd      	mov	sp, r7
 801fade:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fae2:	4770      	bx	lr
 801fae4:	2401d040 	.word	0x2401d040

0801fae8 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 801fae8:	b580      	push	{r7, lr}
 801faea:	b084      	sub	sp, #16
 801faec:	af00      	add	r7, sp, #0
 801faee:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 801faf0:	6878      	ldr	r0, [r7, #4]
 801faf2:	f7ff ffdf 	bl	801fab4 <tryget_socket_unconn_nouse>
 801faf6:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 801faf8:	68fb      	ldr	r3, [r7, #12]
}
 801fafa:	4618      	mov	r0, r3
 801fafc:	3710      	adds	r7, #16
 801fafe:	46bd      	mov	sp, r7
 801fb00:	bd80      	pop	{r7, pc}

0801fb02 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 801fb02:	b580      	push	{r7, lr}
 801fb04:	b084      	sub	sp, #16
 801fb06:	af00      	add	r7, sp, #0
 801fb08:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 801fb0a:	6878      	ldr	r0, [r7, #4]
 801fb0c:	f7ff ffec 	bl	801fae8 <tryget_socket_unconn>
 801fb10:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 801fb12:	68fb      	ldr	r3, [r7, #12]
 801fb14:	2b00      	cmp	r3, #0
 801fb16:	d005      	beq.n	801fb24 <tryget_socket+0x22>
    if (sock->conn) {
 801fb18:	68fb      	ldr	r3, [r7, #12]
 801fb1a:	681b      	ldr	r3, [r3, #0]
 801fb1c:	2b00      	cmp	r3, #0
 801fb1e:	d001      	beq.n	801fb24 <tryget_socket+0x22>
      return sock;
 801fb20:	68fb      	ldr	r3, [r7, #12]
 801fb22:	e000      	b.n	801fb26 <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 801fb24:	2300      	movs	r3, #0
}
 801fb26:	4618      	mov	r0, r3
 801fb28:	3710      	adds	r7, #16
 801fb2a:	46bd      	mov	sp, r7
 801fb2c:	bd80      	pop	{r7, pc}
	...

0801fb30 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 801fb30:	b580      	push	{r7, lr}
 801fb32:	b084      	sub	sp, #16
 801fb34:	af00      	add	r7, sp, #0
 801fb36:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 801fb38:	6878      	ldr	r0, [r7, #4]
 801fb3a:	f7ff ffe2 	bl	801fb02 <tryget_socket>
 801fb3e:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 801fb40:	68fb      	ldr	r3, [r7, #12]
 801fb42:	2b00      	cmp	r3, #0
 801fb44:	d104      	bne.n	801fb50 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 801fb46:	4b05      	ldr	r3, [pc, #20]	@ (801fb5c <get_socket+0x2c>)
 801fb48:	2209      	movs	r2, #9
 801fb4a:	601a      	str	r2, [r3, #0]
    return NULL;
 801fb4c:	2300      	movs	r3, #0
 801fb4e:	e000      	b.n	801fb52 <get_socket+0x22>
  }
  return sock;
 801fb50:	68fb      	ldr	r3, [r7, #12]
}
 801fb52:	4618      	mov	r0, r3
 801fb54:	3710      	adds	r7, #16
 801fb56:	46bd      	mov	sp, r7
 801fb58:	bd80      	pop	{r7, pc}
 801fb5a:	bf00      	nop
 801fb5c:	2401d084 	.word	0x2401d084

0801fb60 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 801fb60:	b580      	push	{r7, lr}
 801fb62:	b084      	sub	sp, #16
 801fb64:	af00      	add	r7, sp, #0
 801fb66:	6078      	str	r0, [r7, #4]
 801fb68:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 801fb6a:	2300      	movs	r3, #0
 801fb6c:	60fb      	str	r3, [r7, #12]
 801fb6e:	e052      	b.n	801fc16 <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 801fb70:	f001 f988 	bl	8020e84 <sys_arch_protect>
 801fb74:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 801fb76:	4a2c      	ldr	r2, [pc, #176]	@ (801fc28 <alloc_socket+0xc8>)
 801fb78:	68fb      	ldr	r3, [r7, #12]
 801fb7a:	011b      	lsls	r3, r3, #4
 801fb7c:	4413      	add	r3, r2
 801fb7e:	681b      	ldr	r3, [r3, #0]
 801fb80:	2b00      	cmp	r3, #0
 801fb82:	d142      	bne.n	801fc0a <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 801fb84:	4a28      	ldr	r2, [pc, #160]	@ (801fc28 <alloc_socket+0xc8>)
 801fb86:	68fb      	ldr	r3, [r7, #12]
 801fb88:	011b      	lsls	r3, r3, #4
 801fb8a:	4413      	add	r3, r2
 801fb8c:	687a      	ldr	r2, [r7, #4]
 801fb8e:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 801fb90:	68b8      	ldr	r0, [r7, #8]
 801fb92:	f001 f985 	bl	8020ea0 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 801fb96:	4a24      	ldr	r2, [pc, #144]	@ (801fc28 <alloc_socket+0xc8>)
 801fb98:	68fb      	ldr	r3, [r7, #12]
 801fb9a:	011b      	lsls	r3, r3, #4
 801fb9c:	4413      	add	r3, r2
 801fb9e:	3304      	adds	r3, #4
 801fba0:	2200      	movs	r2, #0
 801fba2:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 801fba4:	4a20      	ldr	r2, [pc, #128]	@ (801fc28 <alloc_socket+0xc8>)
 801fba6:	68fb      	ldr	r3, [r7, #12]
 801fba8:	011b      	lsls	r3, r3, #4
 801fbaa:	4413      	add	r3, r2
 801fbac:	330e      	adds	r3, #14
 801fbae:	781b      	ldrb	r3, [r3, #0]
 801fbb0:	2b00      	cmp	r3, #0
 801fbb2:	d006      	beq.n	801fbc2 <alloc_socket+0x62>
 801fbb4:	4b1d      	ldr	r3, [pc, #116]	@ (801fc2c <alloc_socket+0xcc>)
 801fbb6:	f240 220e 	movw	r2, #526	@ 0x20e
 801fbba:	491d      	ldr	r1, [pc, #116]	@ (801fc30 <alloc_socket+0xd0>)
 801fbbc:	481d      	ldr	r0, [pc, #116]	@ (801fc34 <alloc_socket+0xd4>)
 801fbbe:	f004 f85d 	bl	8023c7c <iprintf>
      sockets[i].rcvevent   = 0;
 801fbc2:	4a19      	ldr	r2, [pc, #100]	@ (801fc28 <alloc_socket+0xc8>)
 801fbc4:	68fb      	ldr	r3, [r7, #12]
 801fbc6:	011b      	lsls	r3, r3, #4
 801fbc8:	4413      	add	r3, r2
 801fbca:	3308      	adds	r3, #8
 801fbcc:	2200      	movs	r2, #0
 801fbce:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 801fbd0:	687b      	ldr	r3, [r7, #4]
 801fbd2:	781b      	ldrb	r3, [r3, #0]
 801fbd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801fbd8:	2b10      	cmp	r3, #16
 801fbda:	d102      	bne.n	801fbe2 <alloc_socket+0x82>
 801fbdc:	683b      	ldr	r3, [r7, #0]
 801fbde:	2b00      	cmp	r3, #0
 801fbe0:	d001      	beq.n	801fbe6 <alloc_socket+0x86>
 801fbe2:	2301      	movs	r3, #1
 801fbe4:	e000      	b.n	801fbe8 <alloc_socket+0x88>
 801fbe6:	2300      	movs	r3, #0
 801fbe8:	b299      	uxth	r1, r3
 801fbea:	4a0f      	ldr	r2, [pc, #60]	@ (801fc28 <alloc_socket+0xc8>)
 801fbec:	68fb      	ldr	r3, [r7, #12]
 801fbee:	011b      	lsls	r3, r3, #4
 801fbf0:	4413      	add	r3, r2
 801fbf2:	330a      	adds	r3, #10
 801fbf4:	460a      	mov	r2, r1
 801fbf6:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 801fbf8:	4a0b      	ldr	r2, [pc, #44]	@ (801fc28 <alloc_socket+0xc8>)
 801fbfa:	68fb      	ldr	r3, [r7, #12]
 801fbfc:	011b      	lsls	r3, r3, #4
 801fbfe:	4413      	add	r3, r2
 801fc00:	330c      	adds	r3, #12
 801fc02:	2200      	movs	r2, #0
 801fc04:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 801fc06:	68fb      	ldr	r3, [r7, #12]
 801fc08:	e00a      	b.n	801fc20 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 801fc0a:	68b8      	ldr	r0, [r7, #8]
 801fc0c:	f001 f948 	bl	8020ea0 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 801fc10:	68fb      	ldr	r3, [r7, #12]
 801fc12:	3301      	adds	r3, #1
 801fc14:	60fb      	str	r3, [r7, #12]
 801fc16:	68fb      	ldr	r3, [r7, #12]
 801fc18:	2b03      	cmp	r3, #3
 801fc1a:	dda9      	ble.n	801fb70 <alloc_socket+0x10>
  }
  return -1;
 801fc1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801fc20:	4618      	mov	r0, r3
 801fc22:	3710      	adds	r7, #16
 801fc24:	46bd      	mov	sp, r7
 801fc26:	bd80      	pop	{r7, pc}
 801fc28:	2401d040 	.word	0x2401d040
 801fc2c:	080298c4 	.word	0x080298c4
 801fc30:	0802991c 	.word	0x0802991c
 801fc34:	0802993c 	.word	0x0802993c

0801fc38 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 801fc38:	b480      	push	{r7}
 801fc3a:	b085      	sub	sp, #20
 801fc3c:	af00      	add	r7, sp, #0
 801fc3e:	60f8      	str	r0, [r7, #12]
 801fc40:	60b9      	str	r1, [r7, #8]
 801fc42:	607a      	str	r2, [r7, #4]
 801fc44:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 801fc46:	683b      	ldr	r3, [r7, #0]
 801fc48:	68fa      	ldr	r2, [r7, #12]
 801fc4a:	6852      	ldr	r2, [r2, #4]
 801fc4c:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 801fc4e:	68fb      	ldr	r3, [r7, #12]
 801fc50:	2200      	movs	r2, #0
 801fc52:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 801fc54:	68fb      	ldr	r3, [r7, #12]
 801fc56:	681a      	ldr	r2, [r3, #0]
 801fc58:	687b      	ldr	r3, [r7, #4]
 801fc5a:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 801fc5c:	68fb      	ldr	r3, [r7, #12]
 801fc5e:	2200      	movs	r2, #0
 801fc60:	601a      	str	r2, [r3, #0]
  return 1;
 801fc62:	2301      	movs	r3, #1
}
 801fc64:	4618      	mov	r0, r3
 801fc66:	3714      	adds	r7, #20
 801fc68:	46bd      	mov	sp, r7
 801fc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc6e:	4770      	bx	lr

0801fc70 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 801fc70:	b580      	push	{r7, lr}
 801fc72:	b084      	sub	sp, #16
 801fc74:	af00      	add	r7, sp, #0
 801fc76:	60f8      	str	r0, [r7, #12]
 801fc78:	60b9      	str	r1, [r7, #8]
 801fc7a:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 801fc7c:	687b      	ldr	r3, [r7, #4]
 801fc7e:	681b      	ldr	r3, [r3, #0]
 801fc80:	2b00      	cmp	r3, #0
 801fc82:	d00d      	beq.n	801fca0 <free_socket_free_elements+0x30>
    if (is_tcp) {
 801fc84:	68fb      	ldr	r3, [r7, #12]
 801fc86:	2b00      	cmp	r3, #0
 801fc88:	d005      	beq.n	801fc96 <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 801fc8a:	687b      	ldr	r3, [r7, #4]
 801fc8c:	681b      	ldr	r3, [r3, #0]
 801fc8e:	4618      	mov	r0, r3
 801fc90:	f7ff fc66 	bl	801f560 <pbuf_free>
 801fc94:	e004      	b.n	801fca0 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 801fc96:	687b      	ldr	r3, [r7, #4]
 801fc98:	681b      	ldr	r3, [r3, #0]
 801fc9a:	4618      	mov	r0, r3
 801fc9c:	f7fe fd7c 	bl	801e798 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 801fca0:	68bb      	ldr	r3, [r7, #8]
 801fca2:	2b00      	cmp	r3, #0
 801fca4:	d002      	beq.n	801fcac <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 801fca6:	68b8      	ldr	r0, [r7, #8]
 801fca8:	f7fa fedc 	bl	801aa64 <netconn_delete>
  }
}
 801fcac:	bf00      	nop
 801fcae:	3710      	adds	r7, #16
 801fcb0:	46bd      	mov	sp, r7
 801fcb2:	bd80      	pop	{r7, pc}

0801fcb4 <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 801fcb4:	b580      	push	{r7, lr}
 801fcb6:	b086      	sub	sp, #24
 801fcb8:	af00      	add	r7, sp, #0
 801fcba:	6078      	str	r0, [r7, #4]
 801fcbc:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 801fcbe:	f001 f8e1 	bl	8020e84 <sys_arch_protect>
 801fcc2:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 801fcc4:	f107 0308 	add.w	r3, r7, #8
 801fcc8:	f107 020c 	add.w	r2, r7, #12
 801fccc:	6839      	ldr	r1, [r7, #0]
 801fcce:	6878      	ldr	r0, [r7, #4]
 801fcd0:	f7ff ffb2 	bl	801fc38 <free_socket_locked>
 801fcd4:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 801fcd6:	6978      	ldr	r0, [r7, #20]
 801fcd8:	f001 f8e2 	bl	8020ea0 <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 801fcdc:	693b      	ldr	r3, [r7, #16]
 801fcde:	2b00      	cmp	r3, #0
 801fce0:	d006      	beq.n	801fcf0 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 801fce2:	68fb      	ldr	r3, [r7, #12]
 801fce4:	f107 0208 	add.w	r2, r7, #8
 801fce8:	4619      	mov	r1, r3
 801fcea:	6838      	ldr	r0, [r7, #0]
 801fcec:	f7ff ffc0 	bl	801fc70 <free_socket_free_elements>
  }
}
 801fcf0:	bf00      	nop
 801fcf2:	3718      	adds	r7, #24
 801fcf4:	46bd      	mov	sp, r7
 801fcf6:	bd80      	pop	{r7, pc}

0801fcf8 <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 801fcf8:	b580      	push	{r7, lr}
 801fcfa:	b08a      	sub	sp, #40	@ 0x28
 801fcfc:	af00      	add	r7, sp, #0
 801fcfe:	60f8      	str	r0, [r7, #12]
 801fd00:	60b9      	str	r1, [r7, #8]
 801fd02:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 801fd04:	68f8      	ldr	r0, [r7, #12]
 801fd06:	f7ff ff13 	bl	801fb30 <get_socket>
 801fd0a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 801fd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fd0e:	2b00      	cmp	r3, #0
 801fd10:	d102      	bne.n	801fd18 <lwip_bind+0x20>
    return -1;
 801fd12:	f04f 33ff 	mov.w	r3, #4294967295
 801fd16:	e051      	b.n	801fdbc <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 801fd18:	687b      	ldr	r3, [r7, #4]
 801fd1a:	2b10      	cmp	r3, #16
 801fd1c:	d108      	bne.n	801fd30 <lwip_bind+0x38>
 801fd1e:	68bb      	ldr	r3, [r7, #8]
 801fd20:	785b      	ldrb	r3, [r3, #1]
 801fd22:	2b02      	cmp	r3, #2
 801fd24:	d104      	bne.n	801fd30 <lwip_bind+0x38>
 801fd26:	68bb      	ldr	r3, [r7, #8]
 801fd28:	f003 0303 	and.w	r3, r3, #3
 801fd2c:	2b00      	cmp	r3, #0
 801fd2e:	d014      	beq.n	801fd5a <lwip_bind+0x62>
 801fd30:	4b24      	ldr	r3, [pc, #144]	@ (801fdc4 <lwip_bind+0xcc>)
 801fd32:	f240 22e2 	movw	r2, #738	@ 0x2e2
 801fd36:	4924      	ldr	r1, [pc, #144]	@ (801fdc8 <lwip_bind+0xd0>)
 801fd38:	4824      	ldr	r0, [pc, #144]	@ (801fdcc <lwip_bind+0xd4>)
 801fd3a:	f003 ff9f 	bl	8023c7c <iprintf>
 801fd3e:	f06f 000f 	mvn.w	r0, #15
 801fd42:	f7fb faeb 	bl	801b31c <err_to_errno>
 801fd46:	6178      	str	r0, [r7, #20]
 801fd48:	697b      	ldr	r3, [r7, #20]
 801fd4a:	2b00      	cmp	r3, #0
 801fd4c:	d002      	beq.n	801fd54 <lwip_bind+0x5c>
 801fd4e:	4a20      	ldr	r2, [pc, #128]	@ (801fdd0 <lwip_bind+0xd8>)
 801fd50:	697b      	ldr	r3, [r7, #20]
 801fd52:	6013      	str	r3, [r2, #0]
 801fd54:	f04f 33ff 	mov.w	r3, #4294967295
 801fd58:	e030      	b.n	801fdbc <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 801fd5a:	68bb      	ldr	r3, [r7, #8]
 801fd5c:	685b      	ldr	r3, [r3, #4]
 801fd5e:	613b      	str	r3, [r7, #16]
 801fd60:	68bb      	ldr	r3, [r7, #8]
 801fd62:	885b      	ldrh	r3, [r3, #2]
 801fd64:	4618      	mov	r0, r3
 801fd66:	f7fb faa9 	bl	801b2bc <lwip_htons>
 801fd6a:	4603      	mov	r3, r0
 801fd6c:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 801fd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801fd70:	681b      	ldr	r3, [r3, #0]
 801fd72:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801fd74:	f107 0110 	add.w	r1, r7, #16
 801fd78:	4618      	mov	r0, r3
 801fd7a:	f7fa fe8f 	bl	801aa9c <netconn_bind>
 801fd7e:	4603      	mov	r3, r0
 801fd80:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 801fd84:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 801fd88:	2b00      	cmp	r3, #0
 801fd8a:	d00e      	beq.n	801fdaa <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 801fd8c:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 801fd90:	4618      	mov	r0, r3
 801fd92:	f7fb fac3 	bl	801b31c <err_to_errno>
 801fd96:	61b8      	str	r0, [r7, #24]
 801fd98:	69bb      	ldr	r3, [r7, #24]
 801fd9a:	2b00      	cmp	r3, #0
 801fd9c:	d002      	beq.n	801fda4 <lwip_bind+0xac>
 801fd9e:	4a0c      	ldr	r2, [pc, #48]	@ (801fdd0 <lwip_bind+0xd8>)
 801fda0:	69bb      	ldr	r3, [r7, #24]
 801fda2:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 801fda4:	f04f 33ff 	mov.w	r3, #4294967295
 801fda8:	e008      	b.n	801fdbc <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 801fdaa:	2300      	movs	r3, #0
 801fdac:	61fb      	str	r3, [r7, #28]
 801fdae:	69fb      	ldr	r3, [r7, #28]
 801fdb0:	2b00      	cmp	r3, #0
 801fdb2:	d002      	beq.n	801fdba <lwip_bind+0xc2>
 801fdb4:	4a06      	ldr	r2, [pc, #24]	@ (801fdd0 <lwip_bind+0xd8>)
 801fdb6:	69fb      	ldr	r3, [r7, #28]
 801fdb8:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 801fdba:	2300      	movs	r3, #0
}
 801fdbc:	4618      	mov	r0, r3
 801fdbe:	3728      	adds	r7, #40	@ 0x28
 801fdc0:	46bd      	mov	sp, r7
 801fdc2:	bd80      	pop	{r7, pc}
 801fdc4:	080298c4 	.word	0x080298c4
 801fdc8:	0802998c 	.word	0x0802998c
 801fdcc:	0802993c 	.word	0x0802993c
 801fdd0:	2401d084 	.word	0x2401d084

0801fdd4 <lwip_close>:

int
lwip_close(int s)
{
 801fdd4:	b580      	push	{r7, lr}
 801fdd6:	b086      	sub	sp, #24
 801fdd8:	af00      	add	r7, sp, #0
 801fdda:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 801fddc:	2300      	movs	r3, #0
 801fdde:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 801fde0:	6878      	ldr	r0, [r7, #4]
 801fde2:	f7ff fea5 	bl	801fb30 <get_socket>
 801fde6:	6138      	str	r0, [r7, #16]
  if (!sock) {
 801fde8:	693b      	ldr	r3, [r7, #16]
 801fdea:	2b00      	cmp	r3, #0
 801fdec:	d102      	bne.n	801fdf4 <lwip_close+0x20>
    return -1;
 801fdee:	f04f 33ff 	mov.w	r3, #4294967295
 801fdf2:	e039      	b.n	801fe68 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 801fdf4:	693b      	ldr	r3, [r7, #16]
 801fdf6:	681b      	ldr	r3, [r3, #0]
 801fdf8:	2b00      	cmp	r3, #0
 801fdfa:	d00b      	beq.n	801fe14 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 801fdfc:	693b      	ldr	r3, [r7, #16]
 801fdfe:	681b      	ldr	r3, [r3, #0]
 801fe00:	781b      	ldrb	r3, [r3, #0]
 801fe02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801fe06:	2b10      	cmp	r3, #16
 801fe08:	bf0c      	ite	eq
 801fe0a:	2301      	moveq	r3, #1
 801fe0c:	2300      	movne	r3, #0
 801fe0e:	b2db      	uxtb	r3, r3
 801fe10:	617b      	str	r3, [r7, #20]
 801fe12:	e00a      	b.n	801fe2a <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 801fe14:	693b      	ldr	r3, [r7, #16]
 801fe16:	685b      	ldr	r3, [r3, #4]
 801fe18:	2b00      	cmp	r3, #0
 801fe1a:	d006      	beq.n	801fe2a <lwip_close+0x56>
 801fe1c:	4b14      	ldr	r3, [pc, #80]	@ (801fe70 <lwip_close+0x9c>)
 801fe1e:	f44f 7245 	mov.w	r2, #788	@ 0x314
 801fe22:	4914      	ldr	r1, [pc, #80]	@ (801fe74 <lwip_close+0xa0>)
 801fe24:	4814      	ldr	r0, [pc, #80]	@ (801fe78 <lwip_close+0xa4>)
 801fe26:	f003 ff29 	bl	8023c7c <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 801fe2a:	693b      	ldr	r3, [r7, #16]
 801fe2c:	681b      	ldr	r3, [r3, #0]
 801fe2e:	4618      	mov	r0, r3
 801fe30:	f7fa fdf6 	bl	801aa20 <netconn_prepare_delete>
 801fe34:	4603      	mov	r3, r0
 801fe36:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801fe38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801fe3c:	2b00      	cmp	r3, #0
 801fe3e:	d00e      	beq.n	801fe5e <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 801fe40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801fe44:	4618      	mov	r0, r3
 801fe46:	f7fb fa69 	bl	801b31c <err_to_errno>
 801fe4a:	60b8      	str	r0, [r7, #8]
 801fe4c:	68bb      	ldr	r3, [r7, #8]
 801fe4e:	2b00      	cmp	r3, #0
 801fe50:	d002      	beq.n	801fe58 <lwip_close+0x84>
 801fe52:	4a0a      	ldr	r2, [pc, #40]	@ (801fe7c <lwip_close+0xa8>)
 801fe54:	68bb      	ldr	r3, [r7, #8]
 801fe56:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 801fe58:	f04f 33ff 	mov.w	r3, #4294967295
 801fe5c:	e004      	b.n	801fe68 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 801fe5e:	6979      	ldr	r1, [r7, #20]
 801fe60:	6938      	ldr	r0, [r7, #16]
 801fe62:	f7ff ff27 	bl	801fcb4 <free_socket>
  set_errno(0);
  return 0;
 801fe66:	2300      	movs	r3, #0
}
 801fe68:	4618      	mov	r0, r3
 801fe6a:	3718      	adds	r7, #24
 801fe6c:	46bd      	mov	sp, r7
 801fe6e:	bd80      	pop	{r7, pc}
 801fe70:	080298c4 	.word	0x080298c4
 801fe74:	080299a8 	.word	0x080299a8
 801fe78:	0802993c 	.word	0x0802993c
 801fe7c:	2401d084 	.word	0x2401d084

0801fe80 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 801fe80:	b590      	push	{r4, r7, lr}
 801fe82:	b08b      	sub	sp, #44	@ 0x2c
 801fe84:	af00      	add	r7, sp, #0
 801fe86:	60f8      	str	r0, [r7, #12]
 801fe88:	60b9      	str	r1, [r7, #8]
 801fe8a:	603b      	str	r3, [r7, #0]
 801fe8c:	4613      	mov	r3, r2
 801fe8e:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 801fe90:	2300      	movs	r3, #0
 801fe92:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 801fe94:	68bb      	ldr	r3, [r7, #8]
 801fe96:	2b00      	cmp	r3, #0
 801fe98:	d106      	bne.n	801fea8 <lwip_sock_make_addr+0x28>
 801fe9a:	4b2b      	ldr	r3, [pc, #172]	@ (801ff48 <lwip_sock_make_addr+0xc8>)
 801fe9c:	f240 4207 	movw	r2, #1031	@ 0x407
 801fea0:	492a      	ldr	r1, [pc, #168]	@ (801ff4c <lwip_sock_make_addr+0xcc>)
 801fea2:	482b      	ldr	r0, [pc, #172]	@ (801ff50 <lwip_sock_make_addr+0xd0>)
 801fea4:	f003 feea 	bl	8023c7c <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 801fea8:	683b      	ldr	r3, [r7, #0]
 801feaa:	2b00      	cmp	r3, #0
 801feac:	d106      	bne.n	801febc <lwip_sock_make_addr+0x3c>
 801feae:	4b26      	ldr	r3, [pc, #152]	@ (801ff48 <lwip_sock_make_addr+0xc8>)
 801feb0:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 801feb4:	4927      	ldr	r1, [pc, #156]	@ (801ff54 <lwip_sock_make_addr+0xd4>)
 801feb6:	4826      	ldr	r0, [pc, #152]	@ (801ff50 <lwip_sock_make_addr+0xd0>)
 801feb8:	f003 fee0 	bl	8023c7c <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 801febc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801febe:	2b00      	cmp	r3, #0
 801fec0:	d106      	bne.n	801fed0 <lwip_sock_make_addr+0x50>
 801fec2:	4b21      	ldr	r3, [pc, #132]	@ (801ff48 <lwip_sock_make_addr+0xc8>)
 801fec4:	f240 4209 	movw	r2, #1033	@ 0x409
 801fec8:	4923      	ldr	r1, [pc, #140]	@ (801ff58 <lwip_sock_make_addr+0xd8>)
 801feca:	4821      	ldr	r0, [pc, #132]	@ (801ff50 <lwip_sock_make_addr+0xd0>)
 801fecc:	f003 fed6 	bl	8023c7c <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 801fed0:	f107 0314 	add.w	r3, r7, #20
 801fed4:	2210      	movs	r2, #16
 801fed6:	701a      	strb	r2, [r3, #0]
 801fed8:	f107 0314 	add.w	r3, r7, #20
 801fedc:	2202      	movs	r2, #2
 801fede:	705a      	strb	r2, [r3, #1]
 801fee0:	f107 0414 	add.w	r4, r7, #20
 801fee4:	88fb      	ldrh	r3, [r7, #6]
 801fee6:	4618      	mov	r0, r3
 801fee8:	f7fb f9e8 	bl	801b2bc <lwip_htons>
 801feec:	4603      	mov	r3, r0
 801feee:	8063      	strh	r3, [r4, #2]
 801fef0:	f107 0314 	add.w	r3, r7, #20
 801fef4:	68ba      	ldr	r2, [r7, #8]
 801fef6:	6812      	ldr	r2, [r2, #0]
 801fef8:	605a      	str	r2, [r3, #4]
 801fefa:	f107 0314 	add.w	r3, r7, #20
 801fefe:	3308      	adds	r3, #8
 801ff00:	2208      	movs	r2, #8
 801ff02:	2100      	movs	r1, #0
 801ff04:	4618      	mov	r0, r3
 801ff06:	f004 f8bf 	bl	8024088 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 801ff0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff0c:	681b      	ldr	r3, [r3, #0]
 801ff0e:	7d3a      	ldrb	r2, [r7, #20]
 801ff10:	4293      	cmp	r3, r2
 801ff12:	d202      	bcs.n	801ff1a <lwip_sock_make_addr+0x9a>
    truncated = 1;
 801ff14:	2301      	movs	r3, #1
 801ff16:	627b      	str	r3, [r7, #36]	@ 0x24
 801ff18:	e008      	b.n	801ff2c <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 801ff1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff1c:	681b      	ldr	r3, [r3, #0]
 801ff1e:	7d3a      	ldrb	r2, [r7, #20]
 801ff20:	4293      	cmp	r3, r2
 801ff22:	d903      	bls.n	801ff2c <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 801ff24:	7d3b      	ldrb	r3, [r7, #20]
 801ff26:	461a      	mov	r2, r3
 801ff28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff2a:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 801ff2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ff2e:	681a      	ldr	r2, [r3, #0]
 801ff30:	f107 0314 	add.w	r3, r7, #20
 801ff34:	4619      	mov	r1, r3
 801ff36:	6838      	ldr	r0, [r7, #0]
 801ff38:	f004 f9a2 	bl	8024280 <memcpy>
  return truncated;
 801ff3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801ff3e:	4618      	mov	r0, r3
 801ff40:	372c      	adds	r7, #44	@ 0x2c
 801ff42:	46bd      	mov	sp, r7
 801ff44:	bd90      	pop	{r4, r7, pc}
 801ff46:	bf00      	nop
 801ff48:	080298c4 	.word	0x080298c4
 801ff4c:	080299e0 	.word	0x080299e0
 801ff50:	0802993c 	.word	0x0802993c
 801ff54:	080299f4 	.word	0x080299f4
 801ff58:	08029a04 	.word	0x08029a04

0801ff5c <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 801ff5c:	b590      	push	{r4, r7, lr}
 801ff5e:	b08d      	sub	sp, #52	@ 0x34
 801ff60:	af02      	add	r7, sp, #8
 801ff62:	60f8      	str	r0, [r7, #12]
 801ff64:	60b9      	str	r1, [r7, #8]
 801ff66:	607a      	str	r2, [r7, #4]
 801ff68:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 801ff6a:	687b      	ldr	r3, [r7, #4]
 801ff6c:	689b      	ldr	r3, [r3, #8]
 801ff6e:	2b00      	cmp	r3, #0
 801ff70:	d10d      	bne.n	801ff8e <lwip_recvfrom_udp_raw+0x32>
 801ff72:	687b      	ldr	r3, [r7, #4]
 801ff74:	68db      	ldr	r3, [r3, #12]
 801ff76:	2b00      	cmp	r3, #0
 801ff78:	dd09      	ble.n	801ff8e <lwip_recvfrom_udp_raw+0x32>
 801ff7a:	4b5e      	ldr	r3, [pc, #376]	@ (80200f4 <lwip_recvfrom_udp_raw+0x198>)
 801ff7c:	f240 4249 	movw	r2, #1097	@ 0x449
 801ff80:	495d      	ldr	r1, [pc, #372]	@ (80200f8 <lwip_recvfrom_udp_raw+0x19c>)
 801ff82:	485e      	ldr	r0, [pc, #376]	@ (80200fc <lwip_recvfrom_udp_raw+0x1a0>)
 801ff84:	f003 fe7a 	bl	8023c7c <iprintf>
 801ff88:	f06f 030f 	mvn.w	r3, #15
 801ff8c:	e0ad      	b.n	80200ea <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 801ff8e:	68bb      	ldr	r3, [r7, #8]
 801ff90:	f003 0308 	and.w	r3, r3, #8
 801ff94:	2b00      	cmp	r3, #0
 801ff96:	d003      	beq.n	801ffa0 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 801ff98:	2304      	movs	r3, #4
 801ff9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801ff9e:	e002      	b.n	801ffa6 <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 801ffa0:	2300      	movs	r3, #0
 801ffa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 801ffa6:	68fb      	ldr	r3, [r7, #12]
 801ffa8:	685b      	ldr	r3, [r3, #4]
 801ffaa:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 801ffac:	693b      	ldr	r3, [r7, #16]
 801ffae:	2b00      	cmp	r3, #0
 801ffb0:	d11e      	bne.n	801fff0 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 801ffb2:	68fb      	ldr	r3, [r7, #12]
 801ffb4:	681b      	ldr	r3, [r3, #0]
 801ffb6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801ffba:	f107 0110 	add.w	r1, r7, #16
 801ffbe:	4618      	mov	r0, r3
 801ffc0:	f7fa fe4e 	bl	801ac60 <netconn_recv_udp_raw_netbuf_flags>
 801ffc4:	4603      	mov	r3, r0
 801ffc6:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 801ffc8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801ffcc:	2b00      	cmp	r3, #0
 801ffce:	d002      	beq.n	801ffd6 <lwip_recvfrom_udp_raw+0x7a>
      return err;
 801ffd0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801ffd4:	e089      	b.n	80200ea <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 801ffd6:	693b      	ldr	r3, [r7, #16]
 801ffd8:	2b00      	cmp	r3, #0
 801ffda:	d106      	bne.n	801ffea <lwip_recvfrom_udp_raw+0x8e>
 801ffdc:	4b45      	ldr	r3, [pc, #276]	@ (80200f4 <lwip_recvfrom_udp_raw+0x198>)
 801ffde:	f240 425e 	movw	r2, #1118	@ 0x45e
 801ffe2:	4947      	ldr	r1, [pc, #284]	@ (8020100 <lwip_recvfrom_udp_raw+0x1a4>)
 801ffe4:	4845      	ldr	r0, [pc, #276]	@ (80200fc <lwip_recvfrom_udp_raw+0x1a0>)
 801ffe6:	f003 fe49 	bl	8023c7c <iprintf>
    sock->lastdata.netbuf = buf;
 801ffea:	693a      	ldr	r2, [r7, #16]
 801ffec:	68fb      	ldr	r3, [r7, #12]
 801ffee:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 801fff0:	693b      	ldr	r3, [r7, #16]
 801fff2:	681b      	ldr	r3, [r3, #0]
 801fff4:	891b      	ldrh	r3, [r3, #8]
 801fff6:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 801fff8:	2300      	movs	r3, #0
 801fffa:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 801fffc:	2300      	movs	r3, #0
 801fffe:	61fb      	str	r3, [r7, #28]
 8020000:	e029      	b.n	8020056 <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 8020002:	8b3a      	ldrh	r2, [r7, #24]
 8020004:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8020006:	1ad3      	subs	r3, r2, r3
 8020008:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 802000a:	687b      	ldr	r3, [r7, #4]
 802000c:	689a      	ldr	r2, [r3, #8]
 802000e:	69fb      	ldr	r3, [r7, #28]
 8020010:	00db      	lsls	r3, r3, #3
 8020012:	4413      	add	r3, r2
 8020014:	685a      	ldr	r2, [r3, #4]
 8020016:	8afb      	ldrh	r3, [r7, #22]
 8020018:	429a      	cmp	r2, r3
 802001a:	d902      	bls.n	8020022 <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 802001c:	8afb      	ldrh	r3, [r7, #22]
 802001e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8020020:	e006      	b.n	8020030 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 8020022:	687b      	ldr	r3, [r7, #4]
 8020024:	689a      	ldr	r2, [r3, #8]
 8020026:	69fb      	ldr	r3, [r7, #28]
 8020028:	00db      	lsls	r3, r3, #3
 802002a:	4413      	add	r3, r2
 802002c:	685b      	ldr	r3, [r3, #4]
 802002e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8020030:	693b      	ldr	r3, [r7, #16]
 8020032:	6818      	ldr	r0, [r3, #0]
 8020034:	687b      	ldr	r3, [r7, #4]
 8020036:	689a      	ldr	r2, [r3, #8]
 8020038:	69fb      	ldr	r3, [r7, #28]
 802003a:	00db      	lsls	r3, r3, #3
 802003c:	4413      	add	r3, r2
 802003e:	6819      	ldr	r1, [r3, #0]
 8020040:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8020042:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8020044:	f7ff fc92 	bl	801f96c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8020048:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 802004a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 802004c:	4413      	add	r3, r2
 802004e:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8020050:	69fb      	ldr	r3, [r7, #28]
 8020052:	3301      	adds	r3, #1
 8020054:	61fb      	str	r3, [r7, #28]
 8020056:	687b      	ldr	r3, [r7, #4]
 8020058:	68db      	ldr	r3, [r3, #12]
 802005a:	69fa      	ldr	r2, [r7, #28]
 802005c:	429a      	cmp	r2, r3
 802005e:	da03      	bge.n	8020068 <lwip_recvfrom_udp_raw+0x10c>
 8020060:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8020062:	8b3b      	ldrh	r3, [r7, #24]
 8020064:	429a      	cmp	r2, r3
 8020066:	d3cc      	bcc.n	8020002 <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 8020068:	687b      	ldr	r3, [r7, #4]
 802006a:	681b      	ldr	r3, [r3, #0]
 802006c:	2b00      	cmp	r3, #0
 802006e:	d01a      	beq.n	80200a6 <lwip_recvfrom_udp_raw+0x14a>
 8020070:	687b      	ldr	r3, [r7, #4]
 8020072:	685b      	ldr	r3, [r3, #4]
 8020074:	2b00      	cmp	r3, #0
 8020076:	d016      	beq.n	80200a6 <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 8020078:	687b      	ldr	r3, [r7, #4]
 802007a:	681b      	ldr	r3, [r3, #0]
 802007c:	2b00      	cmp	r3, #0
 802007e:	d012      	beq.n	80200a6 <lwip_recvfrom_udp_raw+0x14a>
 8020080:	687b      	ldr	r3, [r7, #4]
 8020082:	685b      	ldr	r3, [r3, #4]
 8020084:	2b00      	cmp	r3, #0
 8020086:	d00e      	beq.n	80200a6 <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8020088:	68fb      	ldr	r3, [r7, #12]
 802008a:	6818      	ldr	r0, [r3, #0]
 802008c:	693b      	ldr	r3, [r7, #16]
 802008e:	f103 0108 	add.w	r1, r3, #8
 8020092:	693b      	ldr	r3, [r7, #16]
 8020094:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 8020096:	687b      	ldr	r3, [r7, #4]
 8020098:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 802009a:	687b      	ldr	r3, [r7, #4]
 802009c:	3304      	adds	r3, #4
 802009e:	9300      	str	r3, [sp, #0]
 80200a0:	4623      	mov	r3, r4
 80200a2:	f7ff feed 	bl	801fe80 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 80200a6:	687b      	ldr	r3, [r7, #4]
 80200a8:	2200      	movs	r2, #0
 80200aa:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 80200ac:	687b      	ldr	r3, [r7, #4]
 80200ae:	691b      	ldr	r3, [r3, #16]
 80200b0:	2b00      	cmp	r3, #0
 80200b2:	d007      	beq.n	80200c4 <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 80200b4:	2300      	movs	r3, #0
 80200b6:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 80200b8:	7d7b      	ldrb	r3, [r7, #21]
 80200ba:	2b00      	cmp	r3, #0
 80200bc:	d102      	bne.n	80200c4 <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 80200be:	687b      	ldr	r3, [r7, #4]
 80200c0:	2200      	movs	r2, #0
 80200c2:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 80200c4:	68bb      	ldr	r3, [r7, #8]
 80200c6:	f003 0301 	and.w	r3, r3, #1
 80200ca:	2b00      	cmp	r3, #0
 80200cc:	d106      	bne.n	80200dc <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 80200ce:	68fb      	ldr	r3, [r7, #12]
 80200d0:	2200      	movs	r2, #0
 80200d2:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 80200d4:	693b      	ldr	r3, [r7, #16]
 80200d6:	4618      	mov	r0, r3
 80200d8:	f7fe fb5e 	bl	801e798 <netbuf_delete>
  }
  if (datagram_len) {
 80200dc:	683b      	ldr	r3, [r7, #0]
 80200de:	2b00      	cmp	r3, #0
 80200e0:	d002      	beq.n	80200e8 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 80200e2:	683b      	ldr	r3, [r7, #0]
 80200e4:	8b3a      	ldrh	r2, [r7, #24]
 80200e6:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 80200e8:	2300      	movs	r3, #0
}
 80200ea:	4618      	mov	r0, r3
 80200ec:	372c      	adds	r7, #44	@ 0x2c
 80200ee:	46bd      	mov	sp, r7
 80200f0:	bd90      	pop	{r4, r7, pc}
 80200f2:	bf00      	nop
 80200f4:	080298c4 	.word	0x080298c4
 80200f8:	08029a14 	.word	0x08029a14
 80200fc:	0802993c 	.word	0x0802993c
 8020100:	08029a40 	.word	0x08029a40

08020104 <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 8020104:	b580      	push	{r7, lr}
 8020106:	b096      	sub	sp, #88	@ 0x58
 8020108:	af02      	add	r7, sp, #8
 802010a:	60f8      	str	r0, [r7, #12]
 802010c:	60b9      	str	r1, [r7, #8]
 802010e:	607a      	str	r2, [r7, #4]
 8020110:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 8020112:	68f8      	ldr	r0, [r7, #12]
 8020114:	f7ff fd0c 	bl	801fb30 <get_socket>
 8020118:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 802011a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802011c:	2b00      	cmp	r3, #0
 802011e:	d102      	bne.n	8020126 <lwip_recvfrom+0x22>
    return -1;
 8020120:	f04f 33ff 	mov.w	r3, #4294967295
 8020124:	e05e      	b.n	80201e4 <lwip_recvfrom+0xe0>
    done_socket(sock);
    return ret;
  } else
#endif
  {
    u16_t datagram_len = 0;
 8020126:	2300      	movs	r3, #0
 8020128:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 802012a:	68bb      	ldr	r3, [r7, #8]
 802012c:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 802012e:	687b      	ldr	r3, [r7, #4]
 8020130:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 8020132:	2300      	movs	r3, #0
 8020134:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 8020136:	2300      	movs	r3, #0
 8020138:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 802013a:	2300      	movs	r3, #0
 802013c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 802013e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8020142:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 8020144:	2301      	movs	r3, #1
 8020146:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 8020148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802014a:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 802014c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802014e:	2b00      	cmp	r3, #0
 8020150:	d002      	beq.n	8020158 <lwip_recvfrom+0x54>
 8020152:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8020154:	681b      	ldr	r3, [r3, #0]
 8020156:	e000      	b.n	802015a <lwip_recvfrom+0x56>
 8020158:	2300      	movs	r3, #0
 802015a:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 802015c:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 8020160:	f107 0214 	add.w	r2, r7, #20
 8020164:	68fb      	ldr	r3, [r7, #12]
 8020166:	9300      	str	r3, [sp, #0]
 8020168:	460b      	mov	r3, r1
 802016a:	6839      	ldr	r1, [r7, #0]
 802016c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 802016e:	f7ff fef5 	bl	801ff5c <lwip_recvfrom_udp_raw>
 8020172:	4603      	mov	r3, r0
 8020174:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 8020178:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 802017c:	2b00      	cmp	r3, #0
 802017e:	d00e      	beq.n	802019e <lwip_recvfrom+0x9a>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 8020180:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 8020184:	4618      	mov	r0, r3
 8020186:	f7fb f8c9 	bl	801b31c <err_to_errno>
 802018a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 802018c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802018e:	2b00      	cmp	r3, #0
 8020190:	d002      	beq.n	8020198 <lwip_recvfrom+0x94>
 8020192:	4a16      	ldr	r2, [pc, #88]	@ (80201ec <lwip_recvfrom+0xe8>)
 8020194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020196:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 8020198:	f04f 33ff 	mov.w	r3, #4294967295
 802019c:	e022      	b.n	80201e4 <lwip_recvfrom+0xe0>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 802019e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80201a0:	461a      	mov	r2, r3
 80201a2:	687b      	ldr	r3, [r7, #4]
 80201a4:	4293      	cmp	r3, r2
 80201a6:	bf28      	it	cs
 80201a8:	4613      	movcs	r3, r2
 80201aa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80201ae:	4293      	cmp	r3, r2
 80201b0:	d206      	bcs.n	80201c0 <lwip_recvfrom+0xbc>
 80201b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80201b4:	461a      	mov	r2, r3
 80201b6:	687b      	ldr	r3, [r7, #4]
 80201b8:	4293      	cmp	r3, r2
 80201ba:	bf28      	it	cs
 80201bc:	4613      	movcs	r3, r2
 80201be:	e001      	b.n	80201c4 <lwip_recvfrom+0xc0>
 80201c0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80201c4:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 80201c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80201c8:	2b00      	cmp	r3, #0
 80201ca:	d002      	beq.n	80201d2 <lwip_recvfrom+0xce>
      *fromlen = msg.msg_namelen;
 80201cc:	69ba      	ldr	r2, [r7, #24]
 80201ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80201d0:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 80201d2:	2300      	movs	r3, #0
 80201d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80201d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80201d8:	2b00      	cmp	r3, #0
 80201da:	d002      	beq.n	80201e2 <lwip_recvfrom+0xde>
 80201dc:	4a03      	ldr	r2, [pc, #12]	@ (80201ec <lwip_recvfrom+0xe8>)
 80201de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80201e0:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 80201e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80201e4:	4618      	mov	r0, r3
 80201e6:	3750      	adds	r7, #80	@ 0x50
 80201e8:	46bd      	mov	sp, r7
 80201ea:	bd80      	pop	{r7, pc}
 80201ec:	2401d084 	.word	0x2401d084

080201f0 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 80201f0:	b580      	push	{r7, lr}
 80201f2:	b090      	sub	sp, #64	@ 0x40
 80201f4:	af00      	add	r7, sp, #0
 80201f6:	60f8      	str	r0, [r7, #12]
 80201f8:	60b9      	str	r1, [r7, #8]
 80201fa:	607a      	str	r2, [r7, #4]
 80201fc:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 80201fe:	68f8      	ldr	r0, [r7, #12]
 8020200:	f7ff fc96 	bl	801fb30 <get_socket>
 8020204:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (!sock) {
 8020206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020208:	2b00      	cmp	r3, #0
 802020a:	d102      	bne.n	8020212 <lwip_sendto+0x22>
    return -1;
 802020c:	f04f 33ff 	mov.w	r3, #4294967295
 8020210:	e099      	b.n	8020346 <lwip_sendto+0x156>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8020212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020214:	681b      	ldr	r3, [r3, #0]
 8020216:	781b      	ldrb	r3, [r3, #0]
 8020218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 802021c:	2b10      	cmp	r3, #16
 802021e:	d10d      	bne.n	802023c <lwip_sendto+0x4c>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
#else /* LWIP_TCP */
    LWIP_UNUSED_ARG(flags);
    sock_set_errno(sock, err_to_errno(ERR_ARG));
 8020220:	f06f 000f 	mvn.w	r0, #15
 8020224:	f7fb f87a 	bl	801b31c <err_to_errno>
 8020228:	6278      	str	r0, [r7, #36]	@ 0x24
 802022a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802022c:	2b00      	cmp	r3, #0
 802022e:	d002      	beq.n	8020236 <lwip_sendto+0x46>
 8020230:	4a47      	ldr	r2, [pc, #284]	@ (8020350 <lwip_sendto+0x160>)
 8020232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020234:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8020236:	f04f 33ff 	mov.w	r3, #4294967295
 802023a:	e084      	b.n	8020346 <lwip_sendto+0x156>
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 802023c:	687b      	ldr	r3, [r7, #4]
 802023e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020242:	d30a      	bcc.n	802025a <lwip_sendto+0x6a>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8020244:	235a      	movs	r3, #90	@ 0x5a
 8020246:	62bb      	str	r3, [r7, #40]	@ 0x28
 8020248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802024a:	2b00      	cmp	r3, #0
 802024c:	d002      	beq.n	8020254 <lwip_sendto+0x64>
 802024e:	4a40      	ldr	r2, [pc, #256]	@ (8020350 <lwip_sendto+0x160>)
 8020250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020252:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8020254:	f04f 33ff 	mov.w	r3, #4294967295
 8020258:	e075      	b.n	8020346 <lwip_sendto+0x156>
  }
  short_size = (u16_t)size;
 802025a:	687b      	ldr	r3, [r7, #4]
 802025c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 802025e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020260:	2b00      	cmp	r3, #0
 8020262:	d102      	bne.n	802026a <lwip_sendto+0x7a>
 8020264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8020266:	2b00      	cmp	r3, #0
 8020268:	d023      	beq.n	80202b2 <lwip_sendto+0xc2>
 802026a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802026c:	2b10      	cmp	r3, #16
 802026e:	d10b      	bne.n	8020288 <lwip_sendto+0x98>
 8020270:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020272:	2b00      	cmp	r3, #0
 8020274:	d008      	beq.n	8020288 <lwip_sendto+0x98>
 8020276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020278:	785b      	ldrb	r3, [r3, #1]
 802027a:	2b02      	cmp	r3, #2
 802027c:	d104      	bne.n	8020288 <lwip_sendto+0x98>
 802027e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8020280:	f003 0303 	and.w	r3, r3, #3
 8020284:	2b00      	cmp	r3, #0
 8020286:	d014      	beq.n	80202b2 <lwip_sendto+0xc2>
 8020288:	4b32      	ldr	r3, [pc, #200]	@ (8020354 <lwip_sendto+0x164>)
 802028a:	f240 6252 	movw	r2, #1618	@ 0x652
 802028e:	4932      	ldr	r1, [pc, #200]	@ (8020358 <lwip_sendto+0x168>)
 8020290:	4832      	ldr	r0, [pc, #200]	@ (802035c <lwip_sendto+0x16c>)
 8020292:	f003 fcf3 	bl	8023c7c <iprintf>
 8020296:	f06f 000f 	mvn.w	r0, #15
 802029a:	f7fb f83f 	bl	801b31c <err_to_errno>
 802029e:	6338      	str	r0, [r7, #48]	@ 0x30
 80202a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80202a2:	2b00      	cmp	r3, #0
 80202a4:	d002      	beq.n	80202ac <lwip_sendto+0xbc>
 80202a6:	4a2a      	ldr	r2, [pc, #168]	@ (8020350 <lwip_sendto+0x160>)
 80202a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80202aa:	6013      	str	r3, [r2, #0]
 80202ac:	f04f 33ff 	mov.w	r3, #4294967295
 80202b0:	e049      	b.n	8020346 <lwip_sendto+0x156>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 80202b2:	2300      	movs	r3, #0
 80202b4:	61bb      	str	r3, [r7, #24]
 80202b6:	69bb      	ldr	r3, [r7, #24]
 80202b8:	617b      	str	r3, [r7, #20]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 80202ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80202bc:	2b00      	cmp	r3, #0
 80202be:	d00a      	beq.n	80202d6 <lwip_sendto+0xe6>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 80202c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80202c2:	685b      	ldr	r3, [r3, #4]
 80202c4:	61fb      	str	r3, [r7, #28]
 80202c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80202c8:	885b      	ldrh	r3, [r3, #2]
 80202ca:	4618      	mov	r0, r3
 80202cc:	f7fa fff6 	bl	801b2bc <lwip_htons>
 80202d0:	4603      	mov	r3, r0
 80202d2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80202d4:	e003      	b.n	80202de <lwip_sendto+0xee>
  } else {
    remote_port = 0;
 80202d6:	2300      	movs	r3, #0
 80202d8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 80202da:	2300      	movs	r3, #0
 80202dc:	61fb      	str	r3, [r7, #28]
  }
  netbuf_fromport(&buf) = remote_port;
 80202de:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80202e0:	843b      	strh	r3, [r7, #32]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 80202e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80202e4:	f107 0314 	add.w	r3, r7, #20
 80202e8:	68b9      	ldr	r1, [r7, #8]
 80202ea:	4618      	mov	r0, r3
 80202ec:	f7fe fa9c 	bl	801e828 <netbuf_ref>
 80202f0:	4603      	mov	r3, r0
 80202f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 80202f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80202fa:	2b00      	cmp	r3, #0
 80202fc:	d10a      	bne.n	8020314 <lwip_sendto+0x124>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 80202fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020300:	681b      	ldr	r3, [r3, #0]
 8020302:	f107 0214 	add.w	r2, r7, #20
 8020306:	4611      	mov	r1, r2
 8020308:	4618      	mov	r0, r3
 802030a:	f7fa fcd5 	bl	801acb8 <netconn_send>
 802030e:	4603      	mov	r3, r0
 8020310:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 8020314:	f107 0314 	add.w	r3, r7, #20
 8020318:	4618      	mov	r0, r3
 802031a:	f7fe fa5d 	bl	801e7d8 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 802031e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8020322:	4618      	mov	r0, r3
 8020324:	f7fa fffa 	bl	801b31c <err_to_errno>
 8020328:	62f8      	str	r0, [r7, #44]	@ 0x2c
 802032a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802032c:	2b00      	cmp	r3, #0
 802032e:	d002      	beq.n	8020336 <lwip_sendto+0x146>
 8020330:	4a07      	ldr	r2, [pc, #28]	@ (8020350 <lwip_sendto+0x160>)
 8020332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8020334:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8020336:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 802033a:	2b00      	cmp	r3, #0
 802033c:	d101      	bne.n	8020342 <lwip_sendto+0x152>
 802033e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8020340:	e001      	b.n	8020346 <lwip_sendto+0x156>
 8020342:	f04f 33ff 	mov.w	r3, #4294967295
}
 8020346:	4618      	mov	r0, r3
 8020348:	3740      	adds	r7, #64	@ 0x40
 802034a:	46bd      	mov	sp, r7
 802034c:	bd80      	pop	{r7, pc}
 802034e:	bf00      	nop
 8020350:	2401d084 	.word	0x2401d084
 8020354:	080298c4 	.word	0x080298c4
 8020358:	08029b40 	.word	0x08029b40
 802035c:	0802993c 	.word	0x0802993c

08020360 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 8020360:	b580      	push	{r7, lr}
 8020362:	b086      	sub	sp, #24
 8020364:	af00      	add	r7, sp, #0
 8020366:	60f8      	str	r0, [r7, #12]
 8020368:	60b9      	str	r1, [r7, #8]
 802036a:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 802036c:	68bb      	ldr	r3, [r7, #8]
 802036e:	2b03      	cmp	r3, #3
 8020370:	d009      	beq.n	8020386 <lwip_socket+0x26>
 8020372:	68bb      	ldr	r3, [r7, #8]
 8020374:	2b03      	cmp	r3, #3
 8020376:	dc23      	bgt.n	80203c0 <lwip_socket+0x60>
 8020378:	68bb      	ldr	r3, [r7, #8]
 802037a:	2b01      	cmp	r3, #1
 802037c:	d019      	beq.n	80203b2 <lwip_socket+0x52>
 802037e:	68bb      	ldr	r3, [r7, #8]
 8020380:	2b02      	cmp	r3, #2
 8020382:	d009      	beq.n	8020398 <lwip_socket+0x38>
 8020384:	e01c      	b.n	80203c0 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8020386:	687b      	ldr	r3, [r7, #4]
 8020388:	b2db      	uxtb	r3, r3
 802038a:	4a22      	ldr	r2, [pc, #136]	@ (8020414 <lwip_socket+0xb4>)
 802038c:	4619      	mov	r1, r3
 802038e:	2040      	movs	r0, #64	@ 0x40
 8020390:	f7fa fadc 	bl	801a94c <netconn_new_with_proto_and_callback>
 8020394:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8020396:	e019      	b.n	80203cc <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8020398:	687b      	ldr	r3, [r7, #4]
 802039a:	2b88      	cmp	r3, #136	@ 0x88
 802039c:	d101      	bne.n	80203a2 <lwip_socket+0x42>
 802039e:	2321      	movs	r3, #33	@ 0x21
 80203a0:	e000      	b.n	80203a4 <lwip_socket+0x44>
 80203a2:	2320      	movs	r3, #32
 80203a4:	4a1b      	ldr	r2, [pc, #108]	@ (8020414 <lwip_socket+0xb4>)
 80203a6:	2100      	movs	r1, #0
 80203a8:	4618      	mov	r0, r3
 80203aa:	f7fa facf 	bl	801a94c <netconn_new_with_proto_and_callback>
 80203ae:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 80203b0:	e00c      	b.n	80203cc <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 80203b2:	4a18      	ldr	r2, [pc, #96]	@ (8020414 <lwip_socket+0xb4>)
 80203b4:	2100      	movs	r1, #0
 80203b6:	2010      	movs	r0, #16
 80203b8:	f7fa fac8 	bl	801a94c <netconn_new_with_proto_and_callback>
 80203bc:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 80203be:	e005      	b.n	80203cc <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 80203c0:	4b15      	ldr	r3, [pc, #84]	@ (8020418 <lwip_socket+0xb8>)
 80203c2:	2216      	movs	r2, #22
 80203c4:	601a      	str	r2, [r3, #0]
      return -1;
 80203c6:	f04f 33ff 	mov.w	r3, #4294967295
 80203ca:	e01e      	b.n	802040a <lwip_socket+0xaa>
  }

  if (!conn) {
 80203cc:	697b      	ldr	r3, [r7, #20]
 80203ce:	2b00      	cmp	r3, #0
 80203d0:	d105      	bne.n	80203de <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 80203d2:	4b11      	ldr	r3, [pc, #68]	@ (8020418 <lwip_socket+0xb8>)
 80203d4:	2269      	movs	r2, #105	@ 0x69
 80203d6:	601a      	str	r2, [r3, #0]
    return -1;
 80203d8:	f04f 33ff 	mov.w	r3, #4294967295
 80203dc:	e015      	b.n	802040a <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 80203de:	2100      	movs	r1, #0
 80203e0:	6978      	ldr	r0, [r7, #20]
 80203e2:	f7ff fbbd 	bl	801fb60 <alloc_socket>
 80203e6:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 80203e8:	693b      	ldr	r3, [r7, #16]
 80203ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80203ee:	d108      	bne.n	8020402 <lwip_socket+0xa2>
    netconn_delete(conn);
 80203f0:	6978      	ldr	r0, [r7, #20]
 80203f2:	f7fa fb37 	bl	801aa64 <netconn_delete>
    set_errno(ENFILE);
 80203f6:	4b08      	ldr	r3, [pc, #32]	@ (8020418 <lwip_socket+0xb8>)
 80203f8:	2217      	movs	r2, #23
 80203fa:	601a      	str	r2, [r3, #0]
    return -1;
 80203fc:	f04f 33ff 	mov.w	r3, #4294967295
 8020400:	e003      	b.n	802040a <lwip_socket+0xaa>
  }
  conn->socket = i;
 8020402:	697b      	ldr	r3, [r7, #20]
 8020404:	693a      	ldr	r2, [r7, #16]
 8020406:	615a      	str	r2, [r3, #20]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 8020408:	693b      	ldr	r3, [r7, #16]
}
 802040a:	4618      	mov	r0, r3
 802040c:	3718      	adds	r7, #24
 802040e:	46bd      	mov	sp, r7
 8020410:	bd80      	pop	{r7, pc}
 8020412:	bf00      	nop
 8020414:	080204a5 	.word	0x080204a5
 8020418:	2401d084 	.word	0x2401d084

0802041c <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 802041c:	b480      	push	{r7}
 802041e:	b087      	sub	sp, #28
 8020420:	af00      	add	r7, sp, #0
 8020422:	60f8      	str	r0, [r7, #12]
 8020424:	60b9      	str	r1, [r7, #8]
 8020426:	607a      	str	r2, [r7, #4]
 8020428:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 802042a:	2300      	movs	r3, #0
 802042c:	617b      	str	r3, [r7, #20]
 802042e:	e02c      	b.n	802048a <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 8020430:	68fb      	ldr	r3, [r7, #12]
 8020432:	695a      	ldr	r2, [r3, #20]
 8020434:	697b      	ldr	r3, [r7, #20]
 8020436:	00db      	lsls	r3, r3, #3
 8020438:	4413      	add	r3, r2
 802043a:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 802043c:	693b      	ldr	r3, [r7, #16]
 802043e:	681b      	ldr	r3, [r3, #0]
 8020440:	68ba      	ldr	r2, [r7, #8]
 8020442:	429a      	cmp	r2, r3
 8020444:	d11e      	bne.n	8020484 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8020446:	687b      	ldr	r3, [r7, #4]
 8020448:	2b00      	cmp	r3, #0
 802044a:	d009      	beq.n	8020460 <lwip_poll_should_wake+0x44>
 802044c:	693b      	ldr	r3, [r7, #16]
 802044e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8020452:	b29b      	uxth	r3, r3
 8020454:	f003 0301 	and.w	r3, r3, #1
 8020458:	2b00      	cmp	r3, #0
 802045a:	d001      	beq.n	8020460 <lwip_poll_should_wake+0x44>
        return 1;
 802045c:	2301      	movs	r3, #1
 802045e:	e01a      	b.n	8020496 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 8020460:	683b      	ldr	r3, [r7, #0]
 8020462:	2b00      	cmp	r3, #0
 8020464:	d009      	beq.n	802047a <lwip_poll_should_wake+0x5e>
 8020466:	693b      	ldr	r3, [r7, #16]
 8020468:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 802046c:	b29b      	uxth	r3, r3
 802046e:	f003 0302 	and.w	r3, r3, #2
 8020472:	2b00      	cmp	r3, #0
 8020474:	d001      	beq.n	802047a <lwip_poll_should_wake+0x5e>
        return 1;
 8020476:	2301      	movs	r3, #1
 8020478:	e00d      	b.n	8020496 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 802047a:	6a3b      	ldr	r3, [r7, #32]
 802047c:	2b00      	cmp	r3, #0
 802047e:	d001      	beq.n	8020484 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 8020480:	2301      	movs	r3, #1
 8020482:	e008      	b.n	8020496 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8020484:	697b      	ldr	r3, [r7, #20]
 8020486:	3301      	adds	r3, #1
 8020488:	617b      	str	r3, [r7, #20]
 802048a:	68fb      	ldr	r3, [r7, #12]
 802048c:	699b      	ldr	r3, [r3, #24]
 802048e:	697a      	ldr	r2, [r7, #20]
 8020490:	429a      	cmp	r2, r3
 8020492:	d3cd      	bcc.n	8020430 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8020494:	2300      	movs	r3, #0
}
 8020496:	4618      	mov	r0, r3
 8020498:	371c      	adds	r7, #28
 802049a:	46bd      	mov	sp, r7
 802049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80204a0:	4770      	bx	lr
	...

080204a4 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 80204a4:	b580      	push	{r7, lr}
 80204a6:	b08a      	sub	sp, #40	@ 0x28
 80204a8:	af00      	add	r7, sp, #0
 80204aa:	6078      	str	r0, [r7, #4]
 80204ac:	460b      	mov	r3, r1
 80204ae:	70fb      	strb	r3, [r7, #3]
 80204b0:	4613      	mov	r3, r2
 80204b2:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 80204b4:	687b      	ldr	r3, [r7, #4]
 80204b6:	2b00      	cmp	r3, #0
 80204b8:	f000 80a4 	beq.w	8020604 <event_callback+0x160>
    s = conn->socket;
 80204bc:	687b      	ldr	r3, [r7, #4]
 80204be:	695b      	ldr	r3, [r3, #20]
 80204c0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 80204c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80204c4:	2b00      	cmp	r3, #0
 80204c6:	da18      	bge.n	80204fa <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 80204c8:	f000 fcdc 	bl	8020e84 <sys_arch_protect>
 80204cc:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 80204ce:	687b      	ldr	r3, [r7, #4]
 80204d0:	695b      	ldr	r3, [r3, #20]
 80204d2:	2b00      	cmp	r3, #0
 80204d4:	da0b      	bge.n	80204ee <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 80204d6:	78fb      	ldrb	r3, [r7, #3]
 80204d8:	2b00      	cmp	r3, #0
 80204da:	d104      	bne.n	80204e6 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 80204dc:	687b      	ldr	r3, [r7, #4]
 80204de:	695b      	ldr	r3, [r3, #20]
 80204e0:	1e5a      	subs	r2, r3, #1
 80204e2:	687b      	ldr	r3, [r7, #4]
 80204e4:	615a      	str	r2, [r3, #20]
        }
        SYS_ARCH_UNPROTECT(lev);
 80204e6:	69f8      	ldr	r0, [r7, #28]
 80204e8:	f000 fcda 	bl	8020ea0 <sys_arch_unprotect>
        return;
 80204ec:	e08d      	b.n	802060a <event_callback+0x166>
      }
      s = conn->socket;
 80204ee:	687b      	ldr	r3, [r7, #4]
 80204f0:	695b      	ldr	r3, [r3, #20]
 80204f2:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 80204f4:	69f8      	ldr	r0, [r7, #28]
 80204f6:	f000 fcd3 	bl	8020ea0 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 80204fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80204fc:	f7ff fb18 	bl	801fb30 <get_socket>
 8020500:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 8020502:	69bb      	ldr	r3, [r7, #24]
 8020504:	2b00      	cmp	r3, #0
 8020506:	d07f      	beq.n	8020608 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 8020508:	2301      	movs	r3, #1
 802050a:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 802050c:	f000 fcba 	bl	8020e84 <sys_arch_protect>
 8020510:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 8020512:	78fb      	ldrb	r3, [r7, #3]
 8020514:	2b04      	cmp	r3, #4
 8020516:	d83e      	bhi.n	8020596 <event_callback+0xf2>
 8020518:	a201      	add	r2, pc, #4	@ (adr r2, 8020520 <event_callback+0x7c>)
 802051a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802051e:	bf00      	nop
 8020520:	08020535 	.word	0x08020535
 8020524:	08020557 	.word	0x08020557
 8020528:	0802056f 	.word	0x0802056f
 802052c:	08020583 	.word	0x08020583
 8020530:	0802058f 	.word	0x0802058f
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 8020534:	69bb      	ldr	r3, [r7, #24]
 8020536:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 802053a:	b29b      	uxth	r3, r3
 802053c:	3301      	adds	r3, #1
 802053e:	b29b      	uxth	r3, r3
 8020540:	b21a      	sxth	r2, r3
 8020542:	69bb      	ldr	r3, [r7, #24]
 8020544:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8020546:	69bb      	ldr	r3, [r7, #24]
 8020548:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 802054c:	2b01      	cmp	r3, #1
 802054e:	dd2a      	ble.n	80205a6 <event_callback+0x102>
        check_waiters = 0;
 8020550:	2300      	movs	r3, #0
 8020552:	623b      	str	r3, [r7, #32]
      }
      break;
 8020554:	e027      	b.n	80205a6 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8020556:	69bb      	ldr	r3, [r7, #24]
 8020558:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 802055c:	b29b      	uxth	r3, r3
 802055e:	3b01      	subs	r3, #1
 8020560:	b29b      	uxth	r3, r3
 8020562:	b21a      	sxth	r2, r3
 8020564:	69bb      	ldr	r3, [r7, #24]
 8020566:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8020568:	2300      	movs	r3, #0
 802056a:	623b      	str	r3, [r7, #32]
      break;
 802056c:	e01c      	b.n	80205a8 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 802056e:	69bb      	ldr	r3, [r7, #24]
 8020570:	895b      	ldrh	r3, [r3, #10]
 8020572:	2b00      	cmp	r3, #0
 8020574:	d001      	beq.n	802057a <event_callback+0xd6>
        check_waiters = 0;
 8020576:	2300      	movs	r3, #0
 8020578:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 802057a:	69bb      	ldr	r3, [r7, #24]
 802057c:	2201      	movs	r2, #1
 802057e:	815a      	strh	r2, [r3, #10]
      break;
 8020580:	e012      	b.n	80205a8 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 8020582:	69bb      	ldr	r3, [r7, #24]
 8020584:	2200      	movs	r2, #0
 8020586:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8020588:	2300      	movs	r3, #0
 802058a:	623b      	str	r3, [r7, #32]
      break;
 802058c:	e00c      	b.n	80205a8 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 802058e:	69bb      	ldr	r3, [r7, #24]
 8020590:	2201      	movs	r2, #1
 8020592:	819a      	strh	r2, [r3, #12]
      break;
 8020594:	e008      	b.n	80205a8 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8020596:	4b1e      	ldr	r3, [pc, #120]	@ (8020610 <event_callback+0x16c>)
 8020598:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 802059c:	491d      	ldr	r1, [pc, #116]	@ (8020614 <event_callback+0x170>)
 802059e:	481e      	ldr	r0, [pc, #120]	@ (8020618 <event_callback+0x174>)
 80205a0:	f003 fb6c 	bl	8023c7c <iprintf>
      break;
 80205a4:	e000      	b.n	80205a8 <event_callback+0x104>
      break;
 80205a6:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 80205a8:	69bb      	ldr	r3, [r7, #24]
 80205aa:	7b9b      	ldrb	r3, [r3, #14]
 80205ac:	2b00      	cmp	r3, #0
 80205ae:	d025      	beq.n	80205fc <event_callback+0x158>
 80205b0:	6a3b      	ldr	r3, [r7, #32]
 80205b2:	2b00      	cmp	r3, #0
 80205b4:	d022      	beq.n	80205fc <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 80205b6:	69bb      	ldr	r3, [r7, #24]
 80205b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80205bc:	2b00      	cmp	r3, #0
 80205be:	bfcc      	ite	gt
 80205c0:	2301      	movgt	r3, #1
 80205c2:	2300      	movle	r3, #0
 80205c4:	b2db      	uxtb	r3, r3
 80205c6:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 80205c8:	69bb      	ldr	r3, [r7, #24]
 80205ca:	895b      	ldrh	r3, [r3, #10]
 80205cc:	2b00      	cmp	r3, #0
 80205ce:	bf14      	ite	ne
 80205d0:	2301      	movne	r3, #1
 80205d2:	2300      	moveq	r3, #0
 80205d4:	b2db      	uxtb	r3, r3
 80205d6:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 80205d8:	69bb      	ldr	r3, [r7, #24]
 80205da:	899b      	ldrh	r3, [r3, #12]
 80205dc:	2b00      	cmp	r3, #0
 80205de:	bf14      	ite	ne
 80205e0:	2301      	movne	r3, #1
 80205e2:	2300      	moveq	r3, #0
 80205e4:	b2db      	uxtb	r3, r3
 80205e6:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 80205e8:	69f8      	ldr	r0, [r7, #28]
 80205ea:	f000 fc59 	bl	8020ea0 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 80205ee:	68fb      	ldr	r3, [r7, #12]
 80205f0:	693a      	ldr	r2, [r7, #16]
 80205f2:	6979      	ldr	r1, [r7, #20]
 80205f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80205f6:	f000 f811 	bl	802061c <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 80205fa:	e006      	b.n	802060a <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 80205fc:	69f8      	ldr	r0, [r7, #28]
 80205fe:	f000 fc4f 	bl	8020ea0 <sys_arch_unprotect>
 8020602:	e002      	b.n	802060a <event_callback+0x166>
    return;
 8020604:	bf00      	nop
 8020606:	e000      	b.n	802060a <event_callback+0x166>
      return;
 8020608:	bf00      	nop
  }
  done_socket(sock);
}
 802060a:	3728      	adds	r7, #40	@ 0x28
 802060c:	46bd      	mov	sp, r7
 802060e:	bd80      	pop	{r7, pc}
 8020610:	080298c4 	.word	0x080298c4
 8020614:	08029bdc 	.word	0x08029bdc
 8020618:	0802993c 	.word	0x0802993c

0802061c <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 802061c:	b580      	push	{r7, lr}
 802061e:	b088      	sub	sp, #32
 8020620:	af02      	add	r7, sp, #8
 8020622:	60f8      	str	r0, [r7, #12]
 8020624:	60b9      	str	r1, [r7, #8]
 8020626:	607a      	str	r2, [r7, #4]
 8020628:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 802062a:	4b42      	ldr	r3, [pc, #264]	@ (8020734 <select_check_waiters+0x118>)
 802062c:	681b      	ldr	r3, [r3, #0]
 802062e:	617b      	str	r3, [r7, #20]
 8020630:	e078      	b.n	8020724 <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 8020632:	697b      	ldr	r3, [r7, #20]
 8020634:	69db      	ldr	r3, [r3, #28]
 8020636:	2b00      	cmp	r3, #0
 8020638:	d171      	bne.n	802071e <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 802063a:	2300      	movs	r3, #0
 802063c:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 802063e:	697b      	ldr	r3, [r7, #20]
 8020640:	695b      	ldr	r3, [r3, #20]
 8020642:	2b00      	cmp	r3, #0
 8020644:	d009      	beq.n	802065a <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8020646:	683b      	ldr	r3, [r7, #0]
 8020648:	9300      	str	r3, [sp, #0]
 802064a:	687b      	ldr	r3, [r7, #4]
 802064c:	68ba      	ldr	r2, [r7, #8]
 802064e:	68f9      	ldr	r1, [r7, #12]
 8020650:	6978      	ldr	r0, [r7, #20]
 8020652:	f7ff fee3 	bl	802041c <lwip_poll_should_wake>
 8020656:	6138      	str	r0, [r7, #16]
 8020658:	e056      	b.n	8020708 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 802065a:	68bb      	ldr	r3, [r7, #8]
 802065c:	2b00      	cmp	r3, #0
 802065e:	d017      	beq.n	8020690 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8020660:	697b      	ldr	r3, [r7, #20]
 8020662:	689b      	ldr	r3, [r3, #8]
 8020664:	2b00      	cmp	r3, #0
 8020666:	d013      	beq.n	8020690 <select_check_waiters+0x74>
 8020668:	697b      	ldr	r3, [r7, #20]
 802066a:	689a      	ldr	r2, [r3, #8]
 802066c:	68fb      	ldr	r3, [r7, #12]
 802066e:	2b00      	cmp	r3, #0
 8020670:	da00      	bge.n	8020674 <select_check_waiters+0x58>
 8020672:	331f      	adds	r3, #31
 8020674:	115b      	asrs	r3, r3, #5
 8020676:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 802067a:	68fb      	ldr	r3, [r7, #12]
 802067c:	f003 031f 	and.w	r3, r3, #31
 8020680:	fa22 f303 	lsr.w	r3, r2, r3
 8020684:	f003 0301 	and.w	r3, r3, #1
 8020688:	2b00      	cmp	r3, #0
 802068a:	d001      	beq.n	8020690 <select_check_waiters+0x74>
            do_signal = 1;
 802068c:	2301      	movs	r3, #1
 802068e:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 8020690:	687b      	ldr	r3, [r7, #4]
 8020692:	2b00      	cmp	r3, #0
 8020694:	d01a      	beq.n	80206cc <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8020696:	693b      	ldr	r3, [r7, #16]
 8020698:	2b00      	cmp	r3, #0
 802069a:	d117      	bne.n	80206cc <select_check_waiters+0xb0>
 802069c:	697b      	ldr	r3, [r7, #20]
 802069e:	68db      	ldr	r3, [r3, #12]
 80206a0:	2b00      	cmp	r3, #0
 80206a2:	d013      	beq.n	80206cc <select_check_waiters+0xb0>
 80206a4:	697b      	ldr	r3, [r7, #20]
 80206a6:	68da      	ldr	r2, [r3, #12]
 80206a8:	68fb      	ldr	r3, [r7, #12]
 80206aa:	2b00      	cmp	r3, #0
 80206ac:	da00      	bge.n	80206b0 <select_check_waiters+0x94>
 80206ae:	331f      	adds	r3, #31
 80206b0:	115b      	asrs	r3, r3, #5
 80206b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80206b6:	68fb      	ldr	r3, [r7, #12]
 80206b8:	f003 031f 	and.w	r3, r3, #31
 80206bc:	fa22 f303 	lsr.w	r3, r2, r3
 80206c0:	f003 0301 	and.w	r3, r3, #1
 80206c4:	2b00      	cmp	r3, #0
 80206c6:	d001      	beq.n	80206cc <select_check_waiters+0xb0>
            do_signal = 1;
 80206c8:	2301      	movs	r3, #1
 80206ca:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 80206cc:	683b      	ldr	r3, [r7, #0]
 80206ce:	2b00      	cmp	r3, #0
 80206d0:	d01a      	beq.n	8020708 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 80206d2:	693b      	ldr	r3, [r7, #16]
 80206d4:	2b00      	cmp	r3, #0
 80206d6:	d117      	bne.n	8020708 <select_check_waiters+0xec>
 80206d8:	697b      	ldr	r3, [r7, #20]
 80206da:	691b      	ldr	r3, [r3, #16]
 80206dc:	2b00      	cmp	r3, #0
 80206de:	d013      	beq.n	8020708 <select_check_waiters+0xec>
 80206e0:	697b      	ldr	r3, [r7, #20]
 80206e2:	691a      	ldr	r2, [r3, #16]
 80206e4:	68fb      	ldr	r3, [r7, #12]
 80206e6:	2b00      	cmp	r3, #0
 80206e8:	da00      	bge.n	80206ec <select_check_waiters+0xd0>
 80206ea:	331f      	adds	r3, #31
 80206ec:	115b      	asrs	r3, r3, #5
 80206ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80206f2:	68fb      	ldr	r3, [r7, #12]
 80206f4:	f003 031f 	and.w	r3, r3, #31
 80206f8:	fa22 f303 	lsr.w	r3, r2, r3
 80206fc:	f003 0301 	and.w	r3, r3, #1
 8020700:	2b00      	cmp	r3, #0
 8020702:	d001      	beq.n	8020708 <select_check_waiters+0xec>
            do_signal = 1;
 8020704:	2301      	movs	r3, #1
 8020706:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 8020708:	693b      	ldr	r3, [r7, #16]
 802070a:	2b00      	cmp	r3, #0
 802070c:	d007      	beq.n	802071e <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 802070e:	697b      	ldr	r3, [r7, #20]
 8020710:	2201      	movs	r2, #1
 8020712:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8020714:	697b      	ldr	r3, [r7, #20]
 8020716:	3320      	adds	r3, #32
 8020718:	4618      	mov	r0, r3
 802071a:	f000 fb1c 	bl	8020d56 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 802071e:	697b      	ldr	r3, [r7, #20]
 8020720:	681b      	ldr	r3, [r3, #0]
 8020722:	617b      	str	r3, [r7, #20]
 8020724:	697b      	ldr	r3, [r7, #20]
 8020726:	2b00      	cmp	r3, #0
 8020728:	d183      	bne.n	8020632 <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 802072a:	bf00      	nop
 802072c:	bf00      	nop
 802072e:	3718      	adds	r7, #24
 8020730:	46bd      	mov	sp, r7
 8020732:	bd80      	pop	{r7, pc}
 8020734:	2401d080 	.word	0x2401d080

08020738 <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 8020738:	b580      	push	{r7, lr}
 802073a:	b082      	sub	sp, #8
 802073c:	af00      	add	r7, sp, #0
 802073e:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 8020740:	687b      	ldr	r3, [r7, #4]
 8020742:	2b20      	cmp	r3, #32
 8020744:	d009      	beq.n	802075a <lwip_sockopt_to_ipopt+0x22>
 8020746:	687b      	ldr	r3, [r7, #4]
 8020748:	2b20      	cmp	r3, #32
 802074a:	dc0c      	bgt.n	8020766 <lwip_sockopt_to_ipopt+0x2e>
 802074c:	687b      	ldr	r3, [r7, #4]
 802074e:	2b04      	cmp	r3, #4
 8020750:	d007      	beq.n	8020762 <lwip_sockopt_to_ipopt+0x2a>
 8020752:	687b      	ldr	r3, [r7, #4]
 8020754:	2b08      	cmp	r3, #8
 8020756:	d002      	beq.n	802075e <lwip_sockopt_to_ipopt+0x26>
 8020758:	e005      	b.n	8020766 <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 802075a:	2320      	movs	r3, #32
 802075c:	e00b      	b.n	8020776 <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 802075e:	2308      	movs	r3, #8
 8020760:	e009      	b.n	8020776 <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 8020762:	2304      	movs	r3, #4
 8020764:	e007      	b.n	8020776 <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 8020766:	4b06      	ldr	r3, [pc, #24]	@ (8020780 <lwip_sockopt_to_ipopt+0x48>)
 8020768:	f640 3239 	movw	r2, #2873	@ 0xb39
 802076c:	4905      	ldr	r1, [pc, #20]	@ (8020784 <lwip_sockopt_to_ipopt+0x4c>)
 802076e:	4806      	ldr	r0, [pc, #24]	@ (8020788 <lwip_sockopt_to_ipopt+0x50>)
 8020770:	f003 fa84 	bl	8023c7c <iprintf>
    return 0;
 8020774:	2300      	movs	r3, #0
  }
}
 8020776:	4618      	mov	r0, r3
 8020778:	3708      	adds	r7, #8
 802077a:	46bd      	mov	sp, r7
 802077c:	bd80      	pop	{r7, pc}
 802077e:	bf00      	nop
 8020780:	080298c4 	.word	0x080298c4
 8020784:	08029bec 	.word	0x08029bec
 8020788:	0802993c 	.word	0x0802993c

0802078c <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 802078c:	b580      	push	{r7, lr}
 802078e:	b08a      	sub	sp, #40	@ 0x28
 8020790:	af02      	add	r7, sp, #8
 8020792:	60f8      	str	r0, [r7, #12]
 8020794:	60b9      	str	r1, [r7, #8]
 8020796:	607a      	str	r2, [r7, #4]
 8020798:	603b      	str	r3, [r7, #0]
  int err = 0;
 802079a:	2300      	movs	r3, #0
 802079c:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 802079e:	68f8      	ldr	r0, [r7, #12]
 80207a0:	f7ff f9c6 	bl	801fb30 <get_socket>
 80207a4:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 80207a6:	69bb      	ldr	r3, [r7, #24]
 80207a8:	2b00      	cmp	r3, #0
 80207aa:	d102      	bne.n	80207b2 <lwip_setsockopt+0x26>
    return -1;
 80207ac:	f04f 33ff 	mov.w	r3, #4294967295
 80207b0:	e02b      	b.n	802080a <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 80207b2:	683b      	ldr	r3, [r7, #0]
 80207b4:	2b00      	cmp	r3, #0
 80207b6:	d10a      	bne.n	80207ce <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 80207b8:	230e      	movs	r3, #14
 80207ba:	613b      	str	r3, [r7, #16]
 80207bc:	693b      	ldr	r3, [r7, #16]
 80207be:	2b00      	cmp	r3, #0
 80207c0:	d002      	beq.n	80207c8 <lwip_setsockopt+0x3c>
 80207c2:	4a14      	ldr	r2, [pc, #80]	@ (8020814 <lwip_setsockopt+0x88>)
 80207c4:	693b      	ldr	r3, [r7, #16]
 80207c6:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 80207c8:	f04f 33ff 	mov.w	r3, #4294967295
 80207cc:	e01d      	b.n	802080a <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 80207ce:	4812      	ldr	r0, [pc, #72]	@ (8020818 <lwip_setsockopt+0x8c>)
 80207d0:	f000 fb1c 	bl	8020e0c <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 80207d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80207d6:	9300      	str	r3, [sp, #0]
 80207d8:	683b      	ldr	r3, [r7, #0]
 80207da:	687a      	ldr	r2, [r7, #4]
 80207dc:	68b9      	ldr	r1, [r7, #8]
 80207de:	68f8      	ldr	r0, [r7, #12]
 80207e0:	f000 f81c 	bl	802081c <lwip_setsockopt_impl>
 80207e4:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 80207e6:	480c      	ldr	r0, [pc, #48]	@ (8020818 <lwip_setsockopt+0x8c>)
 80207e8:	f000 fb1f 	bl	8020e2a <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 80207ec:	69fb      	ldr	r3, [r7, #28]
 80207ee:	617b      	str	r3, [r7, #20]
 80207f0:	697b      	ldr	r3, [r7, #20]
 80207f2:	2b00      	cmp	r3, #0
 80207f4:	d002      	beq.n	80207fc <lwip_setsockopt+0x70>
 80207f6:	4a07      	ldr	r2, [pc, #28]	@ (8020814 <lwip_setsockopt+0x88>)
 80207f8:	697b      	ldr	r3, [r7, #20]
 80207fa:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 80207fc:	69fb      	ldr	r3, [r7, #28]
 80207fe:	2b00      	cmp	r3, #0
 8020800:	d002      	beq.n	8020808 <lwip_setsockopt+0x7c>
 8020802:	f04f 33ff 	mov.w	r3, #4294967295
 8020806:	e000      	b.n	802080a <lwip_setsockopt+0x7e>
 8020808:	2300      	movs	r3, #0
}
 802080a:	4618      	mov	r0, r3
 802080c:	3720      	adds	r7, #32
 802080e:	46bd      	mov	sp, r7
 8020810:	bd80      	pop	{r7, pc}
 8020812:	bf00      	nop
 8020814:	2401d084 	.word	0x2401d084
 8020818:	2401d098 	.word	0x2401d098

0802081c <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 802081c:	b580      	push	{r7, lr}
 802081e:	b088      	sub	sp, #32
 8020820:	af00      	add	r7, sp, #0
 8020822:	60f8      	str	r0, [r7, #12]
 8020824:	60b9      	str	r1, [r7, #8]
 8020826:	607a      	str	r2, [r7, #4]
 8020828:	603b      	str	r3, [r7, #0]
  int err = 0;
 802082a:	2300      	movs	r3, #0
 802082c:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 802082e:	68f8      	ldr	r0, [r7, #12]
 8020830:	f7ff f967 	bl	801fb02 <tryget_socket>
 8020834:	6178      	str	r0, [r7, #20]
  if (!sock) {
 8020836:	697b      	ldr	r3, [r7, #20]
 8020838:	2b00      	cmp	r3, #0
 802083a:	d101      	bne.n	8020840 <lwip_setsockopt_impl+0x24>
    return EBADF;
 802083c:	2309      	movs	r3, #9
 802083e:	e124      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 8020840:	68bb      	ldr	r3, [r7, #8]
 8020842:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8020846:	4293      	cmp	r3, r2
 8020848:	d00d      	beq.n	8020866 <lwip_setsockopt_impl+0x4a>
 802084a:	68bb      	ldr	r3, [r7, #8]
 802084c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8020850:	f280 8117 	bge.w	8020a82 <lwip_setsockopt_impl+0x266>
 8020854:	68bb      	ldr	r3, [r7, #8]
 8020856:	2b00      	cmp	r3, #0
 8020858:	f000 80d5 	beq.w	8020a06 <lwip_setsockopt_impl+0x1ea>
 802085c:	68bb      	ldr	r3, [r7, #8]
 802085e:	2bff      	cmp	r3, #255	@ 0xff
 8020860:	f000 810b 	beq.w	8020a7a <lwip_setsockopt_impl+0x25e>
 8020864:	e10d      	b.n	8020a82 <lwip_setsockopt_impl+0x266>

    /* Level: SOL_SOCKET */
    case SOL_SOCKET:
      switch (optname) {
 8020866:	687b      	ldr	r3, [r7, #4]
 8020868:	f241 020b 	movw	r2, #4107	@ 0x100b
 802086c:	4293      	cmp	r3, r2
 802086e:	f000 8091 	beq.w	8020994 <lwip_setsockopt_impl+0x178>
 8020872:	687b      	ldr	r3, [r7, #4]
 8020874:	f241 020b 	movw	r2, #4107	@ 0x100b
 8020878:	4293      	cmp	r3, r2
 802087a:	f300 80c0 	bgt.w	80209fe <lwip_setsockopt_impl+0x1e2>
 802087e:	687b      	ldr	r3, [r7, #4]
 8020880:	f241 020a 	movw	r2, #4106	@ 0x100a
 8020884:	4293      	cmp	r3, r2
 8020886:	d050      	beq.n	802092a <lwip_setsockopt_impl+0x10e>
 8020888:	687b      	ldr	r3, [r7, #4]
 802088a:	f241 020a 	movw	r2, #4106	@ 0x100a
 802088e:	4293      	cmp	r3, r2
 8020890:	f300 80b5 	bgt.w	80209fe <lwip_setsockopt_impl+0x1e2>
 8020894:	687b      	ldr	r3, [r7, #4]
 8020896:	2b08      	cmp	r3, #8
 8020898:	d003      	beq.n	80208a2 <lwip_setsockopt_impl+0x86>
 802089a:	687b      	ldr	r3, [r7, #4]
 802089c:	2b20      	cmp	r3, #32
 802089e:	f040 80ae 	bne.w	80209fe <lwip_setsockopt_impl+0x1e2>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 80208a2:	687b      	ldr	r3, [r7, #4]
 80208a4:	2b20      	cmp	r3, #32
 80208a6:	d108      	bne.n	80208ba <lwip_setsockopt_impl+0x9e>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 80208a8:	697b      	ldr	r3, [r7, #20]
 80208aa:	681b      	ldr	r3, [r3, #0]
 80208ac:	781b      	ldrb	r3, [r3, #0]
 80208ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if ((optname == SO_BROADCAST) &&
 80208b2:	2b20      	cmp	r3, #32
 80208b4:	d001      	beq.n	80208ba <lwip_setsockopt_impl+0x9e>
            done_socket(sock);
            return ENOPROTOOPT;
 80208b6:	235c      	movs	r3, #92	@ 0x5c
 80208b8:	e0e7      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 80208ba:	6878      	ldr	r0, [r7, #4]
 80208bc:	f7ff ff3c 	bl	8020738 <lwip_sockopt_to_ipopt>
 80208c0:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 80208c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80208c4:	2b03      	cmp	r3, #3
 80208c6:	d801      	bhi.n	80208cc <lwip_setsockopt_impl+0xb0>
 80208c8:	2316      	movs	r3, #22
 80208ca:	e0de      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 80208cc:	697b      	ldr	r3, [r7, #20]
 80208ce:	681b      	ldr	r3, [r3, #0]
 80208d0:	2b00      	cmp	r3, #0
 80208d2:	d004      	beq.n	80208de <lwip_setsockopt_impl+0xc2>
 80208d4:	697b      	ldr	r3, [r7, #20]
 80208d6:	681b      	ldr	r3, [r3, #0]
 80208d8:	685b      	ldr	r3, [r3, #4]
 80208da:	2b00      	cmp	r3, #0
 80208dc:	d101      	bne.n	80208e2 <lwip_setsockopt_impl+0xc6>
 80208de:	2316      	movs	r3, #22
 80208e0:	e0d3      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
          if (*(const int *)optval) {
 80208e2:	683b      	ldr	r3, [r7, #0]
 80208e4:	681b      	ldr	r3, [r3, #0]
 80208e6:	2b00      	cmp	r3, #0
 80208e8:	d00e      	beq.n	8020908 <lwip_setsockopt_impl+0xec>
            ip_set_option(sock->conn->pcb.ip, optname);
 80208ea:	697b      	ldr	r3, [r7, #20]
 80208ec:	681b      	ldr	r3, [r3, #0]
 80208ee:	685b      	ldr	r3, [r3, #4]
 80208f0:	7a5b      	ldrb	r3, [r3, #9]
 80208f2:	b25a      	sxtb	r2, r3
 80208f4:	687b      	ldr	r3, [r7, #4]
 80208f6:	b25b      	sxtb	r3, r3
 80208f8:	4313      	orrs	r3, r2
 80208fa:	b25a      	sxtb	r2, r3
 80208fc:	697b      	ldr	r3, [r7, #20]
 80208fe:	681b      	ldr	r3, [r3, #0]
 8020900:	685b      	ldr	r3, [r3, #4]
 8020902:	b2d2      	uxtb	r2, r2
 8020904:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 8020906:	e07d      	b.n	8020a04 <lwip_setsockopt_impl+0x1e8>
            ip_reset_option(sock->conn->pcb.ip, optname);
 8020908:	697b      	ldr	r3, [r7, #20]
 802090a:	681b      	ldr	r3, [r3, #0]
 802090c:	685b      	ldr	r3, [r3, #4]
 802090e:	7a5b      	ldrb	r3, [r3, #9]
 8020910:	b25a      	sxtb	r2, r3
 8020912:	687b      	ldr	r3, [r7, #4]
 8020914:	b25b      	sxtb	r3, r3
 8020916:	43db      	mvns	r3, r3
 8020918:	b25b      	sxtb	r3, r3
 802091a:	4013      	ands	r3, r2
 802091c:	b25a      	sxtb	r2, r3
 802091e:	697b      	ldr	r3, [r7, #20]
 8020920:	681b      	ldr	r3, [r3, #0]
 8020922:	685b      	ldr	r3, [r3, #4]
 8020924:	b2d2      	uxtb	r2, r2
 8020926:	725a      	strb	r2, [r3, #9]
          break;
 8020928:	e06c      	b.n	8020a04 <lwip_setsockopt_impl+0x1e8>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 802092a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802092c:	2b03      	cmp	r3, #3
 802092e:	d801      	bhi.n	8020934 <lwip_setsockopt_impl+0x118>
 8020930:	2316      	movs	r3, #22
 8020932:	e0aa      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 8020934:	697b      	ldr	r3, [r7, #20]
 8020936:	681b      	ldr	r3, [r3, #0]
 8020938:	2b00      	cmp	r3, #0
 802093a:	d004      	beq.n	8020946 <lwip_setsockopt_impl+0x12a>
 802093c:	697b      	ldr	r3, [r7, #20]
 802093e:	681b      	ldr	r3, [r3, #0]
 8020940:	685b      	ldr	r3, [r3, #4]
 8020942:	2b00      	cmp	r3, #0
 8020944:	d101      	bne.n	802094a <lwip_setsockopt_impl+0x12e>
 8020946:	2316      	movs	r3, #22
 8020948:	e09f      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 802094a:	697b      	ldr	r3, [r7, #20]
 802094c:	681b      	ldr	r3, [r3, #0]
 802094e:	781b      	ldrb	r3, [r3, #0]
 8020950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8020954:	2b20      	cmp	r3, #32
 8020956:	d001      	beq.n	802095c <lwip_setsockopt_impl+0x140>
 8020958:	235c      	movs	r3, #92	@ 0x5c
 802095a:	e096      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 802095c:	683b      	ldr	r3, [r7, #0]
 802095e:	681b      	ldr	r3, [r3, #0]
 8020960:	2b00      	cmp	r3, #0
 8020962:	d00b      	beq.n	802097c <lwip_setsockopt_impl+0x160>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8020964:	697b      	ldr	r3, [r7, #20]
 8020966:	681b      	ldr	r3, [r3, #0]
 8020968:	685b      	ldr	r3, [r3, #4]
 802096a:	7c1a      	ldrb	r2, [r3, #16]
 802096c:	697b      	ldr	r3, [r7, #20]
 802096e:	681b      	ldr	r3, [r3, #0]
 8020970:	685b      	ldr	r3, [r3, #4]
 8020972:	f042 0201 	orr.w	r2, r2, #1
 8020976:	b2d2      	uxtb	r2, r2
 8020978:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 802097a:	e043      	b.n	8020a04 <lwip_setsockopt_impl+0x1e8>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 802097c:	697b      	ldr	r3, [r7, #20]
 802097e:	681b      	ldr	r3, [r3, #0]
 8020980:	685b      	ldr	r3, [r3, #4]
 8020982:	7c1a      	ldrb	r2, [r3, #16]
 8020984:	697b      	ldr	r3, [r7, #20]
 8020986:	681b      	ldr	r3, [r3, #0]
 8020988:	685b      	ldr	r3, [r3, #4]
 802098a:	f022 0201 	bic.w	r2, r2, #1
 802098e:	b2d2      	uxtb	r2, r2
 8020990:	741a      	strb	r2, [r3, #16]
          break;
 8020992:	e037      	b.n	8020a04 <lwip_setsockopt_impl+0x1e8>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 8020994:	2300      	movs	r3, #0
 8020996:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 8020998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802099a:	2b05      	cmp	r3, #5
 802099c:	d801      	bhi.n	80209a2 <lwip_setsockopt_impl+0x186>
 802099e:	2316      	movs	r3, #22
 80209a0:	e073      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 80209a2:	697b      	ldr	r3, [r7, #20]
 80209a4:	681b      	ldr	r3, [r3, #0]
 80209a6:	2b00      	cmp	r3, #0
 80209a8:	d101      	bne.n	80209ae <lwip_setsockopt_impl+0x192>
 80209aa:	2316      	movs	r3, #22
 80209ac:	e06d      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>

          iface = (const struct ifreq *)optval;
 80209ae:	683b      	ldr	r3, [r7, #0]
 80209b0:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 80209b2:	693b      	ldr	r3, [r7, #16]
 80209b4:	781b      	ldrb	r3, [r3, #0]
 80209b6:	2b00      	cmp	r3, #0
 80209b8:	d009      	beq.n	80209ce <lwip_setsockopt_impl+0x1b2>
            n = netif_find(iface->ifr_name);
 80209ba:	693b      	ldr	r3, [r7, #16]
 80209bc:	4618      	mov	r0, r3
 80209be:	f7fe fa8b 	bl	801eed8 <netif_find>
 80209c2:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 80209c4:	69bb      	ldr	r3, [r7, #24]
 80209c6:	2b00      	cmp	r3, #0
 80209c8:	d101      	bne.n	80209ce <lwip_setsockopt_impl+0x1b2>
              done_socket(sock);
              return ENODEV;
 80209ca:	2313      	movs	r3, #19
 80209cc:	e05d      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 80209ce:	697b      	ldr	r3, [r7, #20]
 80209d0:	681b      	ldr	r3, [r3, #0]
 80209d2:	781b      	ldrb	r3, [r3, #0]
 80209d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80209d8:	2b20      	cmp	r3, #32
 80209da:	d107      	bne.n	80209ec <lwip_setsockopt_impl+0x1d0>
              tcp_bind_netif(sock->conn->pcb.tcp, n);
              break;
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 80209dc:	697b      	ldr	r3, [r7, #20]
 80209de:	681b      	ldr	r3, [r3, #0]
 80209e0:	685b      	ldr	r3, [r3, #4]
 80209e2:	69b9      	ldr	r1, [r7, #24]
 80209e4:	4618      	mov	r0, r3
 80209e6:	f001 f971 	bl	8021ccc <udp_bind_netif>
              break;
 80209ea:	e007      	b.n	80209fc <lwip_setsockopt_impl+0x1e0>
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
              break;
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 80209ec:	4b29      	ldr	r3, [pc, #164]	@ (8020a94 <lwip_setsockopt_impl+0x278>)
 80209ee:	f640 527d 	movw	r2, #3453	@ 0xd7d
 80209f2:	4929      	ldr	r1, [pc, #164]	@ (8020a98 <lwip_setsockopt_impl+0x27c>)
 80209f4:	4829      	ldr	r0, [pc, #164]	@ (8020a9c <lwip_setsockopt_impl+0x280>)
 80209f6:	f003 f941 	bl	8023c7c <iprintf>
              break;
 80209fa:	bf00      	nop
          }
        }
        break;
 80209fc:	e002      	b.n	8020a04 <lwip_setsockopt_impl+0x1e8>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 80209fe:	235c      	movs	r3, #92	@ 0x5c
 8020a00:	61fb      	str	r3, [r7, #28]
          break;
 8020a02:	bf00      	nop
      }  /* switch (optname) */
      break;
 8020a04:	e040      	b.n	8020a88 <lwip_setsockopt_impl+0x26c>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
 8020a06:	687b      	ldr	r3, [r7, #4]
 8020a08:	2b01      	cmp	r3, #1
 8020a0a:	d01a      	beq.n	8020a42 <lwip_setsockopt_impl+0x226>
 8020a0c:	687b      	ldr	r3, [r7, #4]
 8020a0e:	2b02      	cmp	r3, #2
 8020a10:	d12f      	bne.n	8020a72 <lwip_setsockopt_impl+0x256>
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8020a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020a14:	2b03      	cmp	r3, #3
 8020a16:	d801      	bhi.n	8020a1c <lwip_setsockopt_impl+0x200>
 8020a18:	2316      	movs	r3, #22
 8020a1a:	e036      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 8020a1c:	697b      	ldr	r3, [r7, #20]
 8020a1e:	681b      	ldr	r3, [r3, #0]
 8020a20:	2b00      	cmp	r3, #0
 8020a22:	d004      	beq.n	8020a2e <lwip_setsockopt_impl+0x212>
 8020a24:	697b      	ldr	r3, [r7, #20]
 8020a26:	681b      	ldr	r3, [r3, #0]
 8020a28:	685b      	ldr	r3, [r3, #4]
 8020a2a:	2b00      	cmp	r3, #0
 8020a2c:	d101      	bne.n	8020a32 <lwip_setsockopt_impl+0x216>
 8020a2e:	2316      	movs	r3, #22
 8020a30:	e02b      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 8020a32:	683b      	ldr	r3, [r7, #0]
 8020a34:	681a      	ldr	r2, [r3, #0]
 8020a36:	697b      	ldr	r3, [r7, #20]
 8020a38:	681b      	ldr	r3, [r3, #0]
 8020a3a:	685b      	ldr	r3, [r3, #4]
 8020a3c:	b2d2      	uxtb	r2, r2
 8020a3e:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 8020a40:	e01a      	b.n	8020a78 <lwip_setsockopt_impl+0x25c>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8020a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020a44:	2b03      	cmp	r3, #3
 8020a46:	d801      	bhi.n	8020a4c <lwip_setsockopt_impl+0x230>
 8020a48:	2316      	movs	r3, #22
 8020a4a:	e01e      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
 8020a4c:	697b      	ldr	r3, [r7, #20]
 8020a4e:	681b      	ldr	r3, [r3, #0]
 8020a50:	2b00      	cmp	r3, #0
 8020a52:	d004      	beq.n	8020a5e <lwip_setsockopt_impl+0x242>
 8020a54:	697b      	ldr	r3, [r7, #20]
 8020a56:	681b      	ldr	r3, [r3, #0]
 8020a58:	685b      	ldr	r3, [r3, #4]
 8020a5a:	2b00      	cmp	r3, #0
 8020a5c:	d101      	bne.n	8020a62 <lwip_setsockopt_impl+0x246>
 8020a5e:	2316      	movs	r3, #22
 8020a60:	e013      	b.n	8020a8a <lwip_setsockopt_impl+0x26e>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 8020a62:	683b      	ldr	r3, [r7, #0]
 8020a64:	681a      	ldr	r2, [r3, #0]
 8020a66:	697b      	ldr	r3, [r7, #20]
 8020a68:	681b      	ldr	r3, [r3, #0]
 8020a6a:	685b      	ldr	r3, [r3, #4]
 8020a6c:	b2d2      	uxtb	r2, r2
 8020a6e:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 8020a70:	e002      	b.n	8020a78 <lwip_setsockopt_impl+0x25c>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8020a72:	235c      	movs	r3, #92	@ 0x5c
 8020a74:	61fb      	str	r3, [r7, #28]
          break;
 8020a76:	bf00      	nop
      }  /* switch (optname) */
      break;
 8020a78:	e006      	b.n	8020a88 <lwip_setsockopt_impl+0x26c>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8020a7a:	235c      	movs	r3, #92	@ 0x5c
 8020a7c:	61fb      	str	r3, [r7, #28]
          break;
 8020a7e:	bf00      	nop
      }  /* switch (optname) */
      break;
 8020a80:	e002      	b.n	8020a88 <lwip_setsockopt_impl+0x26c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 8020a82:	235c      	movs	r3, #92	@ 0x5c
 8020a84:	61fb      	str	r3, [r7, #28]
      break;
 8020a86:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 8020a88:	69fb      	ldr	r3, [r7, #28]
}
 8020a8a:	4618      	mov	r0, r3
 8020a8c:	3720      	adds	r7, #32
 8020a8e:	46bd      	mov	sp, r7
 8020a90:	bd80      	pop	{r7, pc}
 8020a92:	bf00      	nop
 8020a94:	080298c4 	.word	0x080298c4
 8020a98:	08029c04 	.word	0x08029c04
 8020a9c:	0802993c 	.word	0x0802993c

08020aa0 <lwip_fcntl>:
 * The flag O_NONBLOCK and access modes are supported for F_GETFL, only
 * the flag O_NONBLOCK is implemented for F_SETFL.
 */
int
lwip_fcntl(int s, int cmd, int val)
{
 8020aa0:	b580      	push	{r7, lr}
 8020aa2:	b08c      	sub	sp, #48	@ 0x30
 8020aa4:	af00      	add	r7, sp, #0
 8020aa6:	60f8      	str	r0, [r7, #12]
 8020aa8:	60b9      	str	r1, [r7, #8]
 8020aaa:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock = get_socket(s);
 8020aac:	68f8      	ldr	r0, [r7, #12]
 8020aae:	f7ff f83f 	bl	801fb30 <get_socket>
 8020ab2:	6278      	str	r0, [r7, #36]	@ 0x24
  int ret = -1;
 8020ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8020ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int op_mode = 0;
 8020aba:	2300      	movs	r3, #0
 8020abc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (!sock) {
 8020abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	d102      	bne.n	8020aca <lwip_fcntl+0x2a>
    return -1;
 8020ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8020ac8:	e06c      	b.n	8020ba4 <lwip_fcntl+0x104>
  }

  switch (cmd) {
 8020aca:	68bb      	ldr	r3, [r7, #8]
 8020acc:	2b03      	cmp	r3, #3
 8020ace:	d003      	beq.n	8020ad8 <lwip_fcntl+0x38>
 8020ad0:	68bb      	ldr	r3, [r7, #8]
 8020ad2:	2b04      	cmp	r3, #4
 8020ad4:	d026      	beq.n	8020b24 <lwip_fcntl+0x84>
 8020ad6:	e058      	b.n	8020b8a <lwip_fcntl+0xea>
    case F_GETFL:
      ret = netconn_is_nonblocking(sock->conn) ? O_NONBLOCK : 0;
 8020ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020ada:	681b      	ldr	r3, [r3, #0]
 8020adc:	7e1b      	ldrb	r3, [r3, #24]
 8020ade:	105b      	asrs	r3, r3, #1
 8020ae0:	f003 0301 	and.w	r3, r3, #1
 8020ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      sock_set_errno(sock, 0);
 8020ae6:	2300      	movs	r3, #0
 8020ae8:	61bb      	str	r3, [r7, #24]
 8020aea:	69bb      	ldr	r3, [r7, #24]
 8020aec:	2b00      	cmp	r3, #0
 8020aee:	d002      	beq.n	8020af6 <lwip_fcntl+0x56>
 8020af0:	4a2e      	ldr	r2, [pc, #184]	@ (8020bac <lwip_fcntl+0x10c>)
 8020af2:	69bb      	ldr	r3, [r7, #24]
 8020af4:	6013      	str	r3, [r2, #0]

      if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8020af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020af8:	681b      	ldr	r3, [r3, #0]
 8020afa:	781b      	ldrb	r3, [r3, #0]
 8020afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8020b00:	2b10      	cmp	r3, #16
 8020b02:	d106      	bne.n	8020b12 <lwip_fcntl+0x72>
#if LWIP_TCPIP_CORE_LOCKING
        LOCK_TCPIP_CORE();
 8020b04:	482a      	ldr	r0, [pc, #168]	@ (8020bb0 <lwip_fcntl+0x110>)
 8020b06:	f000 f981 	bl	8020e0c <sys_mutex_lock>
            op_mode |= O_WRONLY;
          }
        }
#endif
#if LWIP_TCPIP_CORE_LOCKING
        UNLOCK_TCPIP_CORE();
 8020b0a:	4829      	ldr	r0, [pc, #164]	@ (8020bb0 <lwip_fcntl+0x110>)
 8020b0c:	f000 f98d 	bl	8020e2a <sys_mutex_unlock>
 8020b10:	e003      	b.n	8020b1a <lwip_fcntl+0x7a>
#else
        SYS_ARCH_UNPROTECT(lev);
#endif
      } else {
        op_mode |= O_RDWR;
 8020b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020b14:	f043 0306 	orr.w	r3, r3, #6
 8020b18:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* ensure O_RDWR for (O_RDONLY|O_WRONLY) != O_RDWR cases */
      ret |= (op_mode == (O_RDONLY | O_WRONLY)) ? O_RDWR : op_mode;
 8020b1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8020b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020b1e:	4313      	orrs	r3, r2
 8020b20:	62fb      	str	r3, [r7, #44]	@ 0x2c

      break;
 8020b22:	e03e      	b.n	8020ba2 <lwip_fcntl+0x102>
    case F_SETFL:
      /* Bits corresponding to the file access mode and the file creation flags [..] that are set in arg shall be ignored */
      val &= ~(O_RDONLY | O_WRONLY | O_RDWR);
 8020b24:	687b      	ldr	r3, [r7, #4]
 8020b26:	f023 0306 	bic.w	r3, r3, #6
 8020b2a:	607b      	str	r3, [r7, #4]
      if ((val & ~O_NONBLOCK) == 0) {
 8020b2c:	687b      	ldr	r3, [r7, #4]
 8020b2e:	2b01      	cmp	r3, #1
 8020b30:	d822      	bhi.n	8020b78 <lwip_fcntl+0xd8>
        /* only O_NONBLOCK, all other bits are zero */
        netconn_set_nonblocking(sock->conn, val & O_NONBLOCK);
 8020b32:	687b      	ldr	r3, [r7, #4]
 8020b34:	f003 0301 	and.w	r3, r3, #1
 8020b38:	2b00      	cmp	r3, #0
 8020b3a:	d009      	beq.n	8020b50 <lwip_fcntl+0xb0>
 8020b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020b3e:	681b      	ldr	r3, [r3, #0]
 8020b40:	7e1a      	ldrb	r2, [r3, #24]
 8020b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020b44:	681b      	ldr	r3, [r3, #0]
 8020b46:	f042 0202 	orr.w	r2, r2, #2
 8020b4a:	b2d2      	uxtb	r2, r2
 8020b4c:	761a      	strb	r2, [r3, #24]
 8020b4e:	e008      	b.n	8020b62 <lwip_fcntl+0xc2>
 8020b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020b52:	681b      	ldr	r3, [r3, #0]
 8020b54:	7e1a      	ldrb	r2, [r3, #24]
 8020b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020b58:	681b      	ldr	r3, [r3, #0]
 8020b5a:	f022 0202 	bic.w	r2, r2, #2
 8020b5e:	b2d2      	uxtb	r2, r2
 8020b60:	761a      	strb	r2, [r3, #24]
        ret = 0;
 8020b62:	2300      	movs	r3, #0
 8020b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sock_set_errno(sock, 0);
 8020b66:	2300      	movs	r3, #0
 8020b68:	61fb      	str	r3, [r7, #28]
 8020b6a:	69fb      	ldr	r3, [r7, #28]
 8020b6c:	2b00      	cmp	r3, #0
 8020b6e:	d015      	beq.n	8020b9c <lwip_fcntl+0xfc>
 8020b70:	4a0e      	ldr	r2, [pc, #56]	@ (8020bac <lwip_fcntl+0x10c>)
 8020b72:	69fb      	ldr	r3, [r7, #28]
 8020b74:	6013      	str	r3, [r2, #0]
      } else {
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
      }
      break;
 8020b76:	e011      	b.n	8020b9c <lwip_fcntl+0xfc>
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8020b78:	2326      	movs	r3, #38	@ 0x26
 8020b7a:	623b      	str	r3, [r7, #32]
 8020b7c:	6a3b      	ldr	r3, [r7, #32]
 8020b7e:	2b00      	cmp	r3, #0
 8020b80:	d00c      	beq.n	8020b9c <lwip_fcntl+0xfc>
 8020b82:	4a0a      	ldr	r2, [pc, #40]	@ (8020bac <lwip_fcntl+0x10c>)
 8020b84:	6a3b      	ldr	r3, [r7, #32]
 8020b86:	6013      	str	r3, [r2, #0]
      break;
 8020b88:	e008      	b.n	8020b9c <lwip_fcntl+0xfc>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_fcntl(%d, UNIMPL: %d, %d)\n", s, cmd, val));
      sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8020b8a:	2326      	movs	r3, #38	@ 0x26
 8020b8c:	617b      	str	r3, [r7, #20]
 8020b8e:	697b      	ldr	r3, [r7, #20]
 8020b90:	2b00      	cmp	r3, #0
 8020b92:	d005      	beq.n	8020ba0 <lwip_fcntl+0x100>
 8020b94:	4a05      	ldr	r2, [pc, #20]	@ (8020bac <lwip_fcntl+0x10c>)
 8020b96:	697b      	ldr	r3, [r7, #20]
 8020b98:	6013      	str	r3, [r2, #0]
      break;
 8020b9a:	e001      	b.n	8020ba0 <lwip_fcntl+0x100>
      break;
 8020b9c:	bf00      	nop
 8020b9e:	e000      	b.n	8020ba2 <lwip_fcntl+0x102>
      break;
 8020ba0:	bf00      	nop
  }
  done_socket(sock);
  return ret;
 8020ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8020ba4:	4618      	mov	r0, r3
 8020ba6:	3730      	adds	r7, #48	@ 0x30
 8020ba8:	46bd      	mov	sp, r7
 8020baa:	bd80      	pop	{r7, pc}
 8020bac:	2401d084 	.word	0x2401d084
 8020bb0:	2401d098 	.word	0x2401d098

08020bb4 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8020bb4:	b580      	push	{r7, lr}
 8020bb6:	b082      	sub	sp, #8
 8020bb8:	af00      	add	r7, sp, #0
 8020bba:	6078      	str	r0, [r7, #4]
 8020bbc:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8020bbe:	683b      	ldr	r3, [r7, #0]
 8020bc0:	2200      	movs	r2, #0
 8020bc2:	2104      	movs	r1, #4
 8020bc4:	4618      	mov	r0, r3
 8020bc6:	f7f6 f8d3 	bl	8016d70 <osMessageQueueNew>
 8020bca:	4602      	mov	r2, r0
 8020bcc:	687b      	ldr	r3, [r7, #4]
 8020bce:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8020bd0:	687b      	ldr	r3, [r7, #4]
 8020bd2:	681b      	ldr	r3, [r3, #0]
 8020bd4:	2b00      	cmp	r3, #0
 8020bd6:	d102      	bne.n	8020bde <sys_mbox_new+0x2a>
    return ERR_MEM;
 8020bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8020bdc:	e000      	b.n	8020be0 <sys_mbox_new+0x2c>

  return ERR_OK;
 8020bde:	2300      	movs	r3, #0
}
 8020be0:	4618      	mov	r0, r3
 8020be2:	3708      	adds	r7, #8
 8020be4:	46bd      	mov	sp, r7
 8020be6:	bd80      	pop	{r7, pc}

08020be8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8020be8:	b580      	push	{r7, lr}
 8020bea:	b082      	sub	sp, #8
 8020bec:	af00      	add	r7, sp, #0
 8020bee:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 8020bf0:	687b      	ldr	r3, [r7, #4]
 8020bf2:	681b      	ldr	r3, [r3, #0]
 8020bf4:	4618      	mov	r0, r3
 8020bf6:	f7f6 f9ed 	bl	8016fd4 <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 8020bfa:	687b      	ldr	r3, [r7, #4]
 8020bfc:	681b      	ldr	r3, [r3, #0]
 8020bfe:	4618      	mov	r0, r3
 8020c00:	f7f6 fa08 	bl	8017014 <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 8020c04:	bf00      	nop
 8020c06:	3708      	adds	r7, #8
 8020c08:	46bd      	mov	sp, r7
 8020c0a:	bd80      	pop	{r7, pc}

08020c0c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8020c0c:	b580      	push	{r7, lr}
 8020c0e:	b084      	sub	sp, #16
 8020c10:	af00      	add	r7, sp, #0
 8020c12:	6078      	str	r0, [r7, #4]
 8020c14:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8020c16:	687b      	ldr	r3, [r7, #4]
 8020c18:	6818      	ldr	r0, [r3, #0]
 8020c1a:	4639      	mov	r1, r7
 8020c1c:	2300      	movs	r3, #0
 8020c1e:	2200      	movs	r2, #0
 8020c20:	f7f6 f91a 	bl	8016e58 <osMessageQueuePut>
 8020c24:	4603      	mov	r3, r0
 8020c26:	2b00      	cmp	r3, #0
 8020c28:	d102      	bne.n	8020c30 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8020c2a:	2300      	movs	r3, #0
 8020c2c:	73fb      	strb	r3, [r7, #15]
 8020c2e:	e001      	b.n	8020c34 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8020c30:	23ff      	movs	r3, #255	@ 0xff
 8020c32:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8020c34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8020c38:	4618      	mov	r0, r3
 8020c3a:	3710      	adds	r7, #16
 8020c3c:	46bd      	mov	sp, r7
 8020c3e:	bd80      	pop	{r7, pc}

08020c40 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8020c40:	b580      	push	{r7, lr}
 8020c42:	b086      	sub	sp, #24
 8020c44:	af00      	add	r7, sp, #0
 8020c46:	60f8      	str	r0, [r7, #12]
 8020c48:	60b9      	str	r1, [r7, #8]
 8020c4a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8020c4c:	f7f5 fd7c 	bl	8016748 <osKernelGetTickCount>
 8020c50:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8020c52:	687b      	ldr	r3, [r7, #4]
 8020c54:	2b00      	cmp	r3, #0
 8020c56:	d013      	beq.n	8020c80 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8020c58:	68fb      	ldr	r3, [r7, #12]
 8020c5a:	6818      	ldr	r0, [r3, #0]
 8020c5c:	687b      	ldr	r3, [r7, #4]
 8020c5e:	2200      	movs	r2, #0
 8020c60:	68b9      	ldr	r1, [r7, #8]
 8020c62:	f7f6 f959 	bl	8016f18 <osMessageQueueGet>
 8020c66:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8020c68:	693b      	ldr	r3, [r7, #16]
 8020c6a:	2b00      	cmp	r3, #0
 8020c6c:	d105      	bne.n	8020c7a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8020c6e:	f7f5 fd6b 	bl	8016748 <osKernelGetTickCount>
 8020c72:	4602      	mov	r2, r0
 8020c74:	697b      	ldr	r3, [r7, #20]
 8020c76:	1ad3      	subs	r3, r2, r3
 8020c78:	e00f      	b.n	8020c9a <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8020c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8020c7e:	e00c      	b.n	8020c9a <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8020c80:	68fb      	ldr	r3, [r7, #12]
 8020c82:	6818      	ldr	r0, [r3, #0]
 8020c84:	f04f 33ff 	mov.w	r3, #4294967295
 8020c88:	2200      	movs	r2, #0
 8020c8a:	68b9      	ldr	r1, [r7, #8]
 8020c8c:	f7f6 f944 	bl	8016f18 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8020c90:	f7f5 fd5a 	bl	8016748 <osKernelGetTickCount>
 8020c94:	4602      	mov	r2, r0
 8020c96:	697b      	ldr	r3, [r7, #20]
 8020c98:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8020c9a:	4618      	mov	r0, r3
 8020c9c:	3718      	adds	r7, #24
 8020c9e:	46bd      	mov	sp, r7
 8020ca0:	bd80      	pop	{r7, pc}

08020ca2 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8020ca2:	b580      	push	{r7, lr}
 8020ca4:	b082      	sub	sp, #8
 8020ca6:	af00      	add	r7, sp, #0
 8020ca8:	6078      	str	r0, [r7, #4]
 8020caa:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 8020cac:	687b      	ldr	r3, [r7, #4]
 8020cae:	6818      	ldr	r0, [r3, #0]
 8020cb0:	2300      	movs	r3, #0
 8020cb2:	2200      	movs	r2, #0
 8020cb4:	6839      	ldr	r1, [r7, #0]
 8020cb6:	f7f6 f92f 	bl	8016f18 <osMessageQueueGet>
 8020cba:	4603      	mov	r3, r0
 8020cbc:	2b00      	cmp	r3, #0
 8020cbe:	d101      	bne.n	8020cc4 <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 8020cc0:	2300      	movs	r3, #0
 8020cc2:	e001      	b.n	8020cc8 <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8020cc4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8020cc8:	4618      	mov	r0, r3
 8020cca:	3708      	adds	r7, #8
 8020ccc:	46bd      	mov	sp, r7
 8020cce:	bd80      	pop	{r7, pc}

08020cd0 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8020cd0:	b480      	push	{r7}
 8020cd2:	b083      	sub	sp, #12
 8020cd4:	af00      	add	r7, sp, #0
 8020cd6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8020cd8:	687b      	ldr	r3, [r7, #4]
 8020cda:	681b      	ldr	r3, [r3, #0]
 8020cdc:	2b00      	cmp	r3, #0
 8020cde:	d101      	bne.n	8020ce4 <sys_mbox_valid+0x14>
    return 0;
 8020ce0:	2300      	movs	r3, #0
 8020ce2:	e000      	b.n	8020ce6 <sys_mbox_valid+0x16>
  else
    return 1;
 8020ce4:	2301      	movs	r3, #1
}
 8020ce6:	4618      	mov	r0, r3
 8020ce8:	370c      	adds	r7, #12
 8020cea:	46bd      	mov	sp, r7
 8020cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020cf0:	4770      	bx	lr

08020cf2 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8020cf2:	b480      	push	{r7}
 8020cf4:	b083      	sub	sp, #12
 8020cf6:	af00      	add	r7, sp, #0
 8020cf8:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8020cfa:	687b      	ldr	r3, [r7, #4]
 8020cfc:	2200      	movs	r2, #0
 8020cfe:	601a      	str	r2, [r3, #0]
}
 8020d00:	bf00      	nop
 8020d02:	370c      	adds	r7, #12
 8020d04:	46bd      	mov	sp, r7
 8020d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d0a:	4770      	bx	lr

08020d0c <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8020d0c:	b580      	push	{r7, lr}
 8020d0e:	b082      	sub	sp, #8
 8020d10:	af00      	add	r7, sp, #0
 8020d12:	6078      	str	r0, [r7, #4]
 8020d14:	460b      	mov	r3, r1
 8020d16:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 8020d18:	78fb      	ldrb	r3, [r7, #3]
 8020d1a:	2200      	movs	r2, #0
 8020d1c:	4619      	mov	r1, r3
 8020d1e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8020d22:	f7f5 fee1 	bl	8016ae8 <osSemaphoreNew>
 8020d26:	4602      	mov	r2, r0
 8020d28:	687b      	ldr	r3, [r7, #4]
 8020d2a:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 8020d2c:	687b      	ldr	r3, [r7, #4]
 8020d2e:	681b      	ldr	r3, [r3, #0]
 8020d30:	2b00      	cmp	r3, #0
 8020d32:	d102      	bne.n	8020d3a <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8020d34:	f04f 33ff 	mov.w	r3, #4294967295
 8020d38:	e009      	b.n	8020d4e <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 8020d3a:	78fb      	ldrb	r3, [r7, #3]
 8020d3c:	2b00      	cmp	r3, #0
 8020d3e:	d105      	bne.n	8020d4c <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 8020d40:	687b      	ldr	r3, [r7, #4]
 8020d42:	681b      	ldr	r3, [r3, #0]
 8020d44:	2100      	movs	r1, #0
 8020d46:	4618      	mov	r0, r3
 8020d48:	f7f5 ff58 	bl	8016bfc <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8020d4c:	2300      	movs	r3, #0
}
 8020d4e:	4618      	mov	r0, r3
 8020d50:	3708      	adds	r7, #8
 8020d52:	46bd      	mov	sp, r7
 8020d54:	bd80      	pop	{r7, pc}

08020d56 <sys_sem_signal>:
}

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8020d56:	b580      	push	{r7, lr}
 8020d58:	b082      	sub	sp, #8
 8020d5a:	af00      	add	r7, sp, #0
 8020d5c:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8020d5e:	687b      	ldr	r3, [r7, #4]
 8020d60:	681b      	ldr	r3, [r3, #0]
 8020d62:	4618      	mov	r0, r3
 8020d64:	f7f5 ff9c 	bl	8016ca0 <osSemaphoreRelease>
}
 8020d68:	bf00      	nop
 8020d6a:	3708      	adds	r7, #8
 8020d6c:	46bd      	mov	sp, r7
 8020d6e:	bd80      	pop	{r7, pc}

08020d70 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8020d70:	b580      	push	{r7, lr}
 8020d72:	b082      	sub	sp, #8
 8020d74:	af00      	add	r7, sp, #0
 8020d76:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8020d78:	687b      	ldr	r3, [r7, #4]
 8020d7a:	681b      	ldr	r3, [r3, #0]
 8020d7c:	4618      	mov	r0, r3
 8020d7e:	f7f5 ffd3 	bl	8016d28 <osSemaphoreDelete>
}
 8020d82:	bf00      	nop
 8020d84:	3708      	adds	r7, #8
 8020d86:	46bd      	mov	sp, r7
 8020d88:	bd80      	pop	{r7, pc}

08020d8a <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8020d8a:	b480      	push	{r7}
 8020d8c:	b083      	sub	sp, #12
 8020d8e:	af00      	add	r7, sp, #0
 8020d90:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8020d92:	687b      	ldr	r3, [r7, #4]
 8020d94:	681b      	ldr	r3, [r3, #0]
 8020d96:	2b00      	cmp	r3, #0
 8020d98:	d101      	bne.n	8020d9e <sys_sem_valid+0x14>
    return 0;
 8020d9a:	2300      	movs	r3, #0
 8020d9c:	e000      	b.n	8020da0 <sys_sem_valid+0x16>
  else
    return 1;
 8020d9e:	2301      	movs	r3, #1
}
 8020da0:	4618      	mov	r0, r3
 8020da2:	370c      	adds	r7, #12
 8020da4:	46bd      	mov	sp, r7
 8020da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020daa:	4770      	bx	lr

08020dac <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8020dac:	b480      	push	{r7}
 8020dae:	b083      	sub	sp, #12
 8020db0:	af00      	add	r7, sp, #0
 8020db2:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8020db4:	687b      	ldr	r3, [r7, #4]
 8020db6:	2200      	movs	r2, #0
 8020db8:	601a      	str	r2, [r3, #0]
}
 8020dba:	bf00      	nop
 8020dbc:	370c      	adds	r7, #12
 8020dbe:	46bd      	mov	sp, r7
 8020dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020dc4:	4770      	bx	lr
	...

08020dc8 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8020dc8:	b580      	push	{r7, lr}
 8020dca:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8020dcc:	2000      	movs	r0, #0
 8020dce:	f7f5 fd7d 	bl	80168cc <osMutexNew>
 8020dd2:	4603      	mov	r3, r0
 8020dd4:	4a01      	ldr	r2, [pc, #4]	@ (8020ddc <sys_init+0x14>)
 8020dd6:	6013      	str	r3, [r2, #0]
#endif
}
 8020dd8:	bf00      	nop
 8020dda:	bd80      	pop	{r7, pc}
 8020ddc:	2401d088 	.word	0x2401d088

08020de0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8020de0:	b580      	push	{r7, lr}
 8020de2:	b082      	sub	sp, #8
 8020de4:	af00      	add	r7, sp, #0
 8020de6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8020de8:	2000      	movs	r0, #0
 8020dea:	f7f5 fd6f 	bl	80168cc <osMutexNew>
 8020dee:	4602      	mov	r2, r0
 8020df0:	687b      	ldr	r3, [r7, #4]
 8020df2:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8020df4:	687b      	ldr	r3, [r7, #4]
 8020df6:	681b      	ldr	r3, [r3, #0]
 8020df8:	2b00      	cmp	r3, #0
 8020dfa:	d102      	bne.n	8020e02 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8020dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8020e00:	e000      	b.n	8020e04 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8020e02:	2300      	movs	r3, #0
}
 8020e04:	4618      	mov	r0, r3
 8020e06:	3708      	adds	r7, #8
 8020e08:	46bd      	mov	sp, r7
 8020e0a:	bd80      	pop	{r7, pc}

08020e0c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8020e0c:	b580      	push	{r7, lr}
 8020e0e:	b082      	sub	sp, #8
 8020e10:	af00      	add	r7, sp, #0
 8020e12:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8020e14:	687b      	ldr	r3, [r7, #4]
 8020e16:	681b      	ldr	r3, [r3, #0]
 8020e18:	f04f 31ff 	mov.w	r1, #4294967295
 8020e1c:	4618      	mov	r0, r3
 8020e1e:	f7f5 fddb 	bl	80169d8 <osMutexAcquire>
#endif
}
 8020e22:	bf00      	nop
 8020e24:	3708      	adds	r7, #8
 8020e26:	46bd      	mov	sp, r7
 8020e28:	bd80      	pop	{r7, pc}

08020e2a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8020e2a:	b580      	push	{r7, lr}
 8020e2c:	b082      	sub	sp, #8
 8020e2e:	af00      	add	r7, sp, #0
 8020e30:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8020e32:	687b      	ldr	r3, [r7, #4]
 8020e34:	681b      	ldr	r3, [r3, #0]
 8020e36:	4618      	mov	r0, r3
 8020e38:	f7f5 fe19 	bl	8016a6e <osMutexRelease>
}
 8020e3c:	bf00      	nop
 8020e3e:	3708      	adds	r7, #8
 8020e40:	46bd      	mov	sp, r7
 8020e42:	bd80      	pop	{r7, pc}

08020e44 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8020e44:	b580      	push	{r7, lr}
 8020e46:	b08e      	sub	sp, #56	@ 0x38
 8020e48:	af00      	add	r7, sp, #0
 8020e4a:	60f8      	str	r0, [r7, #12]
 8020e4c:	60b9      	str	r1, [r7, #8]
 8020e4e:	607a      	str	r2, [r7, #4]
 8020e50:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8020e52:	f107 0314 	add.w	r3, r7, #20
 8020e56:	2224      	movs	r2, #36	@ 0x24
 8020e58:	2100      	movs	r1, #0
 8020e5a:	4618      	mov	r0, r3
 8020e5c:	f003 f914 	bl	8024088 <memset>
 8020e60:	68fb      	ldr	r3, [r7, #12]
 8020e62:	617b      	str	r3, [r7, #20]
 8020e64:	683b      	ldr	r3, [r7, #0]
 8020e66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8020e68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8020e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8020e6c:	f107 0314 	add.w	r3, r7, #20
 8020e70:	461a      	mov	r2, r3
 8020e72:	6879      	ldr	r1, [r7, #4]
 8020e74:	68b8      	ldr	r0, [r7, #8]
 8020e76:	f7f5 fc7c 	bl	8016772 <osThreadNew>
 8020e7a:	4603      	mov	r3, r0
#endif
}
 8020e7c:	4618      	mov	r0, r3
 8020e7e:	3738      	adds	r7, #56	@ 0x38
 8020e80:	46bd      	mov	sp, r7
 8020e82:	bd80      	pop	{r7, pc}

08020e84 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8020e84:	b580      	push	{r7, lr}
 8020e86:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8020e88:	4b04      	ldr	r3, [pc, #16]	@ (8020e9c <sys_arch_protect+0x18>)
 8020e8a:	681b      	ldr	r3, [r3, #0]
 8020e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8020e90:	4618      	mov	r0, r3
 8020e92:	f7f5 fda1 	bl	80169d8 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8020e96:	2301      	movs	r3, #1
}
 8020e98:	4618      	mov	r0, r3
 8020e9a:	bd80      	pop	{r7, pc}
 8020e9c:	2401d088 	.word	0x2401d088

08020ea0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8020ea0:	b580      	push	{r7, lr}
 8020ea2:	b082      	sub	sp, #8
 8020ea4:	af00      	add	r7, sp, #0
 8020ea6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8020ea8:	4b04      	ldr	r3, [pc, #16]	@ (8020ebc <sys_arch_unprotect+0x1c>)
 8020eaa:	681b      	ldr	r3, [r3, #0]
 8020eac:	4618      	mov	r0, r3
 8020eae:	f7f5 fdde 	bl	8016a6e <osMutexRelease>
}
 8020eb2:	bf00      	nop
 8020eb4:	3708      	adds	r7, #8
 8020eb6:	46bd      	mov	sp, r7
 8020eb8:	bd80      	pop	{r7, pc}
 8020eba:	bf00      	nop
 8020ebc:	2401d088 	.word	0x2401d088

08020ec0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8020ec0:	b580      	push	{r7, lr}
 8020ec2:	b084      	sub	sp, #16
 8020ec4:	af00      	add	r7, sp, #0
 8020ec6:	6078      	str	r0, [r7, #4]
 8020ec8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8020eca:	f000 fa93 	bl	80213f4 <sys_timeouts_sleeptime>
 8020ece:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8020ed0:	68fb      	ldr	r3, [r7, #12]
 8020ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020ed6:	d10b      	bne.n	8020ef0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8020ed8:	4813      	ldr	r0, [pc, #76]	@ (8020f28 <tcpip_timeouts_mbox_fetch+0x68>)
 8020eda:	f7ff ffa6 	bl	8020e2a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8020ede:	2200      	movs	r2, #0
 8020ee0:	6839      	ldr	r1, [r7, #0]
 8020ee2:	6878      	ldr	r0, [r7, #4]
 8020ee4:	f7ff feac 	bl	8020c40 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8020ee8:	480f      	ldr	r0, [pc, #60]	@ (8020f28 <tcpip_timeouts_mbox_fetch+0x68>)
 8020eea:	f7ff ff8f 	bl	8020e0c <sys_mutex_lock>
    return;
 8020eee:	e018      	b.n	8020f22 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8020ef0:	68fb      	ldr	r3, [r7, #12]
 8020ef2:	2b00      	cmp	r3, #0
 8020ef4:	d102      	bne.n	8020efc <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8020ef6:	f000 fa43 	bl	8021380 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8020efa:	e7e6      	b.n	8020eca <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8020efc:	480a      	ldr	r0, [pc, #40]	@ (8020f28 <tcpip_timeouts_mbox_fetch+0x68>)
 8020efe:	f7ff ff94 	bl	8020e2a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8020f02:	68fa      	ldr	r2, [r7, #12]
 8020f04:	6839      	ldr	r1, [r7, #0]
 8020f06:	6878      	ldr	r0, [r7, #4]
 8020f08:	f7ff fe9a 	bl	8020c40 <sys_arch_mbox_fetch>
 8020f0c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8020f0e:	4806      	ldr	r0, [pc, #24]	@ (8020f28 <tcpip_timeouts_mbox_fetch+0x68>)
 8020f10:	f7ff ff7c 	bl	8020e0c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8020f14:	68bb      	ldr	r3, [r7, #8]
 8020f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020f1a:	d102      	bne.n	8020f22 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8020f1c:	f000 fa30 	bl	8021380 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8020f20:	e7d3      	b.n	8020eca <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8020f22:	3710      	adds	r7, #16
 8020f24:	46bd      	mov	sp, r7
 8020f26:	bd80      	pop	{r7, pc}
 8020f28:	2401d098 	.word	0x2401d098

08020f2c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8020f2c:	b580      	push	{r7, lr}
 8020f2e:	b084      	sub	sp, #16
 8020f30:	af00      	add	r7, sp, #0
 8020f32:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8020f34:	4810      	ldr	r0, [pc, #64]	@ (8020f78 <tcpip_thread+0x4c>)
 8020f36:	f7ff ff69 	bl	8020e0c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8020f3a:	4b10      	ldr	r3, [pc, #64]	@ (8020f7c <tcpip_thread+0x50>)
 8020f3c:	681b      	ldr	r3, [r3, #0]
 8020f3e:	2b00      	cmp	r3, #0
 8020f40:	d005      	beq.n	8020f4e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8020f42:	4b0e      	ldr	r3, [pc, #56]	@ (8020f7c <tcpip_thread+0x50>)
 8020f44:	681b      	ldr	r3, [r3, #0]
 8020f46:	4a0e      	ldr	r2, [pc, #56]	@ (8020f80 <tcpip_thread+0x54>)
 8020f48:	6812      	ldr	r2, [r2, #0]
 8020f4a:	4610      	mov	r0, r2
 8020f4c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8020f4e:	f107 030c 	add.w	r3, r7, #12
 8020f52:	4619      	mov	r1, r3
 8020f54:	480b      	ldr	r0, [pc, #44]	@ (8020f84 <tcpip_thread+0x58>)
 8020f56:	f7ff ffb3 	bl	8020ec0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8020f5a:	68fb      	ldr	r3, [r7, #12]
 8020f5c:	2b00      	cmp	r3, #0
 8020f5e:	d106      	bne.n	8020f6e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8020f60:	4b09      	ldr	r3, [pc, #36]	@ (8020f88 <tcpip_thread+0x5c>)
 8020f62:	2291      	movs	r2, #145	@ 0x91
 8020f64:	4909      	ldr	r1, [pc, #36]	@ (8020f8c <tcpip_thread+0x60>)
 8020f66:	480a      	ldr	r0, [pc, #40]	@ (8020f90 <tcpip_thread+0x64>)
 8020f68:	f002 fe88 	bl	8023c7c <iprintf>
      continue;
 8020f6c:	e003      	b.n	8020f76 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8020f6e:	68fb      	ldr	r3, [r7, #12]
 8020f70:	4618      	mov	r0, r3
 8020f72:	f000 f80f 	bl	8020f94 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8020f76:	e7ea      	b.n	8020f4e <tcpip_thread+0x22>
 8020f78:	2401d098 	.word	0x2401d098
 8020f7c:	2401d08c 	.word	0x2401d08c
 8020f80:	2401d090 	.word	0x2401d090
 8020f84:	2401d094 	.word	0x2401d094
 8020f88:	08029c30 	.word	0x08029c30
 8020f8c:	08029c88 	.word	0x08029c88
 8020f90:	08029ca8 	.word	0x08029ca8

08020f94 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8020f94:	b580      	push	{r7, lr}
 8020f96:	b082      	sub	sp, #8
 8020f98:	af00      	add	r7, sp, #0
 8020f9a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8020f9c:	687b      	ldr	r3, [r7, #4]
 8020f9e:	781b      	ldrb	r3, [r3, #0]
 8020fa0:	2b02      	cmp	r3, #2
 8020fa2:	d026      	beq.n	8020ff2 <tcpip_thread_handle_msg+0x5e>
 8020fa4:	2b02      	cmp	r3, #2
 8020fa6:	dc2b      	bgt.n	8021000 <tcpip_thread_handle_msg+0x6c>
 8020fa8:	2b00      	cmp	r3, #0
 8020faa:	d002      	beq.n	8020fb2 <tcpip_thread_handle_msg+0x1e>
 8020fac:	2b01      	cmp	r3, #1
 8020fae:	d015      	beq.n	8020fdc <tcpip_thread_handle_msg+0x48>
 8020fb0:	e026      	b.n	8021000 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8020fb2:	687b      	ldr	r3, [r7, #4]
 8020fb4:	68db      	ldr	r3, [r3, #12]
 8020fb6:	687a      	ldr	r2, [r7, #4]
 8020fb8:	6850      	ldr	r0, [r2, #4]
 8020fba:	687a      	ldr	r2, [r7, #4]
 8020fbc:	6892      	ldr	r2, [r2, #8]
 8020fbe:	4611      	mov	r1, r2
 8020fc0:	4798      	blx	r3
 8020fc2:	4603      	mov	r3, r0
 8020fc4:	2b00      	cmp	r3, #0
 8020fc6:	d004      	beq.n	8020fd2 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8020fc8:	687b      	ldr	r3, [r7, #4]
 8020fca:	685b      	ldr	r3, [r3, #4]
 8020fcc:	4618      	mov	r0, r3
 8020fce:	f7fe fac7 	bl	801f560 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8020fd2:	6879      	ldr	r1, [r7, #4]
 8020fd4:	2006      	movs	r0, #6
 8020fd6:	f7fd fbb5 	bl	801e744 <memp_free>
      break;
 8020fda:	e018      	b.n	802100e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8020fdc:	687b      	ldr	r3, [r7, #4]
 8020fde:	685b      	ldr	r3, [r3, #4]
 8020fe0:	687a      	ldr	r2, [r7, #4]
 8020fe2:	6892      	ldr	r2, [r2, #8]
 8020fe4:	4610      	mov	r0, r2
 8020fe6:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8020fe8:	6879      	ldr	r1, [r7, #4]
 8020fea:	2005      	movs	r0, #5
 8020fec:	f7fd fbaa 	bl	801e744 <memp_free>
      break;
 8020ff0:	e00d      	b.n	802100e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8020ff2:	687b      	ldr	r3, [r7, #4]
 8020ff4:	685b      	ldr	r3, [r3, #4]
 8020ff6:	687a      	ldr	r2, [r7, #4]
 8020ff8:	6892      	ldr	r2, [r2, #8]
 8020ffa:	4610      	mov	r0, r2
 8020ffc:	4798      	blx	r3
      break;
 8020ffe:	e006      	b.n	802100e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8021000:	4b05      	ldr	r3, [pc, #20]	@ (8021018 <tcpip_thread_handle_msg+0x84>)
 8021002:	22cf      	movs	r2, #207	@ 0xcf
 8021004:	4905      	ldr	r1, [pc, #20]	@ (802101c <tcpip_thread_handle_msg+0x88>)
 8021006:	4806      	ldr	r0, [pc, #24]	@ (8021020 <tcpip_thread_handle_msg+0x8c>)
 8021008:	f002 fe38 	bl	8023c7c <iprintf>
      break;
 802100c:	bf00      	nop
  }
}
 802100e:	bf00      	nop
 8021010:	3708      	adds	r7, #8
 8021012:	46bd      	mov	sp, r7
 8021014:	bd80      	pop	{r7, pc}
 8021016:	bf00      	nop
 8021018:	08029c30 	.word	0x08029c30
 802101c:	08029c88 	.word	0x08029c88
 8021020:	08029ca8 	.word	0x08029ca8

08021024 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8021024:	b580      	push	{r7, lr}
 8021026:	b086      	sub	sp, #24
 8021028:	af00      	add	r7, sp, #0
 802102a:	60f8      	str	r0, [r7, #12]
 802102c:	60b9      	str	r1, [r7, #8]
 802102e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8021030:	481a      	ldr	r0, [pc, #104]	@ (802109c <tcpip_inpkt+0x78>)
 8021032:	f7ff fe4d 	bl	8020cd0 <sys_mbox_valid>
 8021036:	4603      	mov	r3, r0
 8021038:	2b00      	cmp	r3, #0
 802103a:	d105      	bne.n	8021048 <tcpip_inpkt+0x24>
 802103c:	4b18      	ldr	r3, [pc, #96]	@ (80210a0 <tcpip_inpkt+0x7c>)
 802103e:	22fc      	movs	r2, #252	@ 0xfc
 8021040:	4918      	ldr	r1, [pc, #96]	@ (80210a4 <tcpip_inpkt+0x80>)
 8021042:	4819      	ldr	r0, [pc, #100]	@ (80210a8 <tcpip_inpkt+0x84>)
 8021044:	f002 fe1a 	bl	8023c7c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8021048:	2006      	movs	r0, #6
 802104a:	f7fd fb05 	bl	801e658 <memp_malloc>
 802104e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8021050:	697b      	ldr	r3, [r7, #20]
 8021052:	2b00      	cmp	r3, #0
 8021054:	d102      	bne.n	802105c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8021056:	f04f 33ff 	mov.w	r3, #4294967295
 802105a:	e01a      	b.n	8021092 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 802105c:	697b      	ldr	r3, [r7, #20]
 802105e:	2200      	movs	r2, #0
 8021060:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8021062:	697b      	ldr	r3, [r7, #20]
 8021064:	68fa      	ldr	r2, [r7, #12]
 8021066:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8021068:	697b      	ldr	r3, [r7, #20]
 802106a:	68ba      	ldr	r2, [r7, #8]
 802106c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 802106e:	697b      	ldr	r3, [r7, #20]
 8021070:	687a      	ldr	r2, [r7, #4]
 8021072:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8021074:	6979      	ldr	r1, [r7, #20]
 8021076:	4809      	ldr	r0, [pc, #36]	@ (802109c <tcpip_inpkt+0x78>)
 8021078:	f7ff fdc8 	bl	8020c0c <sys_mbox_trypost>
 802107c:	4603      	mov	r3, r0
 802107e:	2b00      	cmp	r3, #0
 8021080:	d006      	beq.n	8021090 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8021082:	6979      	ldr	r1, [r7, #20]
 8021084:	2006      	movs	r0, #6
 8021086:	f7fd fb5d 	bl	801e744 <memp_free>
    return ERR_MEM;
 802108a:	f04f 33ff 	mov.w	r3, #4294967295
 802108e:	e000      	b.n	8021092 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8021090:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8021092:	4618      	mov	r0, r3
 8021094:	3718      	adds	r7, #24
 8021096:	46bd      	mov	sp, r7
 8021098:	bd80      	pop	{r7, pc}
 802109a:	bf00      	nop
 802109c:	2401d094 	.word	0x2401d094
 80210a0:	08029c30 	.word	0x08029c30
 80210a4:	08029cd0 	.word	0x08029cd0
 80210a8:	08029ca8 	.word	0x08029ca8

080210ac <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80210ac:	b580      	push	{r7, lr}
 80210ae:	b082      	sub	sp, #8
 80210b0:	af00      	add	r7, sp, #0
 80210b2:	6078      	str	r0, [r7, #4]
 80210b4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80210b6:	683b      	ldr	r3, [r7, #0]
 80210b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80210bc:	f003 0318 	and.w	r3, r3, #24
 80210c0:	2b00      	cmp	r3, #0
 80210c2:	d006      	beq.n	80210d2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80210c4:	4a08      	ldr	r2, [pc, #32]	@ (80210e8 <tcpip_input+0x3c>)
 80210c6:	6839      	ldr	r1, [r7, #0]
 80210c8:	6878      	ldr	r0, [r7, #4]
 80210ca:	f7ff ffab 	bl	8021024 <tcpip_inpkt>
 80210ce:	4603      	mov	r3, r0
 80210d0:	e005      	b.n	80210de <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80210d2:	4a06      	ldr	r2, [pc, #24]	@ (80210ec <tcpip_input+0x40>)
 80210d4:	6839      	ldr	r1, [r7, #0]
 80210d6:	6878      	ldr	r0, [r7, #4]
 80210d8:	f7ff ffa4 	bl	8021024 <tcpip_inpkt>
 80210dc:	4603      	mov	r3, r0
}
 80210de:	4618      	mov	r0, r3
 80210e0:	3708      	adds	r7, #8
 80210e2:	46bd      	mov	sp, r7
 80210e4:	bd80      	pop	{r7, pc}
 80210e6:	bf00      	nop
 80210e8:	0801c1f1 	.word	0x0801c1f1
 80210ec:	0801c9dd 	.word	0x0801c9dd

080210f0 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80210f0:	b580      	push	{r7, lr}
 80210f2:	b084      	sub	sp, #16
 80210f4:	af00      	add	r7, sp, #0
 80210f6:	60f8      	str	r0, [r7, #12]
 80210f8:	60b9      	str	r1, [r7, #8]
 80210fa:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80210fc:	4806      	ldr	r0, [pc, #24]	@ (8021118 <tcpip_send_msg_wait_sem+0x28>)
 80210fe:	f7ff fe85 	bl	8020e0c <sys_mutex_lock>
  fn(apimsg);
 8021102:	68fb      	ldr	r3, [r7, #12]
 8021104:	68b8      	ldr	r0, [r7, #8]
 8021106:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8021108:	4803      	ldr	r0, [pc, #12]	@ (8021118 <tcpip_send_msg_wait_sem+0x28>)
 802110a:	f7ff fe8e 	bl	8020e2a <sys_mutex_unlock>
  return ERR_OK;
 802110e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8021110:	4618      	mov	r0, r3
 8021112:	3710      	adds	r7, #16
 8021114:	46bd      	mov	sp, r7
 8021116:	bd80      	pop	{r7, pc}
 8021118:	2401d098 	.word	0x2401d098

0802111c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 802111c:	b580      	push	{r7, lr}
 802111e:	b084      	sub	sp, #16
 8021120:	af02      	add	r7, sp, #8
 8021122:	6078      	str	r0, [r7, #4]
 8021124:	6039      	str	r1, [r7, #0]
  lwip_init();
 8021126:	f7fb fba9 	bl	801c87c <lwip_init>

  tcpip_init_done = initfunc;
 802112a:	4a17      	ldr	r2, [pc, #92]	@ (8021188 <tcpip_init+0x6c>)
 802112c:	687b      	ldr	r3, [r7, #4]
 802112e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8021130:	4a16      	ldr	r2, [pc, #88]	@ (802118c <tcpip_init+0x70>)
 8021132:	683b      	ldr	r3, [r7, #0]
 8021134:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8021136:	2106      	movs	r1, #6
 8021138:	4815      	ldr	r0, [pc, #84]	@ (8021190 <tcpip_init+0x74>)
 802113a:	f7ff fd3b 	bl	8020bb4 <sys_mbox_new>
 802113e:	4603      	mov	r3, r0
 8021140:	2b00      	cmp	r3, #0
 8021142:	d006      	beq.n	8021152 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8021144:	4b13      	ldr	r3, [pc, #76]	@ (8021194 <tcpip_init+0x78>)
 8021146:	f240 2261 	movw	r2, #609	@ 0x261
 802114a:	4913      	ldr	r1, [pc, #76]	@ (8021198 <tcpip_init+0x7c>)
 802114c:	4813      	ldr	r0, [pc, #76]	@ (802119c <tcpip_init+0x80>)
 802114e:	f002 fd95 	bl	8023c7c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8021152:	4813      	ldr	r0, [pc, #76]	@ (80211a0 <tcpip_init+0x84>)
 8021154:	f7ff fe44 	bl	8020de0 <sys_mutex_new>
 8021158:	4603      	mov	r3, r0
 802115a:	2b00      	cmp	r3, #0
 802115c:	d006      	beq.n	802116c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 802115e:	4b0d      	ldr	r3, [pc, #52]	@ (8021194 <tcpip_init+0x78>)
 8021160:	f240 2265 	movw	r2, #613	@ 0x265
 8021164:	490f      	ldr	r1, [pc, #60]	@ (80211a4 <tcpip_init+0x88>)
 8021166:	480d      	ldr	r0, [pc, #52]	@ (802119c <tcpip_init+0x80>)
 8021168:	f002 fd88 	bl	8023c7c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 802116c:	2318      	movs	r3, #24
 802116e:	9300      	str	r3, [sp, #0]
 8021170:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8021174:	2200      	movs	r2, #0
 8021176:	490c      	ldr	r1, [pc, #48]	@ (80211a8 <tcpip_init+0x8c>)
 8021178:	480c      	ldr	r0, [pc, #48]	@ (80211ac <tcpip_init+0x90>)
 802117a:	f7ff fe63 	bl	8020e44 <sys_thread_new>
}
 802117e:	bf00      	nop
 8021180:	3708      	adds	r7, #8
 8021182:	46bd      	mov	sp, r7
 8021184:	bd80      	pop	{r7, pc}
 8021186:	bf00      	nop
 8021188:	2401d08c 	.word	0x2401d08c
 802118c:	2401d090 	.word	0x2401d090
 8021190:	2401d094 	.word	0x2401d094
 8021194:	08029c30 	.word	0x08029c30
 8021198:	08029ce0 	.word	0x08029ce0
 802119c:	08029ca8 	.word	0x08029ca8
 80211a0:	2401d098 	.word	0x2401d098
 80211a4:	08029d04 	.word	0x08029d04
 80211a8:	08020f2d 	.word	0x08020f2d
 80211ac:	08029d28 	.word	0x08029d28

080211b0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80211b0:	b580      	push	{r7, lr}
 80211b2:	b086      	sub	sp, #24
 80211b4:	af00      	add	r7, sp, #0
 80211b6:	60f8      	str	r0, [r7, #12]
 80211b8:	60b9      	str	r1, [r7, #8]
 80211ba:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80211bc:	2007      	movs	r0, #7
 80211be:	f7fd fa4b 	bl	801e658 <memp_malloc>
 80211c2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80211c4:	693b      	ldr	r3, [r7, #16]
 80211c6:	2b00      	cmp	r3, #0
 80211c8:	d109      	bne.n	80211de <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80211ca:	693b      	ldr	r3, [r7, #16]
 80211cc:	2b00      	cmp	r3, #0
 80211ce:	d151      	bne.n	8021274 <sys_timeout_abs+0xc4>
 80211d0:	4b2a      	ldr	r3, [pc, #168]	@ (802127c <sys_timeout_abs+0xcc>)
 80211d2:	22be      	movs	r2, #190	@ 0xbe
 80211d4:	492a      	ldr	r1, [pc, #168]	@ (8021280 <sys_timeout_abs+0xd0>)
 80211d6:	482b      	ldr	r0, [pc, #172]	@ (8021284 <sys_timeout_abs+0xd4>)
 80211d8:	f002 fd50 	bl	8023c7c <iprintf>
    return;
 80211dc:	e04a      	b.n	8021274 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80211de:	693b      	ldr	r3, [r7, #16]
 80211e0:	2200      	movs	r2, #0
 80211e2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80211e4:	693b      	ldr	r3, [r7, #16]
 80211e6:	68ba      	ldr	r2, [r7, #8]
 80211e8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80211ea:	693b      	ldr	r3, [r7, #16]
 80211ec:	687a      	ldr	r2, [r7, #4]
 80211ee:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80211f0:	693b      	ldr	r3, [r7, #16]
 80211f2:	68fa      	ldr	r2, [r7, #12]
 80211f4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80211f6:	4b24      	ldr	r3, [pc, #144]	@ (8021288 <sys_timeout_abs+0xd8>)
 80211f8:	681b      	ldr	r3, [r3, #0]
 80211fa:	2b00      	cmp	r3, #0
 80211fc:	d103      	bne.n	8021206 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80211fe:	4a22      	ldr	r2, [pc, #136]	@ (8021288 <sys_timeout_abs+0xd8>)
 8021200:	693b      	ldr	r3, [r7, #16]
 8021202:	6013      	str	r3, [r2, #0]
    return;
 8021204:	e037      	b.n	8021276 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8021206:	693b      	ldr	r3, [r7, #16]
 8021208:	685a      	ldr	r2, [r3, #4]
 802120a:	4b1f      	ldr	r3, [pc, #124]	@ (8021288 <sys_timeout_abs+0xd8>)
 802120c:	681b      	ldr	r3, [r3, #0]
 802120e:	685b      	ldr	r3, [r3, #4]
 8021210:	1ad3      	subs	r3, r2, r3
 8021212:	0fdb      	lsrs	r3, r3, #31
 8021214:	f003 0301 	and.w	r3, r3, #1
 8021218:	b2db      	uxtb	r3, r3
 802121a:	2b00      	cmp	r3, #0
 802121c:	d007      	beq.n	802122e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 802121e:	4b1a      	ldr	r3, [pc, #104]	@ (8021288 <sys_timeout_abs+0xd8>)
 8021220:	681a      	ldr	r2, [r3, #0]
 8021222:	693b      	ldr	r3, [r7, #16]
 8021224:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8021226:	4a18      	ldr	r2, [pc, #96]	@ (8021288 <sys_timeout_abs+0xd8>)
 8021228:	693b      	ldr	r3, [r7, #16]
 802122a:	6013      	str	r3, [r2, #0]
 802122c:	e023      	b.n	8021276 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 802122e:	4b16      	ldr	r3, [pc, #88]	@ (8021288 <sys_timeout_abs+0xd8>)
 8021230:	681b      	ldr	r3, [r3, #0]
 8021232:	617b      	str	r3, [r7, #20]
 8021234:	e01a      	b.n	802126c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8021236:	697b      	ldr	r3, [r7, #20]
 8021238:	681b      	ldr	r3, [r3, #0]
 802123a:	2b00      	cmp	r3, #0
 802123c:	d00b      	beq.n	8021256 <sys_timeout_abs+0xa6>
 802123e:	693b      	ldr	r3, [r7, #16]
 8021240:	685a      	ldr	r2, [r3, #4]
 8021242:	697b      	ldr	r3, [r7, #20]
 8021244:	681b      	ldr	r3, [r3, #0]
 8021246:	685b      	ldr	r3, [r3, #4]
 8021248:	1ad3      	subs	r3, r2, r3
 802124a:	0fdb      	lsrs	r3, r3, #31
 802124c:	f003 0301 	and.w	r3, r3, #1
 8021250:	b2db      	uxtb	r3, r3
 8021252:	2b00      	cmp	r3, #0
 8021254:	d007      	beq.n	8021266 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8021256:	697b      	ldr	r3, [r7, #20]
 8021258:	681a      	ldr	r2, [r3, #0]
 802125a:	693b      	ldr	r3, [r7, #16]
 802125c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 802125e:	697b      	ldr	r3, [r7, #20]
 8021260:	693a      	ldr	r2, [r7, #16]
 8021262:	601a      	str	r2, [r3, #0]
        break;
 8021264:	e007      	b.n	8021276 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8021266:	697b      	ldr	r3, [r7, #20]
 8021268:	681b      	ldr	r3, [r3, #0]
 802126a:	617b      	str	r3, [r7, #20]
 802126c:	697b      	ldr	r3, [r7, #20]
 802126e:	2b00      	cmp	r3, #0
 8021270:	d1e1      	bne.n	8021236 <sys_timeout_abs+0x86>
 8021272:	e000      	b.n	8021276 <sys_timeout_abs+0xc6>
    return;
 8021274:	bf00      	nop
      }
    }
  }
}
 8021276:	3718      	adds	r7, #24
 8021278:	46bd      	mov	sp, r7
 802127a:	bd80      	pop	{r7, pc}
 802127c:	08029d38 	.word	0x08029d38
 8021280:	08029d94 	.word	0x08029d94
 8021284:	08029dd4 	.word	0x08029dd4
 8021288:	2401d09c 	.word	0x2401d09c

0802128c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 802128c:	b580      	push	{r7, lr}
 802128e:	b086      	sub	sp, #24
 8021290:	af00      	add	r7, sp, #0
 8021292:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8021294:	687b      	ldr	r3, [r7, #4]
 8021296:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8021298:	697b      	ldr	r3, [r7, #20]
 802129a:	685b      	ldr	r3, [r3, #4]
 802129c:	4798      	blx	r3

  now = sys_now();
 802129e:	f7f4 ff51 	bl	8016144 <sys_now>
 80212a2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80212a4:	697b      	ldr	r3, [r7, #20]
 80212a6:	681a      	ldr	r2, [r3, #0]
 80212a8:	4b0f      	ldr	r3, [pc, #60]	@ (80212e8 <lwip_cyclic_timer+0x5c>)
 80212aa:	681b      	ldr	r3, [r3, #0]
 80212ac:	4413      	add	r3, r2
 80212ae:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80212b0:	68fa      	ldr	r2, [r7, #12]
 80212b2:	693b      	ldr	r3, [r7, #16]
 80212b4:	1ad3      	subs	r3, r2, r3
 80212b6:	0fdb      	lsrs	r3, r3, #31
 80212b8:	f003 0301 	and.w	r3, r3, #1
 80212bc:	b2db      	uxtb	r3, r3
 80212be:	2b00      	cmp	r3, #0
 80212c0:	d009      	beq.n	80212d6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80212c2:	697b      	ldr	r3, [r7, #20]
 80212c4:	681a      	ldr	r2, [r3, #0]
 80212c6:	693b      	ldr	r3, [r7, #16]
 80212c8:	4413      	add	r3, r2
 80212ca:	687a      	ldr	r2, [r7, #4]
 80212cc:	4907      	ldr	r1, [pc, #28]	@ (80212ec <lwip_cyclic_timer+0x60>)
 80212ce:	4618      	mov	r0, r3
 80212d0:	f7ff ff6e 	bl	80211b0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80212d4:	e004      	b.n	80212e0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80212d6:	687a      	ldr	r2, [r7, #4]
 80212d8:	4904      	ldr	r1, [pc, #16]	@ (80212ec <lwip_cyclic_timer+0x60>)
 80212da:	68f8      	ldr	r0, [r7, #12]
 80212dc:	f7ff ff68 	bl	80211b0 <sys_timeout_abs>
}
 80212e0:	bf00      	nop
 80212e2:	3718      	adds	r7, #24
 80212e4:	46bd      	mov	sp, r7
 80212e6:	bd80      	pop	{r7, pc}
 80212e8:	2401d0a0 	.word	0x2401d0a0
 80212ec:	0802128d 	.word	0x0802128d

080212f0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80212f0:	b580      	push	{r7, lr}
 80212f2:	b082      	sub	sp, #8
 80212f4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80212f6:	2300      	movs	r3, #0
 80212f8:	607b      	str	r3, [r7, #4]
 80212fa:	e00e      	b.n	802131a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80212fc:	4a0b      	ldr	r2, [pc, #44]	@ (802132c <sys_timeouts_init+0x3c>)
 80212fe:	687b      	ldr	r3, [r7, #4]
 8021300:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8021304:	687b      	ldr	r3, [r7, #4]
 8021306:	00db      	lsls	r3, r3, #3
 8021308:	4a08      	ldr	r2, [pc, #32]	@ (802132c <sys_timeouts_init+0x3c>)
 802130a:	4413      	add	r3, r2
 802130c:	461a      	mov	r2, r3
 802130e:	4908      	ldr	r1, [pc, #32]	@ (8021330 <sys_timeouts_init+0x40>)
 8021310:	f000 f810 	bl	8021334 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8021314:	687b      	ldr	r3, [r7, #4]
 8021316:	3301      	adds	r3, #1
 8021318:	607b      	str	r3, [r7, #4]
 802131a:	687b      	ldr	r3, [r7, #4]
 802131c:	2b01      	cmp	r3, #1
 802131e:	d9ed      	bls.n	80212fc <sys_timeouts_init+0xc>
  }
}
 8021320:	bf00      	nop
 8021322:	bf00      	nop
 8021324:	3708      	adds	r7, #8
 8021326:	46bd      	mov	sp, r7
 8021328:	bd80      	pop	{r7, pc}
 802132a:	bf00      	nop
 802132c:	0802a4a8 	.word	0x0802a4a8
 8021330:	0802128d 	.word	0x0802128d

08021334 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8021334:	b580      	push	{r7, lr}
 8021336:	b086      	sub	sp, #24
 8021338:	af00      	add	r7, sp, #0
 802133a:	60f8      	str	r0, [r7, #12]
 802133c:	60b9      	str	r1, [r7, #8]
 802133e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8021340:	68fb      	ldr	r3, [r7, #12]
 8021342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8021346:	d306      	bcc.n	8021356 <sys_timeout+0x22>
 8021348:	4b0a      	ldr	r3, [pc, #40]	@ (8021374 <sys_timeout+0x40>)
 802134a:	f240 1229 	movw	r2, #297	@ 0x129
 802134e:	490a      	ldr	r1, [pc, #40]	@ (8021378 <sys_timeout+0x44>)
 8021350:	480a      	ldr	r0, [pc, #40]	@ (802137c <sys_timeout+0x48>)
 8021352:	f002 fc93 	bl	8023c7c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8021356:	f7f4 fef5 	bl	8016144 <sys_now>
 802135a:	4602      	mov	r2, r0
 802135c:	68fb      	ldr	r3, [r7, #12]
 802135e:	4413      	add	r3, r2
 8021360:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8021362:	687a      	ldr	r2, [r7, #4]
 8021364:	68b9      	ldr	r1, [r7, #8]
 8021366:	6978      	ldr	r0, [r7, #20]
 8021368:	f7ff ff22 	bl	80211b0 <sys_timeout_abs>
#endif
}
 802136c:	bf00      	nop
 802136e:	3718      	adds	r7, #24
 8021370:	46bd      	mov	sp, r7
 8021372:	bd80      	pop	{r7, pc}
 8021374:	08029d38 	.word	0x08029d38
 8021378:	08029dfc 	.word	0x08029dfc
 802137c:	08029dd4 	.word	0x08029dd4

08021380 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8021380:	b580      	push	{r7, lr}
 8021382:	b084      	sub	sp, #16
 8021384:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8021386:	f7f4 fedd 	bl	8016144 <sys_now>
 802138a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 802138c:	4b17      	ldr	r3, [pc, #92]	@ (80213ec <sys_check_timeouts+0x6c>)
 802138e:	681b      	ldr	r3, [r3, #0]
 8021390:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8021392:	68bb      	ldr	r3, [r7, #8]
 8021394:	2b00      	cmp	r3, #0
 8021396:	d022      	beq.n	80213de <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8021398:	68bb      	ldr	r3, [r7, #8]
 802139a:	685b      	ldr	r3, [r3, #4]
 802139c:	68fa      	ldr	r2, [r7, #12]
 802139e:	1ad3      	subs	r3, r2, r3
 80213a0:	0fdb      	lsrs	r3, r3, #31
 80213a2:	f003 0301 	and.w	r3, r3, #1
 80213a6:	b2db      	uxtb	r3, r3
 80213a8:	2b00      	cmp	r3, #0
 80213aa:	d11a      	bne.n	80213e2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80213ac:	68bb      	ldr	r3, [r7, #8]
 80213ae:	681b      	ldr	r3, [r3, #0]
 80213b0:	4a0e      	ldr	r2, [pc, #56]	@ (80213ec <sys_check_timeouts+0x6c>)
 80213b2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80213b4:	68bb      	ldr	r3, [r7, #8]
 80213b6:	689b      	ldr	r3, [r3, #8]
 80213b8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80213ba:	68bb      	ldr	r3, [r7, #8]
 80213bc:	68db      	ldr	r3, [r3, #12]
 80213be:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80213c0:	68bb      	ldr	r3, [r7, #8]
 80213c2:	685b      	ldr	r3, [r3, #4]
 80213c4:	4a0a      	ldr	r2, [pc, #40]	@ (80213f0 <sys_check_timeouts+0x70>)
 80213c6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80213c8:	68b9      	ldr	r1, [r7, #8]
 80213ca:	2007      	movs	r0, #7
 80213cc:	f7fd f9ba 	bl	801e744 <memp_free>
    if (handler != NULL) {
 80213d0:	687b      	ldr	r3, [r7, #4]
 80213d2:	2b00      	cmp	r3, #0
 80213d4:	d0da      	beq.n	802138c <sys_check_timeouts+0xc>
      handler(arg);
 80213d6:	687b      	ldr	r3, [r7, #4]
 80213d8:	6838      	ldr	r0, [r7, #0]
 80213da:	4798      	blx	r3
  do {
 80213dc:	e7d6      	b.n	802138c <sys_check_timeouts+0xc>
      return;
 80213de:	bf00      	nop
 80213e0:	e000      	b.n	80213e4 <sys_check_timeouts+0x64>
      return;
 80213e2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80213e4:	3710      	adds	r7, #16
 80213e6:	46bd      	mov	sp, r7
 80213e8:	bd80      	pop	{r7, pc}
 80213ea:	bf00      	nop
 80213ec:	2401d09c 	.word	0x2401d09c
 80213f0:	2401d0a0 	.word	0x2401d0a0

080213f4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80213f4:	b580      	push	{r7, lr}
 80213f6:	b082      	sub	sp, #8
 80213f8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80213fa:	4b16      	ldr	r3, [pc, #88]	@ (8021454 <sys_timeouts_sleeptime+0x60>)
 80213fc:	681b      	ldr	r3, [r3, #0]
 80213fe:	2b00      	cmp	r3, #0
 8021400:	d102      	bne.n	8021408 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8021402:	f04f 33ff 	mov.w	r3, #4294967295
 8021406:	e020      	b.n	802144a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8021408:	f7f4 fe9c 	bl	8016144 <sys_now>
 802140c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 802140e:	4b11      	ldr	r3, [pc, #68]	@ (8021454 <sys_timeouts_sleeptime+0x60>)
 8021410:	681b      	ldr	r3, [r3, #0]
 8021412:	685a      	ldr	r2, [r3, #4]
 8021414:	687b      	ldr	r3, [r7, #4]
 8021416:	1ad3      	subs	r3, r2, r3
 8021418:	0fdb      	lsrs	r3, r3, #31
 802141a:	f003 0301 	and.w	r3, r3, #1
 802141e:	b2db      	uxtb	r3, r3
 8021420:	2b00      	cmp	r3, #0
 8021422:	d001      	beq.n	8021428 <sys_timeouts_sleeptime+0x34>
    return 0;
 8021424:	2300      	movs	r3, #0
 8021426:	e010      	b.n	802144a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8021428:	4b0a      	ldr	r3, [pc, #40]	@ (8021454 <sys_timeouts_sleeptime+0x60>)
 802142a:	681b      	ldr	r3, [r3, #0]
 802142c:	685a      	ldr	r2, [r3, #4]
 802142e:	687b      	ldr	r3, [r7, #4]
 8021430:	1ad3      	subs	r3, r2, r3
 8021432:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8021434:	683b      	ldr	r3, [r7, #0]
 8021436:	2b00      	cmp	r3, #0
 8021438:	da06      	bge.n	8021448 <sys_timeouts_sleeptime+0x54>
 802143a:	4b07      	ldr	r3, [pc, #28]	@ (8021458 <sys_timeouts_sleeptime+0x64>)
 802143c:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8021440:	4906      	ldr	r1, [pc, #24]	@ (802145c <sys_timeouts_sleeptime+0x68>)
 8021442:	4807      	ldr	r0, [pc, #28]	@ (8021460 <sys_timeouts_sleeptime+0x6c>)
 8021444:	f002 fc1a 	bl	8023c7c <iprintf>
    return ret;
 8021448:	683b      	ldr	r3, [r7, #0]
  }
}
 802144a:	4618      	mov	r0, r3
 802144c:	3708      	adds	r7, #8
 802144e:	46bd      	mov	sp, r7
 8021450:	bd80      	pop	{r7, pc}
 8021452:	bf00      	nop
 8021454:	2401d09c 	.word	0x2401d09c
 8021458:	08029d38 	.word	0x08029d38
 802145c:	08029e34 	.word	0x08029e34
 8021460:	08029dd4 	.word	0x08029dd4

08021464 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8021464:	b580      	push	{r7, lr}
 8021466:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8021468:	f000 fdba 	bl	8021fe0 <rand>
 802146c:	4603      	mov	r3, r0
 802146e:	b29b      	uxth	r3, r3
 8021470:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8021474:	b29b      	uxth	r3, r3
 8021476:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 802147a:	b29a      	uxth	r2, r3
 802147c:	4b01      	ldr	r3, [pc, #4]	@ (8021484 <udp_init+0x20>)
 802147e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8021480:	bf00      	nop
 8021482:	bd80      	pop	{r7, pc}
 8021484:	240000c8 	.word	0x240000c8

08021488 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8021488:	b480      	push	{r7}
 802148a:	b083      	sub	sp, #12
 802148c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 802148e:	2300      	movs	r3, #0
 8021490:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8021492:	4b17      	ldr	r3, [pc, #92]	@ (80214f0 <udp_new_port+0x68>)
 8021494:	881b      	ldrh	r3, [r3, #0]
 8021496:	1c5a      	adds	r2, r3, #1
 8021498:	b291      	uxth	r1, r2
 802149a:	4a15      	ldr	r2, [pc, #84]	@ (80214f0 <udp_new_port+0x68>)
 802149c:	8011      	strh	r1, [r2, #0]
 802149e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80214a2:	4293      	cmp	r3, r2
 80214a4:	d103      	bne.n	80214ae <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80214a6:	4b12      	ldr	r3, [pc, #72]	@ (80214f0 <udp_new_port+0x68>)
 80214a8:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80214ac:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80214ae:	4b11      	ldr	r3, [pc, #68]	@ (80214f4 <udp_new_port+0x6c>)
 80214b0:	681b      	ldr	r3, [r3, #0]
 80214b2:	603b      	str	r3, [r7, #0]
 80214b4:	e011      	b.n	80214da <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80214b6:	683b      	ldr	r3, [r7, #0]
 80214b8:	8a5a      	ldrh	r2, [r3, #18]
 80214ba:	4b0d      	ldr	r3, [pc, #52]	@ (80214f0 <udp_new_port+0x68>)
 80214bc:	881b      	ldrh	r3, [r3, #0]
 80214be:	429a      	cmp	r2, r3
 80214c0:	d108      	bne.n	80214d4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80214c2:	88fb      	ldrh	r3, [r7, #6]
 80214c4:	3301      	adds	r3, #1
 80214c6:	80fb      	strh	r3, [r7, #6]
 80214c8:	88fb      	ldrh	r3, [r7, #6]
 80214ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80214ce:	d3e0      	bcc.n	8021492 <udp_new_port+0xa>
        return 0;
 80214d0:	2300      	movs	r3, #0
 80214d2:	e007      	b.n	80214e4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80214d4:	683b      	ldr	r3, [r7, #0]
 80214d6:	68db      	ldr	r3, [r3, #12]
 80214d8:	603b      	str	r3, [r7, #0]
 80214da:	683b      	ldr	r3, [r7, #0]
 80214dc:	2b00      	cmp	r3, #0
 80214de:	d1ea      	bne.n	80214b6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80214e0:	4b03      	ldr	r3, [pc, #12]	@ (80214f0 <udp_new_port+0x68>)
 80214e2:	881b      	ldrh	r3, [r3, #0]
}
 80214e4:	4618      	mov	r0, r3
 80214e6:	370c      	adds	r7, #12
 80214e8:	46bd      	mov	sp, r7
 80214ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80214ee:	4770      	bx	lr
 80214f0:	240000c8 	.word	0x240000c8
 80214f4:	2401d0a4 	.word	0x2401d0a4

080214f8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80214f8:	b580      	push	{r7, lr}
 80214fa:	b084      	sub	sp, #16
 80214fc:	af00      	add	r7, sp, #0
 80214fe:	60f8      	str	r0, [r7, #12]
 8021500:	60b9      	str	r1, [r7, #8]
 8021502:	4613      	mov	r3, r2
 8021504:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8021506:	68fb      	ldr	r3, [r7, #12]
 8021508:	2b00      	cmp	r3, #0
 802150a:	d105      	bne.n	8021518 <udp_input_local_match+0x20>
 802150c:	4b27      	ldr	r3, [pc, #156]	@ (80215ac <udp_input_local_match+0xb4>)
 802150e:	2287      	movs	r2, #135	@ 0x87
 8021510:	4927      	ldr	r1, [pc, #156]	@ (80215b0 <udp_input_local_match+0xb8>)
 8021512:	4828      	ldr	r0, [pc, #160]	@ (80215b4 <udp_input_local_match+0xbc>)
 8021514:	f002 fbb2 	bl	8023c7c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8021518:	68bb      	ldr	r3, [r7, #8]
 802151a:	2b00      	cmp	r3, #0
 802151c:	d105      	bne.n	802152a <udp_input_local_match+0x32>
 802151e:	4b23      	ldr	r3, [pc, #140]	@ (80215ac <udp_input_local_match+0xb4>)
 8021520:	2288      	movs	r2, #136	@ 0x88
 8021522:	4925      	ldr	r1, [pc, #148]	@ (80215b8 <udp_input_local_match+0xc0>)
 8021524:	4823      	ldr	r0, [pc, #140]	@ (80215b4 <udp_input_local_match+0xbc>)
 8021526:	f002 fba9 	bl	8023c7c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 802152a:	68fb      	ldr	r3, [r7, #12]
 802152c:	7a1b      	ldrb	r3, [r3, #8]
 802152e:	2b00      	cmp	r3, #0
 8021530:	d00b      	beq.n	802154a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8021532:	68fb      	ldr	r3, [r7, #12]
 8021534:	7a1a      	ldrb	r2, [r3, #8]
 8021536:	4b21      	ldr	r3, [pc, #132]	@ (80215bc <udp_input_local_match+0xc4>)
 8021538:	685b      	ldr	r3, [r3, #4]
 802153a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 802153e:	3301      	adds	r3, #1
 8021540:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8021542:	429a      	cmp	r2, r3
 8021544:	d001      	beq.n	802154a <udp_input_local_match+0x52>
    return 0;
 8021546:	2300      	movs	r3, #0
 8021548:	e02b      	b.n	80215a2 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 802154a:	79fb      	ldrb	r3, [r7, #7]
 802154c:	2b00      	cmp	r3, #0
 802154e:	d018      	beq.n	8021582 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021550:	68fb      	ldr	r3, [r7, #12]
 8021552:	2b00      	cmp	r3, #0
 8021554:	d013      	beq.n	802157e <udp_input_local_match+0x86>
 8021556:	68fb      	ldr	r3, [r7, #12]
 8021558:	681b      	ldr	r3, [r3, #0]
 802155a:	2b00      	cmp	r3, #0
 802155c:	d00f      	beq.n	802157e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 802155e:	4b17      	ldr	r3, [pc, #92]	@ (80215bc <udp_input_local_match+0xc4>)
 8021560:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021566:	d00a      	beq.n	802157e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8021568:	68fb      	ldr	r3, [r7, #12]
 802156a:	681a      	ldr	r2, [r3, #0]
 802156c:	4b13      	ldr	r3, [pc, #76]	@ (80215bc <udp_input_local_match+0xc4>)
 802156e:	695b      	ldr	r3, [r3, #20]
 8021570:	405a      	eors	r2, r3
 8021572:	68bb      	ldr	r3, [r7, #8]
 8021574:	3308      	adds	r3, #8
 8021576:	681b      	ldr	r3, [r3, #0]
 8021578:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 802157a:	2b00      	cmp	r3, #0
 802157c:	d110      	bne.n	80215a0 <udp_input_local_match+0xa8>
          return 1;
 802157e:	2301      	movs	r3, #1
 8021580:	e00f      	b.n	80215a2 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8021582:	68fb      	ldr	r3, [r7, #12]
 8021584:	2b00      	cmp	r3, #0
 8021586:	d009      	beq.n	802159c <udp_input_local_match+0xa4>
 8021588:	68fb      	ldr	r3, [r7, #12]
 802158a:	681b      	ldr	r3, [r3, #0]
 802158c:	2b00      	cmp	r3, #0
 802158e:	d005      	beq.n	802159c <udp_input_local_match+0xa4>
 8021590:	68fb      	ldr	r3, [r7, #12]
 8021592:	681a      	ldr	r2, [r3, #0]
 8021594:	4b09      	ldr	r3, [pc, #36]	@ (80215bc <udp_input_local_match+0xc4>)
 8021596:	695b      	ldr	r3, [r3, #20]
 8021598:	429a      	cmp	r2, r3
 802159a:	d101      	bne.n	80215a0 <udp_input_local_match+0xa8>
        return 1;
 802159c:	2301      	movs	r3, #1
 802159e:	e000      	b.n	80215a2 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80215a0:	2300      	movs	r3, #0
}
 80215a2:	4618      	mov	r0, r3
 80215a4:	3710      	adds	r7, #16
 80215a6:	46bd      	mov	sp, r7
 80215a8:	bd80      	pop	{r7, pc}
 80215aa:	bf00      	nop
 80215ac:	08029e48 	.word	0x08029e48
 80215b0:	08029ea0 	.word	0x08029ea0
 80215b4:	08029ec4 	.word	0x08029ec4
 80215b8:	08029eec 	.word	0x08029eec
 80215bc:	2401a468 	.word	0x2401a468

080215c0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80215c0:	b590      	push	{r4, r7, lr}
 80215c2:	b08d      	sub	sp, #52	@ 0x34
 80215c4:	af02      	add	r7, sp, #8
 80215c6:	6078      	str	r0, [r7, #4]
 80215c8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80215ca:	2300      	movs	r3, #0
 80215cc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80215ce:	687b      	ldr	r3, [r7, #4]
 80215d0:	2b00      	cmp	r3, #0
 80215d2:	d105      	bne.n	80215e0 <udp_input+0x20>
 80215d4:	4b7c      	ldr	r3, [pc, #496]	@ (80217c8 <udp_input+0x208>)
 80215d6:	22cf      	movs	r2, #207	@ 0xcf
 80215d8:	497c      	ldr	r1, [pc, #496]	@ (80217cc <udp_input+0x20c>)
 80215da:	487d      	ldr	r0, [pc, #500]	@ (80217d0 <udp_input+0x210>)
 80215dc:	f002 fb4e 	bl	8023c7c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80215e0:	683b      	ldr	r3, [r7, #0]
 80215e2:	2b00      	cmp	r3, #0
 80215e4:	d105      	bne.n	80215f2 <udp_input+0x32>
 80215e6:	4b78      	ldr	r3, [pc, #480]	@ (80217c8 <udp_input+0x208>)
 80215e8:	22d0      	movs	r2, #208	@ 0xd0
 80215ea:	497a      	ldr	r1, [pc, #488]	@ (80217d4 <udp_input+0x214>)
 80215ec:	4878      	ldr	r0, [pc, #480]	@ (80217d0 <udp_input+0x210>)
 80215ee:	f002 fb45 	bl	8023c7c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80215f2:	687b      	ldr	r3, [r7, #4]
 80215f4:	895b      	ldrh	r3, [r3, #10]
 80215f6:	2b07      	cmp	r3, #7
 80215f8:	d803      	bhi.n	8021602 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80215fa:	6878      	ldr	r0, [r7, #4]
 80215fc:	f7fd ffb0 	bl	801f560 <pbuf_free>
    goto end;
 8021600:	e0de      	b.n	80217c0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8021602:	687b      	ldr	r3, [r7, #4]
 8021604:	685b      	ldr	r3, [r3, #4]
 8021606:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8021608:	4b73      	ldr	r3, [pc, #460]	@ (80217d8 <udp_input+0x218>)
 802160a:	695b      	ldr	r3, [r3, #20]
 802160c:	4a72      	ldr	r2, [pc, #456]	@ (80217d8 <udp_input+0x218>)
 802160e:	6812      	ldr	r2, [r2, #0]
 8021610:	4611      	mov	r1, r2
 8021612:	4618      	mov	r0, r3
 8021614:	f7fb fbd4 	bl	801cdc0 <ip4_addr_isbroadcast_u32>
 8021618:	4603      	mov	r3, r0
 802161a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 802161c:	697b      	ldr	r3, [r7, #20]
 802161e:	881b      	ldrh	r3, [r3, #0]
 8021620:	b29b      	uxth	r3, r3
 8021622:	4618      	mov	r0, r3
 8021624:	f7f9 fe4a 	bl	801b2bc <lwip_htons>
 8021628:	4603      	mov	r3, r0
 802162a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 802162c:	697b      	ldr	r3, [r7, #20]
 802162e:	885b      	ldrh	r3, [r3, #2]
 8021630:	b29b      	uxth	r3, r3
 8021632:	4618      	mov	r0, r3
 8021634:	f7f9 fe42 	bl	801b2bc <lwip_htons>
 8021638:	4603      	mov	r3, r0
 802163a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 802163c:	2300      	movs	r3, #0
 802163e:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8021640:	2300      	movs	r3, #0
 8021642:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8021644:	2300      	movs	r3, #0
 8021646:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8021648:	4b64      	ldr	r3, [pc, #400]	@ (80217dc <udp_input+0x21c>)
 802164a:	681b      	ldr	r3, [r3, #0]
 802164c:	627b      	str	r3, [r7, #36]	@ 0x24
 802164e:	e054      	b.n	80216fa <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8021650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021652:	8a5b      	ldrh	r3, [r3, #18]
 8021654:	89fa      	ldrh	r2, [r7, #14]
 8021656:	429a      	cmp	r2, r3
 8021658:	d14a      	bne.n	80216f0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 802165a:	7cfb      	ldrb	r3, [r7, #19]
 802165c:	461a      	mov	r2, r3
 802165e:	6839      	ldr	r1, [r7, #0]
 8021660:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8021662:	f7ff ff49 	bl	80214f8 <udp_input_local_match>
 8021666:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8021668:	2b00      	cmp	r3, #0
 802166a:	d041      	beq.n	80216f0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 802166c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802166e:	7c1b      	ldrb	r3, [r3, #16]
 8021670:	f003 0304 	and.w	r3, r3, #4
 8021674:	2b00      	cmp	r3, #0
 8021676:	d11d      	bne.n	80216b4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8021678:	69fb      	ldr	r3, [r7, #28]
 802167a:	2b00      	cmp	r3, #0
 802167c:	d102      	bne.n	8021684 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 802167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021680:	61fb      	str	r3, [r7, #28]
 8021682:	e017      	b.n	80216b4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8021684:	7cfb      	ldrb	r3, [r7, #19]
 8021686:	2b00      	cmp	r3, #0
 8021688:	d014      	beq.n	80216b4 <udp_input+0xf4>
 802168a:	4b53      	ldr	r3, [pc, #332]	@ (80217d8 <udp_input+0x218>)
 802168c:	695b      	ldr	r3, [r3, #20]
 802168e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021692:	d10f      	bne.n	80216b4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8021694:	69fb      	ldr	r3, [r7, #28]
 8021696:	681a      	ldr	r2, [r3, #0]
 8021698:	683b      	ldr	r3, [r7, #0]
 802169a:	3304      	adds	r3, #4
 802169c:	681b      	ldr	r3, [r3, #0]
 802169e:	429a      	cmp	r2, r3
 80216a0:	d008      	beq.n	80216b4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80216a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216a4:	681a      	ldr	r2, [r3, #0]
 80216a6:	683b      	ldr	r3, [r7, #0]
 80216a8:	3304      	adds	r3, #4
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	429a      	cmp	r2, r3
 80216ae:	d101      	bne.n	80216b4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80216b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216b2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80216b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216b6:	8a9b      	ldrh	r3, [r3, #20]
 80216b8:	8a3a      	ldrh	r2, [r7, #16]
 80216ba:	429a      	cmp	r2, r3
 80216bc:	d118      	bne.n	80216f0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80216be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216c0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80216c2:	2b00      	cmp	r3, #0
 80216c4:	d005      	beq.n	80216d2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80216c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216c8:	685a      	ldr	r2, [r3, #4]
 80216ca:	4b43      	ldr	r3, [pc, #268]	@ (80217d8 <udp_input+0x218>)
 80216cc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80216ce:	429a      	cmp	r2, r3
 80216d0:	d10e      	bne.n	80216f0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80216d2:	6a3b      	ldr	r3, [r7, #32]
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	d014      	beq.n	8021702 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80216d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216da:	68da      	ldr	r2, [r3, #12]
 80216dc:	6a3b      	ldr	r3, [r7, #32]
 80216de:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80216e0:	4b3e      	ldr	r3, [pc, #248]	@ (80217dc <udp_input+0x21c>)
 80216e2:	681a      	ldr	r2, [r3, #0]
 80216e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216e6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80216e8:	4a3c      	ldr	r2, [pc, #240]	@ (80217dc <udp_input+0x21c>)
 80216ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216ec:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80216ee:	e008      	b.n	8021702 <udp_input+0x142>
      }
    }

    prev = pcb;
 80216f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216f2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80216f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216f6:	68db      	ldr	r3, [r3, #12]
 80216f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80216fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80216fc:	2b00      	cmp	r3, #0
 80216fe:	d1a7      	bne.n	8021650 <udp_input+0x90>
 8021700:	e000      	b.n	8021704 <udp_input+0x144>
        break;
 8021702:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8021704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021706:	2b00      	cmp	r3, #0
 8021708:	d101      	bne.n	802170e <udp_input+0x14e>
    pcb = uncon_pcb;
 802170a:	69fb      	ldr	r3, [r7, #28]
 802170c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 802170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021710:	2b00      	cmp	r3, #0
 8021712:	d002      	beq.n	802171a <udp_input+0x15a>
    for_us = 1;
 8021714:	2301      	movs	r3, #1
 8021716:	76fb      	strb	r3, [r7, #27]
 8021718:	e00a      	b.n	8021730 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 802171a:	683b      	ldr	r3, [r7, #0]
 802171c:	3304      	adds	r3, #4
 802171e:	681a      	ldr	r2, [r3, #0]
 8021720:	4b2d      	ldr	r3, [pc, #180]	@ (80217d8 <udp_input+0x218>)
 8021722:	695b      	ldr	r3, [r3, #20]
 8021724:	429a      	cmp	r2, r3
 8021726:	bf0c      	ite	eq
 8021728:	2301      	moveq	r3, #1
 802172a:	2300      	movne	r3, #0
 802172c:	b2db      	uxtb	r3, r3
 802172e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8021730:	7efb      	ldrb	r3, [r7, #27]
 8021732:	2b00      	cmp	r3, #0
 8021734:	d041      	beq.n	80217ba <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8021736:	2108      	movs	r1, #8
 8021738:	6878      	ldr	r0, [r7, #4]
 802173a:	f7fd fe8b 	bl	801f454 <pbuf_remove_header>
 802173e:	4603      	mov	r3, r0
 8021740:	2b00      	cmp	r3, #0
 8021742:	d00a      	beq.n	802175a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8021744:	4b20      	ldr	r3, [pc, #128]	@ (80217c8 <udp_input+0x208>)
 8021746:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 802174a:	4925      	ldr	r1, [pc, #148]	@ (80217e0 <udp_input+0x220>)
 802174c:	4820      	ldr	r0, [pc, #128]	@ (80217d0 <udp_input+0x210>)
 802174e:	f002 fa95 	bl	8023c7c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8021752:	6878      	ldr	r0, [r7, #4]
 8021754:	f7fd ff04 	bl	801f560 <pbuf_free>
      goto end;
 8021758:	e032      	b.n	80217c0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 802175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802175c:	2b00      	cmp	r3, #0
 802175e:	d012      	beq.n	8021786 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8021760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021762:	699b      	ldr	r3, [r3, #24]
 8021764:	2b00      	cmp	r3, #0
 8021766:	d00a      	beq.n	802177e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8021768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802176a:	699c      	ldr	r4, [r3, #24]
 802176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802176e:	69d8      	ldr	r0, [r3, #28]
 8021770:	8a3b      	ldrh	r3, [r7, #16]
 8021772:	9300      	str	r3, [sp, #0]
 8021774:	4b1b      	ldr	r3, [pc, #108]	@ (80217e4 <udp_input+0x224>)
 8021776:	687a      	ldr	r2, [r7, #4]
 8021778:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 802177a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 802177c:	e021      	b.n	80217c2 <udp_input+0x202>
        pbuf_free(p);
 802177e:	6878      	ldr	r0, [r7, #4]
 8021780:	f7fd feee 	bl	801f560 <pbuf_free>
        goto end;
 8021784:	e01c      	b.n	80217c0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8021786:	7cfb      	ldrb	r3, [r7, #19]
 8021788:	2b00      	cmp	r3, #0
 802178a:	d112      	bne.n	80217b2 <udp_input+0x1f2>
 802178c:	4b12      	ldr	r3, [pc, #72]	@ (80217d8 <udp_input+0x218>)
 802178e:	695b      	ldr	r3, [r3, #20]
 8021790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021794:	2be0      	cmp	r3, #224	@ 0xe0
 8021796:	d00c      	beq.n	80217b2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8021798:	4b0f      	ldr	r3, [pc, #60]	@ (80217d8 <udp_input+0x218>)
 802179a:	899b      	ldrh	r3, [r3, #12]
 802179c:	3308      	adds	r3, #8
 802179e:	b29b      	uxth	r3, r3
 80217a0:	b21b      	sxth	r3, r3
 80217a2:	4619      	mov	r1, r3
 80217a4:	6878      	ldr	r0, [r7, #4]
 80217a6:	f7fd fec8 	bl	801f53a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80217aa:	2103      	movs	r1, #3
 80217ac:	6878      	ldr	r0, [r7, #4]
 80217ae:	f7fa ff15 	bl	801c5dc <icmp_dest_unreach>
      pbuf_free(p);
 80217b2:	6878      	ldr	r0, [r7, #4]
 80217b4:	f7fd fed4 	bl	801f560 <pbuf_free>
  return;
 80217b8:	e003      	b.n	80217c2 <udp_input+0x202>
    pbuf_free(p);
 80217ba:	6878      	ldr	r0, [r7, #4]
 80217bc:	f7fd fed0 	bl	801f560 <pbuf_free>
  return;
 80217c0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80217c2:	372c      	adds	r7, #44	@ 0x2c
 80217c4:	46bd      	mov	sp, r7
 80217c6:	bd90      	pop	{r4, r7, pc}
 80217c8:	08029e48 	.word	0x08029e48
 80217cc:	08029f14 	.word	0x08029f14
 80217d0:	08029ec4 	.word	0x08029ec4
 80217d4:	08029f2c 	.word	0x08029f2c
 80217d8:	2401a468 	.word	0x2401a468
 80217dc:	2401d0a4 	.word	0x2401d0a4
 80217e0:	08029f48 	.word	0x08029f48
 80217e4:	2401a478 	.word	0x2401a478

080217e8 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80217e8:	b580      	push	{r7, lr}
 80217ea:	b082      	sub	sp, #8
 80217ec:	af00      	add	r7, sp, #0
 80217ee:	6078      	str	r0, [r7, #4]
 80217f0:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80217f2:	687b      	ldr	r3, [r7, #4]
 80217f4:	2b00      	cmp	r3, #0
 80217f6:	d109      	bne.n	802180c <udp_send+0x24>
 80217f8:	4b11      	ldr	r3, [pc, #68]	@ (8021840 <udp_send+0x58>)
 80217fa:	f240 12d5 	movw	r2, #469	@ 0x1d5
 80217fe:	4911      	ldr	r1, [pc, #68]	@ (8021844 <udp_send+0x5c>)
 8021800:	4811      	ldr	r0, [pc, #68]	@ (8021848 <udp_send+0x60>)
 8021802:	f002 fa3b 	bl	8023c7c <iprintf>
 8021806:	f06f 030f 	mvn.w	r3, #15
 802180a:	e015      	b.n	8021838 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 802180c:	683b      	ldr	r3, [r7, #0]
 802180e:	2b00      	cmp	r3, #0
 8021810:	d109      	bne.n	8021826 <udp_send+0x3e>
 8021812:	4b0b      	ldr	r3, [pc, #44]	@ (8021840 <udp_send+0x58>)
 8021814:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8021818:	490c      	ldr	r1, [pc, #48]	@ (802184c <udp_send+0x64>)
 802181a:	480b      	ldr	r0, [pc, #44]	@ (8021848 <udp_send+0x60>)
 802181c:	f002 fa2e 	bl	8023c7c <iprintf>
 8021820:	f06f 030f 	mvn.w	r3, #15
 8021824:	e008      	b.n	8021838 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8021826:	687b      	ldr	r3, [r7, #4]
 8021828:	1d1a      	adds	r2, r3, #4
 802182a:	687b      	ldr	r3, [r7, #4]
 802182c:	8a9b      	ldrh	r3, [r3, #20]
 802182e:	6839      	ldr	r1, [r7, #0]
 8021830:	6878      	ldr	r0, [r7, #4]
 8021832:	f000 f80d 	bl	8021850 <udp_sendto>
 8021836:	4603      	mov	r3, r0
}
 8021838:	4618      	mov	r0, r3
 802183a:	3708      	adds	r7, #8
 802183c:	46bd      	mov	sp, r7
 802183e:	bd80      	pop	{r7, pc}
 8021840:	08029e48 	.word	0x08029e48
 8021844:	08029f64 	.word	0x08029f64
 8021848:	08029ec4 	.word	0x08029ec4
 802184c:	08029f7c 	.word	0x08029f7c

08021850 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8021850:	b580      	push	{r7, lr}
 8021852:	b088      	sub	sp, #32
 8021854:	af02      	add	r7, sp, #8
 8021856:	60f8      	str	r0, [r7, #12]
 8021858:	60b9      	str	r1, [r7, #8]
 802185a:	607a      	str	r2, [r7, #4]
 802185c:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 802185e:	68fb      	ldr	r3, [r7, #12]
 8021860:	2b00      	cmp	r3, #0
 8021862:	d109      	bne.n	8021878 <udp_sendto+0x28>
 8021864:	4b23      	ldr	r3, [pc, #140]	@ (80218f4 <udp_sendto+0xa4>)
 8021866:	f44f 7206 	mov.w	r2, #536	@ 0x218
 802186a:	4923      	ldr	r1, [pc, #140]	@ (80218f8 <udp_sendto+0xa8>)
 802186c:	4823      	ldr	r0, [pc, #140]	@ (80218fc <udp_sendto+0xac>)
 802186e:	f002 fa05 	bl	8023c7c <iprintf>
 8021872:	f06f 030f 	mvn.w	r3, #15
 8021876:	e038      	b.n	80218ea <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8021878:	68bb      	ldr	r3, [r7, #8]
 802187a:	2b00      	cmp	r3, #0
 802187c:	d109      	bne.n	8021892 <udp_sendto+0x42>
 802187e:	4b1d      	ldr	r3, [pc, #116]	@ (80218f4 <udp_sendto+0xa4>)
 8021880:	f240 2219 	movw	r2, #537	@ 0x219
 8021884:	491e      	ldr	r1, [pc, #120]	@ (8021900 <udp_sendto+0xb0>)
 8021886:	481d      	ldr	r0, [pc, #116]	@ (80218fc <udp_sendto+0xac>)
 8021888:	f002 f9f8 	bl	8023c7c <iprintf>
 802188c:	f06f 030f 	mvn.w	r3, #15
 8021890:	e02b      	b.n	80218ea <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021892:	687b      	ldr	r3, [r7, #4]
 8021894:	2b00      	cmp	r3, #0
 8021896:	d109      	bne.n	80218ac <udp_sendto+0x5c>
 8021898:	4b16      	ldr	r3, [pc, #88]	@ (80218f4 <udp_sendto+0xa4>)
 802189a:	f240 221a 	movw	r2, #538	@ 0x21a
 802189e:	4919      	ldr	r1, [pc, #100]	@ (8021904 <udp_sendto+0xb4>)
 80218a0:	4816      	ldr	r0, [pc, #88]	@ (80218fc <udp_sendto+0xac>)
 80218a2:	f002 f9eb 	bl	8023c7c <iprintf>
 80218a6:	f06f 030f 	mvn.w	r3, #15
 80218aa:	e01e      	b.n	80218ea <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80218ac:	68fb      	ldr	r3, [r7, #12]
 80218ae:	7a1b      	ldrb	r3, [r3, #8]
 80218b0:	2b00      	cmp	r3, #0
 80218b2:	d006      	beq.n	80218c2 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80218b4:	68fb      	ldr	r3, [r7, #12]
 80218b6:	7a1b      	ldrb	r3, [r3, #8]
 80218b8:	4618      	mov	r0, r3
 80218ba:	f7fd fae7 	bl	801ee8c <netif_get_by_index>
 80218be:	6178      	str	r0, [r7, #20]
 80218c0:	e003      	b.n	80218ca <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 80218c2:	6878      	ldr	r0, [r7, #4]
 80218c4:	f7fa fff0 	bl	801c8a8 <ip4_route>
 80218c8:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80218ca:	697b      	ldr	r3, [r7, #20]
 80218cc:	2b00      	cmp	r3, #0
 80218ce:	d102      	bne.n	80218d6 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80218d0:	f06f 0303 	mvn.w	r3, #3
 80218d4:	e009      	b.n	80218ea <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80218d6:	887a      	ldrh	r2, [r7, #2]
 80218d8:	697b      	ldr	r3, [r7, #20]
 80218da:	9300      	str	r3, [sp, #0]
 80218dc:	4613      	mov	r3, r2
 80218de:	687a      	ldr	r2, [r7, #4]
 80218e0:	68b9      	ldr	r1, [r7, #8]
 80218e2:	68f8      	ldr	r0, [r7, #12]
 80218e4:	f000 f810 	bl	8021908 <udp_sendto_if>
 80218e8:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80218ea:	4618      	mov	r0, r3
 80218ec:	3718      	adds	r7, #24
 80218ee:	46bd      	mov	sp, r7
 80218f0:	bd80      	pop	{r7, pc}
 80218f2:	bf00      	nop
 80218f4:	08029e48 	.word	0x08029e48
 80218f8:	08029f94 	.word	0x08029f94
 80218fc:	08029ec4 	.word	0x08029ec4
 8021900:	08029fac 	.word	0x08029fac
 8021904:	08029fc8 	.word	0x08029fc8

08021908 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8021908:	b580      	push	{r7, lr}
 802190a:	b088      	sub	sp, #32
 802190c:	af02      	add	r7, sp, #8
 802190e:	60f8      	str	r0, [r7, #12]
 8021910:	60b9      	str	r1, [r7, #8]
 8021912:	607a      	str	r2, [r7, #4]
 8021914:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8021916:	68fb      	ldr	r3, [r7, #12]
 8021918:	2b00      	cmp	r3, #0
 802191a:	d109      	bne.n	8021930 <udp_sendto_if+0x28>
 802191c:	4b2e      	ldr	r3, [pc, #184]	@ (80219d8 <udp_sendto_if+0xd0>)
 802191e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8021922:	492e      	ldr	r1, [pc, #184]	@ (80219dc <udp_sendto_if+0xd4>)
 8021924:	482e      	ldr	r0, [pc, #184]	@ (80219e0 <udp_sendto_if+0xd8>)
 8021926:	f002 f9a9 	bl	8023c7c <iprintf>
 802192a:	f06f 030f 	mvn.w	r3, #15
 802192e:	e04f      	b.n	80219d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8021930:	68bb      	ldr	r3, [r7, #8]
 8021932:	2b00      	cmp	r3, #0
 8021934:	d109      	bne.n	802194a <udp_sendto_if+0x42>
 8021936:	4b28      	ldr	r3, [pc, #160]	@ (80219d8 <udp_sendto_if+0xd0>)
 8021938:	f240 2281 	movw	r2, #641	@ 0x281
 802193c:	4929      	ldr	r1, [pc, #164]	@ (80219e4 <udp_sendto_if+0xdc>)
 802193e:	4828      	ldr	r0, [pc, #160]	@ (80219e0 <udp_sendto_if+0xd8>)
 8021940:	f002 f99c 	bl	8023c7c <iprintf>
 8021944:	f06f 030f 	mvn.w	r3, #15
 8021948:	e042      	b.n	80219d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 802194a:	687b      	ldr	r3, [r7, #4]
 802194c:	2b00      	cmp	r3, #0
 802194e:	d109      	bne.n	8021964 <udp_sendto_if+0x5c>
 8021950:	4b21      	ldr	r3, [pc, #132]	@ (80219d8 <udp_sendto_if+0xd0>)
 8021952:	f240 2282 	movw	r2, #642	@ 0x282
 8021956:	4924      	ldr	r1, [pc, #144]	@ (80219e8 <udp_sendto_if+0xe0>)
 8021958:	4821      	ldr	r0, [pc, #132]	@ (80219e0 <udp_sendto_if+0xd8>)
 802195a:	f002 f98f 	bl	8023c7c <iprintf>
 802195e:	f06f 030f 	mvn.w	r3, #15
 8021962:	e035      	b.n	80219d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8021964:	6a3b      	ldr	r3, [r7, #32]
 8021966:	2b00      	cmp	r3, #0
 8021968:	d109      	bne.n	802197e <udp_sendto_if+0x76>
 802196a:	4b1b      	ldr	r3, [pc, #108]	@ (80219d8 <udp_sendto_if+0xd0>)
 802196c:	f240 2283 	movw	r2, #643	@ 0x283
 8021970:	491e      	ldr	r1, [pc, #120]	@ (80219ec <udp_sendto_if+0xe4>)
 8021972:	481b      	ldr	r0, [pc, #108]	@ (80219e0 <udp_sendto_if+0xd8>)
 8021974:	f002 f982 	bl	8023c7c <iprintf>
 8021978:	f06f 030f 	mvn.w	r3, #15
 802197c:	e028      	b.n	80219d0 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 802197e:	68fb      	ldr	r3, [r7, #12]
 8021980:	2b00      	cmp	r3, #0
 8021982:	d009      	beq.n	8021998 <udp_sendto_if+0x90>
 8021984:	68fb      	ldr	r3, [r7, #12]
 8021986:	681b      	ldr	r3, [r3, #0]
 8021988:	2b00      	cmp	r3, #0
 802198a:	d005      	beq.n	8021998 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 802198c:	68fb      	ldr	r3, [r7, #12]
 802198e:	681b      	ldr	r3, [r3, #0]
 8021990:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8021994:	2be0      	cmp	r3, #224	@ 0xe0
 8021996:	d103      	bne.n	80219a0 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8021998:	6a3b      	ldr	r3, [r7, #32]
 802199a:	3304      	adds	r3, #4
 802199c:	617b      	str	r3, [r7, #20]
 802199e:	e00b      	b.n	80219b8 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80219a0:	68fb      	ldr	r3, [r7, #12]
 80219a2:	681a      	ldr	r2, [r3, #0]
 80219a4:	6a3b      	ldr	r3, [r7, #32]
 80219a6:	3304      	adds	r3, #4
 80219a8:	681b      	ldr	r3, [r3, #0]
 80219aa:	429a      	cmp	r2, r3
 80219ac:	d002      	beq.n	80219b4 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80219ae:	f06f 0303 	mvn.w	r3, #3
 80219b2:	e00d      	b.n	80219d0 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80219b4:	68fb      	ldr	r3, [r7, #12]
 80219b6:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80219b8:	887a      	ldrh	r2, [r7, #2]
 80219ba:	697b      	ldr	r3, [r7, #20]
 80219bc:	9301      	str	r3, [sp, #4]
 80219be:	6a3b      	ldr	r3, [r7, #32]
 80219c0:	9300      	str	r3, [sp, #0]
 80219c2:	4613      	mov	r3, r2
 80219c4:	687a      	ldr	r2, [r7, #4]
 80219c6:	68b9      	ldr	r1, [r7, #8]
 80219c8:	68f8      	ldr	r0, [r7, #12]
 80219ca:	f000 f811 	bl	80219f0 <udp_sendto_if_src>
 80219ce:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80219d0:	4618      	mov	r0, r3
 80219d2:	3718      	adds	r7, #24
 80219d4:	46bd      	mov	sp, r7
 80219d6:	bd80      	pop	{r7, pc}
 80219d8:	08029e48 	.word	0x08029e48
 80219dc:	08029fe4 	.word	0x08029fe4
 80219e0:	08029ec4 	.word	0x08029ec4
 80219e4:	0802a000 	.word	0x0802a000
 80219e8:	0802a01c 	.word	0x0802a01c
 80219ec:	0802a03c 	.word	0x0802a03c

080219f0 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80219f0:	b580      	push	{r7, lr}
 80219f2:	b08c      	sub	sp, #48	@ 0x30
 80219f4:	af04      	add	r7, sp, #16
 80219f6:	60f8      	str	r0, [r7, #12]
 80219f8:	60b9      	str	r1, [r7, #8]
 80219fa:	607a      	str	r2, [r7, #4]
 80219fc:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80219fe:	68fb      	ldr	r3, [r7, #12]
 8021a00:	2b00      	cmp	r3, #0
 8021a02:	d109      	bne.n	8021a18 <udp_sendto_if_src+0x28>
 8021a04:	4b65      	ldr	r3, [pc, #404]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021a06:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8021a0a:	4965      	ldr	r1, [pc, #404]	@ (8021ba0 <udp_sendto_if_src+0x1b0>)
 8021a0c:	4865      	ldr	r0, [pc, #404]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021a0e:	f002 f935 	bl	8023c7c <iprintf>
 8021a12:	f06f 030f 	mvn.w	r3, #15
 8021a16:	e0bc      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8021a18:	68bb      	ldr	r3, [r7, #8]
 8021a1a:	2b00      	cmp	r3, #0
 8021a1c:	d109      	bne.n	8021a32 <udp_sendto_if_src+0x42>
 8021a1e:	4b5f      	ldr	r3, [pc, #380]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021a20:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8021a24:	4960      	ldr	r1, [pc, #384]	@ (8021ba8 <udp_sendto_if_src+0x1b8>)
 8021a26:	485f      	ldr	r0, [pc, #380]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021a28:	f002 f928 	bl	8023c7c <iprintf>
 8021a2c:	f06f 030f 	mvn.w	r3, #15
 8021a30:	e0af      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8021a32:	687b      	ldr	r3, [r7, #4]
 8021a34:	2b00      	cmp	r3, #0
 8021a36:	d109      	bne.n	8021a4c <udp_sendto_if_src+0x5c>
 8021a38:	4b58      	ldr	r3, [pc, #352]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021a3a:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8021a3e:	495b      	ldr	r1, [pc, #364]	@ (8021bac <udp_sendto_if_src+0x1bc>)
 8021a40:	4858      	ldr	r0, [pc, #352]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021a42:	f002 f91b 	bl	8023c7c <iprintf>
 8021a46:	f06f 030f 	mvn.w	r3, #15
 8021a4a:	e0a2      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8021a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8021a4e:	2b00      	cmp	r3, #0
 8021a50:	d109      	bne.n	8021a66 <udp_sendto_if_src+0x76>
 8021a52:	4b52      	ldr	r3, [pc, #328]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021a54:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8021a58:	4955      	ldr	r1, [pc, #340]	@ (8021bb0 <udp_sendto_if_src+0x1c0>)
 8021a5a:	4852      	ldr	r0, [pc, #328]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021a5c:	f002 f90e 	bl	8023c7c <iprintf>
 8021a60:	f06f 030f 	mvn.w	r3, #15
 8021a64:	e095      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8021a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8021a68:	2b00      	cmp	r3, #0
 8021a6a:	d109      	bne.n	8021a80 <udp_sendto_if_src+0x90>
 8021a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021a6e:	f240 22d5 	movw	r2, #725	@ 0x2d5
 8021a72:	4950      	ldr	r1, [pc, #320]	@ (8021bb4 <udp_sendto_if_src+0x1c4>)
 8021a74:	484b      	ldr	r0, [pc, #300]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021a76:	f002 f901 	bl	8023c7c <iprintf>
 8021a7a:	f06f 030f 	mvn.w	r3, #15
 8021a7e:	e088      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8021a80:	68fb      	ldr	r3, [r7, #12]
 8021a82:	8a5b      	ldrh	r3, [r3, #18]
 8021a84:	2b00      	cmp	r3, #0
 8021a86:	d10f      	bne.n	8021aa8 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8021a88:	68f9      	ldr	r1, [r7, #12]
 8021a8a:	68fb      	ldr	r3, [r7, #12]
 8021a8c:	8a5b      	ldrh	r3, [r3, #18]
 8021a8e:	461a      	mov	r2, r3
 8021a90:	68f8      	ldr	r0, [r7, #12]
 8021a92:	f000 f893 	bl	8021bbc <udp_bind>
 8021a96:	4603      	mov	r3, r0
 8021a98:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8021a9a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8021a9e:	2b00      	cmp	r3, #0
 8021aa0:	d002      	beq.n	8021aa8 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8021aa2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8021aa6:	e074      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8021aa8:	68bb      	ldr	r3, [r7, #8]
 8021aaa:	891b      	ldrh	r3, [r3, #8]
 8021aac:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8021ab0:	4293      	cmp	r3, r2
 8021ab2:	d902      	bls.n	8021aba <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8021ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8021ab8:	e06b      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8021aba:	2108      	movs	r1, #8
 8021abc:	68b8      	ldr	r0, [r7, #8]
 8021abe:	f7fd fcb9 	bl	801f434 <pbuf_add_header>
 8021ac2:	4603      	mov	r3, r0
 8021ac4:	2b00      	cmp	r3, #0
 8021ac6:	d015      	beq.n	8021af4 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8021ac8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8021acc:	2108      	movs	r1, #8
 8021ace:	2022      	movs	r0, #34	@ 0x22
 8021ad0:	f7fd fa64 	bl	801ef9c <pbuf_alloc>
 8021ad4:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8021ad6:	69fb      	ldr	r3, [r7, #28]
 8021ad8:	2b00      	cmp	r3, #0
 8021ada:	d102      	bne.n	8021ae2 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8021adc:	f04f 33ff 	mov.w	r3, #4294967295
 8021ae0:	e057      	b.n	8021b92 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8021ae2:	68bb      	ldr	r3, [r7, #8]
 8021ae4:	891b      	ldrh	r3, [r3, #8]
 8021ae6:	2b00      	cmp	r3, #0
 8021ae8:	d006      	beq.n	8021af8 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8021aea:	68b9      	ldr	r1, [r7, #8]
 8021aec:	69f8      	ldr	r0, [r7, #28]
 8021aee:	f7fd fe5b 	bl	801f7a8 <pbuf_chain>
 8021af2:	e001      	b.n	8021af8 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8021af4:	68bb      	ldr	r3, [r7, #8]
 8021af6:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8021af8:	69fb      	ldr	r3, [r7, #28]
 8021afa:	895b      	ldrh	r3, [r3, #10]
 8021afc:	2b07      	cmp	r3, #7
 8021afe:	d806      	bhi.n	8021b0e <udp_sendto_if_src+0x11e>
 8021b00:	4b26      	ldr	r3, [pc, #152]	@ (8021b9c <udp_sendto_if_src+0x1ac>)
 8021b02:	f240 320d 	movw	r2, #781	@ 0x30d
 8021b06:	492c      	ldr	r1, [pc, #176]	@ (8021bb8 <udp_sendto_if_src+0x1c8>)
 8021b08:	4826      	ldr	r0, [pc, #152]	@ (8021ba4 <udp_sendto_if_src+0x1b4>)
 8021b0a:	f002 f8b7 	bl	8023c7c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8021b0e:	69fb      	ldr	r3, [r7, #28]
 8021b10:	685b      	ldr	r3, [r3, #4]
 8021b12:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8021b14:	68fb      	ldr	r3, [r7, #12]
 8021b16:	8a5b      	ldrh	r3, [r3, #18]
 8021b18:	4618      	mov	r0, r3
 8021b1a:	f7f9 fbcf 	bl	801b2bc <lwip_htons>
 8021b1e:	4603      	mov	r3, r0
 8021b20:	461a      	mov	r2, r3
 8021b22:	697b      	ldr	r3, [r7, #20]
 8021b24:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8021b26:	887b      	ldrh	r3, [r7, #2]
 8021b28:	4618      	mov	r0, r3
 8021b2a:	f7f9 fbc7 	bl	801b2bc <lwip_htons>
 8021b2e:	4603      	mov	r3, r0
 8021b30:	461a      	mov	r2, r3
 8021b32:	697b      	ldr	r3, [r7, #20]
 8021b34:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8021b36:	697b      	ldr	r3, [r7, #20]
 8021b38:	2200      	movs	r2, #0
 8021b3a:	719a      	strb	r2, [r3, #6]
 8021b3c:	2200      	movs	r2, #0
 8021b3e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8021b40:	69fb      	ldr	r3, [r7, #28]
 8021b42:	891b      	ldrh	r3, [r3, #8]
 8021b44:	4618      	mov	r0, r3
 8021b46:	f7f9 fbb9 	bl	801b2bc <lwip_htons>
 8021b4a:	4603      	mov	r3, r0
 8021b4c:	461a      	mov	r2, r3
 8021b4e:	697b      	ldr	r3, [r7, #20]
 8021b50:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8021b52:	2311      	movs	r3, #17
 8021b54:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8021b56:	68fb      	ldr	r3, [r7, #12]
 8021b58:	7adb      	ldrb	r3, [r3, #11]
 8021b5a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8021b5c:	68fb      	ldr	r3, [r7, #12]
 8021b5e:	7a9b      	ldrb	r3, [r3, #10]
 8021b60:	7cb9      	ldrb	r1, [r7, #18]
 8021b62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8021b64:	9202      	str	r2, [sp, #8]
 8021b66:	7cfa      	ldrb	r2, [r7, #19]
 8021b68:	9201      	str	r2, [sp, #4]
 8021b6a:	9300      	str	r3, [sp, #0]
 8021b6c:	460b      	mov	r3, r1
 8021b6e:	687a      	ldr	r2, [r7, #4]
 8021b70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8021b72:	69f8      	ldr	r0, [r7, #28]
 8021b74:	f7fb f876 	bl	801cc64 <ip4_output_if_src>
 8021b78:	4603      	mov	r3, r0
 8021b7a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8021b7c:	69fa      	ldr	r2, [r7, #28]
 8021b7e:	68bb      	ldr	r3, [r7, #8]
 8021b80:	429a      	cmp	r2, r3
 8021b82:	d004      	beq.n	8021b8e <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8021b84:	69f8      	ldr	r0, [r7, #28]
 8021b86:	f7fd fceb 	bl	801f560 <pbuf_free>
    q = NULL;
 8021b8a:	2300      	movs	r3, #0
 8021b8c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8021b8e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8021b92:	4618      	mov	r0, r3
 8021b94:	3720      	adds	r7, #32
 8021b96:	46bd      	mov	sp, r7
 8021b98:	bd80      	pop	{r7, pc}
 8021b9a:	bf00      	nop
 8021b9c:	08029e48 	.word	0x08029e48
 8021ba0:	0802a05c 	.word	0x0802a05c
 8021ba4:	08029ec4 	.word	0x08029ec4
 8021ba8:	0802a07c 	.word	0x0802a07c
 8021bac:	0802a09c 	.word	0x0802a09c
 8021bb0:	0802a0c0 	.word	0x0802a0c0
 8021bb4:	0802a0e4 	.word	0x0802a0e4
 8021bb8:	0802a108 	.word	0x0802a108

08021bbc <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8021bbc:	b580      	push	{r7, lr}
 8021bbe:	b086      	sub	sp, #24
 8021bc0:	af00      	add	r7, sp, #0
 8021bc2:	60f8      	str	r0, [r7, #12]
 8021bc4:	60b9      	str	r1, [r7, #8]
 8021bc6:	4613      	mov	r3, r2
 8021bc8:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8021bca:	68bb      	ldr	r3, [r7, #8]
 8021bcc:	2b00      	cmp	r3, #0
 8021bce:	d101      	bne.n	8021bd4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8021bd0:	4b39      	ldr	r3, [pc, #228]	@ (8021cb8 <udp_bind+0xfc>)
 8021bd2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8021bd4:	68fb      	ldr	r3, [r7, #12]
 8021bd6:	2b00      	cmp	r3, #0
 8021bd8:	d109      	bne.n	8021bee <udp_bind+0x32>
 8021bda:	4b38      	ldr	r3, [pc, #224]	@ (8021cbc <udp_bind+0x100>)
 8021bdc:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8021be0:	4937      	ldr	r1, [pc, #220]	@ (8021cc0 <udp_bind+0x104>)
 8021be2:	4838      	ldr	r0, [pc, #224]	@ (8021cc4 <udp_bind+0x108>)
 8021be4:	f002 f84a 	bl	8023c7c <iprintf>
 8021be8:	f06f 030f 	mvn.w	r3, #15
 8021bec:	e060      	b.n	8021cb0 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8021bee:	2300      	movs	r3, #0
 8021bf0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021bf2:	4b35      	ldr	r3, [pc, #212]	@ (8021cc8 <udp_bind+0x10c>)
 8021bf4:	681b      	ldr	r3, [r3, #0]
 8021bf6:	617b      	str	r3, [r7, #20]
 8021bf8:	e009      	b.n	8021c0e <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8021bfa:	68fa      	ldr	r2, [r7, #12]
 8021bfc:	697b      	ldr	r3, [r7, #20]
 8021bfe:	429a      	cmp	r2, r3
 8021c00:	d102      	bne.n	8021c08 <udp_bind+0x4c>
      rebind = 1;
 8021c02:	2301      	movs	r3, #1
 8021c04:	74fb      	strb	r3, [r7, #19]
      break;
 8021c06:	e005      	b.n	8021c14 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021c08:	697b      	ldr	r3, [r7, #20]
 8021c0a:	68db      	ldr	r3, [r3, #12]
 8021c0c:	617b      	str	r3, [r7, #20]
 8021c0e:	697b      	ldr	r3, [r7, #20]
 8021c10:	2b00      	cmp	r3, #0
 8021c12:	d1f2      	bne.n	8021bfa <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8021c14:	88fb      	ldrh	r3, [r7, #6]
 8021c16:	2b00      	cmp	r3, #0
 8021c18:	d109      	bne.n	8021c2e <udp_bind+0x72>
    port = udp_new_port();
 8021c1a:	f7ff fc35 	bl	8021488 <udp_new_port>
 8021c1e:	4603      	mov	r3, r0
 8021c20:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8021c22:	88fb      	ldrh	r3, [r7, #6]
 8021c24:	2b00      	cmp	r3, #0
 8021c26:	d12c      	bne.n	8021c82 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8021c28:	f06f 0307 	mvn.w	r3, #7
 8021c2c:	e040      	b.n	8021cb0 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021c2e:	4b26      	ldr	r3, [pc, #152]	@ (8021cc8 <udp_bind+0x10c>)
 8021c30:	681b      	ldr	r3, [r3, #0]
 8021c32:	617b      	str	r3, [r7, #20]
 8021c34:	e022      	b.n	8021c7c <udp_bind+0xc0>
      if (pcb != ipcb) {
 8021c36:	68fa      	ldr	r2, [r7, #12]
 8021c38:	697b      	ldr	r3, [r7, #20]
 8021c3a:	429a      	cmp	r2, r3
 8021c3c:	d01b      	beq.n	8021c76 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8021c3e:	697b      	ldr	r3, [r7, #20]
 8021c40:	8a5b      	ldrh	r3, [r3, #18]
 8021c42:	88fa      	ldrh	r2, [r7, #6]
 8021c44:	429a      	cmp	r2, r3
 8021c46:	d116      	bne.n	8021c76 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8021c48:	697b      	ldr	r3, [r7, #20]
 8021c4a:	681a      	ldr	r2, [r3, #0]
 8021c4c:	68bb      	ldr	r3, [r7, #8]
 8021c4e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8021c50:	429a      	cmp	r2, r3
 8021c52:	d00d      	beq.n	8021c70 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8021c54:	68bb      	ldr	r3, [r7, #8]
 8021c56:	2b00      	cmp	r3, #0
 8021c58:	d00a      	beq.n	8021c70 <udp_bind+0xb4>
 8021c5a:	68bb      	ldr	r3, [r7, #8]
 8021c5c:	681b      	ldr	r3, [r3, #0]
 8021c5e:	2b00      	cmp	r3, #0
 8021c60:	d006      	beq.n	8021c70 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8021c62:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8021c64:	2b00      	cmp	r3, #0
 8021c66:	d003      	beq.n	8021c70 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8021c68:	697b      	ldr	r3, [r7, #20]
 8021c6a:	681b      	ldr	r3, [r3, #0]
 8021c6c:	2b00      	cmp	r3, #0
 8021c6e:	d102      	bne.n	8021c76 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8021c70:	f06f 0307 	mvn.w	r3, #7
 8021c74:	e01c      	b.n	8021cb0 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8021c76:	697b      	ldr	r3, [r7, #20]
 8021c78:	68db      	ldr	r3, [r3, #12]
 8021c7a:	617b      	str	r3, [r7, #20]
 8021c7c:	697b      	ldr	r3, [r7, #20]
 8021c7e:	2b00      	cmp	r3, #0
 8021c80:	d1d9      	bne.n	8021c36 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8021c82:	68bb      	ldr	r3, [r7, #8]
 8021c84:	2b00      	cmp	r3, #0
 8021c86:	d002      	beq.n	8021c8e <udp_bind+0xd2>
 8021c88:	68bb      	ldr	r3, [r7, #8]
 8021c8a:	681b      	ldr	r3, [r3, #0]
 8021c8c:	e000      	b.n	8021c90 <udp_bind+0xd4>
 8021c8e:	2300      	movs	r3, #0
 8021c90:	68fa      	ldr	r2, [r7, #12]
 8021c92:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8021c94:	68fb      	ldr	r3, [r7, #12]
 8021c96:	88fa      	ldrh	r2, [r7, #6]
 8021c98:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8021c9a:	7cfb      	ldrb	r3, [r7, #19]
 8021c9c:	2b00      	cmp	r3, #0
 8021c9e:	d106      	bne.n	8021cae <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8021ca0:	4b09      	ldr	r3, [pc, #36]	@ (8021cc8 <udp_bind+0x10c>)
 8021ca2:	681a      	ldr	r2, [r3, #0]
 8021ca4:	68fb      	ldr	r3, [r7, #12]
 8021ca6:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8021ca8:	4a07      	ldr	r2, [pc, #28]	@ (8021cc8 <udp_bind+0x10c>)
 8021caa:	68fb      	ldr	r3, [r7, #12]
 8021cac:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8021cae:	2300      	movs	r3, #0
}
 8021cb0:	4618      	mov	r0, r3
 8021cb2:	3718      	adds	r7, #24
 8021cb4:	46bd      	mov	sp, r7
 8021cb6:	bd80      	pop	{r7, pc}
 8021cb8:	0802a404 	.word	0x0802a404
 8021cbc:	08029e48 	.word	0x08029e48
 8021cc0:	0802a138 	.word	0x0802a138
 8021cc4:	08029ec4 	.word	0x08029ec4
 8021cc8:	2401d0a4 	.word	0x2401d0a4

08021ccc <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 8021ccc:	b480      	push	{r7}
 8021cce:	b083      	sub	sp, #12
 8021cd0:	af00      	add	r7, sp, #0
 8021cd2:	6078      	str	r0, [r7, #4]
 8021cd4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 8021cd6:	683b      	ldr	r3, [r7, #0]
 8021cd8:	2b00      	cmp	r3, #0
 8021cda:	d007      	beq.n	8021cec <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8021cdc:	683b      	ldr	r3, [r7, #0]
 8021cde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8021ce2:	3301      	adds	r3, #1
 8021ce4:	b2da      	uxtb	r2, r3
 8021ce6:	687b      	ldr	r3, [r7, #4]
 8021ce8:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8021cea:	e002      	b.n	8021cf2 <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8021cec:	687b      	ldr	r3, [r7, #4]
 8021cee:	2200      	movs	r2, #0
 8021cf0:	721a      	strb	r2, [r3, #8]
}
 8021cf2:	bf00      	nop
 8021cf4:	370c      	adds	r7, #12
 8021cf6:	46bd      	mov	sp, r7
 8021cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021cfc:	4770      	bx	lr
	...

08021d00 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8021d00:	b580      	push	{r7, lr}
 8021d02:	b084      	sub	sp, #16
 8021d04:	af00      	add	r7, sp, #0
 8021d06:	60f8      	str	r0, [r7, #12]
 8021d08:	60b9      	str	r1, [r7, #8]
 8021d0a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8021d0c:	68fb      	ldr	r3, [r7, #12]
 8021d0e:	2b00      	cmp	r3, #0
 8021d10:	d107      	bne.n	8021d22 <udp_recv+0x22>
 8021d12:	4b08      	ldr	r3, [pc, #32]	@ (8021d34 <udp_recv+0x34>)
 8021d14:	f240 428a 	movw	r2, #1162	@ 0x48a
 8021d18:	4907      	ldr	r1, [pc, #28]	@ (8021d38 <udp_recv+0x38>)
 8021d1a:	4808      	ldr	r0, [pc, #32]	@ (8021d3c <udp_recv+0x3c>)
 8021d1c:	f001 ffae 	bl	8023c7c <iprintf>
 8021d20:	e005      	b.n	8021d2e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8021d22:	68fb      	ldr	r3, [r7, #12]
 8021d24:	68ba      	ldr	r2, [r7, #8]
 8021d26:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8021d28:	68fb      	ldr	r3, [r7, #12]
 8021d2a:	687a      	ldr	r2, [r7, #4]
 8021d2c:	61da      	str	r2, [r3, #28]
}
 8021d2e:	3710      	adds	r7, #16
 8021d30:	46bd      	mov	sp, r7
 8021d32:	bd80      	pop	{r7, pc}
 8021d34:	08029e48 	.word	0x08029e48
 8021d38:	0802a1a4 	.word	0x0802a1a4
 8021d3c:	08029ec4 	.word	0x08029ec4

08021d40 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8021d40:	b580      	push	{r7, lr}
 8021d42:	b084      	sub	sp, #16
 8021d44:	af00      	add	r7, sp, #0
 8021d46:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8021d48:	687b      	ldr	r3, [r7, #4]
 8021d4a:	2b00      	cmp	r3, #0
 8021d4c:	d107      	bne.n	8021d5e <udp_remove+0x1e>
 8021d4e:	4b19      	ldr	r3, [pc, #100]	@ (8021db4 <udp_remove+0x74>)
 8021d50:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8021d54:	4918      	ldr	r1, [pc, #96]	@ (8021db8 <udp_remove+0x78>)
 8021d56:	4819      	ldr	r0, [pc, #100]	@ (8021dbc <udp_remove+0x7c>)
 8021d58:	f001 ff90 	bl	8023c7c <iprintf>
 8021d5c:	e026      	b.n	8021dac <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8021d5e:	4b18      	ldr	r3, [pc, #96]	@ (8021dc0 <udp_remove+0x80>)
 8021d60:	681b      	ldr	r3, [r3, #0]
 8021d62:	687a      	ldr	r2, [r7, #4]
 8021d64:	429a      	cmp	r2, r3
 8021d66:	d105      	bne.n	8021d74 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8021d68:	4b15      	ldr	r3, [pc, #84]	@ (8021dc0 <udp_remove+0x80>)
 8021d6a:	681b      	ldr	r3, [r3, #0]
 8021d6c:	68db      	ldr	r3, [r3, #12]
 8021d6e:	4a14      	ldr	r2, [pc, #80]	@ (8021dc0 <udp_remove+0x80>)
 8021d70:	6013      	str	r3, [r2, #0]
 8021d72:	e017      	b.n	8021da4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8021d74:	4b12      	ldr	r3, [pc, #72]	@ (8021dc0 <udp_remove+0x80>)
 8021d76:	681b      	ldr	r3, [r3, #0]
 8021d78:	60fb      	str	r3, [r7, #12]
 8021d7a:	e010      	b.n	8021d9e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8021d7c:	68fb      	ldr	r3, [r7, #12]
 8021d7e:	68db      	ldr	r3, [r3, #12]
 8021d80:	2b00      	cmp	r3, #0
 8021d82:	d009      	beq.n	8021d98 <udp_remove+0x58>
 8021d84:	68fb      	ldr	r3, [r7, #12]
 8021d86:	68db      	ldr	r3, [r3, #12]
 8021d88:	687a      	ldr	r2, [r7, #4]
 8021d8a:	429a      	cmp	r2, r3
 8021d8c:	d104      	bne.n	8021d98 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8021d8e:	687b      	ldr	r3, [r7, #4]
 8021d90:	68da      	ldr	r2, [r3, #12]
 8021d92:	68fb      	ldr	r3, [r7, #12]
 8021d94:	60da      	str	r2, [r3, #12]
        break;
 8021d96:	e005      	b.n	8021da4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8021d98:	68fb      	ldr	r3, [r7, #12]
 8021d9a:	68db      	ldr	r3, [r3, #12]
 8021d9c:	60fb      	str	r3, [r7, #12]
 8021d9e:	68fb      	ldr	r3, [r7, #12]
 8021da0:	2b00      	cmp	r3, #0
 8021da2:	d1eb      	bne.n	8021d7c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8021da4:	6879      	ldr	r1, [r7, #4]
 8021da6:	2000      	movs	r0, #0
 8021da8:	f7fc fccc 	bl	801e744 <memp_free>
}
 8021dac:	3710      	adds	r7, #16
 8021dae:	46bd      	mov	sp, r7
 8021db0:	bd80      	pop	{r7, pc}
 8021db2:	bf00      	nop
 8021db4:	08029e48 	.word	0x08029e48
 8021db8:	0802a1bc 	.word	0x0802a1bc
 8021dbc:	08029ec4 	.word	0x08029ec4
 8021dc0:	2401d0a4 	.word	0x2401d0a4

08021dc4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8021dc4:	b580      	push	{r7, lr}
 8021dc6:	b082      	sub	sp, #8
 8021dc8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8021dca:	2000      	movs	r0, #0
 8021dcc:	f7fc fc44 	bl	801e658 <memp_malloc>
 8021dd0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8021dd2:	687b      	ldr	r3, [r7, #4]
 8021dd4:	2b00      	cmp	r3, #0
 8021dd6:	d007      	beq.n	8021de8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8021dd8:	2220      	movs	r2, #32
 8021dda:	2100      	movs	r1, #0
 8021ddc:	6878      	ldr	r0, [r7, #4]
 8021dde:	f002 f953 	bl	8024088 <memset>
    pcb->ttl = UDP_TTL;
 8021de2:	687b      	ldr	r3, [r7, #4]
 8021de4:	22ff      	movs	r2, #255	@ 0xff
 8021de6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8021de8:	687b      	ldr	r3, [r7, #4]
}
 8021dea:	4618      	mov	r0, r3
 8021dec:	3708      	adds	r7, #8
 8021dee:	46bd      	mov	sp, r7
 8021df0:	bd80      	pop	{r7, pc}

08021df2 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8021df2:	b580      	push	{r7, lr}
 8021df4:	b084      	sub	sp, #16
 8021df6:	af00      	add	r7, sp, #0
 8021df8:	4603      	mov	r3, r0
 8021dfa:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8021dfc:	f7ff ffe2 	bl	8021dc4 <udp_new>
 8021e00:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8021e02:	68fb      	ldr	r3, [r7, #12]
}
 8021e04:	4618      	mov	r0, r3
 8021e06:	3710      	adds	r7, #16
 8021e08:	46bd      	mov	sp, r7
 8021e0a:	bd80      	pop	{r7, pc}

08021e0c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8021e0c:	b480      	push	{r7}
 8021e0e:	b085      	sub	sp, #20
 8021e10:	af00      	add	r7, sp, #0
 8021e12:	6078      	str	r0, [r7, #4]
 8021e14:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8021e16:	687b      	ldr	r3, [r7, #4]
 8021e18:	2b00      	cmp	r3, #0
 8021e1a:	d01e      	beq.n	8021e5a <udp_netif_ip_addr_changed+0x4e>
 8021e1c:	687b      	ldr	r3, [r7, #4]
 8021e1e:	681b      	ldr	r3, [r3, #0]
 8021e20:	2b00      	cmp	r3, #0
 8021e22:	d01a      	beq.n	8021e5a <udp_netif_ip_addr_changed+0x4e>
 8021e24:	683b      	ldr	r3, [r7, #0]
 8021e26:	2b00      	cmp	r3, #0
 8021e28:	d017      	beq.n	8021e5a <udp_netif_ip_addr_changed+0x4e>
 8021e2a:	683b      	ldr	r3, [r7, #0]
 8021e2c:	681b      	ldr	r3, [r3, #0]
 8021e2e:	2b00      	cmp	r3, #0
 8021e30:	d013      	beq.n	8021e5a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8021e32:	4b0d      	ldr	r3, [pc, #52]	@ (8021e68 <udp_netif_ip_addr_changed+0x5c>)
 8021e34:	681b      	ldr	r3, [r3, #0]
 8021e36:	60fb      	str	r3, [r7, #12]
 8021e38:	e00c      	b.n	8021e54 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8021e3a:	68fb      	ldr	r3, [r7, #12]
 8021e3c:	681a      	ldr	r2, [r3, #0]
 8021e3e:	687b      	ldr	r3, [r7, #4]
 8021e40:	681b      	ldr	r3, [r3, #0]
 8021e42:	429a      	cmp	r2, r3
 8021e44:	d103      	bne.n	8021e4e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8021e46:	683b      	ldr	r3, [r7, #0]
 8021e48:	681a      	ldr	r2, [r3, #0]
 8021e4a:	68fb      	ldr	r3, [r7, #12]
 8021e4c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8021e4e:	68fb      	ldr	r3, [r7, #12]
 8021e50:	68db      	ldr	r3, [r3, #12]
 8021e52:	60fb      	str	r3, [r7, #12]
 8021e54:	68fb      	ldr	r3, [r7, #12]
 8021e56:	2b00      	cmp	r3, #0
 8021e58:	d1ef      	bne.n	8021e3a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8021e5a:	bf00      	nop
 8021e5c:	3714      	adds	r7, #20
 8021e5e:	46bd      	mov	sp, r7
 8021e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e64:	4770      	bx	lr
 8021e66:	bf00      	nop
 8021e68:	2401d0a4 	.word	0x2401d0a4

08021e6c <atoi>:
 8021e6c:	220a      	movs	r2, #10
 8021e6e:	2100      	movs	r1, #0
 8021e70:	f000 bf84 	b.w	8022d7c <strtol>

08021e74 <malloc>:
 8021e74:	4b02      	ldr	r3, [pc, #8]	@ (8021e80 <malloc+0xc>)
 8021e76:	4601      	mov	r1, r0
 8021e78:	6818      	ldr	r0, [r3, #0]
 8021e7a:	f000 b825 	b.w	8021ec8 <_malloc_r>
 8021e7e:	bf00      	nop
 8021e80:	24000244 	.word	0x24000244

08021e84 <sbrk_aligned>:
 8021e84:	b570      	push	{r4, r5, r6, lr}
 8021e86:	4e0f      	ldr	r6, [pc, #60]	@ (8021ec4 <sbrk_aligned+0x40>)
 8021e88:	460c      	mov	r4, r1
 8021e8a:	6831      	ldr	r1, [r6, #0]
 8021e8c:	4605      	mov	r5, r0
 8021e8e:	b911      	cbnz	r1, 8021e96 <sbrk_aligned+0x12>
 8021e90:	f002 f9aa 	bl	80241e8 <_sbrk_r>
 8021e94:	6030      	str	r0, [r6, #0]
 8021e96:	4621      	mov	r1, r4
 8021e98:	4628      	mov	r0, r5
 8021e9a:	f002 f9a5 	bl	80241e8 <_sbrk_r>
 8021e9e:	1c43      	adds	r3, r0, #1
 8021ea0:	d103      	bne.n	8021eaa <sbrk_aligned+0x26>
 8021ea2:	f04f 34ff 	mov.w	r4, #4294967295
 8021ea6:	4620      	mov	r0, r4
 8021ea8:	bd70      	pop	{r4, r5, r6, pc}
 8021eaa:	1cc4      	adds	r4, r0, #3
 8021eac:	f024 0403 	bic.w	r4, r4, #3
 8021eb0:	42a0      	cmp	r0, r4
 8021eb2:	d0f8      	beq.n	8021ea6 <sbrk_aligned+0x22>
 8021eb4:	1a21      	subs	r1, r4, r0
 8021eb6:	4628      	mov	r0, r5
 8021eb8:	f002 f996 	bl	80241e8 <_sbrk_r>
 8021ebc:	3001      	adds	r0, #1
 8021ebe:	d1f2      	bne.n	8021ea6 <sbrk_aligned+0x22>
 8021ec0:	e7ef      	b.n	8021ea2 <sbrk_aligned+0x1e>
 8021ec2:	bf00      	nop
 8021ec4:	2401d0a8 	.word	0x2401d0a8

08021ec8 <_malloc_r>:
 8021ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021ecc:	1ccd      	adds	r5, r1, #3
 8021ece:	f025 0503 	bic.w	r5, r5, #3
 8021ed2:	3508      	adds	r5, #8
 8021ed4:	2d0c      	cmp	r5, #12
 8021ed6:	bf38      	it	cc
 8021ed8:	250c      	movcc	r5, #12
 8021eda:	2d00      	cmp	r5, #0
 8021edc:	4606      	mov	r6, r0
 8021ede:	db01      	blt.n	8021ee4 <_malloc_r+0x1c>
 8021ee0:	42a9      	cmp	r1, r5
 8021ee2:	d904      	bls.n	8021eee <_malloc_r+0x26>
 8021ee4:	230c      	movs	r3, #12
 8021ee6:	6033      	str	r3, [r6, #0]
 8021ee8:	2000      	movs	r0, #0
 8021eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021eee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8021fc4 <_malloc_r+0xfc>
 8021ef2:	f000 f869 	bl	8021fc8 <__malloc_lock>
 8021ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8021efa:	461c      	mov	r4, r3
 8021efc:	bb44      	cbnz	r4, 8021f50 <_malloc_r+0x88>
 8021efe:	4629      	mov	r1, r5
 8021f00:	4630      	mov	r0, r6
 8021f02:	f7ff ffbf 	bl	8021e84 <sbrk_aligned>
 8021f06:	1c43      	adds	r3, r0, #1
 8021f08:	4604      	mov	r4, r0
 8021f0a:	d158      	bne.n	8021fbe <_malloc_r+0xf6>
 8021f0c:	f8d8 4000 	ldr.w	r4, [r8]
 8021f10:	4627      	mov	r7, r4
 8021f12:	2f00      	cmp	r7, #0
 8021f14:	d143      	bne.n	8021f9e <_malloc_r+0xd6>
 8021f16:	2c00      	cmp	r4, #0
 8021f18:	d04b      	beq.n	8021fb2 <_malloc_r+0xea>
 8021f1a:	6823      	ldr	r3, [r4, #0]
 8021f1c:	4639      	mov	r1, r7
 8021f1e:	4630      	mov	r0, r6
 8021f20:	eb04 0903 	add.w	r9, r4, r3
 8021f24:	f002 f960 	bl	80241e8 <_sbrk_r>
 8021f28:	4581      	cmp	r9, r0
 8021f2a:	d142      	bne.n	8021fb2 <_malloc_r+0xea>
 8021f2c:	6821      	ldr	r1, [r4, #0]
 8021f2e:	1a6d      	subs	r5, r5, r1
 8021f30:	4629      	mov	r1, r5
 8021f32:	4630      	mov	r0, r6
 8021f34:	f7ff ffa6 	bl	8021e84 <sbrk_aligned>
 8021f38:	3001      	adds	r0, #1
 8021f3a:	d03a      	beq.n	8021fb2 <_malloc_r+0xea>
 8021f3c:	6823      	ldr	r3, [r4, #0]
 8021f3e:	442b      	add	r3, r5
 8021f40:	6023      	str	r3, [r4, #0]
 8021f42:	f8d8 3000 	ldr.w	r3, [r8]
 8021f46:	685a      	ldr	r2, [r3, #4]
 8021f48:	bb62      	cbnz	r2, 8021fa4 <_malloc_r+0xdc>
 8021f4a:	f8c8 7000 	str.w	r7, [r8]
 8021f4e:	e00f      	b.n	8021f70 <_malloc_r+0xa8>
 8021f50:	6822      	ldr	r2, [r4, #0]
 8021f52:	1b52      	subs	r2, r2, r5
 8021f54:	d420      	bmi.n	8021f98 <_malloc_r+0xd0>
 8021f56:	2a0b      	cmp	r2, #11
 8021f58:	d917      	bls.n	8021f8a <_malloc_r+0xc2>
 8021f5a:	1961      	adds	r1, r4, r5
 8021f5c:	42a3      	cmp	r3, r4
 8021f5e:	6025      	str	r5, [r4, #0]
 8021f60:	bf18      	it	ne
 8021f62:	6059      	strne	r1, [r3, #4]
 8021f64:	6863      	ldr	r3, [r4, #4]
 8021f66:	bf08      	it	eq
 8021f68:	f8c8 1000 	streq.w	r1, [r8]
 8021f6c:	5162      	str	r2, [r4, r5]
 8021f6e:	604b      	str	r3, [r1, #4]
 8021f70:	4630      	mov	r0, r6
 8021f72:	f000 f82f 	bl	8021fd4 <__malloc_unlock>
 8021f76:	f104 000b 	add.w	r0, r4, #11
 8021f7a:	1d23      	adds	r3, r4, #4
 8021f7c:	f020 0007 	bic.w	r0, r0, #7
 8021f80:	1ac2      	subs	r2, r0, r3
 8021f82:	bf1c      	itt	ne
 8021f84:	1a1b      	subne	r3, r3, r0
 8021f86:	50a3      	strne	r3, [r4, r2]
 8021f88:	e7af      	b.n	8021eea <_malloc_r+0x22>
 8021f8a:	6862      	ldr	r2, [r4, #4]
 8021f8c:	42a3      	cmp	r3, r4
 8021f8e:	bf0c      	ite	eq
 8021f90:	f8c8 2000 	streq.w	r2, [r8]
 8021f94:	605a      	strne	r2, [r3, #4]
 8021f96:	e7eb      	b.n	8021f70 <_malloc_r+0xa8>
 8021f98:	4623      	mov	r3, r4
 8021f9a:	6864      	ldr	r4, [r4, #4]
 8021f9c:	e7ae      	b.n	8021efc <_malloc_r+0x34>
 8021f9e:	463c      	mov	r4, r7
 8021fa0:	687f      	ldr	r7, [r7, #4]
 8021fa2:	e7b6      	b.n	8021f12 <_malloc_r+0x4a>
 8021fa4:	461a      	mov	r2, r3
 8021fa6:	685b      	ldr	r3, [r3, #4]
 8021fa8:	42a3      	cmp	r3, r4
 8021faa:	d1fb      	bne.n	8021fa4 <_malloc_r+0xdc>
 8021fac:	2300      	movs	r3, #0
 8021fae:	6053      	str	r3, [r2, #4]
 8021fb0:	e7de      	b.n	8021f70 <_malloc_r+0xa8>
 8021fb2:	230c      	movs	r3, #12
 8021fb4:	6033      	str	r3, [r6, #0]
 8021fb6:	4630      	mov	r0, r6
 8021fb8:	f000 f80c 	bl	8021fd4 <__malloc_unlock>
 8021fbc:	e794      	b.n	8021ee8 <_malloc_r+0x20>
 8021fbe:	6005      	str	r5, [r0, #0]
 8021fc0:	e7d6      	b.n	8021f70 <_malloc_r+0xa8>
 8021fc2:	bf00      	nop
 8021fc4:	2401d0ac 	.word	0x2401d0ac

08021fc8 <__malloc_lock>:
 8021fc8:	4801      	ldr	r0, [pc, #4]	@ (8021fd0 <__malloc_lock+0x8>)
 8021fca:	f7e5 b833 	b.w	8007034 <__retarget_lock_acquire_recursive>
 8021fce:	bf00      	nop
 8021fd0:	24001358 	.word	0x24001358

08021fd4 <__malloc_unlock>:
 8021fd4:	4801      	ldr	r0, [pc, #4]	@ (8021fdc <__malloc_unlock+0x8>)
 8021fd6:	f7e5 b842 	b.w	800705e <__retarget_lock_release_recursive>
 8021fda:	bf00      	nop
 8021fdc:	24001358 	.word	0x24001358

08021fe0 <rand>:
 8021fe0:	4b16      	ldr	r3, [pc, #88]	@ (802203c <rand+0x5c>)
 8021fe2:	b510      	push	{r4, lr}
 8021fe4:	681c      	ldr	r4, [r3, #0]
 8021fe6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8021fe8:	b9b3      	cbnz	r3, 8022018 <rand+0x38>
 8021fea:	2018      	movs	r0, #24
 8021fec:	f7ff ff42 	bl	8021e74 <malloc>
 8021ff0:	4602      	mov	r2, r0
 8021ff2:	6320      	str	r0, [r4, #48]	@ 0x30
 8021ff4:	b920      	cbnz	r0, 8022000 <rand+0x20>
 8021ff6:	4b12      	ldr	r3, [pc, #72]	@ (8022040 <rand+0x60>)
 8021ff8:	4812      	ldr	r0, [pc, #72]	@ (8022044 <rand+0x64>)
 8021ffa:	2152      	movs	r1, #82	@ 0x52
 8021ffc:	f002 f95e 	bl	80242bc <__assert_func>
 8022000:	4911      	ldr	r1, [pc, #68]	@ (8022048 <rand+0x68>)
 8022002:	4b12      	ldr	r3, [pc, #72]	@ (802204c <rand+0x6c>)
 8022004:	e9c0 1300 	strd	r1, r3, [r0]
 8022008:	4b11      	ldr	r3, [pc, #68]	@ (8022050 <rand+0x70>)
 802200a:	6083      	str	r3, [r0, #8]
 802200c:	230b      	movs	r3, #11
 802200e:	8183      	strh	r3, [r0, #12]
 8022010:	2100      	movs	r1, #0
 8022012:	2001      	movs	r0, #1
 8022014:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8022018:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 802201a:	480e      	ldr	r0, [pc, #56]	@ (8022054 <rand+0x74>)
 802201c:	690b      	ldr	r3, [r1, #16]
 802201e:	694c      	ldr	r4, [r1, #20]
 8022020:	4a0d      	ldr	r2, [pc, #52]	@ (8022058 <rand+0x78>)
 8022022:	4358      	muls	r0, r3
 8022024:	fb02 0004 	mla	r0, r2, r4, r0
 8022028:	fba3 3202 	umull	r3, r2, r3, r2
 802202c:	3301      	adds	r3, #1
 802202e:	eb40 0002 	adc.w	r0, r0, r2
 8022032:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8022036:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 802203a:	bd10      	pop	{r4, pc}
 802203c:	24000244 	.word	0x24000244
 8022040:	0802a4b8 	.word	0x0802a4b8
 8022044:	0802a4cf 	.word	0x0802a4cf
 8022048:	abcd330e 	.word	0xabcd330e
 802204c:	e66d1234 	.word	0xe66d1234
 8022050:	0005deec 	.word	0x0005deec
 8022054:	5851f42d 	.word	0x5851f42d
 8022058:	4c957f2d 	.word	0x4c957f2d

0802205c <sulp>:
 802205c:	b570      	push	{r4, r5, r6, lr}
 802205e:	4604      	mov	r4, r0
 8022060:	460d      	mov	r5, r1
 8022062:	4616      	mov	r6, r2
 8022064:	ec45 4b10 	vmov	d0, r4, r5
 8022068:	f003 fe2e 	bl	8025cc8 <__ulp>
 802206c:	b17e      	cbz	r6, 802208e <sulp+0x32>
 802206e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8022072:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8022076:	2b00      	cmp	r3, #0
 8022078:	dd09      	ble.n	802208e <sulp+0x32>
 802207a:	051b      	lsls	r3, r3, #20
 802207c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8022080:	2000      	movs	r0, #0
 8022082:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8022086:	ec41 0b17 	vmov	d7, r0, r1
 802208a:	ee20 0b07 	vmul.f64	d0, d0, d7
 802208e:	bd70      	pop	{r4, r5, r6, pc}

08022090 <_strtod_l>:
 8022090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022094:	ed2d 8b0a 	vpush	{d8-d12}
 8022098:	b097      	sub	sp, #92	@ 0x5c
 802209a:	4688      	mov	r8, r1
 802209c:	920e      	str	r2, [sp, #56]	@ 0x38
 802209e:	2200      	movs	r2, #0
 80220a0:	9212      	str	r2, [sp, #72]	@ 0x48
 80220a2:	9005      	str	r0, [sp, #20]
 80220a4:	f04f 0a00 	mov.w	sl, #0
 80220a8:	f04f 0b00 	mov.w	fp, #0
 80220ac:	460a      	mov	r2, r1
 80220ae:	9211      	str	r2, [sp, #68]	@ 0x44
 80220b0:	7811      	ldrb	r1, [r2, #0]
 80220b2:	292b      	cmp	r1, #43	@ 0x2b
 80220b4:	d04c      	beq.n	8022150 <_strtod_l+0xc0>
 80220b6:	d839      	bhi.n	802212c <_strtod_l+0x9c>
 80220b8:	290d      	cmp	r1, #13
 80220ba:	d833      	bhi.n	8022124 <_strtod_l+0x94>
 80220bc:	2908      	cmp	r1, #8
 80220be:	d833      	bhi.n	8022128 <_strtod_l+0x98>
 80220c0:	2900      	cmp	r1, #0
 80220c2:	d03c      	beq.n	802213e <_strtod_l+0xae>
 80220c4:	2200      	movs	r2, #0
 80220c6:	9208      	str	r2, [sp, #32]
 80220c8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80220ca:	782a      	ldrb	r2, [r5, #0]
 80220cc:	2a30      	cmp	r2, #48	@ 0x30
 80220ce:	f040 80b7 	bne.w	8022240 <_strtod_l+0x1b0>
 80220d2:	786a      	ldrb	r2, [r5, #1]
 80220d4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80220d8:	2a58      	cmp	r2, #88	@ 0x58
 80220da:	d170      	bne.n	80221be <_strtod_l+0x12e>
 80220dc:	9302      	str	r3, [sp, #8]
 80220de:	9b08      	ldr	r3, [sp, #32]
 80220e0:	9301      	str	r3, [sp, #4]
 80220e2:	ab12      	add	r3, sp, #72	@ 0x48
 80220e4:	9300      	str	r3, [sp, #0]
 80220e6:	4a90      	ldr	r2, [pc, #576]	@ (8022328 <_strtod_l+0x298>)
 80220e8:	9805      	ldr	r0, [sp, #20]
 80220ea:	ab13      	add	r3, sp, #76	@ 0x4c
 80220ec:	a911      	add	r1, sp, #68	@ 0x44
 80220ee:	f002 ff9b 	bl	8025028 <__gethex>
 80220f2:	f010 060f 	ands.w	r6, r0, #15
 80220f6:	4604      	mov	r4, r0
 80220f8:	d005      	beq.n	8022106 <_strtod_l+0x76>
 80220fa:	2e06      	cmp	r6, #6
 80220fc:	d12a      	bne.n	8022154 <_strtod_l+0xc4>
 80220fe:	3501      	adds	r5, #1
 8022100:	2300      	movs	r3, #0
 8022102:	9511      	str	r5, [sp, #68]	@ 0x44
 8022104:	9308      	str	r3, [sp, #32]
 8022106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022108:	2b00      	cmp	r3, #0
 802210a:	f040 8537 	bne.w	8022b7c <_strtod_l+0xaec>
 802210e:	9b08      	ldr	r3, [sp, #32]
 8022110:	ec4b ab10 	vmov	d0, sl, fp
 8022114:	b1cb      	cbz	r3, 802214a <_strtod_l+0xba>
 8022116:	eeb1 0b40 	vneg.f64	d0, d0
 802211a:	b017      	add	sp, #92	@ 0x5c
 802211c:	ecbd 8b0a 	vpop	{d8-d12}
 8022120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022124:	2920      	cmp	r1, #32
 8022126:	d1cd      	bne.n	80220c4 <_strtod_l+0x34>
 8022128:	3201      	adds	r2, #1
 802212a:	e7c0      	b.n	80220ae <_strtod_l+0x1e>
 802212c:	292d      	cmp	r1, #45	@ 0x2d
 802212e:	d1c9      	bne.n	80220c4 <_strtod_l+0x34>
 8022130:	2101      	movs	r1, #1
 8022132:	9108      	str	r1, [sp, #32]
 8022134:	1c51      	adds	r1, r2, #1
 8022136:	9111      	str	r1, [sp, #68]	@ 0x44
 8022138:	7852      	ldrb	r2, [r2, #1]
 802213a:	2a00      	cmp	r2, #0
 802213c:	d1c4      	bne.n	80220c8 <_strtod_l+0x38>
 802213e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022140:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8022144:	2b00      	cmp	r3, #0
 8022146:	f040 8517 	bne.w	8022b78 <_strtod_l+0xae8>
 802214a:	ec4b ab10 	vmov	d0, sl, fp
 802214e:	e7e4      	b.n	802211a <_strtod_l+0x8a>
 8022150:	2100      	movs	r1, #0
 8022152:	e7ee      	b.n	8022132 <_strtod_l+0xa2>
 8022154:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8022156:	b13a      	cbz	r2, 8022168 <_strtod_l+0xd8>
 8022158:	2135      	movs	r1, #53	@ 0x35
 802215a:	a814      	add	r0, sp, #80	@ 0x50
 802215c:	f003 feab 	bl	8025eb6 <__copybits>
 8022160:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8022162:	9805      	ldr	r0, [sp, #20]
 8022164:	f003 fa84 	bl	8025670 <_Bfree>
 8022168:	1e73      	subs	r3, r6, #1
 802216a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 802216c:	2b04      	cmp	r3, #4
 802216e:	d806      	bhi.n	802217e <_strtod_l+0xee>
 8022170:	e8df f003 	tbb	[pc, r3]
 8022174:	201d0314 	.word	0x201d0314
 8022178:	14          	.byte	0x14
 8022179:	00          	.byte	0x00
 802217a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 802217e:	05e3      	lsls	r3, r4, #23
 8022180:	bf48      	it	mi
 8022182:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8022186:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802218a:	0d1b      	lsrs	r3, r3, #20
 802218c:	051b      	lsls	r3, r3, #20
 802218e:	2b00      	cmp	r3, #0
 8022190:	d1b9      	bne.n	8022106 <_strtod_l+0x76>
 8022192:	f002 f84b 	bl	802422c <__errno>
 8022196:	2322      	movs	r3, #34	@ 0x22
 8022198:	6003      	str	r3, [r0, #0]
 802219a:	e7b4      	b.n	8022106 <_strtod_l+0x76>
 802219c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80221a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80221a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80221a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80221ac:	e7e7      	b.n	802217e <_strtod_l+0xee>
 80221ae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8022330 <_strtod_l+0x2a0>
 80221b2:	e7e4      	b.n	802217e <_strtod_l+0xee>
 80221b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80221b8:	f04f 3aff 	mov.w	sl, #4294967295
 80221bc:	e7df      	b.n	802217e <_strtod_l+0xee>
 80221be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80221c0:	1c5a      	adds	r2, r3, #1
 80221c2:	9211      	str	r2, [sp, #68]	@ 0x44
 80221c4:	785b      	ldrb	r3, [r3, #1]
 80221c6:	2b30      	cmp	r3, #48	@ 0x30
 80221c8:	d0f9      	beq.n	80221be <_strtod_l+0x12e>
 80221ca:	2b00      	cmp	r3, #0
 80221cc:	d09b      	beq.n	8022106 <_strtod_l+0x76>
 80221ce:	2301      	movs	r3, #1
 80221d0:	9307      	str	r3, [sp, #28]
 80221d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80221d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80221d6:	2300      	movs	r3, #0
 80221d8:	9306      	str	r3, [sp, #24]
 80221da:	4699      	mov	r9, r3
 80221dc:	461d      	mov	r5, r3
 80221de:	220a      	movs	r2, #10
 80221e0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80221e2:	7804      	ldrb	r4, [r0, #0]
 80221e4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80221e8:	b2d9      	uxtb	r1, r3
 80221ea:	2909      	cmp	r1, #9
 80221ec:	d92a      	bls.n	8022244 <_strtod_l+0x1b4>
 80221ee:	494f      	ldr	r1, [pc, #316]	@ (802232c <_strtod_l+0x29c>)
 80221f0:	2201      	movs	r2, #1
 80221f2:	f001 ff51 	bl	8024098 <strncmp>
 80221f6:	b398      	cbz	r0, 8022260 <_strtod_l+0x1d0>
 80221f8:	2000      	movs	r0, #0
 80221fa:	4622      	mov	r2, r4
 80221fc:	462b      	mov	r3, r5
 80221fe:	4607      	mov	r7, r0
 8022200:	4601      	mov	r1, r0
 8022202:	2a65      	cmp	r2, #101	@ 0x65
 8022204:	d001      	beq.n	802220a <_strtod_l+0x17a>
 8022206:	2a45      	cmp	r2, #69	@ 0x45
 8022208:	d118      	bne.n	802223c <_strtod_l+0x1ac>
 802220a:	b91b      	cbnz	r3, 8022214 <_strtod_l+0x184>
 802220c:	9b07      	ldr	r3, [sp, #28]
 802220e:	4303      	orrs	r3, r0
 8022210:	d095      	beq.n	802213e <_strtod_l+0xae>
 8022212:	2300      	movs	r3, #0
 8022214:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8022218:	f108 0201 	add.w	r2, r8, #1
 802221c:	9211      	str	r2, [sp, #68]	@ 0x44
 802221e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8022222:	2a2b      	cmp	r2, #43	@ 0x2b
 8022224:	d074      	beq.n	8022310 <_strtod_l+0x280>
 8022226:	2a2d      	cmp	r2, #45	@ 0x2d
 8022228:	d07a      	beq.n	8022320 <_strtod_l+0x290>
 802222a:	f04f 0e00 	mov.w	lr, #0
 802222e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8022232:	2c09      	cmp	r4, #9
 8022234:	f240 8082 	bls.w	802233c <_strtod_l+0x2ac>
 8022238:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 802223c:	2400      	movs	r4, #0
 802223e:	e09d      	b.n	802237c <_strtod_l+0x2ec>
 8022240:	2300      	movs	r3, #0
 8022242:	e7c5      	b.n	80221d0 <_strtod_l+0x140>
 8022244:	2d08      	cmp	r5, #8
 8022246:	bfc8      	it	gt
 8022248:	9906      	ldrgt	r1, [sp, #24]
 802224a:	f100 0001 	add.w	r0, r0, #1
 802224e:	bfca      	itet	gt
 8022250:	fb02 3301 	mlagt	r3, r2, r1, r3
 8022254:	fb02 3909 	mlale	r9, r2, r9, r3
 8022258:	9306      	strgt	r3, [sp, #24]
 802225a:	3501      	adds	r5, #1
 802225c:	9011      	str	r0, [sp, #68]	@ 0x44
 802225e:	e7bf      	b.n	80221e0 <_strtod_l+0x150>
 8022260:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022262:	1c5a      	adds	r2, r3, #1
 8022264:	9211      	str	r2, [sp, #68]	@ 0x44
 8022266:	785a      	ldrb	r2, [r3, #1]
 8022268:	b3bd      	cbz	r5, 80222da <_strtod_l+0x24a>
 802226a:	4607      	mov	r7, r0
 802226c:	462b      	mov	r3, r5
 802226e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8022272:	2909      	cmp	r1, #9
 8022274:	d912      	bls.n	802229c <_strtod_l+0x20c>
 8022276:	2101      	movs	r1, #1
 8022278:	e7c3      	b.n	8022202 <_strtod_l+0x172>
 802227a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802227c:	1c5a      	adds	r2, r3, #1
 802227e:	9211      	str	r2, [sp, #68]	@ 0x44
 8022280:	785a      	ldrb	r2, [r3, #1]
 8022282:	3001      	adds	r0, #1
 8022284:	2a30      	cmp	r2, #48	@ 0x30
 8022286:	d0f8      	beq.n	802227a <_strtod_l+0x1ea>
 8022288:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 802228c:	2b08      	cmp	r3, #8
 802228e:	f200 847a 	bhi.w	8022b86 <_strtod_l+0xaf6>
 8022292:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022294:	930a      	str	r3, [sp, #40]	@ 0x28
 8022296:	4607      	mov	r7, r0
 8022298:	2000      	movs	r0, #0
 802229a:	4603      	mov	r3, r0
 802229c:	3a30      	subs	r2, #48	@ 0x30
 802229e:	f100 0101 	add.w	r1, r0, #1
 80222a2:	d014      	beq.n	80222ce <_strtod_l+0x23e>
 80222a4:	440f      	add	r7, r1
 80222a6:	469c      	mov	ip, r3
 80222a8:	f04f 0e0a 	mov.w	lr, #10
 80222ac:	f10c 0401 	add.w	r4, ip, #1
 80222b0:	1ae6      	subs	r6, r4, r3
 80222b2:	42b1      	cmp	r1, r6
 80222b4:	dc13      	bgt.n	80222de <_strtod_l+0x24e>
 80222b6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80222ba:	1819      	adds	r1, r3, r0
 80222bc:	2908      	cmp	r1, #8
 80222be:	f103 0301 	add.w	r3, r3, #1
 80222c2:	4403      	add	r3, r0
 80222c4:	dc19      	bgt.n	80222fa <_strtod_l+0x26a>
 80222c6:	210a      	movs	r1, #10
 80222c8:	fb01 2909 	mla	r9, r1, r9, r2
 80222cc:	2100      	movs	r1, #0
 80222ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80222d0:	1c50      	adds	r0, r2, #1
 80222d2:	9011      	str	r0, [sp, #68]	@ 0x44
 80222d4:	7852      	ldrb	r2, [r2, #1]
 80222d6:	4608      	mov	r0, r1
 80222d8:	e7c9      	b.n	802226e <_strtod_l+0x1de>
 80222da:	4628      	mov	r0, r5
 80222dc:	e7d2      	b.n	8022284 <_strtod_l+0x1f4>
 80222de:	f1bc 0f08 	cmp.w	ip, #8
 80222e2:	dc03      	bgt.n	80222ec <_strtod_l+0x25c>
 80222e4:	fb0e f909 	mul.w	r9, lr, r9
 80222e8:	46a4      	mov	ip, r4
 80222ea:	e7df      	b.n	80222ac <_strtod_l+0x21c>
 80222ec:	2c10      	cmp	r4, #16
 80222ee:	bfde      	ittt	le
 80222f0:	9e06      	ldrle	r6, [sp, #24]
 80222f2:	fb0e f606 	mulle.w	r6, lr, r6
 80222f6:	9606      	strle	r6, [sp, #24]
 80222f8:	e7f6      	b.n	80222e8 <_strtod_l+0x258>
 80222fa:	290f      	cmp	r1, #15
 80222fc:	bfdf      	itttt	le
 80222fe:	9806      	ldrle	r0, [sp, #24]
 8022300:	210a      	movle	r1, #10
 8022302:	fb01 2200 	mlale	r2, r1, r0, r2
 8022306:	9206      	strle	r2, [sp, #24]
 8022308:	e7e0      	b.n	80222cc <_strtod_l+0x23c>
 802230a:	2700      	movs	r7, #0
 802230c:	2101      	movs	r1, #1
 802230e:	e77d      	b.n	802220c <_strtod_l+0x17c>
 8022310:	f04f 0e00 	mov.w	lr, #0
 8022314:	f108 0202 	add.w	r2, r8, #2
 8022318:	9211      	str	r2, [sp, #68]	@ 0x44
 802231a:	f898 2002 	ldrb.w	r2, [r8, #2]
 802231e:	e786      	b.n	802222e <_strtod_l+0x19e>
 8022320:	f04f 0e01 	mov.w	lr, #1
 8022324:	e7f6      	b.n	8022314 <_strtod_l+0x284>
 8022326:	bf00      	nop
 8022328:	0802a6fc 	.word	0x0802a6fc
 802232c:	0802a527 	.word	0x0802a527
 8022330:	7ff00000 	.word	0x7ff00000
 8022334:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022336:	1c54      	adds	r4, r2, #1
 8022338:	9411      	str	r4, [sp, #68]	@ 0x44
 802233a:	7852      	ldrb	r2, [r2, #1]
 802233c:	2a30      	cmp	r2, #48	@ 0x30
 802233e:	d0f9      	beq.n	8022334 <_strtod_l+0x2a4>
 8022340:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8022344:	2c08      	cmp	r4, #8
 8022346:	f63f af79 	bhi.w	802223c <_strtod_l+0x1ac>
 802234a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 802234e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022350:	9209      	str	r2, [sp, #36]	@ 0x24
 8022352:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022354:	1c54      	adds	r4, r2, #1
 8022356:	9411      	str	r4, [sp, #68]	@ 0x44
 8022358:	7852      	ldrb	r2, [r2, #1]
 802235a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 802235e:	2e09      	cmp	r6, #9
 8022360:	d937      	bls.n	80223d2 <_strtod_l+0x342>
 8022362:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8022364:	1ba4      	subs	r4, r4, r6
 8022366:	2c08      	cmp	r4, #8
 8022368:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 802236c:	dc02      	bgt.n	8022374 <_strtod_l+0x2e4>
 802236e:	4564      	cmp	r4, ip
 8022370:	bfa8      	it	ge
 8022372:	4664      	movge	r4, ip
 8022374:	f1be 0f00 	cmp.w	lr, #0
 8022378:	d000      	beq.n	802237c <_strtod_l+0x2ec>
 802237a:	4264      	negs	r4, r4
 802237c:	2b00      	cmp	r3, #0
 802237e:	d14d      	bne.n	802241c <_strtod_l+0x38c>
 8022380:	9b07      	ldr	r3, [sp, #28]
 8022382:	4318      	orrs	r0, r3
 8022384:	f47f aebf 	bne.w	8022106 <_strtod_l+0x76>
 8022388:	2900      	cmp	r1, #0
 802238a:	f47f aed8 	bne.w	802213e <_strtod_l+0xae>
 802238e:	2a69      	cmp	r2, #105	@ 0x69
 8022390:	d027      	beq.n	80223e2 <_strtod_l+0x352>
 8022392:	dc24      	bgt.n	80223de <_strtod_l+0x34e>
 8022394:	2a49      	cmp	r2, #73	@ 0x49
 8022396:	d024      	beq.n	80223e2 <_strtod_l+0x352>
 8022398:	2a4e      	cmp	r2, #78	@ 0x4e
 802239a:	f47f aed0 	bne.w	802213e <_strtod_l+0xae>
 802239e:	4997      	ldr	r1, [pc, #604]	@ (80225fc <_strtod_l+0x56c>)
 80223a0:	a811      	add	r0, sp, #68	@ 0x44
 80223a2:	f003 f863 	bl	802546c <__match>
 80223a6:	2800      	cmp	r0, #0
 80223a8:	f43f aec9 	beq.w	802213e <_strtod_l+0xae>
 80223ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80223ae:	781b      	ldrb	r3, [r3, #0]
 80223b0:	2b28      	cmp	r3, #40	@ 0x28
 80223b2:	d12d      	bne.n	8022410 <_strtod_l+0x380>
 80223b4:	4992      	ldr	r1, [pc, #584]	@ (8022600 <_strtod_l+0x570>)
 80223b6:	aa14      	add	r2, sp, #80	@ 0x50
 80223b8:	a811      	add	r0, sp, #68	@ 0x44
 80223ba:	f003 f86b 	bl	8025494 <__hexnan>
 80223be:	2805      	cmp	r0, #5
 80223c0:	d126      	bne.n	8022410 <_strtod_l+0x380>
 80223c2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80223c4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80223c8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80223cc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80223d0:	e699      	b.n	8022106 <_strtod_l+0x76>
 80223d2:	240a      	movs	r4, #10
 80223d4:	fb04 2c0c 	mla	ip, r4, ip, r2
 80223d8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80223dc:	e7b9      	b.n	8022352 <_strtod_l+0x2c2>
 80223de:	2a6e      	cmp	r2, #110	@ 0x6e
 80223e0:	e7db      	b.n	802239a <_strtod_l+0x30a>
 80223e2:	4988      	ldr	r1, [pc, #544]	@ (8022604 <_strtod_l+0x574>)
 80223e4:	a811      	add	r0, sp, #68	@ 0x44
 80223e6:	f003 f841 	bl	802546c <__match>
 80223ea:	2800      	cmp	r0, #0
 80223ec:	f43f aea7 	beq.w	802213e <_strtod_l+0xae>
 80223f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80223f2:	4985      	ldr	r1, [pc, #532]	@ (8022608 <_strtod_l+0x578>)
 80223f4:	3b01      	subs	r3, #1
 80223f6:	a811      	add	r0, sp, #68	@ 0x44
 80223f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80223fa:	f003 f837 	bl	802546c <__match>
 80223fe:	b910      	cbnz	r0, 8022406 <_strtod_l+0x376>
 8022400:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022402:	3301      	adds	r3, #1
 8022404:	9311      	str	r3, [sp, #68]	@ 0x44
 8022406:	f8df b214 	ldr.w	fp, [pc, #532]	@ 802261c <_strtod_l+0x58c>
 802240a:	f04f 0a00 	mov.w	sl, #0
 802240e:	e67a      	b.n	8022106 <_strtod_l+0x76>
 8022410:	487e      	ldr	r0, [pc, #504]	@ (802260c <_strtod_l+0x57c>)
 8022412:	f001 ff45 	bl	80242a0 <nan>
 8022416:	ec5b ab10 	vmov	sl, fp, d0
 802241a:	e674      	b.n	8022106 <_strtod_l+0x76>
 802241c:	ee07 9a90 	vmov	s15, r9
 8022420:	1be2      	subs	r2, r4, r7
 8022422:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8022426:	2d00      	cmp	r5, #0
 8022428:	bf08      	it	eq
 802242a:	461d      	moveq	r5, r3
 802242c:	2b10      	cmp	r3, #16
 802242e:	9209      	str	r2, [sp, #36]	@ 0x24
 8022430:	461a      	mov	r2, r3
 8022432:	bfa8      	it	ge
 8022434:	2210      	movge	r2, #16
 8022436:	2b09      	cmp	r3, #9
 8022438:	ec5b ab17 	vmov	sl, fp, d7
 802243c:	dc15      	bgt.n	802246a <_strtod_l+0x3da>
 802243e:	1be1      	subs	r1, r4, r7
 8022440:	2900      	cmp	r1, #0
 8022442:	f43f ae60 	beq.w	8022106 <_strtod_l+0x76>
 8022446:	eba4 0107 	sub.w	r1, r4, r7
 802244a:	dd72      	ble.n	8022532 <_strtod_l+0x4a2>
 802244c:	2916      	cmp	r1, #22
 802244e:	dc59      	bgt.n	8022504 <_strtod_l+0x474>
 8022450:	4b6f      	ldr	r3, [pc, #444]	@ (8022610 <_strtod_l+0x580>)
 8022452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022454:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022458:	ed93 7b00 	vldr	d7, [r3]
 802245c:	ec4b ab16 	vmov	d6, sl, fp
 8022460:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022464:	ec5b ab17 	vmov	sl, fp, d7
 8022468:	e64d      	b.n	8022106 <_strtod_l+0x76>
 802246a:	4969      	ldr	r1, [pc, #420]	@ (8022610 <_strtod_l+0x580>)
 802246c:	eddd 6a06 	vldr	s13, [sp, #24]
 8022470:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8022474:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8022478:	2b0f      	cmp	r3, #15
 802247a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 802247e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8022482:	ec5b ab16 	vmov	sl, fp, d6
 8022486:	ddda      	ble.n	802243e <_strtod_l+0x3ae>
 8022488:	1a9a      	subs	r2, r3, r2
 802248a:	1be1      	subs	r1, r4, r7
 802248c:	440a      	add	r2, r1
 802248e:	2a00      	cmp	r2, #0
 8022490:	f340 8094 	ble.w	80225bc <_strtod_l+0x52c>
 8022494:	f012 000f 	ands.w	r0, r2, #15
 8022498:	d00a      	beq.n	80224b0 <_strtod_l+0x420>
 802249a:	495d      	ldr	r1, [pc, #372]	@ (8022610 <_strtod_l+0x580>)
 802249c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80224a0:	ed91 7b00 	vldr	d7, [r1]
 80224a4:	ec4b ab16 	vmov	d6, sl, fp
 80224a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80224ac:	ec5b ab17 	vmov	sl, fp, d7
 80224b0:	f032 020f 	bics.w	r2, r2, #15
 80224b4:	d073      	beq.n	802259e <_strtod_l+0x50e>
 80224b6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80224ba:	dd47      	ble.n	802254c <_strtod_l+0x4bc>
 80224bc:	2400      	movs	r4, #0
 80224be:	4625      	mov	r5, r4
 80224c0:	9407      	str	r4, [sp, #28]
 80224c2:	4626      	mov	r6, r4
 80224c4:	9a05      	ldr	r2, [sp, #20]
 80224c6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 802261c <_strtod_l+0x58c>
 80224ca:	2322      	movs	r3, #34	@ 0x22
 80224cc:	6013      	str	r3, [r2, #0]
 80224ce:	f04f 0a00 	mov.w	sl, #0
 80224d2:	9b07      	ldr	r3, [sp, #28]
 80224d4:	2b00      	cmp	r3, #0
 80224d6:	f43f ae16 	beq.w	8022106 <_strtod_l+0x76>
 80224da:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80224dc:	9805      	ldr	r0, [sp, #20]
 80224de:	f003 f8c7 	bl	8025670 <_Bfree>
 80224e2:	9805      	ldr	r0, [sp, #20]
 80224e4:	4631      	mov	r1, r6
 80224e6:	f003 f8c3 	bl	8025670 <_Bfree>
 80224ea:	9805      	ldr	r0, [sp, #20]
 80224ec:	4629      	mov	r1, r5
 80224ee:	f003 f8bf 	bl	8025670 <_Bfree>
 80224f2:	9907      	ldr	r1, [sp, #28]
 80224f4:	9805      	ldr	r0, [sp, #20]
 80224f6:	f003 f8bb 	bl	8025670 <_Bfree>
 80224fa:	9805      	ldr	r0, [sp, #20]
 80224fc:	4621      	mov	r1, r4
 80224fe:	f003 f8b7 	bl	8025670 <_Bfree>
 8022502:	e600      	b.n	8022106 <_strtod_l+0x76>
 8022504:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8022508:	1be0      	subs	r0, r4, r7
 802250a:	4281      	cmp	r1, r0
 802250c:	dbbc      	blt.n	8022488 <_strtod_l+0x3f8>
 802250e:	4a40      	ldr	r2, [pc, #256]	@ (8022610 <_strtod_l+0x580>)
 8022510:	f1c3 030f 	rsb	r3, r3, #15
 8022514:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8022518:	ed91 7b00 	vldr	d7, [r1]
 802251c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 802251e:	ec4b ab16 	vmov	d6, sl, fp
 8022522:	1acb      	subs	r3, r1, r3
 8022524:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8022528:	ee27 7b06 	vmul.f64	d7, d7, d6
 802252c:	ed92 6b00 	vldr	d6, [r2]
 8022530:	e796      	b.n	8022460 <_strtod_l+0x3d0>
 8022532:	3116      	adds	r1, #22
 8022534:	dba8      	blt.n	8022488 <_strtod_l+0x3f8>
 8022536:	4b36      	ldr	r3, [pc, #216]	@ (8022610 <_strtod_l+0x580>)
 8022538:	1b3c      	subs	r4, r7, r4
 802253a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 802253e:	ed94 7b00 	vldr	d7, [r4]
 8022542:	ec4b ab16 	vmov	d6, sl, fp
 8022546:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802254a:	e78b      	b.n	8022464 <_strtod_l+0x3d4>
 802254c:	2000      	movs	r0, #0
 802254e:	ec4b ab17 	vmov	d7, sl, fp
 8022552:	4e30      	ldr	r6, [pc, #192]	@ (8022614 <_strtod_l+0x584>)
 8022554:	1112      	asrs	r2, r2, #4
 8022556:	4601      	mov	r1, r0
 8022558:	2a01      	cmp	r2, #1
 802255a:	dc23      	bgt.n	80225a4 <_strtod_l+0x514>
 802255c:	b108      	cbz	r0, 8022562 <_strtod_l+0x4d2>
 802255e:	ec5b ab17 	vmov	sl, fp, d7
 8022562:	4a2c      	ldr	r2, [pc, #176]	@ (8022614 <_strtod_l+0x584>)
 8022564:	482c      	ldr	r0, [pc, #176]	@ (8022618 <_strtod_l+0x588>)
 8022566:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 802256a:	ed92 7b00 	vldr	d7, [r2]
 802256e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8022572:	ec4b ab16 	vmov	d6, sl, fp
 8022576:	4a29      	ldr	r2, [pc, #164]	@ (802261c <_strtod_l+0x58c>)
 8022578:	ee27 7b06 	vmul.f64	d7, d7, d6
 802257c:	ee17 1a90 	vmov	r1, s15
 8022580:	400a      	ands	r2, r1
 8022582:	4282      	cmp	r2, r0
 8022584:	ec5b ab17 	vmov	sl, fp, d7
 8022588:	d898      	bhi.n	80224bc <_strtod_l+0x42c>
 802258a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 802258e:	4282      	cmp	r2, r0
 8022590:	bf86      	itte	hi
 8022592:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8022620 <_strtod_l+0x590>
 8022596:	f04f 3aff 	movhi.w	sl, #4294967295
 802259a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 802259e:	2200      	movs	r2, #0
 80225a0:	9206      	str	r2, [sp, #24]
 80225a2:	e076      	b.n	8022692 <_strtod_l+0x602>
 80225a4:	f012 0f01 	tst.w	r2, #1
 80225a8:	d004      	beq.n	80225b4 <_strtod_l+0x524>
 80225aa:	ed96 6b00 	vldr	d6, [r6]
 80225ae:	2001      	movs	r0, #1
 80225b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80225b4:	3101      	adds	r1, #1
 80225b6:	1052      	asrs	r2, r2, #1
 80225b8:	3608      	adds	r6, #8
 80225ba:	e7cd      	b.n	8022558 <_strtod_l+0x4c8>
 80225bc:	d0ef      	beq.n	802259e <_strtod_l+0x50e>
 80225be:	4252      	negs	r2, r2
 80225c0:	f012 000f 	ands.w	r0, r2, #15
 80225c4:	d00a      	beq.n	80225dc <_strtod_l+0x54c>
 80225c6:	4912      	ldr	r1, [pc, #72]	@ (8022610 <_strtod_l+0x580>)
 80225c8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80225cc:	ed91 7b00 	vldr	d7, [r1]
 80225d0:	ec4b ab16 	vmov	d6, sl, fp
 80225d4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80225d8:	ec5b ab17 	vmov	sl, fp, d7
 80225dc:	1112      	asrs	r2, r2, #4
 80225de:	d0de      	beq.n	802259e <_strtod_l+0x50e>
 80225e0:	2a1f      	cmp	r2, #31
 80225e2:	dd1f      	ble.n	8022624 <_strtod_l+0x594>
 80225e4:	2400      	movs	r4, #0
 80225e6:	4625      	mov	r5, r4
 80225e8:	9407      	str	r4, [sp, #28]
 80225ea:	4626      	mov	r6, r4
 80225ec:	9a05      	ldr	r2, [sp, #20]
 80225ee:	2322      	movs	r3, #34	@ 0x22
 80225f0:	f04f 0a00 	mov.w	sl, #0
 80225f4:	f04f 0b00 	mov.w	fp, #0
 80225f8:	6013      	str	r3, [r2, #0]
 80225fa:	e76a      	b.n	80224d2 <_strtod_l+0x442>
 80225fc:	0802a536 	.word	0x0802a536
 8022600:	0802a6e8 	.word	0x0802a6e8
 8022604:	0802a52e 	.word	0x0802a52e
 8022608:	0802a5a9 	.word	0x0802a5a9
 802260c:	0802a5a5 	.word	0x0802a5a5
 8022610:	0802a870 	.word	0x0802a870
 8022614:	0802a848 	.word	0x0802a848
 8022618:	7ca00000 	.word	0x7ca00000
 802261c:	7ff00000 	.word	0x7ff00000
 8022620:	7fefffff 	.word	0x7fefffff
 8022624:	f012 0110 	ands.w	r1, r2, #16
 8022628:	bf18      	it	ne
 802262a:	216a      	movne	r1, #106	@ 0x6a
 802262c:	9106      	str	r1, [sp, #24]
 802262e:	ec4b ab17 	vmov	d7, sl, fp
 8022632:	49af      	ldr	r1, [pc, #700]	@ (80228f0 <_strtod_l+0x860>)
 8022634:	2000      	movs	r0, #0
 8022636:	07d6      	lsls	r6, r2, #31
 8022638:	d504      	bpl.n	8022644 <_strtod_l+0x5b4>
 802263a:	ed91 6b00 	vldr	d6, [r1]
 802263e:	2001      	movs	r0, #1
 8022640:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022644:	1052      	asrs	r2, r2, #1
 8022646:	f101 0108 	add.w	r1, r1, #8
 802264a:	d1f4      	bne.n	8022636 <_strtod_l+0x5a6>
 802264c:	b108      	cbz	r0, 8022652 <_strtod_l+0x5c2>
 802264e:	ec5b ab17 	vmov	sl, fp, d7
 8022652:	9a06      	ldr	r2, [sp, #24]
 8022654:	b1b2      	cbz	r2, 8022684 <_strtod_l+0x5f4>
 8022656:	f3cb 510a 	ubfx	r1, fp, #20, #11
 802265a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 802265e:	2a00      	cmp	r2, #0
 8022660:	4658      	mov	r0, fp
 8022662:	dd0f      	ble.n	8022684 <_strtod_l+0x5f4>
 8022664:	2a1f      	cmp	r2, #31
 8022666:	dd55      	ble.n	8022714 <_strtod_l+0x684>
 8022668:	2a34      	cmp	r2, #52	@ 0x34
 802266a:	bfde      	ittt	le
 802266c:	f04f 32ff 	movle.w	r2, #4294967295
 8022670:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8022674:	408a      	lslle	r2, r1
 8022676:	f04f 0a00 	mov.w	sl, #0
 802267a:	bfcc      	ite	gt
 802267c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8022680:	ea02 0b00 	andle.w	fp, r2, r0
 8022684:	ec4b ab17 	vmov	d7, sl, fp
 8022688:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022690:	d0a8      	beq.n	80225e4 <_strtod_l+0x554>
 8022692:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8022694:	9805      	ldr	r0, [sp, #20]
 8022696:	f8cd 9000 	str.w	r9, [sp]
 802269a:	462a      	mov	r2, r5
 802269c:	f003 f850 	bl	8025740 <__s2b>
 80226a0:	9007      	str	r0, [sp, #28]
 80226a2:	2800      	cmp	r0, #0
 80226a4:	f43f af0a 	beq.w	80224bc <_strtod_l+0x42c>
 80226a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80226aa:	1b3f      	subs	r7, r7, r4
 80226ac:	2b00      	cmp	r3, #0
 80226ae:	bfb4      	ite	lt
 80226b0:	463b      	movlt	r3, r7
 80226b2:	2300      	movge	r3, #0
 80226b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80226b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80226b8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80228e0 <_strtod_l+0x850>
 80226bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80226c0:	2400      	movs	r4, #0
 80226c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80226c4:	4625      	mov	r5, r4
 80226c6:	9b07      	ldr	r3, [sp, #28]
 80226c8:	9805      	ldr	r0, [sp, #20]
 80226ca:	6859      	ldr	r1, [r3, #4]
 80226cc:	f002 ff90 	bl	80255f0 <_Balloc>
 80226d0:	4606      	mov	r6, r0
 80226d2:	2800      	cmp	r0, #0
 80226d4:	f43f aef6 	beq.w	80224c4 <_strtod_l+0x434>
 80226d8:	9b07      	ldr	r3, [sp, #28]
 80226da:	691a      	ldr	r2, [r3, #16]
 80226dc:	ec4b ab19 	vmov	d9, sl, fp
 80226e0:	3202      	adds	r2, #2
 80226e2:	f103 010c 	add.w	r1, r3, #12
 80226e6:	0092      	lsls	r2, r2, #2
 80226e8:	300c      	adds	r0, #12
 80226ea:	f001 fdc9 	bl	8024280 <memcpy>
 80226ee:	eeb0 0b49 	vmov.f64	d0, d9
 80226f2:	9805      	ldr	r0, [sp, #20]
 80226f4:	aa14      	add	r2, sp, #80	@ 0x50
 80226f6:	a913      	add	r1, sp, #76	@ 0x4c
 80226f8:	f003 fb56 	bl	8025da8 <__d2b>
 80226fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80226fe:	2800      	cmp	r0, #0
 8022700:	f43f aee0 	beq.w	80224c4 <_strtod_l+0x434>
 8022704:	9805      	ldr	r0, [sp, #20]
 8022706:	2101      	movs	r1, #1
 8022708:	f003 f8b0 	bl	802586c <__i2b>
 802270c:	4605      	mov	r5, r0
 802270e:	b940      	cbnz	r0, 8022722 <_strtod_l+0x692>
 8022710:	2500      	movs	r5, #0
 8022712:	e6d7      	b.n	80224c4 <_strtod_l+0x434>
 8022714:	f04f 31ff 	mov.w	r1, #4294967295
 8022718:	fa01 f202 	lsl.w	r2, r1, r2
 802271c:	ea02 0a0a 	and.w	sl, r2, sl
 8022720:	e7b0      	b.n	8022684 <_strtod_l+0x5f4>
 8022722:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8022724:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8022726:	2f00      	cmp	r7, #0
 8022728:	bfab      	itete	ge
 802272a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 802272c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 802272e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8022732:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8022736:	bfac      	ite	ge
 8022738:	eb07 0903 	addge.w	r9, r7, r3
 802273c:	eba3 0807 	sublt.w	r8, r3, r7
 8022740:	9b06      	ldr	r3, [sp, #24]
 8022742:	1aff      	subs	r7, r7, r3
 8022744:	4417      	add	r7, r2
 8022746:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 802274a:	4a6a      	ldr	r2, [pc, #424]	@ (80228f4 <_strtod_l+0x864>)
 802274c:	3f01      	subs	r7, #1
 802274e:	4297      	cmp	r7, r2
 8022750:	da51      	bge.n	80227f6 <_strtod_l+0x766>
 8022752:	1bd1      	subs	r1, r2, r7
 8022754:	291f      	cmp	r1, #31
 8022756:	eba3 0301 	sub.w	r3, r3, r1
 802275a:	f04f 0201 	mov.w	r2, #1
 802275e:	dc3e      	bgt.n	80227de <_strtod_l+0x74e>
 8022760:	408a      	lsls	r2, r1
 8022762:	920c      	str	r2, [sp, #48]	@ 0x30
 8022764:	2200      	movs	r2, #0
 8022766:	920b      	str	r2, [sp, #44]	@ 0x2c
 8022768:	eb09 0703 	add.w	r7, r9, r3
 802276c:	4498      	add	r8, r3
 802276e:	9b06      	ldr	r3, [sp, #24]
 8022770:	45b9      	cmp	r9, r7
 8022772:	4498      	add	r8, r3
 8022774:	464b      	mov	r3, r9
 8022776:	bfa8      	it	ge
 8022778:	463b      	movge	r3, r7
 802277a:	4543      	cmp	r3, r8
 802277c:	bfa8      	it	ge
 802277e:	4643      	movge	r3, r8
 8022780:	2b00      	cmp	r3, #0
 8022782:	bfc2      	ittt	gt
 8022784:	1aff      	subgt	r7, r7, r3
 8022786:	eba8 0803 	subgt.w	r8, r8, r3
 802278a:	eba9 0903 	subgt.w	r9, r9, r3
 802278e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8022790:	2b00      	cmp	r3, #0
 8022792:	dd16      	ble.n	80227c2 <_strtod_l+0x732>
 8022794:	4629      	mov	r1, r5
 8022796:	9805      	ldr	r0, [sp, #20]
 8022798:	461a      	mov	r2, r3
 802279a:	f003 f91f 	bl	80259dc <__pow5mult>
 802279e:	4605      	mov	r5, r0
 80227a0:	2800      	cmp	r0, #0
 80227a2:	d0b5      	beq.n	8022710 <_strtod_l+0x680>
 80227a4:	4601      	mov	r1, r0
 80227a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80227a8:	9805      	ldr	r0, [sp, #20]
 80227aa:	f003 f875 	bl	8025898 <__multiply>
 80227ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 80227b0:	2800      	cmp	r0, #0
 80227b2:	f43f ae87 	beq.w	80224c4 <_strtod_l+0x434>
 80227b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80227b8:	9805      	ldr	r0, [sp, #20]
 80227ba:	f002 ff59 	bl	8025670 <_Bfree>
 80227be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80227c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80227c2:	2f00      	cmp	r7, #0
 80227c4:	dc1b      	bgt.n	80227fe <_strtod_l+0x76e>
 80227c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80227c8:	2b00      	cmp	r3, #0
 80227ca:	dd21      	ble.n	8022810 <_strtod_l+0x780>
 80227cc:	4631      	mov	r1, r6
 80227ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80227d0:	9805      	ldr	r0, [sp, #20]
 80227d2:	f003 f903 	bl	80259dc <__pow5mult>
 80227d6:	4606      	mov	r6, r0
 80227d8:	b9d0      	cbnz	r0, 8022810 <_strtod_l+0x780>
 80227da:	2600      	movs	r6, #0
 80227dc:	e672      	b.n	80224c4 <_strtod_l+0x434>
 80227de:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80227e2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80227e6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80227ea:	37e2      	adds	r7, #226	@ 0xe2
 80227ec:	fa02 f107 	lsl.w	r1, r2, r7
 80227f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80227f2:	920c      	str	r2, [sp, #48]	@ 0x30
 80227f4:	e7b8      	b.n	8022768 <_strtod_l+0x6d8>
 80227f6:	2200      	movs	r2, #0
 80227f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80227fa:	2201      	movs	r2, #1
 80227fc:	e7f9      	b.n	80227f2 <_strtod_l+0x762>
 80227fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8022800:	9805      	ldr	r0, [sp, #20]
 8022802:	463a      	mov	r2, r7
 8022804:	f003 f944 	bl	8025a90 <__lshift>
 8022808:	9012      	str	r0, [sp, #72]	@ 0x48
 802280a:	2800      	cmp	r0, #0
 802280c:	d1db      	bne.n	80227c6 <_strtod_l+0x736>
 802280e:	e659      	b.n	80224c4 <_strtod_l+0x434>
 8022810:	f1b8 0f00 	cmp.w	r8, #0
 8022814:	dd07      	ble.n	8022826 <_strtod_l+0x796>
 8022816:	4631      	mov	r1, r6
 8022818:	9805      	ldr	r0, [sp, #20]
 802281a:	4642      	mov	r2, r8
 802281c:	f003 f938 	bl	8025a90 <__lshift>
 8022820:	4606      	mov	r6, r0
 8022822:	2800      	cmp	r0, #0
 8022824:	d0d9      	beq.n	80227da <_strtod_l+0x74a>
 8022826:	f1b9 0f00 	cmp.w	r9, #0
 802282a:	dd08      	ble.n	802283e <_strtod_l+0x7ae>
 802282c:	4629      	mov	r1, r5
 802282e:	9805      	ldr	r0, [sp, #20]
 8022830:	464a      	mov	r2, r9
 8022832:	f003 f92d 	bl	8025a90 <__lshift>
 8022836:	4605      	mov	r5, r0
 8022838:	2800      	cmp	r0, #0
 802283a:	f43f ae43 	beq.w	80224c4 <_strtod_l+0x434>
 802283e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8022840:	9805      	ldr	r0, [sp, #20]
 8022842:	4632      	mov	r2, r6
 8022844:	f003 f9ac 	bl	8025ba0 <__mdiff>
 8022848:	4604      	mov	r4, r0
 802284a:	2800      	cmp	r0, #0
 802284c:	f43f ae3a 	beq.w	80224c4 <_strtod_l+0x434>
 8022850:	2300      	movs	r3, #0
 8022852:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8022856:	60c3      	str	r3, [r0, #12]
 8022858:	4629      	mov	r1, r5
 802285a:	f003 f985 	bl	8025b68 <__mcmp>
 802285e:	2800      	cmp	r0, #0
 8022860:	da4c      	bge.n	80228fc <_strtod_l+0x86c>
 8022862:	ea58 080a 	orrs.w	r8, r8, sl
 8022866:	d172      	bne.n	802294e <_strtod_l+0x8be>
 8022868:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802286c:	2b00      	cmp	r3, #0
 802286e:	d16e      	bne.n	802294e <_strtod_l+0x8be>
 8022870:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8022874:	0d1b      	lsrs	r3, r3, #20
 8022876:	051b      	lsls	r3, r3, #20
 8022878:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802287c:	d967      	bls.n	802294e <_strtod_l+0x8be>
 802287e:	6963      	ldr	r3, [r4, #20]
 8022880:	b913      	cbnz	r3, 8022888 <_strtod_l+0x7f8>
 8022882:	6923      	ldr	r3, [r4, #16]
 8022884:	2b01      	cmp	r3, #1
 8022886:	dd62      	ble.n	802294e <_strtod_l+0x8be>
 8022888:	4621      	mov	r1, r4
 802288a:	2201      	movs	r2, #1
 802288c:	9805      	ldr	r0, [sp, #20]
 802288e:	f003 f8ff 	bl	8025a90 <__lshift>
 8022892:	4629      	mov	r1, r5
 8022894:	4604      	mov	r4, r0
 8022896:	f003 f967 	bl	8025b68 <__mcmp>
 802289a:	2800      	cmp	r0, #0
 802289c:	dd57      	ble.n	802294e <_strtod_l+0x8be>
 802289e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80228a2:	9a06      	ldr	r2, [sp, #24]
 80228a4:	0d1b      	lsrs	r3, r3, #20
 80228a6:	051b      	lsls	r3, r3, #20
 80228a8:	2a00      	cmp	r2, #0
 80228aa:	d06e      	beq.n	802298a <_strtod_l+0x8fa>
 80228ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80228b0:	d86b      	bhi.n	802298a <_strtod_l+0x8fa>
 80228b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80228b6:	f67f ae99 	bls.w	80225ec <_strtod_l+0x55c>
 80228ba:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80228e8 <_strtod_l+0x858>
 80228be:	ec4b ab16 	vmov	d6, sl, fp
 80228c2:	4b0d      	ldr	r3, [pc, #52]	@ (80228f8 <_strtod_l+0x868>)
 80228c4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80228c8:	ee17 2a90 	vmov	r2, s15
 80228cc:	4013      	ands	r3, r2
 80228ce:	ec5b ab17 	vmov	sl, fp, d7
 80228d2:	2b00      	cmp	r3, #0
 80228d4:	f47f ae01 	bne.w	80224da <_strtod_l+0x44a>
 80228d8:	9a05      	ldr	r2, [sp, #20]
 80228da:	2322      	movs	r3, #34	@ 0x22
 80228dc:	6013      	str	r3, [r2, #0]
 80228de:	e5fc      	b.n	80224da <_strtod_l+0x44a>
 80228e0:	ffc00000 	.word	0xffc00000
 80228e4:	41dfffff 	.word	0x41dfffff
 80228e8:	00000000 	.word	0x00000000
 80228ec:	39500000 	.word	0x39500000
 80228f0:	0802a710 	.word	0x0802a710
 80228f4:	fffffc02 	.word	0xfffffc02
 80228f8:	7ff00000 	.word	0x7ff00000
 80228fc:	46d9      	mov	r9, fp
 80228fe:	d15d      	bne.n	80229bc <_strtod_l+0x92c>
 8022900:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8022904:	f1b8 0f00 	cmp.w	r8, #0
 8022908:	d02a      	beq.n	8022960 <_strtod_l+0x8d0>
 802290a:	4aa9      	ldr	r2, [pc, #676]	@ (8022bb0 <_strtod_l+0xb20>)
 802290c:	4293      	cmp	r3, r2
 802290e:	d12a      	bne.n	8022966 <_strtod_l+0x8d6>
 8022910:	9b06      	ldr	r3, [sp, #24]
 8022912:	4652      	mov	r2, sl
 8022914:	b1fb      	cbz	r3, 8022956 <_strtod_l+0x8c6>
 8022916:	4ba7      	ldr	r3, [pc, #668]	@ (8022bb4 <_strtod_l+0xb24>)
 8022918:	ea0b 0303 	and.w	r3, fp, r3
 802291c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8022920:	f04f 31ff 	mov.w	r1, #4294967295
 8022924:	d81a      	bhi.n	802295c <_strtod_l+0x8cc>
 8022926:	0d1b      	lsrs	r3, r3, #20
 8022928:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 802292c:	fa01 f303 	lsl.w	r3, r1, r3
 8022930:	429a      	cmp	r2, r3
 8022932:	d118      	bne.n	8022966 <_strtod_l+0x8d6>
 8022934:	4ba0      	ldr	r3, [pc, #640]	@ (8022bb8 <_strtod_l+0xb28>)
 8022936:	4599      	cmp	r9, r3
 8022938:	d102      	bne.n	8022940 <_strtod_l+0x8b0>
 802293a:	3201      	adds	r2, #1
 802293c:	f43f adc2 	beq.w	80224c4 <_strtod_l+0x434>
 8022940:	4b9c      	ldr	r3, [pc, #624]	@ (8022bb4 <_strtod_l+0xb24>)
 8022942:	ea09 0303 	and.w	r3, r9, r3
 8022946:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 802294a:	f04f 0a00 	mov.w	sl, #0
 802294e:	9b06      	ldr	r3, [sp, #24]
 8022950:	2b00      	cmp	r3, #0
 8022952:	d1b2      	bne.n	80228ba <_strtod_l+0x82a>
 8022954:	e5c1      	b.n	80224da <_strtod_l+0x44a>
 8022956:	f04f 33ff 	mov.w	r3, #4294967295
 802295a:	e7e9      	b.n	8022930 <_strtod_l+0x8a0>
 802295c:	460b      	mov	r3, r1
 802295e:	e7e7      	b.n	8022930 <_strtod_l+0x8a0>
 8022960:	ea53 030a 	orrs.w	r3, r3, sl
 8022964:	d09b      	beq.n	802289e <_strtod_l+0x80e>
 8022966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022968:	b1c3      	cbz	r3, 802299c <_strtod_l+0x90c>
 802296a:	ea13 0f09 	tst.w	r3, r9
 802296e:	d0ee      	beq.n	802294e <_strtod_l+0x8be>
 8022970:	9a06      	ldr	r2, [sp, #24]
 8022972:	4650      	mov	r0, sl
 8022974:	4659      	mov	r1, fp
 8022976:	f1b8 0f00 	cmp.w	r8, #0
 802297a:	d013      	beq.n	80229a4 <_strtod_l+0x914>
 802297c:	f7ff fb6e 	bl	802205c <sulp>
 8022980:	ee39 7b00 	vadd.f64	d7, d9, d0
 8022984:	ec5b ab17 	vmov	sl, fp, d7
 8022988:	e7e1      	b.n	802294e <_strtod_l+0x8be>
 802298a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 802298e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8022992:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8022996:	f04f 3aff 	mov.w	sl, #4294967295
 802299a:	e7d8      	b.n	802294e <_strtod_l+0x8be>
 802299c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802299e:	ea13 0f0a 	tst.w	r3, sl
 80229a2:	e7e4      	b.n	802296e <_strtod_l+0x8de>
 80229a4:	f7ff fb5a 	bl	802205c <sulp>
 80229a8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80229ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80229b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229b4:	ec5b ab10 	vmov	sl, fp, d0
 80229b8:	d1c9      	bne.n	802294e <_strtod_l+0x8be>
 80229ba:	e617      	b.n	80225ec <_strtod_l+0x55c>
 80229bc:	4629      	mov	r1, r5
 80229be:	4620      	mov	r0, r4
 80229c0:	f003 fa4a 	bl	8025e58 <__ratio>
 80229c4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80229c8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80229cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229d0:	d85d      	bhi.n	8022a8e <_strtod_l+0x9fe>
 80229d2:	f1b8 0f00 	cmp.w	r8, #0
 80229d6:	d164      	bne.n	8022aa2 <_strtod_l+0xa12>
 80229d8:	f1ba 0f00 	cmp.w	sl, #0
 80229dc:	d14b      	bne.n	8022a76 <_strtod_l+0x9e6>
 80229de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80229e2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80229e6:	2b00      	cmp	r3, #0
 80229e8:	d160      	bne.n	8022aac <_strtod_l+0xa1c>
 80229ea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80229ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80229f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229f6:	d401      	bmi.n	80229fc <_strtod_l+0x96c>
 80229f8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80229fc:	eeb1 ab48 	vneg.f64	d10, d8
 8022a00:	486c      	ldr	r0, [pc, #432]	@ (8022bb4 <_strtod_l+0xb24>)
 8022a02:	496e      	ldr	r1, [pc, #440]	@ (8022bbc <_strtod_l+0xb2c>)
 8022a04:	ea09 0700 	and.w	r7, r9, r0
 8022a08:	428f      	cmp	r7, r1
 8022a0a:	ec53 2b1a 	vmov	r2, r3, d10
 8022a0e:	d17d      	bne.n	8022b0c <_strtod_l+0xa7c>
 8022a10:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8022a14:	ec4b ab1c 	vmov	d12, sl, fp
 8022a18:	eeb0 0b4c 	vmov.f64	d0, d12
 8022a1c:	f003 f954 	bl	8025cc8 <__ulp>
 8022a20:	4864      	ldr	r0, [pc, #400]	@ (8022bb4 <_strtod_l+0xb24>)
 8022a22:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8022a26:	ee1c 3a90 	vmov	r3, s25
 8022a2a:	4a65      	ldr	r2, [pc, #404]	@ (8022bc0 <_strtod_l+0xb30>)
 8022a2c:	ea03 0100 	and.w	r1, r3, r0
 8022a30:	4291      	cmp	r1, r2
 8022a32:	ec5b ab1c 	vmov	sl, fp, d12
 8022a36:	d93c      	bls.n	8022ab2 <_strtod_l+0xa22>
 8022a38:	ee19 2a90 	vmov	r2, s19
 8022a3c:	4b5e      	ldr	r3, [pc, #376]	@ (8022bb8 <_strtod_l+0xb28>)
 8022a3e:	429a      	cmp	r2, r3
 8022a40:	d104      	bne.n	8022a4c <_strtod_l+0x9bc>
 8022a42:	ee19 3a10 	vmov	r3, s18
 8022a46:	3301      	adds	r3, #1
 8022a48:	f43f ad3c 	beq.w	80224c4 <_strtod_l+0x434>
 8022a4c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8022bb8 <_strtod_l+0xb28>
 8022a50:	f04f 3aff 	mov.w	sl, #4294967295
 8022a54:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8022a56:	9805      	ldr	r0, [sp, #20]
 8022a58:	f002 fe0a 	bl	8025670 <_Bfree>
 8022a5c:	9805      	ldr	r0, [sp, #20]
 8022a5e:	4631      	mov	r1, r6
 8022a60:	f002 fe06 	bl	8025670 <_Bfree>
 8022a64:	9805      	ldr	r0, [sp, #20]
 8022a66:	4629      	mov	r1, r5
 8022a68:	f002 fe02 	bl	8025670 <_Bfree>
 8022a6c:	9805      	ldr	r0, [sp, #20]
 8022a6e:	4621      	mov	r1, r4
 8022a70:	f002 fdfe 	bl	8025670 <_Bfree>
 8022a74:	e627      	b.n	80226c6 <_strtod_l+0x636>
 8022a76:	f1ba 0f01 	cmp.w	sl, #1
 8022a7a:	d103      	bne.n	8022a84 <_strtod_l+0x9f4>
 8022a7c:	f1bb 0f00 	cmp.w	fp, #0
 8022a80:	f43f adb4 	beq.w	80225ec <_strtod_l+0x55c>
 8022a84:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8022a88:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8022a8c:	e7b8      	b.n	8022a00 <_strtod_l+0x970>
 8022a8e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8022a92:	ee20 8b08 	vmul.f64	d8, d0, d8
 8022a96:	f1b8 0f00 	cmp.w	r8, #0
 8022a9a:	d0af      	beq.n	80229fc <_strtod_l+0x96c>
 8022a9c:	eeb0 ab48 	vmov.f64	d10, d8
 8022aa0:	e7ae      	b.n	8022a00 <_strtod_l+0x970>
 8022aa2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8022aa6:	eeb0 8b4a 	vmov.f64	d8, d10
 8022aaa:	e7a9      	b.n	8022a00 <_strtod_l+0x970>
 8022aac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8022ab0:	e7a6      	b.n	8022a00 <_strtod_l+0x970>
 8022ab2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8022ab6:	9b06      	ldr	r3, [sp, #24]
 8022ab8:	46d9      	mov	r9, fp
 8022aba:	2b00      	cmp	r3, #0
 8022abc:	d1ca      	bne.n	8022a54 <_strtod_l+0x9c4>
 8022abe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8022ac2:	0d1b      	lsrs	r3, r3, #20
 8022ac4:	051b      	lsls	r3, r3, #20
 8022ac6:	429f      	cmp	r7, r3
 8022ac8:	d1c4      	bne.n	8022a54 <_strtod_l+0x9c4>
 8022aca:	ec51 0b18 	vmov	r0, r1, d8
 8022ace:	f7dd fe43 	bl	8000758 <__aeabi_d2lz>
 8022ad2:	f7dd fdfb 	bl	80006cc <__aeabi_l2d>
 8022ad6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8022ada:	ec41 0b17 	vmov	d7, r0, r1
 8022ade:	ea49 090a 	orr.w	r9, r9, sl
 8022ae2:	ea59 0908 	orrs.w	r9, r9, r8
 8022ae6:	ee38 8b47 	vsub.f64	d8, d8, d7
 8022aea:	d03c      	beq.n	8022b66 <_strtod_l+0xad6>
 8022aec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8022b98 <_strtod_l+0xb08>
 8022af0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8022af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022af8:	f53f acef 	bmi.w	80224da <_strtod_l+0x44a>
 8022afc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8022ba0 <_strtod_l+0xb10>
 8022b00:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8022b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022b08:	dda4      	ble.n	8022a54 <_strtod_l+0x9c4>
 8022b0a:	e4e6      	b.n	80224da <_strtod_l+0x44a>
 8022b0c:	9906      	ldr	r1, [sp, #24]
 8022b0e:	b1e1      	cbz	r1, 8022b4a <_strtod_l+0xaba>
 8022b10:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8022b14:	d819      	bhi.n	8022b4a <_strtod_l+0xaba>
 8022b16:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8022b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022b1e:	d811      	bhi.n	8022b44 <_strtod_l+0xab4>
 8022b20:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8022b24:	ee18 3a10 	vmov	r3, s16
 8022b28:	2b01      	cmp	r3, #1
 8022b2a:	bf38      	it	cc
 8022b2c:	2301      	movcc	r3, #1
 8022b2e:	ee08 3a10 	vmov	s16, r3
 8022b32:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8022b36:	f1b8 0f00 	cmp.w	r8, #0
 8022b3a:	d111      	bne.n	8022b60 <_strtod_l+0xad0>
 8022b3c:	eeb1 7b48 	vneg.f64	d7, d8
 8022b40:	ec53 2b17 	vmov	r2, r3, d7
 8022b44:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8022b48:	1bcb      	subs	r3, r1, r7
 8022b4a:	eeb0 0b49 	vmov.f64	d0, d9
 8022b4e:	ec43 2b1a 	vmov	d10, r2, r3
 8022b52:	f003 f8b9 	bl	8025cc8 <__ulp>
 8022b56:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8022b5a:	ec5b ab19 	vmov	sl, fp, d9
 8022b5e:	e7aa      	b.n	8022ab6 <_strtod_l+0xa26>
 8022b60:	eeb0 7b48 	vmov.f64	d7, d8
 8022b64:	e7ec      	b.n	8022b40 <_strtod_l+0xab0>
 8022b66:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8022ba8 <_strtod_l+0xb18>
 8022b6a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8022b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022b72:	f57f af6f 	bpl.w	8022a54 <_strtod_l+0x9c4>
 8022b76:	e4b0      	b.n	80224da <_strtod_l+0x44a>
 8022b78:	2300      	movs	r3, #0
 8022b7a:	9308      	str	r3, [sp, #32]
 8022b7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022b7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022b80:	6013      	str	r3, [r2, #0]
 8022b82:	f7ff bac4 	b.w	802210e <_strtod_l+0x7e>
 8022b86:	2a65      	cmp	r2, #101	@ 0x65
 8022b88:	f43f abbf 	beq.w	802230a <_strtod_l+0x27a>
 8022b8c:	2a45      	cmp	r2, #69	@ 0x45
 8022b8e:	f43f abbc 	beq.w	802230a <_strtod_l+0x27a>
 8022b92:	2101      	movs	r1, #1
 8022b94:	f7ff bbf4 	b.w	8022380 <_strtod_l+0x2f0>
 8022b98:	94a03595 	.word	0x94a03595
 8022b9c:	3fdfffff 	.word	0x3fdfffff
 8022ba0:	35afe535 	.word	0x35afe535
 8022ba4:	3fe00000 	.word	0x3fe00000
 8022ba8:	94a03595 	.word	0x94a03595
 8022bac:	3fcfffff 	.word	0x3fcfffff
 8022bb0:	000fffff 	.word	0x000fffff
 8022bb4:	7ff00000 	.word	0x7ff00000
 8022bb8:	7fefffff 	.word	0x7fefffff
 8022bbc:	7fe00000 	.word	0x7fe00000
 8022bc0:	7c9fffff 	.word	0x7c9fffff

08022bc4 <_strtod_r>:
 8022bc4:	4b01      	ldr	r3, [pc, #4]	@ (8022bcc <_strtod_r+0x8>)
 8022bc6:	f7ff ba63 	b.w	8022090 <_strtod_l>
 8022bca:	bf00      	nop
 8022bcc:	240000d8 	.word	0x240000d8

08022bd0 <strtod>:
 8022bd0:	460a      	mov	r2, r1
 8022bd2:	4601      	mov	r1, r0
 8022bd4:	4802      	ldr	r0, [pc, #8]	@ (8022be0 <strtod+0x10>)
 8022bd6:	4b03      	ldr	r3, [pc, #12]	@ (8022be4 <strtod+0x14>)
 8022bd8:	6800      	ldr	r0, [r0, #0]
 8022bda:	f7ff ba59 	b.w	8022090 <_strtod_l>
 8022bde:	bf00      	nop
 8022be0:	24000244 	.word	0x24000244
 8022be4:	240000d8 	.word	0x240000d8

08022be8 <strtof>:
 8022be8:	b510      	push	{r4, lr}
 8022bea:	4c21      	ldr	r4, [pc, #132]	@ (8022c70 <strtof+0x88>)
 8022bec:	4b21      	ldr	r3, [pc, #132]	@ (8022c74 <strtof+0x8c>)
 8022bee:	460a      	mov	r2, r1
 8022bf0:	4601      	mov	r1, r0
 8022bf2:	6820      	ldr	r0, [r4, #0]
 8022bf4:	f7ff fa4c 	bl	8022090 <_strtod_l>
 8022bf8:	eeb4 0b40 	vcmp.f64	d0, d0
 8022bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c00:	eeb0 7b40 	vmov.f64	d7, d0
 8022c04:	d70d      	bvc.n	8022c22 <strtof+0x3a>
 8022c06:	ee17 3a90 	vmov	r3, s15
 8022c0a:	2b00      	cmp	r3, #0
 8022c0c:	481a      	ldr	r0, [pc, #104]	@ (8022c78 <strtof+0x90>)
 8022c0e:	da04      	bge.n	8022c1a <strtof+0x32>
 8022c10:	f001 fb4e 	bl	80242b0 <nanf>
 8022c14:	eeb1 0a40 	vneg.f32	s0, s0
 8022c18:	bd10      	pop	{r4, pc}
 8022c1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022c1e:	f001 bb47 	b.w	80242b0 <nanf>
 8022c22:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8022c26:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8022c7c <strtof+0x94>
 8022c2a:	eeb0 6ac0 	vabs.f32	s12, s0
 8022c2e:	eeb4 6a66 	vcmp.f32	s12, s13
 8022c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c36:	dd08      	ble.n	8022c4a <strtof+0x62>
 8022c38:	eeb0 6bc7 	vabs.f64	d6, d7
 8022c3c:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 8022c68 <strtof+0x80>
 8022c40:	eeb4 6b45 	vcmp.f64	d6, d5
 8022c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c48:	dd0a      	ble.n	8022c60 <strtof+0x78>
 8022c4a:	ee10 3a10 	vmov	r3, s0
 8022c4e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8022c52:	d1e1      	bne.n	8022c18 <strtof+0x30>
 8022c54:	ee17 2a90 	vmov	r2, s15
 8022c58:	4b09      	ldr	r3, [pc, #36]	@ (8022c80 <strtof+0x98>)
 8022c5a:	4013      	ands	r3, r2
 8022c5c:	2b00      	cmp	r3, #0
 8022c5e:	d0db      	beq.n	8022c18 <strtof+0x30>
 8022c60:	6823      	ldr	r3, [r4, #0]
 8022c62:	2222      	movs	r2, #34	@ 0x22
 8022c64:	601a      	str	r2, [r3, #0]
 8022c66:	e7d7      	b.n	8022c18 <strtof+0x30>
 8022c68:	ffffffff 	.word	0xffffffff
 8022c6c:	7fefffff 	.word	0x7fefffff
 8022c70:	24000244 	.word	0x24000244
 8022c74:	240000d8 	.word	0x240000d8
 8022c78:	0802a5a5 	.word	0x0802a5a5
 8022c7c:	7f7fffff 	.word	0x7f7fffff
 8022c80:	7ff00000 	.word	0x7ff00000

08022c84 <_strtol_l.isra.0>:
 8022c84:	2b24      	cmp	r3, #36	@ 0x24
 8022c86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022c8a:	4686      	mov	lr, r0
 8022c8c:	4690      	mov	r8, r2
 8022c8e:	d801      	bhi.n	8022c94 <_strtol_l.isra.0+0x10>
 8022c90:	2b01      	cmp	r3, #1
 8022c92:	d106      	bne.n	8022ca2 <_strtol_l.isra.0+0x1e>
 8022c94:	f001 faca 	bl	802422c <__errno>
 8022c98:	2316      	movs	r3, #22
 8022c9a:	6003      	str	r3, [r0, #0]
 8022c9c:	2000      	movs	r0, #0
 8022c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022ca2:	4834      	ldr	r0, [pc, #208]	@ (8022d74 <_strtol_l.isra.0+0xf0>)
 8022ca4:	460d      	mov	r5, r1
 8022ca6:	462a      	mov	r2, r5
 8022ca8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022cac:	5d06      	ldrb	r6, [r0, r4]
 8022cae:	f016 0608 	ands.w	r6, r6, #8
 8022cb2:	d1f8      	bne.n	8022ca6 <_strtol_l.isra.0+0x22>
 8022cb4:	2c2d      	cmp	r4, #45	@ 0x2d
 8022cb6:	d110      	bne.n	8022cda <_strtol_l.isra.0+0x56>
 8022cb8:	782c      	ldrb	r4, [r5, #0]
 8022cba:	2601      	movs	r6, #1
 8022cbc:	1c95      	adds	r5, r2, #2
 8022cbe:	f033 0210 	bics.w	r2, r3, #16
 8022cc2:	d115      	bne.n	8022cf0 <_strtol_l.isra.0+0x6c>
 8022cc4:	2c30      	cmp	r4, #48	@ 0x30
 8022cc6:	d10d      	bne.n	8022ce4 <_strtol_l.isra.0+0x60>
 8022cc8:	782a      	ldrb	r2, [r5, #0]
 8022cca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8022cce:	2a58      	cmp	r2, #88	@ 0x58
 8022cd0:	d108      	bne.n	8022ce4 <_strtol_l.isra.0+0x60>
 8022cd2:	786c      	ldrb	r4, [r5, #1]
 8022cd4:	3502      	adds	r5, #2
 8022cd6:	2310      	movs	r3, #16
 8022cd8:	e00a      	b.n	8022cf0 <_strtol_l.isra.0+0x6c>
 8022cda:	2c2b      	cmp	r4, #43	@ 0x2b
 8022cdc:	bf04      	itt	eq
 8022cde:	782c      	ldrbeq	r4, [r5, #0]
 8022ce0:	1c95      	addeq	r5, r2, #2
 8022ce2:	e7ec      	b.n	8022cbe <_strtol_l.isra.0+0x3a>
 8022ce4:	2b00      	cmp	r3, #0
 8022ce6:	d1f6      	bne.n	8022cd6 <_strtol_l.isra.0+0x52>
 8022ce8:	2c30      	cmp	r4, #48	@ 0x30
 8022cea:	bf14      	ite	ne
 8022cec:	230a      	movne	r3, #10
 8022cee:	2308      	moveq	r3, #8
 8022cf0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8022cf4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8022cf8:	2200      	movs	r2, #0
 8022cfa:	fbbc f9f3 	udiv	r9, ip, r3
 8022cfe:	4610      	mov	r0, r2
 8022d00:	fb03 ca19 	mls	sl, r3, r9, ip
 8022d04:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8022d08:	2f09      	cmp	r7, #9
 8022d0a:	d80f      	bhi.n	8022d2c <_strtol_l.isra.0+0xa8>
 8022d0c:	463c      	mov	r4, r7
 8022d0e:	42a3      	cmp	r3, r4
 8022d10:	dd1b      	ble.n	8022d4a <_strtol_l.isra.0+0xc6>
 8022d12:	1c57      	adds	r7, r2, #1
 8022d14:	d007      	beq.n	8022d26 <_strtol_l.isra.0+0xa2>
 8022d16:	4581      	cmp	r9, r0
 8022d18:	d314      	bcc.n	8022d44 <_strtol_l.isra.0+0xc0>
 8022d1a:	d101      	bne.n	8022d20 <_strtol_l.isra.0+0x9c>
 8022d1c:	45a2      	cmp	sl, r4
 8022d1e:	db11      	blt.n	8022d44 <_strtol_l.isra.0+0xc0>
 8022d20:	fb00 4003 	mla	r0, r0, r3, r4
 8022d24:	2201      	movs	r2, #1
 8022d26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022d2a:	e7eb      	b.n	8022d04 <_strtol_l.isra.0+0x80>
 8022d2c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8022d30:	2f19      	cmp	r7, #25
 8022d32:	d801      	bhi.n	8022d38 <_strtol_l.isra.0+0xb4>
 8022d34:	3c37      	subs	r4, #55	@ 0x37
 8022d36:	e7ea      	b.n	8022d0e <_strtol_l.isra.0+0x8a>
 8022d38:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8022d3c:	2f19      	cmp	r7, #25
 8022d3e:	d804      	bhi.n	8022d4a <_strtol_l.isra.0+0xc6>
 8022d40:	3c57      	subs	r4, #87	@ 0x57
 8022d42:	e7e4      	b.n	8022d0e <_strtol_l.isra.0+0x8a>
 8022d44:	f04f 32ff 	mov.w	r2, #4294967295
 8022d48:	e7ed      	b.n	8022d26 <_strtol_l.isra.0+0xa2>
 8022d4a:	1c53      	adds	r3, r2, #1
 8022d4c:	d108      	bne.n	8022d60 <_strtol_l.isra.0+0xdc>
 8022d4e:	2322      	movs	r3, #34	@ 0x22
 8022d50:	f8ce 3000 	str.w	r3, [lr]
 8022d54:	4660      	mov	r0, ip
 8022d56:	f1b8 0f00 	cmp.w	r8, #0
 8022d5a:	d0a0      	beq.n	8022c9e <_strtol_l.isra.0+0x1a>
 8022d5c:	1e69      	subs	r1, r5, #1
 8022d5e:	e006      	b.n	8022d6e <_strtol_l.isra.0+0xea>
 8022d60:	b106      	cbz	r6, 8022d64 <_strtol_l.isra.0+0xe0>
 8022d62:	4240      	negs	r0, r0
 8022d64:	f1b8 0f00 	cmp.w	r8, #0
 8022d68:	d099      	beq.n	8022c9e <_strtol_l.isra.0+0x1a>
 8022d6a:	2a00      	cmp	r2, #0
 8022d6c:	d1f6      	bne.n	8022d5c <_strtol_l.isra.0+0xd8>
 8022d6e:	f8c8 1000 	str.w	r1, [r8]
 8022d72:	e794      	b.n	8022c9e <_strtol_l.isra.0+0x1a>
 8022d74:	0802a739 	.word	0x0802a739

08022d78 <_strtol_r>:
 8022d78:	f7ff bf84 	b.w	8022c84 <_strtol_l.isra.0>

08022d7c <strtol>:
 8022d7c:	4613      	mov	r3, r2
 8022d7e:	460a      	mov	r2, r1
 8022d80:	4601      	mov	r1, r0
 8022d82:	4802      	ldr	r0, [pc, #8]	@ (8022d8c <strtol+0x10>)
 8022d84:	6800      	ldr	r0, [r0, #0]
 8022d86:	f7ff bf7d 	b.w	8022c84 <_strtol_l.isra.0>
 8022d8a:	bf00      	nop
 8022d8c:	24000244 	.word	0x24000244

08022d90 <_strtoul_l.isra.0>:
 8022d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8022d94:	4e34      	ldr	r6, [pc, #208]	@ (8022e68 <_strtoul_l.isra.0+0xd8>)
 8022d96:	4686      	mov	lr, r0
 8022d98:	460d      	mov	r5, r1
 8022d9a:	4628      	mov	r0, r5
 8022d9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022da0:	5d37      	ldrb	r7, [r6, r4]
 8022da2:	f017 0708 	ands.w	r7, r7, #8
 8022da6:	d1f8      	bne.n	8022d9a <_strtoul_l.isra.0+0xa>
 8022da8:	2c2d      	cmp	r4, #45	@ 0x2d
 8022daa:	d110      	bne.n	8022dce <_strtoul_l.isra.0+0x3e>
 8022dac:	782c      	ldrb	r4, [r5, #0]
 8022dae:	2701      	movs	r7, #1
 8022db0:	1c85      	adds	r5, r0, #2
 8022db2:	f033 0010 	bics.w	r0, r3, #16
 8022db6:	d115      	bne.n	8022de4 <_strtoul_l.isra.0+0x54>
 8022db8:	2c30      	cmp	r4, #48	@ 0x30
 8022dba:	d10d      	bne.n	8022dd8 <_strtoul_l.isra.0+0x48>
 8022dbc:	7828      	ldrb	r0, [r5, #0]
 8022dbe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8022dc2:	2858      	cmp	r0, #88	@ 0x58
 8022dc4:	d108      	bne.n	8022dd8 <_strtoul_l.isra.0+0x48>
 8022dc6:	786c      	ldrb	r4, [r5, #1]
 8022dc8:	3502      	adds	r5, #2
 8022dca:	2310      	movs	r3, #16
 8022dcc:	e00a      	b.n	8022de4 <_strtoul_l.isra.0+0x54>
 8022dce:	2c2b      	cmp	r4, #43	@ 0x2b
 8022dd0:	bf04      	itt	eq
 8022dd2:	782c      	ldrbeq	r4, [r5, #0]
 8022dd4:	1c85      	addeq	r5, r0, #2
 8022dd6:	e7ec      	b.n	8022db2 <_strtoul_l.isra.0+0x22>
 8022dd8:	2b00      	cmp	r3, #0
 8022dda:	d1f6      	bne.n	8022dca <_strtoul_l.isra.0+0x3a>
 8022ddc:	2c30      	cmp	r4, #48	@ 0x30
 8022dde:	bf14      	ite	ne
 8022de0:	230a      	movne	r3, #10
 8022de2:	2308      	moveq	r3, #8
 8022de4:	f04f 38ff 	mov.w	r8, #4294967295
 8022de8:	2600      	movs	r6, #0
 8022dea:	fbb8 f8f3 	udiv	r8, r8, r3
 8022dee:	fb03 f908 	mul.w	r9, r3, r8
 8022df2:	ea6f 0909 	mvn.w	r9, r9
 8022df6:	4630      	mov	r0, r6
 8022df8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8022dfc:	f1bc 0f09 	cmp.w	ip, #9
 8022e00:	d810      	bhi.n	8022e24 <_strtoul_l.isra.0+0x94>
 8022e02:	4664      	mov	r4, ip
 8022e04:	42a3      	cmp	r3, r4
 8022e06:	dd1e      	ble.n	8022e46 <_strtoul_l.isra.0+0xb6>
 8022e08:	f1b6 3fff 	cmp.w	r6, #4294967295
 8022e0c:	d007      	beq.n	8022e1e <_strtoul_l.isra.0+0x8e>
 8022e0e:	4580      	cmp	r8, r0
 8022e10:	d316      	bcc.n	8022e40 <_strtoul_l.isra.0+0xb0>
 8022e12:	d101      	bne.n	8022e18 <_strtoul_l.isra.0+0x88>
 8022e14:	45a1      	cmp	r9, r4
 8022e16:	db13      	blt.n	8022e40 <_strtoul_l.isra.0+0xb0>
 8022e18:	fb00 4003 	mla	r0, r0, r3, r4
 8022e1c:	2601      	movs	r6, #1
 8022e1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022e22:	e7e9      	b.n	8022df8 <_strtoul_l.isra.0+0x68>
 8022e24:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8022e28:	f1bc 0f19 	cmp.w	ip, #25
 8022e2c:	d801      	bhi.n	8022e32 <_strtoul_l.isra.0+0xa2>
 8022e2e:	3c37      	subs	r4, #55	@ 0x37
 8022e30:	e7e8      	b.n	8022e04 <_strtoul_l.isra.0+0x74>
 8022e32:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8022e36:	f1bc 0f19 	cmp.w	ip, #25
 8022e3a:	d804      	bhi.n	8022e46 <_strtoul_l.isra.0+0xb6>
 8022e3c:	3c57      	subs	r4, #87	@ 0x57
 8022e3e:	e7e1      	b.n	8022e04 <_strtoul_l.isra.0+0x74>
 8022e40:	f04f 36ff 	mov.w	r6, #4294967295
 8022e44:	e7eb      	b.n	8022e1e <_strtoul_l.isra.0+0x8e>
 8022e46:	1c73      	adds	r3, r6, #1
 8022e48:	d106      	bne.n	8022e58 <_strtoul_l.isra.0+0xc8>
 8022e4a:	2322      	movs	r3, #34	@ 0x22
 8022e4c:	f8ce 3000 	str.w	r3, [lr]
 8022e50:	4630      	mov	r0, r6
 8022e52:	b932      	cbnz	r2, 8022e62 <_strtoul_l.isra.0+0xd2>
 8022e54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022e58:	b107      	cbz	r7, 8022e5c <_strtoul_l.isra.0+0xcc>
 8022e5a:	4240      	negs	r0, r0
 8022e5c:	2a00      	cmp	r2, #0
 8022e5e:	d0f9      	beq.n	8022e54 <_strtoul_l.isra.0+0xc4>
 8022e60:	b106      	cbz	r6, 8022e64 <_strtoul_l.isra.0+0xd4>
 8022e62:	1e69      	subs	r1, r5, #1
 8022e64:	6011      	str	r1, [r2, #0]
 8022e66:	e7f5      	b.n	8022e54 <_strtoul_l.isra.0+0xc4>
 8022e68:	0802a739 	.word	0x0802a739

08022e6c <strtoul>:
 8022e6c:	4613      	mov	r3, r2
 8022e6e:	460a      	mov	r2, r1
 8022e70:	4601      	mov	r1, r0
 8022e72:	4802      	ldr	r0, [pc, #8]	@ (8022e7c <strtoul+0x10>)
 8022e74:	6800      	ldr	r0, [r0, #0]
 8022e76:	f7ff bf8b 	b.w	8022d90 <_strtoul_l.isra.0>
 8022e7a:	bf00      	nop
 8022e7c:	24000244 	.word	0x24000244

08022e80 <__cvt>:
 8022e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022e82:	ed2d 8b02 	vpush	{d8}
 8022e86:	eeb0 8b40 	vmov.f64	d8, d0
 8022e8a:	b085      	sub	sp, #20
 8022e8c:	4617      	mov	r7, r2
 8022e8e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8022e90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8022e92:	ee18 2a90 	vmov	r2, s17
 8022e96:	f025 0520 	bic.w	r5, r5, #32
 8022e9a:	2a00      	cmp	r2, #0
 8022e9c:	bfb6      	itet	lt
 8022e9e:	222d      	movlt	r2, #45	@ 0x2d
 8022ea0:	2200      	movge	r2, #0
 8022ea2:	eeb1 8b40 	vneglt.f64	d8, d0
 8022ea6:	2d46      	cmp	r5, #70	@ 0x46
 8022ea8:	460c      	mov	r4, r1
 8022eaa:	701a      	strb	r2, [r3, #0]
 8022eac:	d004      	beq.n	8022eb8 <__cvt+0x38>
 8022eae:	2d45      	cmp	r5, #69	@ 0x45
 8022eb0:	d100      	bne.n	8022eb4 <__cvt+0x34>
 8022eb2:	3401      	adds	r4, #1
 8022eb4:	2102      	movs	r1, #2
 8022eb6:	e000      	b.n	8022eba <__cvt+0x3a>
 8022eb8:	2103      	movs	r1, #3
 8022eba:	ab03      	add	r3, sp, #12
 8022ebc:	9301      	str	r3, [sp, #4]
 8022ebe:	ab02      	add	r3, sp, #8
 8022ec0:	9300      	str	r3, [sp, #0]
 8022ec2:	4622      	mov	r2, r4
 8022ec4:	4633      	mov	r3, r6
 8022ec6:	eeb0 0b48 	vmov.f64	d0, d8
 8022eca:	f001 fa9d 	bl	8024408 <_dtoa_r>
 8022ece:	2d47      	cmp	r5, #71	@ 0x47
 8022ed0:	d114      	bne.n	8022efc <__cvt+0x7c>
 8022ed2:	07fb      	lsls	r3, r7, #31
 8022ed4:	d50a      	bpl.n	8022eec <__cvt+0x6c>
 8022ed6:	1902      	adds	r2, r0, r4
 8022ed8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022ee0:	bf08      	it	eq
 8022ee2:	9203      	streq	r2, [sp, #12]
 8022ee4:	2130      	movs	r1, #48	@ 0x30
 8022ee6:	9b03      	ldr	r3, [sp, #12]
 8022ee8:	4293      	cmp	r3, r2
 8022eea:	d319      	bcc.n	8022f20 <__cvt+0xa0>
 8022eec:	9b03      	ldr	r3, [sp, #12]
 8022eee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022ef0:	1a1b      	subs	r3, r3, r0
 8022ef2:	6013      	str	r3, [r2, #0]
 8022ef4:	b005      	add	sp, #20
 8022ef6:	ecbd 8b02 	vpop	{d8}
 8022efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022efc:	2d46      	cmp	r5, #70	@ 0x46
 8022efe:	eb00 0204 	add.w	r2, r0, r4
 8022f02:	d1e9      	bne.n	8022ed8 <__cvt+0x58>
 8022f04:	7803      	ldrb	r3, [r0, #0]
 8022f06:	2b30      	cmp	r3, #48	@ 0x30
 8022f08:	d107      	bne.n	8022f1a <__cvt+0x9a>
 8022f0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022f12:	bf1c      	itt	ne
 8022f14:	f1c4 0401 	rsbne	r4, r4, #1
 8022f18:	6034      	strne	r4, [r6, #0]
 8022f1a:	6833      	ldr	r3, [r6, #0]
 8022f1c:	441a      	add	r2, r3
 8022f1e:	e7db      	b.n	8022ed8 <__cvt+0x58>
 8022f20:	1c5c      	adds	r4, r3, #1
 8022f22:	9403      	str	r4, [sp, #12]
 8022f24:	7019      	strb	r1, [r3, #0]
 8022f26:	e7de      	b.n	8022ee6 <__cvt+0x66>

08022f28 <__exponent>:
 8022f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022f2a:	2900      	cmp	r1, #0
 8022f2c:	bfba      	itte	lt
 8022f2e:	4249      	neglt	r1, r1
 8022f30:	232d      	movlt	r3, #45	@ 0x2d
 8022f32:	232b      	movge	r3, #43	@ 0x2b
 8022f34:	2909      	cmp	r1, #9
 8022f36:	7002      	strb	r2, [r0, #0]
 8022f38:	7043      	strb	r3, [r0, #1]
 8022f3a:	dd29      	ble.n	8022f90 <__exponent+0x68>
 8022f3c:	f10d 0307 	add.w	r3, sp, #7
 8022f40:	461d      	mov	r5, r3
 8022f42:	270a      	movs	r7, #10
 8022f44:	461a      	mov	r2, r3
 8022f46:	fbb1 f6f7 	udiv	r6, r1, r7
 8022f4a:	fb07 1416 	mls	r4, r7, r6, r1
 8022f4e:	3430      	adds	r4, #48	@ 0x30
 8022f50:	f802 4c01 	strb.w	r4, [r2, #-1]
 8022f54:	460c      	mov	r4, r1
 8022f56:	2c63      	cmp	r4, #99	@ 0x63
 8022f58:	f103 33ff 	add.w	r3, r3, #4294967295
 8022f5c:	4631      	mov	r1, r6
 8022f5e:	dcf1      	bgt.n	8022f44 <__exponent+0x1c>
 8022f60:	3130      	adds	r1, #48	@ 0x30
 8022f62:	1e94      	subs	r4, r2, #2
 8022f64:	f803 1c01 	strb.w	r1, [r3, #-1]
 8022f68:	1c41      	adds	r1, r0, #1
 8022f6a:	4623      	mov	r3, r4
 8022f6c:	42ab      	cmp	r3, r5
 8022f6e:	d30a      	bcc.n	8022f86 <__exponent+0x5e>
 8022f70:	f10d 0309 	add.w	r3, sp, #9
 8022f74:	1a9b      	subs	r3, r3, r2
 8022f76:	42ac      	cmp	r4, r5
 8022f78:	bf88      	it	hi
 8022f7a:	2300      	movhi	r3, #0
 8022f7c:	3302      	adds	r3, #2
 8022f7e:	4403      	add	r3, r0
 8022f80:	1a18      	subs	r0, r3, r0
 8022f82:	b003      	add	sp, #12
 8022f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022f86:	f813 6b01 	ldrb.w	r6, [r3], #1
 8022f8a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8022f8e:	e7ed      	b.n	8022f6c <__exponent+0x44>
 8022f90:	2330      	movs	r3, #48	@ 0x30
 8022f92:	3130      	adds	r1, #48	@ 0x30
 8022f94:	7083      	strb	r3, [r0, #2]
 8022f96:	70c1      	strb	r1, [r0, #3]
 8022f98:	1d03      	adds	r3, r0, #4
 8022f9a:	e7f1      	b.n	8022f80 <__exponent+0x58>
 8022f9c:	0000      	movs	r0, r0
	...

08022fa0 <_printf_float>:
 8022fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022fa4:	b08d      	sub	sp, #52	@ 0x34
 8022fa6:	460c      	mov	r4, r1
 8022fa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8022fac:	4616      	mov	r6, r2
 8022fae:	461f      	mov	r7, r3
 8022fb0:	4605      	mov	r5, r0
 8022fb2:	f001 f883 	bl	80240bc <_localeconv_r>
 8022fb6:	f8d0 b000 	ldr.w	fp, [r0]
 8022fba:	4658      	mov	r0, fp
 8022fbc:	f7dd f9f0 	bl	80003a0 <strlen>
 8022fc0:	2300      	movs	r3, #0
 8022fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8022fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8022fc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8022fcc:	6822      	ldr	r2, [r4, #0]
 8022fce:	9005      	str	r0, [sp, #20]
 8022fd0:	3307      	adds	r3, #7
 8022fd2:	f023 0307 	bic.w	r3, r3, #7
 8022fd6:	f103 0108 	add.w	r1, r3, #8
 8022fda:	f8c8 1000 	str.w	r1, [r8]
 8022fde:	ed93 0b00 	vldr	d0, [r3]
 8022fe2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8023240 <_printf_float+0x2a0>
 8022fe6:	eeb0 7bc0 	vabs.f64	d7, d0
 8022fea:	eeb4 7b46 	vcmp.f64	d7, d6
 8022fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022ff2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8022ff6:	dd24      	ble.n	8023042 <_printf_float+0xa2>
 8022ff8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8022ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023000:	d502      	bpl.n	8023008 <_printf_float+0x68>
 8023002:	232d      	movs	r3, #45	@ 0x2d
 8023004:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8023008:	498f      	ldr	r1, [pc, #572]	@ (8023248 <_printf_float+0x2a8>)
 802300a:	4b90      	ldr	r3, [pc, #576]	@ (802324c <_printf_float+0x2ac>)
 802300c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8023010:	bf8c      	ite	hi
 8023012:	4688      	movhi	r8, r1
 8023014:	4698      	movls	r8, r3
 8023016:	f022 0204 	bic.w	r2, r2, #4
 802301a:	2303      	movs	r3, #3
 802301c:	6123      	str	r3, [r4, #16]
 802301e:	6022      	str	r2, [r4, #0]
 8023020:	f04f 0a00 	mov.w	sl, #0
 8023024:	9700      	str	r7, [sp, #0]
 8023026:	4633      	mov	r3, r6
 8023028:	aa0b      	add	r2, sp, #44	@ 0x2c
 802302a:	4621      	mov	r1, r4
 802302c:	4628      	mov	r0, r5
 802302e:	f000 f9d1 	bl	80233d4 <_printf_common>
 8023032:	3001      	adds	r0, #1
 8023034:	f040 8089 	bne.w	802314a <_printf_float+0x1aa>
 8023038:	f04f 30ff 	mov.w	r0, #4294967295
 802303c:	b00d      	add	sp, #52	@ 0x34
 802303e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023042:	eeb4 0b40 	vcmp.f64	d0, d0
 8023046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802304a:	d709      	bvc.n	8023060 <_printf_float+0xc0>
 802304c:	ee10 3a90 	vmov	r3, s1
 8023050:	2b00      	cmp	r3, #0
 8023052:	bfbc      	itt	lt
 8023054:	232d      	movlt	r3, #45	@ 0x2d
 8023056:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 802305a:	497d      	ldr	r1, [pc, #500]	@ (8023250 <_printf_float+0x2b0>)
 802305c:	4b7d      	ldr	r3, [pc, #500]	@ (8023254 <_printf_float+0x2b4>)
 802305e:	e7d5      	b.n	802300c <_printf_float+0x6c>
 8023060:	6863      	ldr	r3, [r4, #4]
 8023062:	1c59      	adds	r1, r3, #1
 8023064:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8023068:	d139      	bne.n	80230de <_printf_float+0x13e>
 802306a:	2306      	movs	r3, #6
 802306c:	6063      	str	r3, [r4, #4]
 802306e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8023072:	2300      	movs	r3, #0
 8023074:	6022      	str	r2, [r4, #0]
 8023076:	9303      	str	r3, [sp, #12]
 8023078:	ab0a      	add	r3, sp, #40	@ 0x28
 802307a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 802307e:	ab09      	add	r3, sp, #36	@ 0x24
 8023080:	9300      	str	r3, [sp, #0]
 8023082:	6861      	ldr	r1, [r4, #4]
 8023084:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8023088:	4628      	mov	r0, r5
 802308a:	f7ff fef9 	bl	8022e80 <__cvt>
 802308e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8023092:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8023094:	4680      	mov	r8, r0
 8023096:	d129      	bne.n	80230ec <_printf_float+0x14c>
 8023098:	1cc8      	adds	r0, r1, #3
 802309a:	db02      	blt.n	80230a2 <_printf_float+0x102>
 802309c:	6863      	ldr	r3, [r4, #4]
 802309e:	4299      	cmp	r1, r3
 80230a0:	dd41      	ble.n	8023126 <_printf_float+0x186>
 80230a2:	f1a9 0902 	sub.w	r9, r9, #2
 80230a6:	fa5f f989 	uxtb.w	r9, r9
 80230aa:	3901      	subs	r1, #1
 80230ac:	464a      	mov	r2, r9
 80230ae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80230b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80230b4:	f7ff ff38 	bl	8022f28 <__exponent>
 80230b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80230ba:	1813      	adds	r3, r2, r0
 80230bc:	2a01      	cmp	r2, #1
 80230be:	4682      	mov	sl, r0
 80230c0:	6123      	str	r3, [r4, #16]
 80230c2:	dc02      	bgt.n	80230ca <_printf_float+0x12a>
 80230c4:	6822      	ldr	r2, [r4, #0]
 80230c6:	07d2      	lsls	r2, r2, #31
 80230c8:	d501      	bpl.n	80230ce <_printf_float+0x12e>
 80230ca:	3301      	adds	r3, #1
 80230cc:	6123      	str	r3, [r4, #16]
 80230ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80230d2:	2b00      	cmp	r3, #0
 80230d4:	d0a6      	beq.n	8023024 <_printf_float+0x84>
 80230d6:	232d      	movs	r3, #45	@ 0x2d
 80230d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80230dc:	e7a2      	b.n	8023024 <_printf_float+0x84>
 80230de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80230e2:	d1c4      	bne.n	802306e <_printf_float+0xce>
 80230e4:	2b00      	cmp	r3, #0
 80230e6:	d1c2      	bne.n	802306e <_printf_float+0xce>
 80230e8:	2301      	movs	r3, #1
 80230ea:	e7bf      	b.n	802306c <_printf_float+0xcc>
 80230ec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80230f0:	d9db      	bls.n	80230aa <_printf_float+0x10a>
 80230f2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80230f6:	d118      	bne.n	802312a <_printf_float+0x18a>
 80230f8:	2900      	cmp	r1, #0
 80230fa:	6863      	ldr	r3, [r4, #4]
 80230fc:	dd0b      	ble.n	8023116 <_printf_float+0x176>
 80230fe:	6121      	str	r1, [r4, #16]
 8023100:	b913      	cbnz	r3, 8023108 <_printf_float+0x168>
 8023102:	6822      	ldr	r2, [r4, #0]
 8023104:	07d0      	lsls	r0, r2, #31
 8023106:	d502      	bpl.n	802310e <_printf_float+0x16e>
 8023108:	3301      	adds	r3, #1
 802310a:	440b      	add	r3, r1
 802310c:	6123      	str	r3, [r4, #16]
 802310e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8023110:	f04f 0a00 	mov.w	sl, #0
 8023114:	e7db      	b.n	80230ce <_printf_float+0x12e>
 8023116:	b913      	cbnz	r3, 802311e <_printf_float+0x17e>
 8023118:	6822      	ldr	r2, [r4, #0]
 802311a:	07d2      	lsls	r2, r2, #31
 802311c:	d501      	bpl.n	8023122 <_printf_float+0x182>
 802311e:	3302      	adds	r3, #2
 8023120:	e7f4      	b.n	802310c <_printf_float+0x16c>
 8023122:	2301      	movs	r3, #1
 8023124:	e7f2      	b.n	802310c <_printf_float+0x16c>
 8023126:	f04f 0967 	mov.w	r9, #103	@ 0x67
 802312a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802312c:	4299      	cmp	r1, r3
 802312e:	db05      	blt.n	802313c <_printf_float+0x19c>
 8023130:	6823      	ldr	r3, [r4, #0]
 8023132:	6121      	str	r1, [r4, #16]
 8023134:	07d8      	lsls	r0, r3, #31
 8023136:	d5ea      	bpl.n	802310e <_printf_float+0x16e>
 8023138:	1c4b      	adds	r3, r1, #1
 802313a:	e7e7      	b.n	802310c <_printf_float+0x16c>
 802313c:	2900      	cmp	r1, #0
 802313e:	bfd4      	ite	le
 8023140:	f1c1 0202 	rsble	r2, r1, #2
 8023144:	2201      	movgt	r2, #1
 8023146:	4413      	add	r3, r2
 8023148:	e7e0      	b.n	802310c <_printf_float+0x16c>
 802314a:	6823      	ldr	r3, [r4, #0]
 802314c:	055a      	lsls	r2, r3, #21
 802314e:	d407      	bmi.n	8023160 <_printf_float+0x1c0>
 8023150:	6923      	ldr	r3, [r4, #16]
 8023152:	4642      	mov	r2, r8
 8023154:	4631      	mov	r1, r6
 8023156:	4628      	mov	r0, r5
 8023158:	47b8      	blx	r7
 802315a:	3001      	adds	r0, #1
 802315c:	d12a      	bne.n	80231b4 <_printf_float+0x214>
 802315e:	e76b      	b.n	8023038 <_printf_float+0x98>
 8023160:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8023164:	f240 80e0 	bls.w	8023328 <_printf_float+0x388>
 8023168:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 802316c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8023170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023174:	d133      	bne.n	80231de <_printf_float+0x23e>
 8023176:	4a38      	ldr	r2, [pc, #224]	@ (8023258 <_printf_float+0x2b8>)
 8023178:	2301      	movs	r3, #1
 802317a:	4631      	mov	r1, r6
 802317c:	4628      	mov	r0, r5
 802317e:	47b8      	blx	r7
 8023180:	3001      	adds	r0, #1
 8023182:	f43f af59 	beq.w	8023038 <_printf_float+0x98>
 8023186:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 802318a:	4543      	cmp	r3, r8
 802318c:	db02      	blt.n	8023194 <_printf_float+0x1f4>
 802318e:	6823      	ldr	r3, [r4, #0]
 8023190:	07d8      	lsls	r0, r3, #31
 8023192:	d50f      	bpl.n	80231b4 <_printf_float+0x214>
 8023194:	9b05      	ldr	r3, [sp, #20]
 8023196:	465a      	mov	r2, fp
 8023198:	4631      	mov	r1, r6
 802319a:	4628      	mov	r0, r5
 802319c:	47b8      	blx	r7
 802319e:	3001      	adds	r0, #1
 80231a0:	f43f af4a 	beq.w	8023038 <_printf_float+0x98>
 80231a4:	f04f 0900 	mov.w	r9, #0
 80231a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80231ac:	f104 0a1a 	add.w	sl, r4, #26
 80231b0:	45c8      	cmp	r8, r9
 80231b2:	dc09      	bgt.n	80231c8 <_printf_float+0x228>
 80231b4:	6823      	ldr	r3, [r4, #0]
 80231b6:	079b      	lsls	r3, r3, #30
 80231b8:	f100 8107 	bmi.w	80233ca <_printf_float+0x42a>
 80231bc:	68e0      	ldr	r0, [r4, #12]
 80231be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80231c0:	4298      	cmp	r0, r3
 80231c2:	bfb8      	it	lt
 80231c4:	4618      	movlt	r0, r3
 80231c6:	e739      	b.n	802303c <_printf_float+0x9c>
 80231c8:	2301      	movs	r3, #1
 80231ca:	4652      	mov	r2, sl
 80231cc:	4631      	mov	r1, r6
 80231ce:	4628      	mov	r0, r5
 80231d0:	47b8      	blx	r7
 80231d2:	3001      	adds	r0, #1
 80231d4:	f43f af30 	beq.w	8023038 <_printf_float+0x98>
 80231d8:	f109 0901 	add.w	r9, r9, #1
 80231dc:	e7e8      	b.n	80231b0 <_printf_float+0x210>
 80231de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80231e0:	2b00      	cmp	r3, #0
 80231e2:	dc3b      	bgt.n	802325c <_printf_float+0x2bc>
 80231e4:	4a1c      	ldr	r2, [pc, #112]	@ (8023258 <_printf_float+0x2b8>)
 80231e6:	2301      	movs	r3, #1
 80231e8:	4631      	mov	r1, r6
 80231ea:	4628      	mov	r0, r5
 80231ec:	47b8      	blx	r7
 80231ee:	3001      	adds	r0, #1
 80231f0:	f43f af22 	beq.w	8023038 <_printf_float+0x98>
 80231f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80231f8:	ea59 0303 	orrs.w	r3, r9, r3
 80231fc:	d102      	bne.n	8023204 <_printf_float+0x264>
 80231fe:	6823      	ldr	r3, [r4, #0]
 8023200:	07d9      	lsls	r1, r3, #31
 8023202:	d5d7      	bpl.n	80231b4 <_printf_float+0x214>
 8023204:	9b05      	ldr	r3, [sp, #20]
 8023206:	465a      	mov	r2, fp
 8023208:	4631      	mov	r1, r6
 802320a:	4628      	mov	r0, r5
 802320c:	47b8      	blx	r7
 802320e:	3001      	adds	r0, #1
 8023210:	f43f af12 	beq.w	8023038 <_printf_float+0x98>
 8023214:	f04f 0a00 	mov.w	sl, #0
 8023218:	f104 0b1a 	add.w	fp, r4, #26
 802321c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802321e:	425b      	negs	r3, r3
 8023220:	4553      	cmp	r3, sl
 8023222:	dc01      	bgt.n	8023228 <_printf_float+0x288>
 8023224:	464b      	mov	r3, r9
 8023226:	e794      	b.n	8023152 <_printf_float+0x1b2>
 8023228:	2301      	movs	r3, #1
 802322a:	465a      	mov	r2, fp
 802322c:	4631      	mov	r1, r6
 802322e:	4628      	mov	r0, r5
 8023230:	47b8      	blx	r7
 8023232:	3001      	adds	r0, #1
 8023234:	f43f af00 	beq.w	8023038 <_printf_float+0x98>
 8023238:	f10a 0a01 	add.w	sl, sl, #1
 802323c:	e7ee      	b.n	802321c <_printf_float+0x27c>
 802323e:	bf00      	nop
 8023240:	ffffffff 	.word	0xffffffff
 8023244:	7fefffff 	.word	0x7fefffff
 8023248:	0802a52d 	.word	0x0802a52d
 802324c:	0802a529 	.word	0x0802a529
 8023250:	0802a535 	.word	0x0802a535
 8023254:	0802a531 	.word	0x0802a531
 8023258:	0802a539 	.word	0x0802a539
 802325c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802325e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8023262:	4553      	cmp	r3, sl
 8023264:	bfa8      	it	ge
 8023266:	4653      	movge	r3, sl
 8023268:	2b00      	cmp	r3, #0
 802326a:	4699      	mov	r9, r3
 802326c:	dc37      	bgt.n	80232de <_printf_float+0x33e>
 802326e:	2300      	movs	r3, #0
 8023270:	9307      	str	r3, [sp, #28]
 8023272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8023276:	f104 021a 	add.w	r2, r4, #26
 802327a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802327c:	9907      	ldr	r1, [sp, #28]
 802327e:	9306      	str	r3, [sp, #24]
 8023280:	eba3 0309 	sub.w	r3, r3, r9
 8023284:	428b      	cmp	r3, r1
 8023286:	dc31      	bgt.n	80232ec <_printf_float+0x34c>
 8023288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802328a:	459a      	cmp	sl, r3
 802328c:	dc3b      	bgt.n	8023306 <_printf_float+0x366>
 802328e:	6823      	ldr	r3, [r4, #0]
 8023290:	07da      	lsls	r2, r3, #31
 8023292:	d438      	bmi.n	8023306 <_printf_float+0x366>
 8023294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023296:	ebaa 0903 	sub.w	r9, sl, r3
 802329a:	9b06      	ldr	r3, [sp, #24]
 802329c:	ebaa 0303 	sub.w	r3, sl, r3
 80232a0:	4599      	cmp	r9, r3
 80232a2:	bfa8      	it	ge
 80232a4:	4699      	movge	r9, r3
 80232a6:	f1b9 0f00 	cmp.w	r9, #0
 80232aa:	dc34      	bgt.n	8023316 <_printf_float+0x376>
 80232ac:	f04f 0800 	mov.w	r8, #0
 80232b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80232b4:	f104 0b1a 	add.w	fp, r4, #26
 80232b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232ba:	ebaa 0303 	sub.w	r3, sl, r3
 80232be:	eba3 0309 	sub.w	r3, r3, r9
 80232c2:	4543      	cmp	r3, r8
 80232c4:	f77f af76 	ble.w	80231b4 <_printf_float+0x214>
 80232c8:	2301      	movs	r3, #1
 80232ca:	465a      	mov	r2, fp
 80232cc:	4631      	mov	r1, r6
 80232ce:	4628      	mov	r0, r5
 80232d0:	47b8      	blx	r7
 80232d2:	3001      	adds	r0, #1
 80232d4:	f43f aeb0 	beq.w	8023038 <_printf_float+0x98>
 80232d8:	f108 0801 	add.w	r8, r8, #1
 80232dc:	e7ec      	b.n	80232b8 <_printf_float+0x318>
 80232de:	4642      	mov	r2, r8
 80232e0:	4631      	mov	r1, r6
 80232e2:	4628      	mov	r0, r5
 80232e4:	47b8      	blx	r7
 80232e6:	3001      	adds	r0, #1
 80232e8:	d1c1      	bne.n	802326e <_printf_float+0x2ce>
 80232ea:	e6a5      	b.n	8023038 <_printf_float+0x98>
 80232ec:	2301      	movs	r3, #1
 80232ee:	4631      	mov	r1, r6
 80232f0:	4628      	mov	r0, r5
 80232f2:	9206      	str	r2, [sp, #24]
 80232f4:	47b8      	blx	r7
 80232f6:	3001      	adds	r0, #1
 80232f8:	f43f ae9e 	beq.w	8023038 <_printf_float+0x98>
 80232fc:	9b07      	ldr	r3, [sp, #28]
 80232fe:	9a06      	ldr	r2, [sp, #24]
 8023300:	3301      	adds	r3, #1
 8023302:	9307      	str	r3, [sp, #28]
 8023304:	e7b9      	b.n	802327a <_printf_float+0x2da>
 8023306:	9b05      	ldr	r3, [sp, #20]
 8023308:	465a      	mov	r2, fp
 802330a:	4631      	mov	r1, r6
 802330c:	4628      	mov	r0, r5
 802330e:	47b8      	blx	r7
 8023310:	3001      	adds	r0, #1
 8023312:	d1bf      	bne.n	8023294 <_printf_float+0x2f4>
 8023314:	e690      	b.n	8023038 <_printf_float+0x98>
 8023316:	9a06      	ldr	r2, [sp, #24]
 8023318:	464b      	mov	r3, r9
 802331a:	4442      	add	r2, r8
 802331c:	4631      	mov	r1, r6
 802331e:	4628      	mov	r0, r5
 8023320:	47b8      	blx	r7
 8023322:	3001      	adds	r0, #1
 8023324:	d1c2      	bne.n	80232ac <_printf_float+0x30c>
 8023326:	e687      	b.n	8023038 <_printf_float+0x98>
 8023328:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 802332c:	f1b9 0f01 	cmp.w	r9, #1
 8023330:	dc01      	bgt.n	8023336 <_printf_float+0x396>
 8023332:	07db      	lsls	r3, r3, #31
 8023334:	d536      	bpl.n	80233a4 <_printf_float+0x404>
 8023336:	2301      	movs	r3, #1
 8023338:	4642      	mov	r2, r8
 802333a:	4631      	mov	r1, r6
 802333c:	4628      	mov	r0, r5
 802333e:	47b8      	blx	r7
 8023340:	3001      	adds	r0, #1
 8023342:	f43f ae79 	beq.w	8023038 <_printf_float+0x98>
 8023346:	9b05      	ldr	r3, [sp, #20]
 8023348:	465a      	mov	r2, fp
 802334a:	4631      	mov	r1, r6
 802334c:	4628      	mov	r0, r5
 802334e:	47b8      	blx	r7
 8023350:	3001      	adds	r0, #1
 8023352:	f43f ae71 	beq.w	8023038 <_printf_float+0x98>
 8023356:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 802335a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802335e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023362:	f109 39ff 	add.w	r9, r9, #4294967295
 8023366:	d018      	beq.n	802339a <_printf_float+0x3fa>
 8023368:	464b      	mov	r3, r9
 802336a:	f108 0201 	add.w	r2, r8, #1
 802336e:	4631      	mov	r1, r6
 8023370:	4628      	mov	r0, r5
 8023372:	47b8      	blx	r7
 8023374:	3001      	adds	r0, #1
 8023376:	d10c      	bne.n	8023392 <_printf_float+0x3f2>
 8023378:	e65e      	b.n	8023038 <_printf_float+0x98>
 802337a:	2301      	movs	r3, #1
 802337c:	465a      	mov	r2, fp
 802337e:	4631      	mov	r1, r6
 8023380:	4628      	mov	r0, r5
 8023382:	47b8      	blx	r7
 8023384:	3001      	adds	r0, #1
 8023386:	f43f ae57 	beq.w	8023038 <_printf_float+0x98>
 802338a:	f108 0801 	add.w	r8, r8, #1
 802338e:	45c8      	cmp	r8, r9
 8023390:	dbf3      	blt.n	802337a <_printf_float+0x3da>
 8023392:	4653      	mov	r3, sl
 8023394:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8023398:	e6dc      	b.n	8023154 <_printf_float+0x1b4>
 802339a:	f04f 0800 	mov.w	r8, #0
 802339e:	f104 0b1a 	add.w	fp, r4, #26
 80233a2:	e7f4      	b.n	802338e <_printf_float+0x3ee>
 80233a4:	2301      	movs	r3, #1
 80233a6:	4642      	mov	r2, r8
 80233a8:	e7e1      	b.n	802336e <_printf_float+0x3ce>
 80233aa:	2301      	movs	r3, #1
 80233ac:	464a      	mov	r2, r9
 80233ae:	4631      	mov	r1, r6
 80233b0:	4628      	mov	r0, r5
 80233b2:	47b8      	blx	r7
 80233b4:	3001      	adds	r0, #1
 80233b6:	f43f ae3f 	beq.w	8023038 <_printf_float+0x98>
 80233ba:	f108 0801 	add.w	r8, r8, #1
 80233be:	68e3      	ldr	r3, [r4, #12]
 80233c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80233c2:	1a5b      	subs	r3, r3, r1
 80233c4:	4543      	cmp	r3, r8
 80233c6:	dcf0      	bgt.n	80233aa <_printf_float+0x40a>
 80233c8:	e6f8      	b.n	80231bc <_printf_float+0x21c>
 80233ca:	f04f 0800 	mov.w	r8, #0
 80233ce:	f104 0919 	add.w	r9, r4, #25
 80233d2:	e7f4      	b.n	80233be <_printf_float+0x41e>

080233d4 <_printf_common>:
 80233d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80233d8:	4616      	mov	r6, r2
 80233da:	4698      	mov	r8, r3
 80233dc:	688a      	ldr	r2, [r1, #8]
 80233de:	690b      	ldr	r3, [r1, #16]
 80233e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80233e4:	4293      	cmp	r3, r2
 80233e6:	bfb8      	it	lt
 80233e8:	4613      	movlt	r3, r2
 80233ea:	6033      	str	r3, [r6, #0]
 80233ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80233f0:	4607      	mov	r7, r0
 80233f2:	460c      	mov	r4, r1
 80233f4:	b10a      	cbz	r2, 80233fa <_printf_common+0x26>
 80233f6:	3301      	adds	r3, #1
 80233f8:	6033      	str	r3, [r6, #0]
 80233fa:	6823      	ldr	r3, [r4, #0]
 80233fc:	0699      	lsls	r1, r3, #26
 80233fe:	bf42      	ittt	mi
 8023400:	6833      	ldrmi	r3, [r6, #0]
 8023402:	3302      	addmi	r3, #2
 8023404:	6033      	strmi	r3, [r6, #0]
 8023406:	6825      	ldr	r5, [r4, #0]
 8023408:	f015 0506 	ands.w	r5, r5, #6
 802340c:	d106      	bne.n	802341c <_printf_common+0x48>
 802340e:	f104 0a19 	add.w	sl, r4, #25
 8023412:	68e3      	ldr	r3, [r4, #12]
 8023414:	6832      	ldr	r2, [r6, #0]
 8023416:	1a9b      	subs	r3, r3, r2
 8023418:	42ab      	cmp	r3, r5
 802341a:	dc26      	bgt.n	802346a <_printf_common+0x96>
 802341c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8023420:	6822      	ldr	r2, [r4, #0]
 8023422:	3b00      	subs	r3, #0
 8023424:	bf18      	it	ne
 8023426:	2301      	movne	r3, #1
 8023428:	0692      	lsls	r2, r2, #26
 802342a:	d42b      	bmi.n	8023484 <_printf_common+0xb0>
 802342c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8023430:	4641      	mov	r1, r8
 8023432:	4638      	mov	r0, r7
 8023434:	47c8      	blx	r9
 8023436:	3001      	adds	r0, #1
 8023438:	d01e      	beq.n	8023478 <_printf_common+0xa4>
 802343a:	6823      	ldr	r3, [r4, #0]
 802343c:	6922      	ldr	r2, [r4, #16]
 802343e:	f003 0306 	and.w	r3, r3, #6
 8023442:	2b04      	cmp	r3, #4
 8023444:	bf02      	ittt	eq
 8023446:	68e5      	ldreq	r5, [r4, #12]
 8023448:	6833      	ldreq	r3, [r6, #0]
 802344a:	1aed      	subeq	r5, r5, r3
 802344c:	68a3      	ldr	r3, [r4, #8]
 802344e:	bf0c      	ite	eq
 8023450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8023454:	2500      	movne	r5, #0
 8023456:	4293      	cmp	r3, r2
 8023458:	bfc4      	itt	gt
 802345a:	1a9b      	subgt	r3, r3, r2
 802345c:	18ed      	addgt	r5, r5, r3
 802345e:	2600      	movs	r6, #0
 8023460:	341a      	adds	r4, #26
 8023462:	42b5      	cmp	r5, r6
 8023464:	d11a      	bne.n	802349c <_printf_common+0xc8>
 8023466:	2000      	movs	r0, #0
 8023468:	e008      	b.n	802347c <_printf_common+0xa8>
 802346a:	2301      	movs	r3, #1
 802346c:	4652      	mov	r2, sl
 802346e:	4641      	mov	r1, r8
 8023470:	4638      	mov	r0, r7
 8023472:	47c8      	blx	r9
 8023474:	3001      	adds	r0, #1
 8023476:	d103      	bne.n	8023480 <_printf_common+0xac>
 8023478:	f04f 30ff 	mov.w	r0, #4294967295
 802347c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023480:	3501      	adds	r5, #1
 8023482:	e7c6      	b.n	8023412 <_printf_common+0x3e>
 8023484:	18e1      	adds	r1, r4, r3
 8023486:	1c5a      	adds	r2, r3, #1
 8023488:	2030      	movs	r0, #48	@ 0x30
 802348a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802348e:	4422      	add	r2, r4
 8023490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8023494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8023498:	3302      	adds	r3, #2
 802349a:	e7c7      	b.n	802342c <_printf_common+0x58>
 802349c:	2301      	movs	r3, #1
 802349e:	4622      	mov	r2, r4
 80234a0:	4641      	mov	r1, r8
 80234a2:	4638      	mov	r0, r7
 80234a4:	47c8      	blx	r9
 80234a6:	3001      	adds	r0, #1
 80234a8:	d0e6      	beq.n	8023478 <_printf_common+0xa4>
 80234aa:	3601      	adds	r6, #1
 80234ac:	e7d9      	b.n	8023462 <_printf_common+0x8e>
	...

080234b0 <_printf_i>:
 80234b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80234b4:	7e0f      	ldrb	r7, [r1, #24]
 80234b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80234b8:	2f78      	cmp	r7, #120	@ 0x78
 80234ba:	4691      	mov	r9, r2
 80234bc:	4680      	mov	r8, r0
 80234be:	460c      	mov	r4, r1
 80234c0:	469a      	mov	sl, r3
 80234c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80234c6:	d807      	bhi.n	80234d8 <_printf_i+0x28>
 80234c8:	2f62      	cmp	r7, #98	@ 0x62
 80234ca:	d80a      	bhi.n	80234e2 <_printf_i+0x32>
 80234cc:	2f00      	cmp	r7, #0
 80234ce:	f000 80d1 	beq.w	8023674 <_printf_i+0x1c4>
 80234d2:	2f58      	cmp	r7, #88	@ 0x58
 80234d4:	f000 80b8 	beq.w	8023648 <_printf_i+0x198>
 80234d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80234dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80234e0:	e03a      	b.n	8023558 <_printf_i+0xa8>
 80234e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80234e6:	2b15      	cmp	r3, #21
 80234e8:	d8f6      	bhi.n	80234d8 <_printf_i+0x28>
 80234ea:	a101      	add	r1, pc, #4	@ (adr r1, 80234f0 <_printf_i+0x40>)
 80234ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80234f0:	08023549 	.word	0x08023549
 80234f4:	0802355d 	.word	0x0802355d
 80234f8:	080234d9 	.word	0x080234d9
 80234fc:	080234d9 	.word	0x080234d9
 8023500:	080234d9 	.word	0x080234d9
 8023504:	080234d9 	.word	0x080234d9
 8023508:	0802355d 	.word	0x0802355d
 802350c:	080234d9 	.word	0x080234d9
 8023510:	080234d9 	.word	0x080234d9
 8023514:	080234d9 	.word	0x080234d9
 8023518:	080234d9 	.word	0x080234d9
 802351c:	0802365b 	.word	0x0802365b
 8023520:	08023587 	.word	0x08023587
 8023524:	08023615 	.word	0x08023615
 8023528:	080234d9 	.word	0x080234d9
 802352c:	080234d9 	.word	0x080234d9
 8023530:	0802367d 	.word	0x0802367d
 8023534:	080234d9 	.word	0x080234d9
 8023538:	08023587 	.word	0x08023587
 802353c:	080234d9 	.word	0x080234d9
 8023540:	080234d9 	.word	0x080234d9
 8023544:	0802361d 	.word	0x0802361d
 8023548:	6833      	ldr	r3, [r6, #0]
 802354a:	1d1a      	adds	r2, r3, #4
 802354c:	681b      	ldr	r3, [r3, #0]
 802354e:	6032      	str	r2, [r6, #0]
 8023550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8023554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8023558:	2301      	movs	r3, #1
 802355a:	e09c      	b.n	8023696 <_printf_i+0x1e6>
 802355c:	6833      	ldr	r3, [r6, #0]
 802355e:	6820      	ldr	r0, [r4, #0]
 8023560:	1d19      	adds	r1, r3, #4
 8023562:	6031      	str	r1, [r6, #0]
 8023564:	0606      	lsls	r6, r0, #24
 8023566:	d501      	bpl.n	802356c <_printf_i+0xbc>
 8023568:	681d      	ldr	r5, [r3, #0]
 802356a:	e003      	b.n	8023574 <_printf_i+0xc4>
 802356c:	0645      	lsls	r5, r0, #25
 802356e:	d5fb      	bpl.n	8023568 <_printf_i+0xb8>
 8023570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8023574:	2d00      	cmp	r5, #0
 8023576:	da03      	bge.n	8023580 <_printf_i+0xd0>
 8023578:	232d      	movs	r3, #45	@ 0x2d
 802357a:	426d      	negs	r5, r5
 802357c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8023580:	4858      	ldr	r0, [pc, #352]	@ (80236e4 <_printf_i+0x234>)
 8023582:	230a      	movs	r3, #10
 8023584:	e011      	b.n	80235aa <_printf_i+0xfa>
 8023586:	6821      	ldr	r1, [r4, #0]
 8023588:	6833      	ldr	r3, [r6, #0]
 802358a:	0608      	lsls	r0, r1, #24
 802358c:	f853 5b04 	ldr.w	r5, [r3], #4
 8023590:	d402      	bmi.n	8023598 <_printf_i+0xe8>
 8023592:	0649      	lsls	r1, r1, #25
 8023594:	bf48      	it	mi
 8023596:	b2ad      	uxthmi	r5, r5
 8023598:	2f6f      	cmp	r7, #111	@ 0x6f
 802359a:	4852      	ldr	r0, [pc, #328]	@ (80236e4 <_printf_i+0x234>)
 802359c:	6033      	str	r3, [r6, #0]
 802359e:	bf14      	ite	ne
 80235a0:	230a      	movne	r3, #10
 80235a2:	2308      	moveq	r3, #8
 80235a4:	2100      	movs	r1, #0
 80235a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80235aa:	6866      	ldr	r6, [r4, #4]
 80235ac:	60a6      	str	r6, [r4, #8]
 80235ae:	2e00      	cmp	r6, #0
 80235b0:	db05      	blt.n	80235be <_printf_i+0x10e>
 80235b2:	6821      	ldr	r1, [r4, #0]
 80235b4:	432e      	orrs	r6, r5
 80235b6:	f021 0104 	bic.w	r1, r1, #4
 80235ba:	6021      	str	r1, [r4, #0]
 80235bc:	d04b      	beq.n	8023656 <_printf_i+0x1a6>
 80235be:	4616      	mov	r6, r2
 80235c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80235c4:	fb03 5711 	mls	r7, r3, r1, r5
 80235c8:	5dc7      	ldrb	r7, [r0, r7]
 80235ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80235ce:	462f      	mov	r7, r5
 80235d0:	42bb      	cmp	r3, r7
 80235d2:	460d      	mov	r5, r1
 80235d4:	d9f4      	bls.n	80235c0 <_printf_i+0x110>
 80235d6:	2b08      	cmp	r3, #8
 80235d8:	d10b      	bne.n	80235f2 <_printf_i+0x142>
 80235da:	6823      	ldr	r3, [r4, #0]
 80235dc:	07df      	lsls	r7, r3, #31
 80235de:	d508      	bpl.n	80235f2 <_printf_i+0x142>
 80235e0:	6923      	ldr	r3, [r4, #16]
 80235e2:	6861      	ldr	r1, [r4, #4]
 80235e4:	4299      	cmp	r1, r3
 80235e6:	bfde      	ittt	le
 80235e8:	2330      	movle	r3, #48	@ 0x30
 80235ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80235ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80235f2:	1b92      	subs	r2, r2, r6
 80235f4:	6122      	str	r2, [r4, #16]
 80235f6:	f8cd a000 	str.w	sl, [sp]
 80235fa:	464b      	mov	r3, r9
 80235fc:	aa03      	add	r2, sp, #12
 80235fe:	4621      	mov	r1, r4
 8023600:	4640      	mov	r0, r8
 8023602:	f7ff fee7 	bl	80233d4 <_printf_common>
 8023606:	3001      	adds	r0, #1
 8023608:	d14a      	bne.n	80236a0 <_printf_i+0x1f0>
 802360a:	f04f 30ff 	mov.w	r0, #4294967295
 802360e:	b004      	add	sp, #16
 8023610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023614:	6823      	ldr	r3, [r4, #0]
 8023616:	f043 0320 	orr.w	r3, r3, #32
 802361a:	6023      	str	r3, [r4, #0]
 802361c:	4832      	ldr	r0, [pc, #200]	@ (80236e8 <_printf_i+0x238>)
 802361e:	2778      	movs	r7, #120	@ 0x78
 8023620:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8023624:	6823      	ldr	r3, [r4, #0]
 8023626:	6831      	ldr	r1, [r6, #0]
 8023628:	061f      	lsls	r7, r3, #24
 802362a:	f851 5b04 	ldr.w	r5, [r1], #4
 802362e:	d402      	bmi.n	8023636 <_printf_i+0x186>
 8023630:	065f      	lsls	r7, r3, #25
 8023632:	bf48      	it	mi
 8023634:	b2ad      	uxthmi	r5, r5
 8023636:	6031      	str	r1, [r6, #0]
 8023638:	07d9      	lsls	r1, r3, #31
 802363a:	bf44      	itt	mi
 802363c:	f043 0320 	orrmi.w	r3, r3, #32
 8023640:	6023      	strmi	r3, [r4, #0]
 8023642:	b11d      	cbz	r5, 802364c <_printf_i+0x19c>
 8023644:	2310      	movs	r3, #16
 8023646:	e7ad      	b.n	80235a4 <_printf_i+0xf4>
 8023648:	4826      	ldr	r0, [pc, #152]	@ (80236e4 <_printf_i+0x234>)
 802364a:	e7e9      	b.n	8023620 <_printf_i+0x170>
 802364c:	6823      	ldr	r3, [r4, #0]
 802364e:	f023 0320 	bic.w	r3, r3, #32
 8023652:	6023      	str	r3, [r4, #0]
 8023654:	e7f6      	b.n	8023644 <_printf_i+0x194>
 8023656:	4616      	mov	r6, r2
 8023658:	e7bd      	b.n	80235d6 <_printf_i+0x126>
 802365a:	6833      	ldr	r3, [r6, #0]
 802365c:	6825      	ldr	r5, [r4, #0]
 802365e:	6961      	ldr	r1, [r4, #20]
 8023660:	1d18      	adds	r0, r3, #4
 8023662:	6030      	str	r0, [r6, #0]
 8023664:	062e      	lsls	r6, r5, #24
 8023666:	681b      	ldr	r3, [r3, #0]
 8023668:	d501      	bpl.n	802366e <_printf_i+0x1be>
 802366a:	6019      	str	r1, [r3, #0]
 802366c:	e002      	b.n	8023674 <_printf_i+0x1c4>
 802366e:	0668      	lsls	r0, r5, #25
 8023670:	d5fb      	bpl.n	802366a <_printf_i+0x1ba>
 8023672:	8019      	strh	r1, [r3, #0]
 8023674:	2300      	movs	r3, #0
 8023676:	6123      	str	r3, [r4, #16]
 8023678:	4616      	mov	r6, r2
 802367a:	e7bc      	b.n	80235f6 <_printf_i+0x146>
 802367c:	6833      	ldr	r3, [r6, #0]
 802367e:	1d1a      	adds	r2, r3, #4
 8023680:	6032      	str	r2, [r6, #0]
 8023682:	681e      	ldr	r6, [r3, #0]
 8023684:	6862      	ldr	r2, [r4, #4]
 8023686:	2100      	movs	r1, #0
 8023688:	4630      	mov	r0, r6
 802368a:	f7dc fe39 	bl	8000300 <memchr>
 802368e:	b108      	cbz	r0, 8023694 <_printf_i+0x1e4>
 8023690:	1b80      	subs	r0, r0, r6
 8023692:	6060      	str	r0, [r4, #4]
 8023694:	6863      	ldr	r3, [r4, #4]
 8023696:	6123      	str	r3, [r4, #16]
 8023698:	2300      	movs	r3, #0
 802369a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802369e:	e7aa      	b.n	80235f6 <_printf_i+0x146>
 80236a0:	6923      	ldr	r3, [r4, #16]
 80236a2:	4632      	mov	r2, r6
 80236a4:	4649      	mov	r1, r9
 80236a6:	4640      	mov	r0, r8
 80236a8:	47d0      	blx	sl
 80236aa:	3001      	adds	r0, #1
 80236ac:	d0ad      	beq.n	802360a <_printf_i+0x15a>
 80236ae:	6823      	ldr	r3, [r4, #0]
 80236b0:	079b      	lsls	r3, r3, #30
 80236b2:	d413      	bmi.n	80236dc <_printf_i+0x22c>
 80236b4:	68e0      	ldr	r0, [r4, #12]
 80236b6:	9b03      	ldr	r3, [sp, #12]
 80236b8:	4298      	cmp	r0, r3
 80236ba:	bfb8      	it	lt
 80236bc:	4618      	movlt	r0, r3
 80236be:	e7a6      	b.n	802360e <_printf_i+0x15e>
 80236c0:	2301      	movs	r3, #1
 80236c2:	4632      	mov	r2, r6
 80236c4:	4649      	mov	r1, r9
 80236c6:	4640      	mov	r0, r8
 80236c8:	47d0      	blx	sl
 80236ca:	3001      	adds	r0, #1
 80236cc:	d09d      	beq.n	802360a <_printf_i+0x15a>
 80236ce:	3501      	adds	r5, #1
 80236d0:	68e3      	ldr	r3, [r4, #12]
 80236d2:	9903      	ldr	r1, [sp, #12]
 80236d4:	1a5b      	subs	r3, r3, r1
 80236d6:	42ab      	cmp	r3, r5
 80236d8:	dcf2      	bgt.n	80236c0 <_printf_i+0x210>
 80236da:	e7eb      	b.n	80236b4 <_printf_i+0x204>
 80236dc:	2500      	movs	r5, #0
 80236de:	f104 0619 	add.w	r6, r4, #25
 80236e2:	e7f5      	b.n	80236d0 <_printf_i+0x220>
 80236e4:	0802a53b 	.word	0x0802a53b
 80236e8:	0802a54c 	.word	0x0802a54c

080236ec <_scanf_float>:
 80236ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80236f0:	b087      	sub	sp, #28
 80236f2:	4691      	mov	r9, r2
 80236f4:	9303      	str	r3, [sp, #12]
 80236f6:	688b      	ldr	r3, [r1, #8]
 80236f8:	1e5a      	subs	r2, r3, #1
 80236fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80236fe:	bf81      	itttt	hi
 8023700:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8023704:	eb03 0b05 	addhi.w	fp, r3, r5
 8023708:	f240 135d 	movwhi	r3, #349	@ 0x15d
 802370c:	608b      	strhi	r3, [r1, #8]
 802370e:	680b      	ldr	r3, [r1, #0]
 8023710:	460a      	mov	r2, r1
 8023712:	f04f 0500 	mov.w	r5, #0
 8023716:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 802371a:	f842 3b1c 	str.w	r3, [r2], #28
 802371e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8023722:	4680      	mov	r8, r0
 8023724:	460c      	mov	r4, r1
 8023726:	bf98      	it	ls
 8023728:	f04f 0b00 	movls.w	fp, #0
 802372c:	9201      	str	r2, [sp, #4]
 802372e:	4616      	mov	r6, r2
 8023730:	46aa      	mov	sl, r5
 8023732:	462f      	mov	r7, r5
 8023734:	9502      	str	r5, [sp, #8]
 8023736:	68a2      	ldr	r2, [r4, #8]
 8023738:	b15a      	cbz	r2, 8023752 <_scanf_float+0x66>
 802373a:	f8d9 3000 	ldr.w	r3, [r9]
 802373e:	781b      	ldrb	r3, [r3, #0]
 8023740:	2b4e      	cmp	r3, #78	@ 0x4e
 8023742:	d863      	bhi.n	802380c <_scanf_float+0x120>
 8023744:	2b40      	cmp	r3, #64	@ 0x40
 8023746:	d83b      	bhi.n	80237c0 <_scanf_float+0xd4>
 8023748:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 802374c:	b2c8      	uxtb	r0, r1
 802374e:	280e      	cmp	r0, #14
 8023750:	d939      	bls.n	80237c6 <_scanf_float+0xda>
 8023752:	b11f      	cbz	r7, 802375c <_scanf_float+0x70>
 8023754:	6823      	ldr	r3, [r4, #0]
 8023756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802375a:	6023      	str	r3, [r4, #0]
 802375c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8023760:	f1ba 0f01 	cmp.w	sl, #1
 8023764:	f200 8114 	bhi.w	8023990 <_scanf_float+0x2a4>
 8023768:	9b01      	ldr	r3, [sp, #4]
 802376a:	429e      	cmp	r6, r3
 802376c:	f200 8105 	bhi.w	802397a <_scanf_float+0x28e>
 8023770:	2001      	movs	r0, #1
 8023772:	b007      	add	sp, #28
 8023774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023778:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 802377c:	2a0d      	cmp	r2, #13
 802377e:	d8e8      	bhi.n	8023752 <_scanf_float+0x66>
 8023780:	a101      	add	r1, pc, #4	@ (adr r1, 8023788 <_scanf_float+0x9c>)
 8023782:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8023786:	bf00      	nop
 8023788:	080238d1 	.word	0x080238d1
 802378c:	08023753 	.word	0x08023753
 8023790:	08023753 	.word	0x08023753
 8023794:	08023753 	.word	0x08023753
 8023798:	0802392d 	.word	0x0802392d
 802379c:	08023907 	.word	0x08023907
 80237a0:	08023753 	.word	0x08023753
 80237a4:	08023753 	.word	0x08023753
 80237a8:	080238df 	.word	0x080238df
 80237ac:	08023753 	.word	0x08023753
 80237b0:	08023753 	.word	0x08023753
 80237b4:	08023753 	.word	0x08023753
 80237b8:	08023753 	.word	0x08023753
 80237bc:	0802389b 	.word	0x0802389b
 80237c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80237c4:	e7da      	b.n	802377c <_scanf_float+0x90>
 80237c6:	290e      	cmp	r1, #14
 80237c8:	d8c3      	bhi.n	8023752 <_scanf_float+0x66>
 80237ca:	a001      	add	r0, pc, #4	@ (adr r0, 80237d0 <_scanf_float+0xe4>)
 80237cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80237d0:	0802388b 	.word	0x0802388b
 80237d4:	08023753 	.word	0x08023753
 80237d8:	0802388b 	.word	0x0802388b
 80237dc:	0802391b 	.word	0x0802391b
 80237e0:	08023753 	.word	0x08023753
 80237e4:	0802382d 	.word	0x0802382d
 80237e8:	08023871 	.word	0x08023871
 80237ec:	08023871 	.word	0x08023871
 80237f0:	08023871 	.word	0x08023871
 80237f4:	08023871 	.word	0x08023871
 80237f8:	08023871 	.word	0x08023871
 80237fc:	08023871 	.word	0x08023871
 8023800:	08023871 	.word	0x08023871
 8023804:	08023871 	.word	0x08023871
 8023808:	08023871 	.word	0x08023871
 802380c:	2b6e      	cmp	r3, #110	@ 0x6e
 802380e:	d809      	bhi.n	8023824 <_scanf_float+0x138>
 8023810:	2b60      	cmp	r3, #96	@ 0x60
 8023812:	d8b1      	bhi.n	8023778 <_scanf_float+0x8c>
 8023814:	2b54      	cmp	r3, #84	@ 0x54
 8023816:	d07b      	beq.n	8023910 <_scanf_float+0x224>
 8023818:	2b59      	cmp	r3, #89	@ 0x59
 802381a:	d19a      	bne.n	8023752 <_scanf_float+0x66>
 802381c:	2d07      	cmp	r5, #7
 802381e:	d198      	bne.n	8023752 <_scanf_float+0x66>
 8023820:	2508      	movs	r5, #8
 8023822:	e02f      	b.n	8023884 <_scanf_float+0x198>
 8023824:	2b74      	cmp	r3, #116	@ 0x74
 8023826:	d073      	beq.n	8023910 <_scanf_float+0x224>
 8023828:	2b79      	cmp	r3, #121	@ 0x79
 802382a:	e7f6      	b.n	802381a <_scanf_float+0x12e>
 802382c:	6821      	ldr	r1, [r4, #0]
 802382e:	05c8      	lsls	r0, r1, #23
 8023830:	d51e      	bpl.n	8023870 <_scanf_float+0x184>
 8023832:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8023836:	6021      	str	r1, [r4, #0]
 8023838:	3701      	adds	r7, #1
 802383a:	f1bb 0f00 	cmp.w	fp, #0
 802383e:	d003      	beq.n	8023848 <_scanf_float+0x15c>
 8023840:	3201      	adds	r2, #1
 8023842:	f10b 3bff 	add.w	fp, fp, #4294967295
 8023846:	60a2      	str	r2, [r4, #8]
 8023848:	68a3      	ldr	r3, [r4, #8]
 802384a:	3b01      	subs	r3, #1
 802384c:	60a3      	str	r3, [r4, #8]
 802384e:	6923      	ldr	r3, [r4, #16]
 8023850:	3301      	adds	r3, #1
 8023852:	6123      	str	r3, [r4, #16]
 8023854:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8023858:	3b01      	subs	r3, #1
 802385a:	2b00      	cmp	r3, #0
 802385c:	f8c9 3004 	str.w	r3, [r9, #4]
 8023860:	f340 8082 	ble.w	8023968 <_scanf_float+0x27c>
 8023864:	f8d9 3000 	ldr.w	r3, [r9]
 8023868:	3301      	adds	r3, #1
 802386a:	f8c9 3000 	str.w	r3, [r9]
 802386e:	e762      	b.n	8023736 <_scanf_float+0x4a>
 8023870:	eb1a 0105 	adds.w	r1, sl, r5
 8023874:	f47f af6d 	bne.w	8023752 <_scanf_float+0x66>
 8023878:	6822      	ldr	r2, [r4, #0]
 802387a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 802387e:	6022      	str	r2, [r4, #0]
 8023880:	460d      	mov	r5, r1
 8023882:	468a      	mov	sl, r1
 8023884:	f806 3b01 	strb.w	r3, [r6], #1
 8023888:	e7de      	b.n	8023848 <_scanf_float+0x15c>
 802388a:	6822      	ldr	r2, [r4, #0]
 802388c:	0610      	lsls	r0, r2, #24
 802388e:	f57f af60 	bpl.w	8023752 <_scanf_float+0x66>
 8023892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8023896:	6022      	str	r2, [r4, #0]
 8023898:	e7f4      	b.n	8023884 <_scanf_float+0x198>
 802389a:	f1ba 0f00 	cmp.w	sl, #0
 802389e:	d10c      	bne.n	80238ba <_scanf_float+0x1ce>
 80238a0:	b977      	cbnz	r7, 80238c0 <_scanf_float+0x1d4>
 80238a2:	6822      	ldr	r2, [r4, #0]
 80238a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80238a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80238ac:	d108      	bne.n	80238c0 <_scanf_float+0x1d4>
 80238ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80238b2:	6022      	str	r2, [r4, #0]
 80238b4:	f04f 0a01 	mov.w	sl, #1
 80238b8:	e7e4      	b.n	8023884 <_scanf_float+0x198>
 80238ba:	f1ba 0f02 	cmp.w	sl, #2
 80238be:	d050      	beq.n	8023962 <_scanf_float+0x276>
 80238c0:	2d01      	cmp	r5, #1
 80238c2:	d002      	beq.n	80238ca <_scanf_float+0x1de>
 80238c4:	2d04      	cmp	r5, #4
 80238c6:	f47f af44 	bne.w	8023752 <_scanf_float+0x66>
 80238ca:	3501      	adds	r5, #1
 80238cc:	b2ed      	uxtb	r5, r5
 80238ce:	e7d9      	b.n	8023884 <_scanf_float+0x198>
 80238d0:	f1ba 0f01 	cmp.w	sl, #1
 80238d4:	f47f af3d 	bne.w	8023752 <_scanf_float+0x66>
 80238d8:	f04f 0a02 	mov.w	sl, #2
 80238dc:	e7d2      	b.n	8023884 <_scanf_float+0x198>
 80238de:	b975      	cbnz	r5, 80238fe <_scanf_float+0x212>
 80238e0:	2f00      	cmp	r7, #0
 80238e2:	f47f af37 	bne.w	8023754 <_scanf_float+0x68>
 80238e6:	6822      	ldr	r2, [r4, #0]
 80238e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80238ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80238f0:	f040 80fc 	bne.w	8023aec <_scanf_float+0x400>
 80238f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80238f8:	6022      	str	r2, [r4, #0]
 80238fa:	2501      	movs	r5, #1
 80238fc:	e7c2      	b.n	8023884 <_scanf_float+0x198>
 80238fe:	2d03      	cmp	r5, #3
 8023900:	d0e3      	beq.n	80238ca <_scanf_float+0x1de>
 8023902:	2d05      	cmp	r5, #5
 8023904:	e7df      	b.n	80238c6 <_scanf_float+0x1da>
 8023906:	2d02      	cmp	r5, #2
 8023908:	f47f af23 	bne.w	8023752 <_scanf_float+0x66>
 802390c:	2503      	movs	r5, #3
 802390e:	e7b9      	b.n	8023884 <_scanf_float+0x198>
 8023910:	2d06      	cmp	r5, #6
 8023912:	f47f af1e 	bne.w	8023752 <_scanf_float+0x66>
 8023916:	2507      	movs	r5, #7
 8023918:	e7b4      	b.n	8023884 <_scanf_float+0x198>
 802391a:	6822      	ldr	r2, [r4, #0]
 802391c:	0591      	lsls	r1, r2, #22
 802391e:	f57f af18 	bpl.w	8023752 <_scanf_float+0x66>
 8023922:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8023926:	6022      	str	r2, [r4, #0]
 8023928:	9702      	str	r7, [sp, #8]
 802392a:	e7ab      	b.n	8023884 <_scanf_float+0x198>
 802392c:	6822      	ldr	r2, [r4, #0]
 802392e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8023932:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8023936:	d005      	beq.n	8023944 <_scanf_float+0x258>
 8023938:	0550      	lsls	r0, r2, #21
 802393a:	f57f af0a 	bpl.w	8023752 <_scanf_float+0x66>
 802393e:	2f00      	cmp	r7, #0
 8023940:	f000 80d4 	beq.w	8023aec <_scanf_float+0x400>
 8023944:	0591      	lsls	r1, r2, #22
 8023946:	bf58      	it	pl
 8023948:	9902      	ldrpl	r1, [sp, #8]
 802394a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 802394e:	bf58      	it	pl
 8023950:	1a79      	subpl	r1, r7, r1
 8023952:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8023956:	bf58      	it	pl
 8023958:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 802395c:	6022      	str	r2, [r4, #0]
 802395e:	2700      	movs	r7, #0
 8023960:	e790      	b.n	8023884 <_scanf_float+0x198>
 8023962:	f04f 0a03 	mov.w	sl, #3
 8023966:	e78d      	b.n	8023884 <_scanf_float+0x198>
 8023968:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 802396c:	4649      	mov	r1, r9
 802396e:	4640      	mov	r0, r8
 8023970:	4798      	blx	r3
 8023972:	2800      	cmp	r0, #0
 8023974:	f43f aedf 	beq.w	8023736 <_scanf_float+0x4a>
 8023978:	e6eb      	b.n	8023752 <_scanf_float+0x66>
 802397a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 802397e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8023982:	464a      	mov	r2, r9
 8023984:	4640      	mov	r0, r8
 8023986:	4798      	blx	r3
 8023988:	6923      	ldr	r3, [r4, #16]
 802398a:	3b01      	subs	r3, #1
 802398c:	6123      	str	r3, [r4, #16]
 802398e:	e6eb      	b.n	8023768 <_scanf_float+0x7c>
 8023990:	1e6b      	subs	r3, r5, #1
 8023992:	2b06      	cmp	r3, #6
 8023994:	d824      	bhi.n	80239e0 <_scanf_float+0x2f4>
 8023996:	2d02      	cmp	r5, #2
 8023998:	d836      	bhi.n	8023a08 <_scanf_float+0x31c>
 802399a:	9b01      	ldr	r3, [sp, #4]
 802399c:	429e      	cmp	r6, r3
 802399e:	f67f aee7 	bls.w	8023770 <_scanf_float+0x84>
 80239a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80239a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80239aa:	464a      	mov	r2, r9
 80239ac:	4640      	mov	r0, r8
 80239ae:	4798      	blx	r3
 80239b0:	6923      	ldr	r3, [r4, #16]
 80239b2:	3b01      	subs	r3, #1
 80239b4:	6123      	str	r3, [r4, #16]
 80239b6:	e7f0      	b.n	802399a <_scanf_float+0x2ae>
 80239b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80239bc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80239c0:	464a      	mov	r2, r9
 80239c2:	4640      	mov	r0, r8
 80239c4:	4798      	blx	r3
 80239c6:	6923      	ldr	r3, [r4, #16]
 80239c8:	3b01      	subs	r3, #1
 80239ca:	6123      	str	r3, [r4, #16]
 80239cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80239d0:	fa5f fa8a 	uxtb.w	sl, sl
 80239d4:	f1ba 0f02 	cmp.w	sl, #2
 80239d8:	d1ee      	bne.n	80239b8 <_scanf_float+0x2cc>
 80239da:	3d03      	subs	r5, #3
 80239dc:	b2ed      	uxtb	r5, r5
 80239de:	1b76      	subs	r6, r6, r5
 80239e0:	6823      	ldr	r3, [r4, #0]
 80239e2:	05da      	lsls	r2, r3, #23
 80239e4:	d530      	bpl.n	8023a48 <_scanf_float+0x35c>
 80239e6:	055b      	lsls	r3, r3, #21
 80239e8:	d511      	bpl.n	8023a0e <_scanf_float+0x322>
 80239ea:	9b01      	ldr	r3, [sp, #4]
 80239ec:	429e      	cmp	r6, r3
 80239ee:	f67f aebf 	bls.w	8023770 <_scanf_float+0x84>
 80239f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80239f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80239fa:	464a      	mov	r2, r9
 80239fc:	4640      	mov	r0, r8
 80239fe:	4798      	blx	r3
 8023a00:	6923      	ldr	r3, [r4, #16]
 8023a02:	3b01      	subs	r3, #1
 8023a04:	6123      	str	r3, [r4, #16]
 8023a06:	e7f0      	b.n	80239ea <_scanf_float+0x2fe>
 8023a08:	46aa      	mov	sl, r5
 8023a0a:	46b3      	mov	fp, r6
 8023a0c:	e7de      	b.n	80239cc <_scanf_float+0x2e0>
 8023a0e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8023a12:	6923      	ldr	r3, [r4, #16]
 8023a14:	2965      	cmp	r1, #101	@ 0x65
 8023a16:	f103 33ff 	add.w	r3, r3, #4294967295
 8023a1a:	f106 35ff 	add.w	r5, r6, #4294967295
 8023a1e:	6123      	str	r3, [r4, #16]
 8023a20:	d00c      	beq.n	8023a3c <_scanf_float+0x350>
 8023a22:	2945      	cmp	r1, #69	@ 0x45
 8023a24:	d00a      	beq.n	8023a3c <_scanf_float+0x350>
 8023a26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8023a2a:	464a      	mov	r2, r9
 8023a2c:	4640      	mov	r0, r8
 8023a2e:	4798      	blx	r3
 8023a30:	6923      	ldr	r3, [r4, #16]
 8023a32:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8023a36:	3b01      	subs	r3, #1
 8023a38:	1eb5      	subs	r5, r6, #2
 8023a3a:	6123      	str	r3, [r4, #16]
 8023a3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8023a40:	464a      	mov	r2, r9
 8023a42:	4640      	mov	r0, r8
 8023a44:	4798      	blx	r3
 8023a46:	462e      	mov	r6, r5
 8023a48:	6822      	ldr	r2, [r4, #0]
 8023a4a:	f012 0210 	ands.w	r2, r2, #16
 8023a4e:	d001      	beq.n	8023a54 <_scanf_float+0x368>
 8023a50:	2000      	movs	r0, #0
 8023a52:	e68e      	b.n	8023772 <_scanf_float+0x86>
 8023a54:	7032      	strb	r2, [r6, #0]
 8023a56:	6823      	ldr	r3, [r4, #0]
 8023a58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8023a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8023a60:	d123      	bne.n	8023aaa <_scanf_float+0x3be>
 8023a62:	9b02      	ldr	r3, [sp, #8]
 8023a64:	429f      	cmp	r7, r3
 8023a66:	d00a      	beq.n	8023a7e <_scanf_float+0x392>
 8023a68:	1bda      	subs	r2, r3, r7
 8023a6a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8023a6e:	429e      	cmp	r6, r3
 8023a70:	bf28      	it	cs
 8023a72:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8023a76:	491e      	ldr	r1, [pc, #120]	@ (8023af0 <_scanf_float+0x404>)
 8023a78:	4630      	mov	r0, r6
 8023a7a:	f000 f9a5 	bl	8023dc8 <siprintf>
 8023a7e:	9901      	ldr	r1, [sp, #4]
 8023a80:	2200      	movs	r2, #0
 8023a82:	4640      	mov	r0, r8
 8023a84:	f7ff f89e 	bl	8022bc4 <_strtod_r>
 8023a88:	9b03      	ldr	r3, [sp, #12]
 8023a8a:	6821      	ldr	r1, [r4, #0]
 8023a8c:	681b      	ldr	r3, [r3, #0]
 8023a8e:	f011 0f02 	tst.w	r1, #2
 8023a92:	f103 0204 	add.w	r2, r3, #4
 8023a96:	d015      	beq.n	8023ac4 <_scanf_float+0x3d8>
 8023a98:	9903      	ldr	r1, [sp, #12]
 8023a9a:	600a      	str	r2, [r1, #0]
 8023a9c:	681b      	ldr	r3, [r3, #0]
 8023a9e:	ed83 0b00 	vstr	d0, [r3]
 8023aa2:	68e3      	ldr	r3, [r4, #12]
 8023aa4:	3301      	adds	r3, #1
 8023aa6:	60e3      	str	r3, [r4, #12]
 8023aa8:	e7d2      	b.n	8023a50 <_scanf_float+0x364>
 8023aaa:	9b04      	ldr	r3, [sp, #16]
 8023aac:	2b00      	cmp	r3, #0
 8023aae:	d0e6      	beq.n	8023a7e <_scanf_float+0x392>
 8023ab0:	9905      	ldr	r1, [sp, #20]
 8023ab2:	230a      	movs	r3, #10
 8023ab4:	3101      	adds	r1, #1
 8023ab6:	4640      	mov	r0, r8
 8023ab8:	f7ff f95e 	bl	8022d78 <_strtol_r>
 8023abc:	9b04      	ldr	r3, [sp, #16]
 8023abe:	9e05      	ldr	r6, [sp, #20]
 8023ac0:	1ac2      	subs	r2, r0, r3
 8023ac2:	e7d2      	b.n	8023a6a <_scanf_float+0x37e>
 8023ac4:	f011 0f04 	tst.w	r1, #4
 8023ac8:	9903      	ldr	r1, [sp, #12]
 8023aca:	600a      	str	r2, [r1, #0]
 8023acc:	d1e6      	bne.n	8023a9c <_scanf_float+0x3b0>
 8023ace:	eeb4 0b40 	vcmp.f64	d0, d0
 8023ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ad6:	681d      	ldr	r5, [r3, #0]
 8023ad8:	d705      	bvc.n	8023ae6 <_scanf_float+0x3fa>
 8023ada:	4806      	ldr	r0, [pc, #24]	@ (8023af4 <_scanf_float+0x408>)
 8023adc:	f000 fbe8 	bl	80242b0 <nanf>
 8023ae0:	ed85 0a00 	vstr	s0, [r5]
 8023ae4:	e7dd      	b.n	8023aa2 <_scanf_float+0x3b6>
 8023ae6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8023aea:	e7f9      	b.n	8023ae0 <_scanf_float+0x3f4>
 8023aec:	2700      	movs	r7, #0
 8023aee:	e635      	b.n	802375c <_scanf_float+0x70>
 8023af0:	0802a55d 	.word	0x0802a55d
 8023af4:	0802a5a5 	.word	0x0802a5a5

08023af8 <std>:
 8023af8:	2300      	movs	r3, #0
 8023afa:	b510      	push	{r4, lr}
 8023afc:	4604      	mov	r4, r0
 8023afe:	e9c0 3300 	strd	r3, r3, [r0]
 8023b02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8023b06:	6083      	str	r3, [r0, #8]
 8023b08:	8181      	strh	r1, [r0, #12]
 8023b0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8023b0c:	81c2      	strh	r2, [r0, #14]
 8023b0e:	6183      	str	r3, [r0, #24]
 8023b10:	4619      	mov	r1, r3
 8023b12:	2208      	movs	r2, #8
 8023b14:	305c      	adds	r0, #92	@ 0x5c
 8023b16:	f000 fab7 	bl	8024088 <memset>
 8023b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8023b50 <std+0x58>)
 8023b1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8023b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8023b54 <std+0x5c>)
 8023b20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8023b22:	4b0d      	ldr	r3, [pc, #52]	@ (8023b58 <std+0x60>)
 8023b24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8023b26:	4b0d      	ldr	r3, [pc, #52]	@ (8023b5c <std+0x64>)
 8023b28:	6323      	str	r3, [r4, #48]	@ 0x30
 8023b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8023b60 <std+0x68>)
 8023b2c:	6224      	str	r4, [r4, #32]
 8023b2e:	429c      	cmp	r4, r3
 8023b30:	d006      	beq.n	8023b40 <std+0x48>
 8023b32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8023b36:	4294      	cmp	r4, r2
 8023b38:	d002      	beq.n	8023b40 <std+0x48>
 8023b3a:	33d0      	adds	r3, #208	@ 0xd0
 8023b3c:	429c      	cmp	r4, r3
 8023b3e:	d105      	bne.n	8023b4c <std+0x54>
 8023b40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8023b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023b48:	f7e3 ba4c 	b.w	8006fe4 <__retarget_lock_init_recursive>
 8023b4c:	bd10      	pop	{r4, pc}
 8023b4e:	bf00      	nop
 8023b50:	08023e0d 	.word	0x08023e0d
 8023b54:	08023e2f 	.word	0x08023e2f
 8023b58:	08023e67 	.word	0x08023e67
 8023b5c:	08023e8b 	.word	0x08023e8b
 8023b60:	2401d0b0 	.word	0x2401d0b0

08023b64 <stdio_exit_handler>:
 8023b64:	4a02      	ldr	r2, [pc, #8]	@ (8023b70 <stdio_exit_handler+0xc>)
 8023b66:	4903      	ldr	r1, [pc, #12]	@ (8023b74 <stdio_exit_handler+0x10>)
 8023b68:	4803      	ldr	r0, [pc, #12]	@ (8023b78 <stdio_exit_handler+0x14>)
 8023b6a:	f000 b869 	b.w	8023c40 <_fwalk_sglue>
 8023b6e:	bf00      	nop
 8023b70:	240000cc 	.word	0x240000cc
 8023b74:	08026595 	.word	0x08026595
 8023b78:	24000248 	.word	0x24000248

08023b7c <cleanup_stdio>:
 8023b7c:	6841      	ldr	r1, [r0, #4]
 8023b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8023bb0 <cleanup_stdio+0x34>)
 8023b80:	4299      	cmp	r1, r3
 8023b82:	b510      	push	{r4, lr}
 8023b84:	4604      	mov	r4, r0
 8023b86:	d001      	beq.n	8023b8c <cleanup_stdio+0x10>
 8023b88:	f002 fd04 	bl	8026594 <_fflush_r>
 8023b8c:	68a1      	ldr	r1, [r4, #8]
 8023b8e:	4b09      	ldr	r3, [pc, #36]	@ (8023bb4 <cleanup_stdio+0x38>)
 8023b90:	4299      	cmp	r1, r3
 8023b92:	d002      	beq.n	8023b9a <cleanup_stdio+0x1e>
 8023b94:	4620      	mov	r0, r4
 8023b96:	f002 fcfd 	bl	8026594 <_fflush_r>
 8023b9a:	68e1      	ldr	r1, [r4, #12]
 8023b9c:	4b06      	ldr	r3, [pc, #24]	@ (8023bb8 <cleanup_stdio+0x3c>)
 8023b9e:	4299      	cmp	r1, r3
 8023ba0:	d004      	beq.n	8023bac <cleanup_stdio+0x30>
 8023ba2:	4620      	mov	r0, r4
 8023ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023ba8:	f002 bcf4 	b.w	8026594 <_fflush_r>
 8023bac:	bd10      	pop	{r4, pc}
 8023bae:	bf00      	nop
 8023bb0:	2401d0b0 	.word	0x2401d0b0
 8023bb4:	2401d118 	.word	0x2401d118
 8023bb8:	2401d180 	.word	0x2401d180

08023bbc <global_stdio_init.part.0>:
 8023bbc:	b510      	push	{r4, lr}
 8023bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8023bec <global_stdio_init.part.0+0x30>)
 8023bc0:	4c0b      	ldr	r4, [pc, #44]	@ (8023bf0 <global_stdio_init.part.0+0x34>)
 8023bc2:	4a0c      	ldr	r2, [pc, #48]	@ (8023bf4 <global_stdio_init.part.0+0x38>)
 8023bc4:	601a      	str	r2, [r3, #0]
 8023bc6:	4620      	mov	r0, r4
 8023bc8:	2200      	movs	r2, #0
 8023bca:	2104      	movs	r1, #4
 8023bcc:	f7ff ff94 	bl	8023af8 <std>
 8023bd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8023bd4:	2201      	movs	r2, #1
 8023bd6:	2109      	movs	r1, #9
 8023bd8:	f7ff ff8e 	bl	8023af8 <std>
 8023bdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8023be0:	2202      	movs	r2, #2
 8023be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023be6:	2112      	movs	r1, #18
 8023be8:	f7ff bf86 	b.w	8023af8 <std>
 8023bec:	2401d1e8 	.word	0x2401d1e8
 8023bf0:	2401d0b0 	.word	0x2401d0b0
 8023bf4:	08023b65 	.word	0x08023b65

08023bf8 <__sfp_lock_acquire>:
 8023bf8:	4801      	ldr	r0, [pc, #4]	@ (8023c00 <__sfp_lock_acquire+0x8>)
 8023bfa:	f7e3 ba1b 	b.w	8007034 <__retarget_lock_acquire_recursive>
 8023bfe:	bf00      	nop
 8023c00:	2400134c 	.word	0x2400134c

08023c04 <__sfp_lock_release>:
 8023c04:	4801      	ldr	r0, [pc, #4]	@ (8023c0c <__sfp_lock_release+0x8>)
 8023c06:	f7e3 ba2a 	b.w	800705e <__retarget_lock_release_recursive>
 8023c0a:	bf00      	nop
 8023c0c:	2400134c 	.word	0x2400134c

08023c10 <__sinit>:
 8023c10:	b510      	push	{r4, lr}
 8023c12:	4604      	mov	r4, r0
 8023c14:	f7ff fff0 	bl	8023bf8 <__sfp_lock_acquire>
 8023c18:	6a23      	ldr	r3, [r4, #32]
 8023c1a:	b11b      	cbz	r3, 8023c24 <__sinit+0x14>
 8023c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023c20:	f7ff bff0 	b.w	8023c04 <__sfp_lock_release>
 8023c24:	4b04      	ldr	r3, [pc, #16]	@ (8023c38 <__sinit+0x28>)
 8023c26:	6223      	str	r3, [r4, #32]
 8023c28:	4b04      	ldr	r3, [pc, #16]	@ (8023c3c <__sinit+0x2c>)
 8023c2a:	681b      	ldr	r3, [r3, #0]
 8023c2c:	2b00      	cmp	r3, #0
 8023c2e:	d1f5      	bne.n	8023c1c <__sinit+0xc>
 8023c30:	f7ff ffc4 	bl	8023bbc <global_stdio_init.part.0>
 8023c34:	e7f2      	b.n	8023c1c <__sinit+0xc>
 8023c36:	bf00      	nop
 8023c38:	08023b7d 	.word	0x08023b7d
 8023c3c:	2401d1e8 	.word	0x2401d1e8

08023c40 <_fwalk_sglue>:
 8023c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023c44:	4607      	mov	r7, r0
 8023c46:	4688      	mov	r8, r1
 8023c48:	4614      	mov	r4, r2
 8023c4a:	2600      	movs	r6, #0
 8023c4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8023c50:	f1b9 0901 	subs.w	r9, r9, #1
 8023c54:	d505      	bpl.n	8023c62 <_fwalk_sglue+0x22>
 8023c56:	6824      	ldr	r4, [r4, #0]
 8023c58:	2c00      	cmp	r4, #0
 8023c5a:	d1f7      	bne.n	8023c4c <_fwalk_sglue+0xc>
 8023c5c:	4630      	mov	r0, r6
 8023c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023c62:	89ab      	ldrh	r3, [r5, #12]
 8023c64:	2b01      	cmp	r3, #1
 8023c66:	d907      	bls.n	8023c78 <_fwalk_sglue+0x38>
 8023c68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023c6c:	3301      	adds	r3, #1
 8023c6e:	d003      	beq.n	8023c78 <_fwalk_sglue+0x38>
 8023c70:	4629      	mov	r1, r5
 8023c72:	4638      	mov	r0, r7
 8023c74:	47c0      	blx	r8
 8023c76:	4306      	orrs	r6, r0
 8023c78:	3568      	adds	r5, #104	@ 0x68
 8023c7a:	e7e9      	b.n	8023c50 <_fwalk_sglue+0x10>

08023c7c <iprintf>:
 8023c7c:	b40f      	push	{r0, r1, r2, r3}
 8023c7e:	b507      	push	{r0, r1, r2, lr}
 8023c80:	4906      	ldr	r1, [pc, #24]	@ (8023c9c <iprintf+0x20>)
 8023c82:	ab04      	add	r3, sp, #16
 8023c84:	6808      	ldr	r0, [r1, #0]
 8023c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8023c8a:	6881      	ldr	r1, [r0, #8]
 8023c8c:	9301      	str	r3, [sp, #4]
 8023c8e:	f002 fae5 	bl	802625c <_vfiprintf_r>
 8023c92:	b003      	add	sp, #12
 8023c94:	f85d eb04 	ldr.w	lr, [sp], #4
 8023c98:	b004      	add	sp, #16
 8023c9a:	4770      	bx	lr
 8023c9c:	24000244 	.word	0x24000244

08023ca0 <_puts_r>:
 8023ca0:	6a03      	ldr	r3, [r0, #32]
 8023ca2:	b570      	push	{r4, r5, r6, lr}
 8023ca4:	6884      	ldr	r4, [r0, #8]
 8023ca6:	4605      	mov	r5, r0
 8023ca8:	460e      	mov	r6, r1
 8023caa:	b90b      	cbnz	r3, 8023cb0 <_puts_r+0x10>
 8023cac:	f7ff ffb0 	bl	8023c10 <__sinit>
 8023cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023cb2:	07db      	lsls	r3, r3, #31
 8023cb4:	d405      	bmi.n	8023cc2 <_puts_r+0x22>
 8023cb6:	89a3      	ldrh	r3, [r4, #12]
 8023cb8:	0598      	lsls	r0, r3, #22
 8023cba:	d402      	bmi.n	8023cc2 <_puts_r+0x22>
 8023cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023cbe:	f7e3 f9b9 	bl	8007034 <__retarget_lock_acquire_recursive>
 8023cc2:	89a3      	ldrh	r3, [r4, #12]
 8023cc4:	0719      	lsls	r1, r3, #28
 8023cc6:	d502      	bpl.n	8023cce <_puts_r+0x2e>
 8023cc8:	6923      	ldr	r3, [r4, #16]
 8023cca:	2b00      	cmp	r3, #0
 8023ccc:	d135      	bne.n	8023d3a <_puts_r+0x9a>
 8023cce:	4621      	mov	r1, r4
 8023cd0:	4628      	mov	r0, r5
 8023cd2:	f000 f959 	bl	8023f88 <__swsetup_r>
 8023cd6:	b380      	cbz	r0, 8023d3a <_puts_r+0x9a>
 8023cd8:	f04f 35ff 	mov.w	r5, #4294967295
 8023cdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023cde:	07da      	lsls	r2, r3, #31
 8023ce0:	d405      	bmi.n	8023cee <_puts_r+0x4e>
 8023ce2:	89a3      	ldrh	r3, [r4, #12]
 8023ce4:	059b      	lsls	r3, r3, #22
 8023ce6:	d402      	bmi.n	8023cee <_puts_r+0x4e>
 8023ce8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023cea:	f7e3 f9b8 	bl	800705e <__retarget_lock_release_recursive>
 8023cee:	4628      	mov	r0, r5
 8023cf0:	bd70      	pop	{r4, r5, r6, pc}
 8023cf2:	2b00      	cmp	r3, #0
 8023cf4:	da04      	bge.n	8023d00 <_puts_r+0x60>
 8023cf6:	69a2      	ldr	r2, [r4, #24]
 8023cf8:	429a      	cmp	r2, r3
 8023cfa:	dc17      	bgt.n	8023d2c <_puts_r+0x8c>
 8023cfc:	290a      	cmp	r1, #10
 8023cfe:	d015      	beq.n	8023d2c <_puts_r+0x8c>
 8023d00:	6823      	ldr	r3, [r4, #0]
 8023d02:	1c5a      	adds	r2, r3, #1
 8023d04:	6022      	str	r2, [r4, #0]
 8023d06:	7019      	strb	r1, [r3, #0]
 8023d08:	68a3      	ldr	r3, [r4, #8]
 8023d0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8023d0e:	3b01      	subs	r3, #1
 8023d10:	60a3      	str	r3, [r4, #8]
 8023d12:	2900      	cmp	r1, #0
 8023d14:	d1ed      	bne.n	8023cf2 <_puts_r+0x52>
 8023d16:	2b00      	cmp	r3, #0
 8023d18:	da11      	bge.n	8023d3e <_puts_r+0x9e>
 8023d1a:	4622      	mov	r2, r4
 8023d1c:	210a      	movs	r1, #10
 8023d1e:	4628      	mov	r0, r5
 8023d20:	f000 f8f4 	bl	8023f0c <__swbuf_r>
 8023d24:	3001      	adds	r0, #1
 8023d26:	d0d7      	beq.n	8023cd8 <_puts_r+0x38>
 8023d28:	250a      	movs	r5, #10
 8023d2a:	e7d7      	b.n	8023cdc <_puts_r+0x3c>
 8023d2c:	4622      	mov	r2, r4
 8023d2e:	4628      	mov	r0, r5
 8023d30:	f000 f8ec 	bl	8023f0c <__swbuf_r>
 8023d34:	3001      	adds	r0, #1
 8023d36:	d1e7      	bne.n	8023d08 <_puts_r+0x68>
 8023d38:	e7ce      	b.n	8023cd8 <_puts_r+0x38>
 8023d3a:	3e01      	subs	r6, #1
 8023d3c:	e7e4      	b.n	8023d08 <_puts_r+0x68>
 8023d3e:	6823      	ldr	r3, [r4, #0]
 8023d40:	1c5a      	adds	r2, r3, #1
 8023d42:	6022      	str	r2, [r4, #0]
 8023d44:	220a      	movs	r2, #10
 8023d46:	701a      	strb	r2, [r3, #0]
 8023d48:	e7ee      	b.n	8023d28 <_puts_r+0x88>
	...

08023d4c <puts>:
 8023d4c:	4b02      	ldr	r3, [pc, #8]	@ (8023d58 <puts+0xc>)
 8023d4e:	4601      	mov	r1, r0
 8023d50:	6818      	ldr	r0, [r3, #0]
 8023d52:	f7ff bfa5 	b.w	8023ca0 <_puts_r>
 8023d56:	bf00      	nop
 8023d58:	24000244 	.word	0x24000244

08023d5c <sniprintf>:
 8023d5c:	b40c      	push	{r2, r3}
 8023d5e:	b530      	push	{r4, r5, lr}
 8023d60:	4b18      	ldr	r3, [pc, #96]	@ (8023dc4 <sniprintf+0x68>)
 8023d62:	1e0c      	subs	r4, r1, #0
 8023d64:	681d      	ldr	r5, [r3, #0]
 8023d66:	b09d      	sub	sp, #116	@ 0x74
 8023d68:	da08      	bge.n	8023d7c <sniprintf+0x20>
 8023d6a:	238b      	movs	r3, #139	@ 0x8b
 8023d6c:	602b      	str	r3, [r5, #0]
 8023d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8023d72:	b01d      	add	sp, #116	@ 0x74
 8023d74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8023d78:	b002      	add	sp, #8
 8023d7a:	4770      	bx	lr
 8023d7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8023d80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8023d84:	f04f 0300 	mov.w	r3, #0
 8023d88:	931b      	str	r3, [sp, #108]	@ 0x6c
 8023d8a:	bf14      	ite	ne
 8023d8c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8023d90:	4623      	moveq	r3, r4
 8023d92:	9304      	str	r3, [sp, #16]
 8023d94:	9307      	str	r3, [sp, #28]
 8023d96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8023d9a:	9002      	str	r0, [sp, #8]
 8023d9c:	9006      	str	r0, [sp, #24]
 8023d9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8023da2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8023da4:	ab21      	add	r3, sp, #132	@ 0x84
 8023da6:	a902      	add	r1, sp, #8
 8023da8:	4628      	mov	r0, r5
 8023daa:	9301      	str	r3, [sp, #4]
 8023dac:	f002 f930 	bl	8026010 <_svfiprintf_r>
 8023db0:	1c43      	adds	r3, r0, #1
 8023db2:	bfbc      	itt	lt
 8023db4:	238b      	movlt	r3, #139	@ 0x8b
 8023db6:	602b      	strlt	r3, [r5, #0]
 8023db8:	2c00      	cmp	r4, #0
 8023dba:	d0da      	beq.n	8023d72 <sniprintf+0x16>
 8023dbc:	9b02      	ldr	r3, [sp, #8]
 8023dbe:	2200      	movs	r2, #0
 8023dc0:	701a      	strb	r2, [r3, #0]
 8023dc2:	e7d6      	b.n	8023d72 <sniprintf+0x16>
 8023dc4:	24000244 	.word	0x24000244

08023dc8 <siprintf>:
 8023dc8:	b40e      	push	{r1, r2, r3}
 8023dca:	b510      	push	{r4, lr}
 8023dcc:	b09d      	sub	sp, #116	@ 0x74
 8023dce:	ab1f      	add	r3, sp, #124	@ 0x7c
 8023dd0:	9002      	str	r0, [sp, #8]
 8023dd2:	9006      	str	r0, [sp, #24]
 8023dd4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8023dd8:	480a      	ldr	r0, [pc, #40]	@ (8023e04 <siprintf+0x3c>)
 8023dda:	9107      	str	r1, [sp, #28]
 8023ddc:	9104      	str	r1, [sp, #16]
 8023dde:	490a      	ldr	r1, [pc, #40]	@ (8023e08 <siprintf+0x40>)
 8023de0:	f853 2b04 	ldr.w	r2, [r3], #4
 8023de4:	9105      	str	r1, [sp, #20]
 8023de6:	2400      	movs	r4, #0
 8023de8:	a902      	add	r1, sp, #8
 8023dea:	6800      	ldr	r0, [r0, #0]
 8023dec:	9301      	str	r3, [sp, #4]
 8023dee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8023df0:	f002 f90e 	bl	8026010 <_svfiprintf_r>
 8023df4:	9b02      	ldr	r3, [sp, #8]
 8023df6:	701c      	strb	r4, [r3, #0]
 8023df8:	b01d      	add	sp, #116	@ 0x74
 8023dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023dfe:	b003      	add	sp, #12
 8023e00:	4770      	bx	lr
 8023e02:	bf00      	nop
 8023e04:	24000244 	.word	0x24000244
 8023e08:	ffff0208 	.word	0xffff0208

08023e0c <__sread>:
 8023e0c:	b510      	push	{r4, lr}
 8023e0e:	460c      	mov	r4, r1
 8023e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023e14:	f000 f9d6 	bl	80241c4 <_read_r>
 8023e18:	2800      	cmp	r0, #0
 8023e1a:	bfab      	itete	ge
 8023e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8023e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8023e20:	181b      	addge	r3, r3, r0
 8023e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8023e26:	bfac      	ite	ge
 8023e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8023e2a:	81a3      	strhlt	r3, [r4, #12]
 8023e2c:	bd10      	pop	{r4, pc}

08023e2e <__swrite>:
 8023e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023e32:	461f      	mov	r7, r3
 8023e34:	898b      	ldrh	r3, [r1, #12]
 8023e36:	05db      	lsls	r3, r3, #23
 8023e38:	4605      	mov	r5, r0
 8023e3a:	460c      	mov	r4, r1
 8023e3c:	4616      	mov	r6, r2
 8023e3e:	d505      	bpl.n	8023e4c <__swrite+0x1e>
 8023e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023e44:	2302      	movs	r3, #2
 8023e46:	2200      	movs	r2, #0
 8023e48:	f000 f9aa 	bl	80241a0 <_lseek_r>
 8023e4c:	89a3      	ldrh	r3, [r4, #12]
 8023e4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8023e56:	81a3      	strh	r3, [r4, #12]
 8023e58:	4632      	mov	r2, r6
 8023e5a:	463b      	mov	r3, r7
 8023e5c:	4628      	mov	r0, r5
 8023e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8023e62:	f000 b9d1 	b.w	8024208 <_write_r>

08023e66 <__sseek>:
 8023e66:	b510      	push	{r4, lr}
 8023e68:	460c      	mov	r4, r1
 8023e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023e6e:	f000 f997 	bl	80241a0 <_lseek_r>
 8023e72:	1c43      	adds	r3, r0, #1
 8023e74:	89a3      	ldrh	r3, [r4, #12]
 8023e76:	bf15      	itete	ne
 8023e78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8023e7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8023e7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8023e82:	81a3      	strheq	r3, [r4, #12]
 8023e84:	bf18      	it	ne
 8023e86:	81a3      	strhne	r3, [r4, #12]
 8023e88:	bd10      	pop	{r4, pc}

08023e8a <__sclose>:
 8023e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023e8e:	f000 b919 	b.w	80240c4 <_close_r>

08023e92 <_vsniprintf_r>:
 8023e92:	b530      	push	{r4, r5, lr}
 8023e94:	4614      	mov	r4, r2
 8023e96:	2c00      	cmp	r4, #0
 8023e98:	b09b      	sub	sp, #108	@ 0x6c
 8023e9a:	4605      	mov	r5, r0
 8023e9c:	461a      	mov	r2, r3
 8023e9e:	da05      	bge.n	8023eac <_vsniprintf_r+0x1a>
 8023ea0:	238b      	movs	r3, #139	@ 0x8b
 8023ea2:	6003      	str	r3, [r0, #0]
 8023ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8023ea8:	b01b      	add	sp, #108	@ 0x6c
 8023eaa:	bd30      	pop	{r4, r5, pc}
 8023eac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8023eb0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8023eb4:	f04f 0300 	mov.w	r3, #0
 8023eb8:	9319      	str	r3, [sp, #100]	@ 0x64
 8023eba:	bf14      	ite	ne
 8023ebc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8023ec0:	4623      	moveq	r3, r4
 8023ec2:	9302      	str	r3, [sp, #8]
 8023ec4:	9305      	str	r3, [sp, #20]
 8023ec6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8023eca:	9100      	str	r1, [sp, #0]
 8023ecc:	9104      	str	r1, [sp, #16]
 8023ece:	f8ad 300e 	strh.w	r3, [sp, #14]
 8023ed2:	4669      	mov	r1, sp
 8023ed4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8023ed6:	f002 f89b 	bl	8026010 <_svfiprintf_r>
 8023eda:	1c43      	adds	r3, r0, #1
 8023edc:	bfbc      	itt	lt
 8023ede:	238b      	movlt	r3, #139	@ 0x8b
 8023ee0:	602b      	strlt	r3, [r5, #0]
 8023ee2:	2c00      	cmp	r4, #0
 8023ee4:	d0e0      	beq.n	8023ea8 <_vsniprintf_r+0x16>
 8023ee6:	9b00      	ldr	r3, [sp, #0]
 8023ee8:	2200      	movs	r2, #0
 8023eea:	701a      	strb	r2, [r3, #0]
 8023eec:	e7dc      	b.n	8023ea8 <_vsniprintf_r+0x16>
	...

08023ef0 <vsniprintf>:
 8023ef0:	b507      	push	{r0, r1, r2, lr}
 8023ef2:	9300      	str	r3, [sp, #0]
 8023ef4:	4613      	mov	r3, r2
 8023ef6:	460a      	mov	r2, r1
 8023ef8:	4601      	mov	r1, r0
 8023efa:	4803      	ldr	r0, [pc, #12]	@ (8023f08 <vsniprintf+0x18>)
 8023efc:	6800      	ldr	r0, [r0, #0]
 8023efe:	f7ff ffc8 	bl	8023e92 <_vsniprintf_r>
 8023f02:	b003      	add	sp, #12
 8023f04:	f85d fb04 	ldr.w	pc, [sp], #4
 8023f08:	24000244 	.word	0x24000244

08023f0c <__swbuf_r>:
 8023f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023f0e:	460e      	mov	r6, r1
 8023f10:	4614      	mov	r4, r2
 8023f12:	4605      	mov	r5, r0
 8023f14:	b118      	cbz	r0, 8023f1e <__swbuf_r+0x12>
 8023f16:	6a03      	ldr	r3, [r0, #32]
 8023f18:	b90b      	cbnz	r3, 8023f1e <__swbuf_r+0x12>
 8023f1a:	f7ff fe79 	bl	8023c10 <__sinit>
 8023f1e:	69a3      	ldr	r3, [r4, #24]
 8023f20:	60a3      	str	r3, [r4, #8]
 8023f22:	89a3      	ldrh	r3, [r4, #12]
 8023f24:	071a      	lsls	r2, r3, #28
 8023f26:	d501      	bpl.n	8023f2c <__swbuf_r+0x20>
 8023f28:	6923      	ldr	r3, [r4, #16]
 8023f2a:	b943      	cbnz	r3, 8023f3e <__swbuf_r+0x32>
 8023f2c:	4621      	mov	r1, r4
 8023f2e:	4628      	mov	r0, r5
 8023f30:	f000 f82a 	bl	8023f88 <__swsetup_r>
 8023f34:	b118      	cbz	r0, 8023f3e <__swbuf_r+0x32>
 8023f36:	f04f 37ff 	mov.w	r7, #4294967295
 8023f3a:	4638      	mov	r0, r7
 8023f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023f3e:	6823      	ldr	r3, [r4, #0]
 8023f40:	6922      	ldr	r2, [r4, #16]
 8023f42:	1a98      	subs	r0, r3, r2
 8023f44:	6963      	ldr	r3, [r4, #20]
 8023f46:	b2f6      	uxtb	r6, r6
 8023f48:	4283      	cmp	r3, r0
 8023f4a:	4637      	mov	r7, r6
 8023f4c:	dc05      	bgt.n	8023f5a <__swbuf_r+0x4e>
 8023f4e:	4621      	mov	r1, r4
 8023f50:	4628      	mov	r0, r5
 8023f52:	f002 fb1f 	bl	8026594 <_fflush_r>
 8023f56:	2800      	cmp	r0, #0
 8023f58:	d1ed      	bne.n	8023f36 <__swbuf_r+0x2a>
 8023f5a:	68a3      	ldr	r3, [r4, #8]
 8023f5c:	3b01      	subs	r3, #1
 8023f5e:	60a3      	str	r3, [r4, #8]
 8023f60:	6823      	ldr	r3, [r4, #0]
 8023f62:	1c5a      	adds	r2, r3, #1
 8023f64:	6022      	str	r2, [r4, #0]
 8023f66:	701e      	strb	r6, [r3, #0]
 8023f68:	6962      	ldr	r2, [r4, #20]
 8023f6a:	1c43      	adds	r3, r0, #1
 8023f6c:	429a      	cmp	r2, r3
 8023f6e:	d004      	beq.n	8023f7a <__swbuf_r+0x6e>
 8023f70:	89a3      	ldrh	r3, [r4, #12]
 8023f72:	07db      	lsls	r3, r3, #31
 8023f74:	d5e1      	bpl.n	8023f3a <__swbuf_r+0x2e>
 8023f76:	2e0a      	cmp	r6, #10
 8023f78:	d1df      	bne.n	8023f3a <__swbuf_r+0x2e>
 8023f7a:	4621      	mov	r1, r4
 8023f7c:	4628      	mov	r0, r5
 8023f7e:	f002 fb09 	bl	8026594 <_fflush_r>
 8023f82:	2800      	cmp	r0, #0
 8023f84:	d0d9      	beq.n	8023f3a <__swbuf_r+0x2e>
 8023f86:	e7d6      	b.n	8023f36 <__swbuf_r+0x2a>

08023f88 <__swsetup_r>:
 8023f88:	b538      	push	{r3, r4, r5, lr}
 8023f8a:	4b29      	ldr	r3, [pc, #164]	@ (8024030 <__swsetup_r+0xa8>)
 8023f8c:	4605      	mov	r5, r0
 8023f8e:	6818      	ldr	r0, [r3, #0]
 8023f90:	460c      	mov	r4, r1
 8023f92:	b118      	cbz	r0, 8023f9c <__swsetup_r+0x14>
 8023f94:	6a03      	ldr	r3, [r0, #32]
 8023f96:	b90b      	cbnz	r3, 8023f9c <__swsetup_r+0x14>
 8023f98:	f7ff fe3a 	bl	8023c10 <__sinit>
 8023f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023fa0:	0719      	lsls	r1, r3, #28
 8023fa2:	d422      	bmi.n	8023fea <__swsetup_r+0x62>
 8023fa4:	06da      	lsls	r2, r3, #27
 8023fa6:	d407      	bmi.n	8023fb8 <__swsetup_r+0x30>
 8023fa8:	2209      	movs	r2, #9
 8023faa:	602a      	str	r2, [r5, #0]
 8023fac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8023fb0:	81a3      	strh	r3, [r4, #12]
 8023fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8023fb6:	e033      	b.n	8024020 <__swsetup_r+0x98>
 8023fb8:	0758      	lsls	r0, r3, #29
 8023fba:	d512      	bpl.n	8023fe2 <__swsetup_r+0x5a>
 8023fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023fbe:	b141      	cbz	r1, 8023fd2 <__swsetup_r+0x4a>
 8023fc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8023fc4:	4299      	cmp	r1, r3
 8023fc6:	d002      	beq.n	8023fce <__swsetup_r+0x46>
 8023fc8:	4628      	mov	r0, r5
 8023fca:	f000 ff7b 	bl	8024ec4 <_free_r>
 8023fce:	2300      	movs	r3, #0
 8023fd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8023fd2:	89a3      	ldrh	r3, [r4, #12]
 8023fd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8023fd8:	81a3      	strh	r3, [r4, #12]
 8023fda:	2300      	movs	r3, #0
 8023fdc:	6063      	str	r3, [r4, #4]
 8023fde:	6923      	ldr	r3, [r4, #16]
 8023fe0:	6023      	str	r3, [r4, #0]
 8023fe2:	89a3      	ldrh	r3, [r4, #12]
 8023fe4:	f043 0308 	orr.w	r3, r3, #8
 8023fe8:	81a3      	strh	r3, [r4, #12]
 8023fea:	6923      	ldr	r3, [r4, #16]
 8023fec:	b94b      	cbnz	r3, 8024002 <__swsetup_r+0x7a>
 8023fee:	89a3      	ldrh	r3, [r4, #12]
 8023ff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8023ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8023ff8:	d003      	beq.n	8024002 <__swsetup_r+0x7a>
 8023ffa:	4621      	mov	r1, r4
 8023ffc:	4628      	mov	r0, r5
 8023ffe:	f002 fb29 	bl	8026654 <__smakebuf_r>
 8024002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024006:	f013 0201 	ands.w	r2, r3, #1
 802400a:	d00a      	beq.n	8024022 <__swsetup_r+0x9a>
 802400c:	2200      	movs	r2, #0
 802400e:	60a2      	str	r2, [r4, #8]
 8024010:	6962      	ldr	r2, [r4, #20]
 8024012:	4252      	negs	r2, r2
 8024014:	61a2      	str	r2, [r4, #24]
 8024016:	6922      	ldr	r2, [r4, #16]
 8024018:	b942      	cbnz	r2, 802402c <__swsetup_r+0xa4>
 802401a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802401e:	d1c5      	bne.n	8023fac <__swsetup_r+0x24>
 8024020:	bd38      	pop	{r3, r4, r5, pc}
 8024022:	0799      	lsls	r1, r3, #30
 8024024:	bf58      	it	pl
 8024026:	6962      	ldrpl	r2, [r4, #20]
 8024028:	60a2      	str	r2, [r4, #8]
 802402a:	e7f4      	b.n	8024016 <__swsetup_r+0x8e>
 802402c:	2000      	movs	r0, #0
 802402e:	e7f7      	b.n	8024020 <__swsetup_r+0x98>
 8024030:	24000244 	.word	0x24000244

08024034 <memcmp>:
 8024034:	b510      	push	{r4, lr}
 8024036:	3901      	subs	r1, #1
 8024038:	4402      	add	r2, r0
 802403a:	4290      	cmp	r0, r2
 802403c:	d101      	bne.n	8024042 <memcmp+0xe>
 802403e:	2000      	movs	r0, #0
 8024040:	e005      	b.n	802404e <memcmp+0x1a>
 8024042:	7803      	ldrb	r3, [r0, #0]
 8024044:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8024048:	42a3      	cmp	r3, r4
 802404a:	d001      	beq.n	8024050 <memcmp+0x1c>
 802404c:	1b18      	subs	r0, r3, r4
 802404e:	bd10      	pop	{r4, pc}
 8024050:	3001      	adds	r0, #1
 8024052:	e7f2      	b.n	802403a <memcmp+0x6>

08024054 <memmove>:
 8024054:	4288      	cmp	r0, r1
 8024056:	b510      	push	{r4, lr}
 8024058:	eb01 0402 	add.w	r4, r1, r2
 802405c:	d902      	bls.n	8024064 <memmove+0x10>
 802405e:	4284      	cmp	r4, r0
 8024060:	4623      	mov	r3, r4
 8024062:	d807      	bhi.n	8024074 <memmove+0x20>
 8024064:	1e43      	subs	r3, r0, #1
 8024066:	42a1      	cmp	r1, r4
 8024068:	d008      	beq.n	802407c <memmove+0x28>
 802406a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802406e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8024072:	e7f8      	b.n	8024066 <memmove+0x12>
 8024074:	4402      	add	r2, r0
 8024076:	4601      	mov	r1, r0
 8024078:	428a      	cmp	r2, r1
 802407a:	d100      	bne.n	802407e <memmove+0x2a>
 802407c:	bd10      	pop	{r4, pc}
 802407e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8024082:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8024086:	e7f7      	b.n	8024078 <memmove+0x24>

08024088 <memset>:
 8024088:	4402      	add	r2, r0
 802408a:	4603      	mov	r3, r0
 802408c:	4293      	cmp	r3, r2
 802408e:	d100      	bne.n	8024092 <memset+0xa>
 8024090:	4770      	bx	lr
 8024092:	f803 1b01 	strb.w	r1, [r3], #1
 8024096:	e7f9      	b.n	802408c <memset+0x4>

08024098 <strncmp>:
 8024098:	b510      	push	{r4, lr}
 802409a:	b16a      	cbz	r2, 80240b8 <strncmp+0x20>
 802409c:	3901      	subs	r1, #1
 802409e:	1884      	adds	r4, r0, r2
 80240a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80240a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80240a8:	429a      	cmp	r2, r3
 80240aa:	d103      	bne.n	80240b4 <strncmp+0x1c>
 80240ac:	42a0      	cmp	r0, r4
 80240ae:	d001      	beq.n	80240b4 <strncmp+0x1c>
 80240b0:	2a00      	cmp	r2, #0
 80240b2:	d1f5      	bne.n	80240a0 <strncmp+0x8>
 80240b4:	1ad0      	subs	r0, r2, r3
 80240b6:	bd10      	pop	{r4, pc}
 80240b8:	4610      	mov	r0, r2
 80240ba:	e7fc      	b.n	80240b6 <strncmp+0x1e>

080240bc <_localeconv_r>:
 80240bc:	4800      	ldr	r0, [pc, #0]	@ (80240c0 <_localeconv_r+0x4>)
 80240be:	4770      	bx	lr
 80240c0:	240001c8 	.word	0x240001c8

080240c4 <_close_r>:
 80240c4:	b538      	push	{r3, r4, r5, lr}
 80240c6:	4d06      	ldr	r5, [pc, #24]	@ (80240e0 <_close_r+0x1c>)
 80240c8:	2300      	movs	r3, #0
 80240ca:	4604      	mov	r4, r0
 80240cc:	4608      	mov	r0, r1
 80240ce:	602b      	str	r3, [r5, #0]
 80240d0:	f7e2 f93c 	bl	800634c <_close>
 80240d4:	1c43      	adds	r3, r0, #1
 80240d6:	d102      	bne.n	80240de <_close_r+0x1a>
 80240d8:	682b      	ldr	r3, [r5, #0]
 80240da:	b103      	cbz	r3, 80240de <_close_r+0x1a>
 80240dc:	6023      	str	r3, [r4, #0]
 80240de:	bd38      	pop	{r3, r4, r5, pc}
 80240e0:	2401d084 	.word	0x2401d084

080240e4 <_reclaim_reent>:
 80240e4:	4b2d      	ldr	r3, [pc, #180]	@ (802419c <_reclaim_reent+0xb8>)
 80240e6:	681b      	ldr	r3, [r3, #0]
 80240e8:	4283      	cmp	r3, r0
 80240ea:	b570      	push	{r4, r5, r6, lr}
 80240ec:	4604      	mov	r4, r0
 80240ee:	d053      	beq.n	8024198 <_reclaim_reent+0xb4>
 80240f0:	69c3      	ldr	r3, [r0, #28]
 80240f2:	b31b      	cbz	r3, 802413c <_reclaim_reent+0x58>
 80240f4:	68db      	ldr	r3, [r3, #12]
 80240f6:	b163      	cbz	r3, 8024112 <_reclaim_reent+0x2e>
 80240f8:	2500      	movs	r5, #0
 80240fa:	69e3      	ldr	r3, [r4, #28]
 80240fc:	68db      	ldr	r3, [r3, #12]
 80240fe:	5959      	ldr	r1, [r3, r5]
 8024100:	b9b1      	cbnz	r1, 8024130 <_reclaim_reent+0x4c>
 8024102:	3504      	adds	r5, #4
 8024104:	2d80      	cmp	r5, #128	@ 0x80
 8024106:	d1f8      	bne.n	80240fa <_reclaim_reent+0x16>
 8024108:	69e3      	ldr	r3, [r4, #28]
 802410a:	4620      	mov	r0, r4
 802410c:	68d9      	ldr	r1, [r3, #12]
 802410e:	f000 fed9 	bl	8024ec4 <_free_r>
 8024112:	69e3      	ldr	r3, [r4, #28]
 8024114:	6819      	ldr	r1, [r3, #0]
 8024116:	b111      	cbz	r1, 802411e <_reclaim_reent+0x3a>
 8024118:	4620      	mov	r0, r4
 802411a:	f000 fed3 	bl	8024ec4 <_free_r>
 802411e:	69e3      	ldr	r3, [r4, #28]
 8024120:	689d      	ldr	r5, [r3, #8]
 8024122:	b15d      	cbz	r5, 802413c <_reclaim_reent+0x58>
 8024124:	4629      	mov	r1, r5
 8024126:	4620      	mov	r0, r4
 8024128:	682d      	ldr	r5, [r5, #0]
 802412a:	f000 fecb 	bl	8024ec4 <_free_r>
 802412e:	e7f8      	b.n	8024122 <_reclaim_reent+0x3e>
 8024130:	680e      	ldr	r6, [r1, #0]
 8024132:	4620      	mov	r0, r4
 8024134:	f000 fec6 	bl	8024ec4 <_free_r>
 8024138:	4631      	mov	r1, r6
 802413a:	e7e1      	b.n	8024100 <_reclaim_reent+0x1c>
 802413c:	6961      	ldr	r1, [r4, #20]
 802413e:	b111      	cbz	r1, 8024146 <_reclaim_reent+0x62>
 8024140:	4620      	mov	r0, r4
 8024142:	f000 febf 	bl	8024ec4 <_free_r>
 8024146:	69e1      	ldr	r1, [r4, #28]
 8024148:	b111      	cbz	r1, 8024150 <_reclaim_reent+0x6c>
 802414a:	4620      	mov	r0, r4
 802414c:	f000 feba 	bl	8024ec4 <_free_r>
 8024150:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8024152:	b111      	cbz	r1, 802415a <_reclaim_reent+0x76>
 8024154:	4620      	mov	r0, r4
 8024156:	f000 feb5 	bl	8024ec4 <_free_r>
 802415a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802415c:	b111      	cbz	r1, 8024164 <_reclaim_reent+0x80>
 802415e:	4620      	mov	r0, r4
 8024160:	f000 feb0 	bl	8024ec4 <_free_r>
 8024164:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8024166:	b111      	cbz	r1, 802416e <_reclaim_reent+0x8a>
 8024168:	4620      	mov	r0, r4
 802416a:	f000 feab 	bl	8024ec4 <_free_r>
 802416e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8024170:	b111      	cbz	r1, 8024178 <_reclaim_reent+0x94>
 8024172:	4620      	mov	r0, r4
 8024174:	f000 fea6 	bl	8024ec4 <_free_r>
 8024178:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 802417a:	b111      	cbz	r1, 8024182 <_reclaim_reent+0x9e>
 802417c:	4620      	mov	r0, r4
 802417e:	f000 fea1 	bl	8024ec4 <_free_r>
 8024182:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8024184:	b111      	cbz	r1, 802418c <_reclaim_reent+0xa8>
 8024186:	4620      	mov	r0, r4
 8024188:	f000 fe9c 	bl	8024ec4 <_free_r>
 802418c:	6a23      	ldr	r3, [r4, #32]
 802418e:	b11b      	cbz	r3, 8024198 <_reclaim_reent+0xb4>
 8024190:	4620      	mov	r0, r4
 8024192:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8024196:	4718      	bx	r3
 8024198:	bd70      	pop	{r4, r5, r6, pc}
 802419a:	bf00      	nop
 802419c:	24000244 	.word	0x24000244

080241a0 <_lseek_r>:
 80241a0:	b538      	push	{r3, r4, r5, lr}
 80241a2:	4d07      	ldr	r5, [pc, #28]	@ (80241c0 <_lseek_r+0x20>)
 80241a4:	4604      	mov	r4, r0
 80241a6:	4608      	mov	r0, r1
 80241a8:	4611      	mov	r1, r2
 80241aa:	2200      	movs	r2, #0
 80241ac:	602a      	str	r2, [r5, #0]
 80241ae:	461a      	mov	r2, r3
 80241b0:	f7e2 f8f3 	bl	800639a <_lseek>
 80241b4:	1c43      	adds	r3, r0, #1
 80241b6:	d102      	bne.n	80241be <_lseek_r+0x1e>
 80241b8:	682b      	ldr	r3, [r5, #0]
 80241ba:	b103      	cbz	r3, 80241be <_lseek_r+0x1e>
 80241bc:	6023      	str	r3, [r4, #0]
 80241be:	bd38      	pop	{r3, r4, r5, pc}
 80241c0:	2401d084 	.word	0x2401d084

080241c4 <_read_r>:
 80241c4:	b538      	push	{r3, r4, r5, lr}
 80241c6:	4d07      	ldr	r5, [pc, #28]	@ (80241e4 <_read_r+0x20>)
 80241c8:	4604      	mov	r4, r0
 80241ca:	4608      	mov	r0, r1
 80241cc:	4611      	mov	r1, r2
 80241ce:	2200      	movs	r2, #0
 80241d0:	602a      	str	r2, [r5, #0]
 80241d2:	461a      	mov	r2, r3
 80241d4:	f7e2 f89d 	bl	8006312 <_read>
 80241d8:	1c43      	adds	r3, r0, #1
 80241da:	d102      	bne.n	80241e2 <_read_r+0x1e>
 80241dc:	682b      	ldr	r3, [r5, #0]
 80241de:	b103      	cbz	r3, 80241e2 <_read_r+0x1e>
 80241e0:	6023      	str	r3, [r4, #0]
 80241e2:	bd38      	pop	{r3, r4, r5, pc}
 80241e4:	2401d084 	.word	0x2401d084

080241e8 <_sbrk_r>:
 80241e8:	b538      	push	{r3, r4, r5, lr}
 80241ea:	4d06      	ldr	r5, [pc, #24]	@ (8024204 <_sbrk_r+0x1c>)
 80241ec:	2300      	movs	r3, #0
 80241ee:	4604      	mov	r4, r0
 80241f0:	4608      	mov	r0, r1
 80241f2:	602b      	str	r3, [r5, #0]
 80241f4:	f7e2 f8de 	bl	80063b4 <_sbrk>
 80241f8:	1c43      	adds	r3, r0, #1
 80241fa:	d102      	bne.n	8024202 <_sbrk_r+0x1a>
 80241fc:	682b      	ldr	r3, [r5, #0]
 80241fe:	b103      	cbz	r3, 8024202 <_sbrk_r+0x1a>
 8024200:	6023      	str	r3, [r4, #0]
 8024202:	bd38      	pop	{r3, r4, r5, pc}
 8024204:	2401d084 	.word	0x2401d084

08024208 <_write_r>:
 8024208:	b538      	push	{r3, r4, r5, lr}
 802420a:	4d07      	ldr	r5, [pc, #28]	@ (8024228 <_write_r+0x20>)
 802420c:	4604      	mov	r4, r0
 802420e:	4608      	mov	r0, r1
 8024210:	4611      	mov	r1, r2
 8024212:	2200      	movs	r2, #0
 8024214:	602a      	str	r2, [r5, #0]
 8024216:	461a      	mov	r2, r3
 8024218:	f7e1 fa3c 	bl	8005694 <_write>
 802421c:	1c43      	adds	r3, r0, #1
 802421e:	d102      	bne.n	8024226 <_write_r+0x1e>
 8024220:	682b      	ldr	r3, [r5, #0]
 8024222:	b103      	cbz	r3, 8024226 <_write_r+0x1e>
 8024224:	6023      	str	r3, [r4, #0]
 8024226:	bd38      	pop	{r3, r4, r5, pc}
 8024228:	2401d084 	.word	0x2401d084

0802422c <__errno>:
 802422c:	4b01      	ldr	r3, [pc, #4]	@ (8024234 <__errno+0x8>)
 802422e:	6818      	ldr	r0, [r3, #0]
 8024230:	4770      	bx	lr
 8024232:	bf00      	nop
 8024234:	24000244 	.word	0x24000244

08024238 <__libc_init_array>:
 8024238:	b570      	push	{r4, r5, r6, lr}
 802423a:	4d0d      	ldr	r5, [pc, #52]	@ (8024270 <__libc_init_array+0x38>)
 802423c:	4c0d      	ldr	r4, [pc, #52]	@ (8024274 <__libc_init_array+0x3c>)
 802423e:	1b64      	subs	r4, r4, r5
 8024240:	10a4      	asrs	r4, r4, #2
 8024242:	2600      	movs	r6, #0
 8024244:	42a6      	cmp	r6, r4
 8024246:	d109      	bne.n	802425c <__libc_init_array+0x24>
 8024248:	4d0b      	ldr	r5, [pc, #44]	@ (8024278 <__libc_init_array+0x40>)
 802424a:	4c0c      	ldr	r4, [pc, #48]	@ (802427c <__libc_init_array+0x44>)
 802424c:	f003 fab8 	bl	80277c0 <_init>
 8024250:	1b64      	subs	r4, r4, r5
 8024252:	10a4      	asrs	r4, r4, #2
 8024254:	2600      	movs	r6, #0
 8024256:	42a6      	cmp	r6, r4
 8024258:	d105      	bne.n	8024266 <__libc_init_array+0x2e>
 802425a:	bd70      	pop	{r4, r5, r6, pc}
 802425c:	f855 3b04 	ldr.w	r3, [r5], #4
 8024260:	4798      	blx	r3
 8024262:	3601      	adds	r6, #1
 8024264:	e7ee      	b.n	8024244 <__libc_init_array+0xc>
 8024266:	f855 3b04 	ldr.w	r3, [r5], #4
 802426a:	4798      	blx	r3
 802426c:	3601      	adds	r6, #1
 802426e:	e7f2      	b.n	8024256 <__libc_init_array+0x1e>
 8024270:	0802ab28 	.word	0x0802ab28
 8024274:	0802ab28 	.word	0x0802ab28
 8024278:	0802ab28 	.word	0x0802ab28
 802427c:	0802ab2c 	.word	0x0802ab2c

08024280 <memcpy>:
 8024280:	440a      	add	r2, r1
 8024282:	4291      	cmp	r1, r2
 8024284:	f100 33ff 	add.w	r3, r0, #4294967295
 8024288:	d100      	bne.n	802428c <memcpy+0xc>
 802428a:	4770      	bx	lr
 802428c:	b510      	push	{r4, lr}
 802428e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8024292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8024296:	4291      	cmp	r1, r2
 8024298:	d1f9      	bne.n	802428e <memcpy+0xe>
 802429a:	bd10      	pop	{r4, pc}
 802429c:	0000      	movs	r0, r0
	...

080242a0 <nan>:
 80242a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80242a8 <nan+0x8>
 80242a4:	4770      	bx	lr
 80242a6:	bf00      	nop
 80242a8:	00000000 	.word	0x00000000
 80242ac:	7ff80000 	.word	0x7ff80000

080242b0 <nanf>:
 80242b0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80242b8 <nanf+0x8>
 80242b4:	4770      	bx	lr
 80242b6:	bf00      	nop
 80242b8:	7fc00000 	.word	0x7fc00000

080242bc <__assert_func>:
 80242bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80242be:	4614      	mov	r4, r2
 80242c0:	461a      	mov	r2, r3
 80242c2:	4b09      	ldr	r3, [pc, #36]	@ (80242e8 <__assert_func+0x2c>)
 80242c4:	681b      	ldr	r3, [r3, #0]
 80242c6:	4605      	mov	r5, r0
 80242c8:	68d8      	ldr	r0, [r3, #12]
 80242ca:	b14c      	cbz	r4, 80242e0 <__assert_func+0x24>
 80242cc:	4b07      	ldr	r3, [pc, #28]	@ (80242ec <__assert_func+0x30>)
 80242ce:	9100      	str	r1, [sp, #0]
 80242d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80242d4:	4906      	ldr	r1, [pc, #24]	@ (80242f0 <__assert_func+0x34>)
 80242d6:	462b      	mov	r3, r5
 80242d8:	f002 f984 	bl	80265e4 <fiprintf>
 80242dc:	f002 fa18 	bl	8026710 <abort>
 80242e0:	4b04      	ldr	r3, [pc, #16]	@ (80242f4 <__assert_func+0x38>)
 80242e2:	461c      	mov	r4, r3
 80242e4:	e7f3      	b.n	80242ce <__assert_func+0x12>
 80242e6:	bf00      	nop
 80242e8:	24000244 	.word	0x24000244
 80242ec:	0802a56a 	.word	0x0802a56a
 80242f0:	0802a577 	.word	0x0802a577
 80242f4:	0802a5a5 	.word	0x0802a5a5

080242f8 <quorem>:
 80242f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80242fc:	6903      	ldr	r3, [r0, #16]
 80242fe:	690c      	ldr	r4, [r1, #16]
 8024300:	42a3      	cmp	r3, r4
 8024302:	4607      	mov	r7, r0
 8024304:	db7e      	blt.n	8024404 <quorem+0x10c>
 8024306:	3c01      	subs	r4, #1
 8024308:	f101 0814 	add.w	r8, r1, #20
 802430c:	00a3      	lsls	r3, r4, #2
 802430e:	f100 0514 	add.w	r5, r0, #20
 8024312:	9300      	str	r3, [sp, #0]
 8024314:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8024318:	9301      	str	r3, [sp, #4]
 802431a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 802431e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8024322:	3301      	adds	r3, #1
 8024324:	429a      	cmp	r2, r3
 8024326:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 802432a:	fbb2 f6f3 	udiv	r6, r2, r3
 802432e:	d32e      	bcc.n	802438e <quorem+0x96>
 8024330:	f04f 0a00 	mov.w	sl, #0
 8024334:	46c4      	mov	ip, r8
 8024336:	46ae      	mov	lr, r5
 8024338:	46d3      	mov	fp, sl
 802433a:	f85c 3b04 	ldr.w	r3, [ip], #4
 802433e:	b298      	uxth	r0, r3
 8024340:	fb06 a000 	mla	r0, r6, r0, sl
 8024344:	0c02      	lsrs	r2, r0, #16
 8024346:	0c1b      	lsrs	r3, r3, #16
 8024348:	fb06 2303 	mla	r3, r6, r3, r2
 802434c:	f8de 2000 	ldr.w	r2, [lr]
 8024350:	b280      	uxth	r0, r0
 8024352:	b292      	uxth	r2, r2
 8024354:	1a12      	subs	r2, r2, r0
 8024356:	445a      	add	r2, fp
 8024358:	f8de 0000 	ldr.w	r0, [lr]
 802435c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8024360:	b29b      	uxth	r3, r3
 8024362:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8024366:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 802436a:	b292      	uxth	r2, r2
 802436c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8024370:	45e1      	cmp	r9, ip
 8024372:	f84e 2b04 	str.w	r2, [lr], #4
 8024376:	ea4f 4b23 	mov.w	fp, r3, asr #16
 802437a:	d2de      	bcs.n	802433a <quorem+0x42>
 802437c:	9b00      	ldr	r3, [sp, #0]
 802437e:	58eb      	ldr	r3, [r5, r3]
 8024380:	b92b      	cbnz	r3, 802438e <quorem+0x96>
 8024382:	9b01      	ldr	r3, [sp, #4]
 8024384:	3b04      	subs	r3, #4
 8024386:	429d      	cmp	r5, r3
 8024388:	461a      	mov	r2, r3
 802438a:	d32f      	bcc.n	80243ec <quorem+0xf4>
 802438c:	613c      	str	r4, [r7, #16]
 802438e:	4638      	mov	r0, r7
 8024390:	f001 fbea 	bl	8025b68 <__mcmp>
 8024394:	2800      	cmp	r0, #0
 8024396:	db25      	blt.n	80243e4 <quorem+0xec>
 8024398:	4629      	mov	r1, r5
 802439a:	2000      	movs	r0, #0
 802439c:	f858 2b04 	ldr.w	r2, [r8], #4
 80243a0:	f8d1 c000 	ldr.w	ip, [r1]
 80243a4:	fa1f fe82 	uxth.w	lr, r2
 80243a8:	fa1f f38c 	uxth.w	r3, ip
 80243ac:	eba3 030e 	sub.w	r3, r3, lr
 80243b0:	4403      	add	r3, r0
 80243b2:	0c12      	lsrs	r2, r2, #16
 80243b4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80243b8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80243bc:	b29b      	uxth	r3, r3
 80243be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80243c2:	45c1      	cmp	r9, r8
 80243c4:	f841 3b04 	str.w	r3, [r1], #4
 80243c8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80243cc:	d2e6      	bcs.n	802439c <quorem+0xa4>
 80243ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80243d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80243d6:	b922      	cbnz	r2, 80243e2 <quorem+0xea>
 80243d8:	3b04      	subs	r3, #4
 80243da:	429d      	cmp	r5, r3
 80243dc:	461a      	mov	r2, r3
 80243de:	d30b      	bcc.n	80243f8 <quorem+0x100>
 80243e0:	613c      	str	r4, [r7, #16]
 80243e2:	3601      	adds	r6, #1
 80243e4:	4630      	mov	r0, r6
 80243e6:	b003      	add	sp, #12
 80243e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80243ec:	6812      	ldr	r2, [r2, #0]
 80243ee:	3b04      	subs	r3, #4
 80243f0:	2a00      	cmp	r2, #0
 80243f2:	d1cb      	bne.n	802438c <quorem+0x94>
 80243f4:	3c01      	subs	r4, #1
 80243f6:	e7c6      	b.n	8024386 <quorem+0x8e>
 80243f8:	6812      	ldr	r2, [r2, #0]
 80243fa:	3b04      	subs	r3, #4
 80243fc:	2a00      	cmp	r2, #0
 80243fe:	d1ef      	bne.n	80243e0 <quorem+0xe8>
 8024400:	3c01      	subs	r4, #1
 8024402:	e7ea      	b.n	80243da <quorem+0xe2>
 8024404:	2000      	movs	r0, #0
 8024406:	e7ee      	b.n	80243e6 <quorem+0xee>

08024408 <_dtoa_r>:
 8024408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802440c:	ed2d 8b02 	vpush	{d8}
 8024410:	69c7      	ldr	r7, [r0, #28]
 8024412:	b091      	sub	sp, #68	@ 0x44
 8024414:	ed8d 0b02 	vstr	d0, [sp, #8]
 8024418:	ec55 4b10 	vmov	r4, r5, d0
 802441c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 802441e:	9107      	str	r1, [sp, #28]
 8024420:	4681      	mov	r9, r0
 8024422:	9209      	str	r2, [sp, #36]	@ 0x24
 8024424:	930d      	str	r3, [sp, #52]	@ 0x34
 8024426:	b97f      	cbnz	r7, 8024448 <_dtoa_r+0x40>
 8024428:	2010      	movs	r0, #16
 802442a:	f7fd fd23 	bl	8021e74 <malloc>
 802442e:	4602      	mov	r2, r0
 8024430:	f8c9 001c 	str.w	r0, [r9, #28]
 8024434:	b920      	cbnz	r0, 8024440 <_dtoa_r+0x38>
 8024436:	4ba0      	ldr	r3, [pc, #640]	@ (80246b8 <_dtoa_r+0x2b0>)
 8024438:	21ef      	movs	r1, #239	@ 0xef
 802443a:	48a0      	ldr	r0, [pc, #640]	@ (80246bc <_dtoa_r+0x2b4>)
 802443c:	f7ff ff3e 	bl	80242bc <__assert_func>
 8024440:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8024444:	6007      	str	r7, [r0, #0]
 8024446:	60c7      	str	r7, [r0, #12]
 8024448:	f8d9 301c 	ldr.w	r3, [r9, #28]
 802444c:	6819      	ldr	r1, [r3, #0]
 802444e:	b159      	cbz	r1, 8024468 <_dtoa_r+0x60>
 8024450:	685a      	ldr	r2, [r3, #4]
 8024452:	604a      	str	r2, [r1, #4]
 8024454:	2301      	movs	r3, #1
 8024456:	4093      	lsls	r3, r2
 8024458:	608b      	str	r3, [r1, #8]
 802445a:	4648      	mov	r0, r9
 802445c:	f001 f908 	bl	8025670 <_Bfree>
 8024460:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8024464:	2200      	movs	r2, #0
 8024466:	601a      	str	r2, [r3, #0]
 8024468:	1e2b      	subs	r3, r5, #0
 802446a:	bfbb      	ittet	lt
 802446c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8024470:	9303      	strlt	r3, [sp, #12]
 8024472:	2300      	movge	r3, #0
 8024474:	2201      	movlt	r2, #1
 8024476:	bfac      	ite	ge
 8024478:	6033      	strge	r3, [r6, #0]
 802447a:	6032      	strlt	r2, [r6, #0]
 802447c:	4b90      	ldr	r3, [pc, #576]	@ (80246c0 <_dtoa_r+0x2b8>)
 802447e:	9e03      	ldr	r6, [sp, #12]
 8024480:	43b3      	bics	r3, r6
 8024482:	d110      	bne.n	80244a6 <_dtoa_r+0x9e>
 8024484:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8024486:	f242 730f 	movw	r3, #9999	@ 0x270f
 802448a:	6013      	str	r3, [r2, #0]
 802448c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8024490:	4323      	orrs	r3, r4
 8024492:	f000 84e6 	beq.w	8024e62 <_dtoa_r+0xa5a>
 8024496:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8024498:	4f8a      	ldr	r7, [pc, #552]	@ (80246c4 <_dtoa_r+0x2bc>)
 802449a:	2b00      	cmp	r3, #0
 802449c:	f000 84e8 	beq.w	8024e70 <_dtoa_r+0xa68>
 80244a0:	1cfb      	adds	r3, r7, #3
 80244a2:	f000 bce3 	b.w	8024e6c <_dtoa_r+0xa64>
 80244a6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80244aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80244ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80244b2:	d10a      	bne.n	80244ca <_dtoa_r+0xc2>
 80244b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80244b6:	2301      	movs	r3, #1
 80244b8:	6013      	str	r3, [r2, #0]
 80244ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80244bc:	b113      	cbz	r3, 80244c4 <_dtoa_r+0xbc>
 80244be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80244c0:	4b81      	ldr	r3, [pc, #516]	@ (80246c8 <_dtoa_r+0x2c0>)
 80244c2:	6013      	str	r3, [r2, #0]
 80244c4:	4f81      	ldr	r7, [pc, #516]	@ (80246cc <_dtoa_r+0x2c4>)
 80244c6:	f000 bcd3 	b.w	8024e70 <_dtoa_r+0xa68>
 80244ca:	aa0e      	add	r2, sp, #56	@ 0x38
 80244cc:	a90f      	add	r1, sp, #60	@ 0x3c
 80244ce:	4648      	mov	r0, r9
 80244d0:	eeb0 0b48 	vmov.f64	d0, d8
 80244d4:	f001 fc68 	bl	8025da8 <__d2b>
 80244d8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80244dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80244de:	9001      	str	r0, [sp, #4]
 80244e0:	2b00      	cmp	r3, #0
 80244e2:	d045      	beq.n	8024570 <_dtoa_r+0x168>
 80244e4:	eeb0 7b48 	vmov.f64	d7, d8
 80244e8:	ee18 1a90 	vmov	r1, s17
 80244ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80244f0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80244f4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80244f8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80244fc:	2500      	movs	r5, #0
 80244fe:	ee07 1a90 	vmov	s15, r1
 8024502:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8024506:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80246a0 <_dtoa_r+0x298>
 802450a:	ee37 7b46 	vsub.f64	d7, d7, d6
 802450e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80246a8 <_dtoa_r+0x2a0>
 8024512:	eea7 6b05 	vfma.f64	d6, d7, d5
 8024516:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80246b0 <_dtoa_r+0x2a8>
 802451a:	ee07 3a90 	vmov	s15, r3
 802451e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8024522:	eeb0 7b46 	vmov.f64	d7, d6
 8024526:	eea4 7b05 	vfma.f64	d7, d4, d5
 802452a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 802452e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8024532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024536:	ee16 8a90 	vmov	r8, s13
 802453a:	d508      	bpl.n	802454e <_dtoa_r+0x146>
 802453c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8024540:	eeb4 6b47 	vcmp.f64	d6, d7
 8024544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024548:	bf18      	it	ne
 802454a:	f108 38ff 	addne.w	r8, r8, #4294967295
 802454e:	f1b8 0f16 	cmp.w	r8, #22
 8024552:	d82b      	bhi.n	80245ac <_dtoa_r+0x1a4>
 8024554:	495e      	ldr	r1, [pc, #376]	@ (80246d0 <_dtoa_r+0x2c8>)
 8024556:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 802455a:	ed91 7b00 	vldr	d7, [r1]
 802455e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8024562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024566:	d501      	bpl.n	802456c <_dtoa_r+0x164>
 8024568:	f108 38ff 	add.w	r8, r8, #4294967295
 802456c:	2100      	movs	r1, #0
 802456e:	e01e      	b.n	80245ae <_dtoa_r+0x1a6>
 8024570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8024572:	4413      	add	r3, r2
 8024574:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8024578:	2920      	cmp	r1, #32
 802457a:	bfc1      	itttt	gt
 802457c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8024580:	408e      	lslgt	r6, r1
 8024582:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8024586:	fa24 f101 	lsrgt.w	r1, r4, r1
 802458a:	bfd6      	itet	le
 802458c:	f1c1 0120 	rsble	r1, r1, #32
 8024590:	4331      	orrgt	r1, r6
 8024592:	fa04 f101 	lslle.w	r1, r4, r1
 8024596:	ee07 1a90 	vmov	s15, r1
 802459a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 802459e:	3b01      	subs	r3, #1
 80245a0:	ee17 1a90 	vmov	r1, s15
 80245a4:	2501      	movs	r5, #1
 80245a6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80245aa:	e7a8      	b.n	80244fe <_dtoa_r+0xf6>
 80245ac:	2101      	movs	r1, #1
 80245ae:	1ad2      	subs	r2, r2, r3
 80245b0:	1e53      	subs	r3, r2, #1
 80245b2:	9306      	str	r3, [sp, #24]
 80245b4:	bf45      	ittet	mi
 80245b6:	f1c2 0301 	rsbmi	r3, r2, #1
 80245ba:	9304      	strmi	r3, [sp, #16]
 80245bc:	2300      	movpl	r3, #0
 80245be:	2300      	movmi	r3, #0
 80245c0:	bf4c      	ite	mi
 80245c2:	9306      	strmi	r3, [sp, #24]
 80245c4:	9304      	strpl	r3, [sp, #16]
 80245c6:	f1b8 0f00 	cmp.w	r8, #0
 80245ca:	910c      	str	r1, [sp, #48]	@ 0x30
 80245cc:	db18      	blt.n	8024600 <_dtoa_r+0x1f8>
 80245ce:	9b06      	ldr	r3, [sp, #24]
 80245d0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80245d4:	4443      	add	r3, r8
 80245d6:	9306      	str	r3, [sp, #24]
 80245d8:	2300      	movs	r3, #0
 80245da:	9a07      	ldr	r2, [sp, #28]
 80245dc:	2a09      	cmp	r2, #9
 80245de:	d845      	bhi.n	802466c <_dtoa_r+0x264>
 80245e0:	2a05      	cmp	r2, #5
 80245e2:	bfc4      	itt	gt
 80245e4:	3a04      	subgt	r2, #4
 80245e6:	9207      	strgt	r2, [sp, #28]
 80245e8:	9a07      	ldr	r2, [sp, #28]
 80245ea:	f1a2 0202 	sub.w	r2, r2, #2
 80245ee:	bfcc      	ite	gt
 80245f0:	2400      	movgt	r4, #0
 80245f2:	2401      	movle	r4, #1
 80245f4:	2a03      	cmp	r2, #3
 80245f6:	d844      	bhi.n	8024682 <_dtoa_r+0x27a>
 80245f8:	e8df f002 	tbb	[pc, r2]
 80245fc:	0b173634 	.word	0x0b173634
 8024600:	9b04      	ldr	r3, [sp, #16]
 8024602:	2200      	movs	r2, #0
 8024604:	eba3 0308 	sub.w	r3, r3, r8
 8024608:	9304      	str	r3, [sp, #16]
 802460a:	920a      	str	r2, [sp, #40]	@ 0x28
 802460c:	f1c8 0300 	rsb	r3, r8, #0
 8024610:	e7e3      	b.n	80245da <_dtoa_r+0x1d2>
 8024612:	2201      	movs	r2, #1
 8024614:	9208      	str	r2, [sp, #32]
 8024616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024618:	eb08 0b02 	add.w	fp, r8, r2
 802461c:	f10b 0a01 	add.w	sl, fp, #1
 8024620:	4652      	mov	r2, sl
 8024622:	2a01      	cmp	r2, #1
 8024624:	bfb8      	it	lt
 8024626:	2201      	movlt	r2, #1
 8024628:	e006      	b.n	8024638 <_dtoa_r+0x230>
 802462a:	2201      	movs	r2, #1
 802462c:	9208      	str	r2, [sp, #32]
 802462e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024630:	2a00      	cmp	r2, #0
 8024632:	dd29      	ble.n	8024688 <_dtoa_r+0x280>
 8024634:	4693      	mov	fp, r2
 8024636:	4692      	mov	sl, r2
 8024638:	f8d9 701c 	ldr.w	r7, [r9, #28]
 802463c:	2100      	movs	r1, #0
 802463e:	2004      	movs	r0, #4
 8024640:	f100 0614 	add.w	r6, r0, #20
 8024644:	4296      	cmp	r6, r2
 8024646:	d926      	bls.n	8024696 <_dtoa_r+0x28e>
 8024648:	6079      	str	r1, [r7, #4]
 802464a:	4648      	mov	r0, r9
 802464c:	9305      	str	r3, [sp, #20]
 802464e:	f000 ffcf 	bl	80255f0 <_Balloc>
 8024652:	9b05      	ldr	r3, [sp, #20]
 8024654:	4607      	mov	r7, r0
 8024656:	2800      	cmp	r0, #0
 8024658:	d13e      	bne.n	80246d8 <_dtoa_r+0x2d0>
 802465a:	4b1e      	ldr	r3, [pc, #120]	@ (80246d4 <_dtoa_r+0x2cc>)
 802465c:	4602      	mov	r2, r0
 802465e:	f240 11af 	movw	r1, #431	@ 0x1af
 8024662:	e6ea      	b.n	802443a <_dtoa_r+0x32>
 8024664:	2200      	movs	r2, #0
 8024666:	e7e1      	b.n	802462c <_dtoa_r+0x224>
 8024668:	2200      	movs	r2, #0
 802466a:	e7d3      	b.n	8024614 <_dtoa_r+0x20c>
 802466c:	2401      	movs	r4, #1
 802466e:	2200      	movs	r2, #0
 8024670:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8024674:	f04f 3bff 	mov.w	fp, #4294967295
 8024678:	2100      	movs	r1, #0
 802467a:	46da      	mov	sl, fp
 802467c:	2212      	movs	r2, #18
 802467e:	9109      	str	r1, [sp, #36]	@ 0x24
 8024680:	e7da      	b.n	8024638 <_dtoa_r+0x230>
 8024682:	2201      	movs	r2, #1
 8024684:	9208      	str	r2, [sp, #32]
 8024686:	e7f5      	b.n	8024674 <_dtoa_r+0x26c>
 8024688:	f04f 0b01 	mov.w	fp, #1
 802468c:	46da      	mov	sl, fp
 802468e:	465a      	mov	r2, fp
 8024690:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8024694:	e7d0      	b.n	8024638 <_dtoa_r+0x230>
 8024696:	3101      	adds	r1, #1
 8024698:	0040      	lsls	r0, r0, #1
 802469a:	e7d1      	b.n	8024640 <_dtoa_r+0x238>
 802469c:	f3af 8000 	nop.w
 80246a0:	636f4361 	.word	0x636f4361
 80246a4:	3fd287a7 	.word	0x3fd287a7
 80246a8:	8b60c8b3 	.word	0x8b60c8b3
 80246ac:	3fc68a28 	.word	0x3fc68a28
 80246b0:	509f79fb 	.word	0x509f79fb
 80246b4:	3fd34413 	.word	0x3fd34413
 80246b8:	0802a4b8 	.word	0x0802a4b8
 80246bc:	0802a5b3 	.word	0x0802a5b3
 80246c0:	7ff00000 	.word	0x7ff00000
 80246c4:	0802a5af 	.word	0x0802a5af
 80246c8:	0802a53a 	.word	0x0802a53a
 80246cc:	0802a539 	.word	0x0802a539
 80246d0:	0802a870 	.word	0x0802a870
 80246d4:	0802a60b 	.word	0x0802a60b
 80246d8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80246dc:	f1ba 0f0e 	cmp.w	sl, #14
 80246e0:	6010      	str	r0, [r2, #0]
 80246e2:	d86e      	bhi.n	80247c2 <_dtoa_r+0x3ba>
 80246e4:	2c00      	cmp	r4, #0
 80246e6:	d06c      	beq.n	80247c2 <_dtoa_r+0x3ba>
 80246e8:	f1b8 0f00 	cmp.w	r8, #0
 80246ec:	f340 80b4 	ble.w	8024858 <_dtoa_r+0x450>
 80246f0:	4ac8      	ldr	r2, [pc, #800]	@ (8024a14 <_dtoa_r+0x60c>)
 80246f2:	f008 010f 	and.w	r1, r8, #15
 80246f6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80246fa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80246fe:	ed92 7b00 	vldr	d7, [r2]
 8024702:	ea4f 1128 	mov.w	r1, r8, asr #4
 8024706:	f000 809b 	beq.w	8024840 <_dtoa_r+0x438>
 802470a:	4ac3      	ldr	r2, [pc, #780]	@ (8024a18 <_dtoa_r+0x610>)
 802470c:	ed92 6b08 	vldr	d6, [r2, #32]
 8024710:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8024714:	ed8d 6b02 	vstr	d6, [sp, #8]
 8024718:	f001 010f 	and.w	r1, r1, #15
 802471c:	2203      	movs	r2, #3
 802471e:	48be      	ldr	r0, [pc, #760]	@ (8024a18 <_dtoa_r+0x610>)
 8024720:	2900      	cmp	r1, #0
 8024722:	f040 808f 	bne.w	8024844 <_dtoa_r+0x43c>
 8024726:	ed9d 6b02 	vldr	d6, [sp, #8]
 802472a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802472e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8024732:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8024734:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024738:	2900      	cmp	r1, #0
 802473a:	f000 80b3 	beq.w	80248a4 <_dtoa_r+0x49c>
 802473e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8024742:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8024746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802474a:	f140 80ab 	bpl.w	80248a4 <_dtoa_r+0x49c>
 802474e:	f1ba 0f00 	cmp.w	sl, #0
 8024752:	f000 80a7 	beq.w	80248a4 <_dtoa_r+0x49c>
 8024756:	f1bb 0f00 	cmp.w	fp, #0
 802475a:	dd30      	ble.n	80247be <_dtoa_r+0x3b6>
 802475c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8024760:	ee27 7b06 	vmul.f64	d7, d7, d6
 8024764:	ed8d 7b02 	vstr	d7, [sp, #8]
 8024768:	f108 31ff 	add.w	r1, r8, #4294967295
 802476c:	9105      	str	r1, [sp, #20]
 802476e:	3201      	adds	r2, #1
 8024770:	465c      	mov	r4, fp
 8024772:	ed9d 6b02 	vldr	d6, [sp, #8]
 8024776:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 802477a:	ee07 2a90 	vmov	s15, r2
 802477e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8024782:	eea7 5b06 	vfma.f64	d5, d7, d6
 8024786:	ee15 2a90 	vmov	r2, s11
 802478a:	ec51 0b15 	vmov	r0, r1, d5
 802478e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8024792:	2c00      	cmp	r4, #0
 8024794:	f040 808a 	bne.w	80248ac <_dtoa_r+0x4a4>
 8024798:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 802479c:	ee36 6b47 	vsub.f64	d6, d6, d7
 80247a0:	ec41 0b17 	vmov	d7, r0, r1
 80247a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80247a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80247ac:	f300 826a 	bgt.w	8024c84 <_dtoa_r+0x87c>
 80247b0:	eeb1 7b47 	vneg.f64	d7, d7
 80247b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80247b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80247bc:	d423      	bmi.n	8024806 <_dtoa_r+0x3fe>
 80247be:	ed8d 8b02 	vstr	d8, [sp, #8]
 80247c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80247c4:	2a00      	cmp	r2, #0
 80247c6:	f2c0 8129 	blt.w	8024a1c <_dtoa_r+0x614>
 80247ca:	f1b8 0f0e 	cmp.w	r8, #14
 80247ce:	f300 8125 	bgt.w	8024a1c <_dtoa_r+0x614>
 80247d2:	4b90      	ldr	r3, [pc, #576]	@ (8024a14 <_dtoa_r+0x60c>)
 80247d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80247d8:	ed93 6b00 	vldr	d6, [r3]
 80247dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80247de:	2b00      	cmp	r3, #0
 80247e0:	f280 80c8 	bge.w	8024974 <_dtoa_r+0x56c>
 80247e4:	f1ba 0f00 	cmp.w	sl, #0
 80247e8:	f300 80c4 	bgt.w	8024974 <_dtoa_r+0x56c>
 80247ec:	d10b      	bne.n	8024806 <_dtoa_r+0x3fe>
 80247ee:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80247f2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80247f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80247fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80247fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024802:	f2c0 823c 	blt.w	8024c7e <_dtoa_r+0x876>
 8024806:	2400      	movs	r4, #0
 8024808:	4625      	mov	r5, r4
 802480a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802480c:	43db      	mvns	r3, r3
 802480e:	9305      	str	r3, [sp, #20]
 8024810:	463e      	mov	r6, r7
 8024812:	f04f 0800 	mov.w	r8, #0
 8024816:	4621      	mov	r1, r4
 8024818:	4648      	mov	r0, r9
 802481a:	f000 ff29 	bl	8025670 <_Bfree>
 802481e:	2d00      	cmp	r5, #0
 8024820:	f000 80a2 	beq.w	8024968 <_dtoa_r+0x560>
 8024824:	f1b8 0f00 	cmp.w	r8, #0
 8024828:	d005      	beq.n	8024836 <_dtoa_r+0x42e>
 802482a:	45a8      	cmp	r8, r5
 802482c:	d003      	beq.n	8024836 <_dtoa_r+0x42e>
 802482e:	4641      	mov	r1, r8
 8024830:	4648      	mov	r0, r9
 8024832:	f000 ff1d 	bl	8025670 <_Bfree>
 8024836:	4629      	mov	r1, r5
 8024838:	4648      	mov	r0, r9
 802483a:	f000 ff19 	bl	8025670 <_Bfree>
 802483e:	e093      	b.n	8024968 <_dtoa_r+0x560>
 8024840:	2202      	movs	r2, #2
 8024842:	e76c      	b.n	802471e <_dtoa_r+0x316>
 8024844:	07cc      	lsls	r4, r1, #31
 8024846:	d504      	bpl.n	8024852 <_dtoa_r+0x44a>
 8024848:	ed90 6b00 	vldr	d6, [r0]
 802484c:	3201      	adds	r2, #1
 802484e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8024852:	1049      	asrs	r1, r1, #1
 8024854:	3008      	adds	r0, #8
 8024856:	e763      	b.n	8024720 <_dtoa_r+0x318>
 8024858:	d022      	beq.n	80248a0 <_dtoa_r+0x498>
 802485a:	f1c8 0100 	rsb	r1, r8, #0
 802485e:	4a6d      	ldr	r2, [pc, #436]	@ (8024a14 <_dtoa_r+0x60c>)
 8024860:	f001 000f 	and.w	r0, r1, #15
 8024864:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8024868:	ed92 7b00 	vldr	d7, [r2]
 802486c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8024870:	ed8d 7b02 	vstr	d7, [sp, #8]
 8024874:	4868      	ldr	r0, [pc, #416]	@ (8024a18 <_dtoa_r+0x610>)
 8024876:	1109      	asrs	r1, r1, #4
 8024878:	2400      	movs	r4, #0
 802487a:	2202      	movs	r2, #2
 802487c:	b929      	cbnz	r1, 802488a <_dtoa_r+0x482>
 802487e:	2c00      	cmp	r4, #0
 8024880:	f43f af57 	beq.w	8024732 <_dtoa_r+0x32a>
 8024884:	ed8d 7b02 	vstr	d7, [sp, #8]
 8024888:	e753      	b.n	8024732 <_dtoa_r+0x32a>
 802488a:	07ce      	lsls	r6, r1, #31
 802488c:	d505      	bpl.n	802489a <_dtoa_r+0x492>
 802488e:	ed90 6b00 	vldr	d6, [r0]
 8024892:	3201      	adds	r2, #1
 8024894:	2401      	movs	r4, #1
 8024896:	ee27 7b06 	vmul.f64	d7, d7, d6
 802489a:	1049      	asrs	r1, r1, #1
 802489c:	3008      	adds	r0, #8
 802489e:	e7ed      	b.n	802487c <_dtoa_r+0x474>
 80248a0:	2202      	movs	r2, #2
 80248a2:	e746      	b.n	8024732 <_dtoa_r+0x32a>
 80248a4:	f8cd 8014 	str.w	r8, [sp, #20]
 80248a8:	4654      	mov	r4, sl
 80248aa:	e762      	b.n	8024772 <_dtoa_r+0x36a>
 80248ac:	4a59      	ldr	r2, [pc, #356]	@ (8024a14 <_dtoa_r+0x60c>)
 80248ae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80248b2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80248b6:	9a08      	ldr	r2, [sp, #32]
 80248b8:	ec41 0b17 	vmov	d7, r0, r1
 80248bc:	443c      	add	r4, r7
 80248be:	b34a      	cbz	r2, 8024914 <_dtoa_r+0x50c>
 80248c0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80248c4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80248c8:	463e      	mov	r6, r7
 80248ca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80248ce:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80248d2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80248d6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80248da:	ee14 2a90 	vmov	r2, s9
 80248de:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80248e2:	3230      	adds	r2, #48	@ 0x30
 80248e4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80248e8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80248ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80248f0:	f806 2b01 	strb.w	r2, [r6], #1
 80248f4:	d438      	bmi.n	8024968 <_dtoa_r+0x560>
 80248f6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80248fa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80248fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024902:	d46e      	bmi.n	80249e2 <_dtoa_r+0x5da>
 8024904:	42a6      	cmp	r6, r4
 8024906:	f43f af5a 	beq.w	80247be <_dtoa_r+0x3b6>
 802490a:	ee27 7b03 	vmul.f64	d7, d7, d3
 802490e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8024912:	e7e0      	b.n	80248d6 <_dtoa_r+0x4ce>
 8024914:	4621      	mov	r1, r4
 8024916:	463e      	mov	r6, r7
 8024918:	ee27 7b04 	vmul.f64	d7, d7, d4
 802491c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8024920:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8024924:	ee14 2a90 	vmov	r2, s9
 8024928:	3230      	adds	r2, #48	@ 0x30
 802492a:	f806 2b01 	strb.w	r2, [r6], #1
 802492e:	42a6      	cmp	r6, r4
 8024930:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8024934:	ee36 6b45 	vsub.f64	d6, d6, d5
 8024938:	d119      	bne.n	802496e <_dtoa_r+0x566>
 802493a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 802493e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8024942:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8024946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802494a:	dc4a      	bgt.n	80249e2 <_dtoa_r+0x5da>
 802494c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8024950:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8024954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024958:	f57f af31 	bpl.w	80247be <_dtoa_r+0x3b6>
 802495c:	460e      	mov	r6, r1
 802495e:	3901      	subs	r1, #1
 8024960:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8024964:	2b30      	cmp	r3, #48	@ 0x30
 8024966:	d0f9      	beq.n	802495c <_dtoa_r+0x554>
 8024968:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802496c:	e027      	b.n	80249be <_dtoa_r+0x5b6>
 802496e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8024972:	e7d5      	b.n	8024920 <_dtoa_r+0x518>
 8024974:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024978:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 802497c:	463e      	mov	r6, r7
 802497e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8024982:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8024986:	ee15 3a10 	vmov	r3, s10
 802498a:	3330      	adds	r3, #48	@ 0x30
 802498c:	f806 3b01 	strb.w	r3, [r6], #1
 8024990:	1bf3      	subs	r3, r6, r7
 8024992:	459a      	cmp	sl, r3
 8024994:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8024998:	eea3 7b46 	vfms.f64	d7, d3, d6
 802499c:	d132      	bne.n	8024a04 <_dtoa_r+0x5fc>
 802499e:	ee37 7b07 	vadd.f64	d7, d7, d7
 80249a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80249a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80249aa:	dc18      	bgt.n	80249de <_dtoa_r+0x5d6>
 80249ac:	eeb4 7b46 	vcmp.f64	d7, d6
 80249b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80249b4:	d103      	bne.n	80249be <_dtoa_r+0x5b6>
 80249b6:	ee15 3a10 	vmov	r3, s10
 80249ba:	07db      	lsls	r3, r3, #31
 80249bc:	d40f      	bmi.n	80249de <_dtoa_r+0x5d6>
 80249be:	9901      	ldr	r1, [sp, #4]
 80249c0:	4648      	mov	r0, r9
 80249c2:	f000 fe55 	bl	8025670 <_Bfree>
 80249c6:	2300      	movs	r3, #0
 80249c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80249ca:	7033      	strb	r3, [r6, #0]
 80249cc:	f108 0301 	add.w	r3, r8, #1
 80249d0:	6013      	str	r3, [r2, #0]
 80249d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80249d4:	2b00      	cmp	r3, #0
 80249d6:	f000 824b 	beq.w	8024e70 <_dtoa_r+0xa68>
 80249da:	601e      	str	r6, [r3, #0]
 80249dc:	e248      	b.n	8024e70 <_dtoa_r+0xa68>
 80249de:	f8cd 8014 	str.w	r8, [sp, #20]
 80249e2:	4633      	mov	r3, r6
 80249e4:	461e      	mov	r6, r3
 80249e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80249ea:	2a39      	cmp	r2, #57	@ 0x39
 80249ec:	d106      	bne.n	80249fc <_dtoa_r+0x5f4>
 80249ee:	429f      	cmp	r7, r3
 80249f0:	d1f8      	bne.n	80249e4 <_dtoa_r+0x5dc>
 80249f2:	9a05      	ldr	r2, [sp, #20]
 80249f4:	3201      	adds	r2, #1
 80249f6:	9205      	str	r2, [sp, #20]
 80249f8:	2230      	movs	r2, #48	@ 0x30
 80249fa:	703a      	strb	r2, [r7, #0]
 80249fc:	781a      	ldrb	r2, [r3, #0]
 80249fe:	3201      	adds	r2, #1
 8024a00:	701a      	strb	r2, [r3, #0]
 8024a02:	e7b1      	b.n	8024968 <_dtoa_r+0x560>
 8024a04:	ee27 7b04 	vmul.f64	d7, d7, d4
 8024a08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8024a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024a10:	d1b5      	bne.n	802497e <_dtoa_r+0x576>
 8024a12:	e7d4      	b.n	80249be <_dtoa_r+0x5b6>
 8024a14:	0802a870 	.word	0x0802a870
 8024a18:	0802a848 	.word	0x0802a848
 8024a1c:	9908      	ldr	r1, [sp, #32]
 8024a1e:	2900      	cmp	r1, #0
 8024a20:	f000 80e9 	beq.w	8024bf6 <_dtoa_r+0x7ee>
 8024a24:	9907      	ldr	r1, [sp, #28]
 8024a26:	2901      	cmp	r1, #1
 8024a28:	f300 80cb 	bgt.w	8024bc2 <_dtoa_r+0x7ba>
 8024a2c:	2d00      	cmp	r5, #0
 8024a2e:	f000 80c4 	beq.w	8024bba <_dtoa_r+0x7b2>
 8024a32:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8024a36:	9e04      	ldr	r6, [sp, #16]
 8024a38:	461c      	mov	r4, r3
 8024a3a:	9305      	str	r3, [sp, #20]
 8024a3c:	9b04      	ldr	r3, [sp, #16]
 8024a3e:	4413      	add	r3, r2
 8024a40:	9304      	str	r3, [sp, #16]
 8024a42:	9b06      	ldr	r3, [sp, #24]
 8024a44:	2101      	movs	r1, #1
 8024a46:	4413      	add	r3, r2
 8024a48:	4648      	mov	r0, r9
 8024a4a:	9306      	str	r3, [sp, #24]
 8024a4c:	f000 ff0e 	bl	802586c <__i2b>
 8024a50:	9b05      	ldr	r3, [sp, #20]
 8024a52:	4605      	mov	r5, r0
 8024a54:	b166      	cbz	r6, 8024a70 <_dtoa_r+0x668>
 8024a56:	9a06      	ldr	r2, [sp, #24]
 8024a58:	2a00      	cmp	r2, #0
 8024a5a:	dd09      	ble.n	8024a70 <_dtoa_r+0x668>
 8024a5c:	42b2      	cmp	r2, r6
 8024a5e:	9904      	ldr	r1, [sp, #16]
 8024a60:	bfa8      	it	ge
 8024a62:	4632      	movge	r2, r6
 8024a64:	1a89      	subs	r1, r1, r2
 8024a66:	9104      	str	r1, [sp, #16]
 8024a68:	9906      	ldr	r1, [sp, #24]
 8024a6a:	1ab6      	subs	r6, r6, r2
 8024a6c:	1a8a      	subs	r2, r1, r2
 8024a6e:	9206      	str	r2, [sp, #24]
 8024a70:	b30b      	cbz	r3, 8024ab6 <_dtoa_r+0x6ae>
 8024a72:	9a08      	ldr	r2, [sp, #32]
 8024a74:	2a00      	cmp	r2, #0
 8024a76:	f000 80c5 	beq.w	8024c04 <_dtoa_r+0x7fc>
 8024a7a:	2c00      	cmp	r4, #0
 8024a7c:	f000 80bf 	beq.w	8024bfe <_dtoa_r+0x7f6>
 8024a80:	4629      	mov	r1, r5
 8024a82:	4622      	mov	r2, r4
 8024a84:	4648      	mov	r0, r9
 8024a86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024a88:	f000 ffa8 	bl	80259dc <__pow5mult>
 8024a8c:	9a01      	ldr	r2, [sp, #4]
 8024a8e:	4601      	mov	r1, r0
 8024a90:	4605      	mov	r5, r0
 8024a92:	4648      	mov	r0, r9
 8024a94:	f000 ff00 	bl	8025898 <__multiply>
 8024a98:	9901      	ldr	r1, [sp, #4]
 8024a9a:	9005      	str	r0, [sp, #20]
 8024a9c:	4648      	mov	r0, r9
 8024a9e:	f000 fde7 	bl	8025670 <_Bfree>
 8024aa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8024aa4:	1b1b      	subs	r3, r3, r4
 8024aa6:	f000 80b0 	beq.w	8024c0a <_dtoa_r+0x802>
 8024aaa:	9905      	ldr	r1, [sp, #20]
 8024aac:	461a      	mov	r2, r3
 8024aae:	4648      	mov	r0, r9
 8024ab0:	f000 ff94 	bl	80259dc <__pow5mult>
 8024ab4:	9001      	str	r0, [sp, #4]
 8024ab6:	2101      	movs	r1, #1
 8024ab8:	4648      	mov	r0, r9
 8024aba:	f000 fed7 	bl	802586c <__i2b>
 8024abe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024ac0:	4604      	mov	r4, r0
 8024ac2:	2b00      	cmp	r3, #0
 8024ac4:	f000 81da 	beq.w	8024e7c <_dtoa_r+0xa74>
 8024ac8:	461a      	mov	r2, r3
 8024aca:	4601      	mov	r1, r0
 8024acc:	4648      	mov	r0, r9
 8024ace:	f000 ff85 	bl	80259dc <__pow5mult>
 8024ad2:	9b07      	ldr	r3, [sp, #28]
 8024ad4:	2b01      	cmp	r3, #1
 8024ad6:	4604      	mov	r4, r0
 8024ad8:	f300 80a0 	bgt.w	8024c1c <_dtoa_r+0x814>
 8024adc:	9b02      	ldr	r3, [sp, #8]
 8024ade:	2b00      	cmp	r3, #0
 8024ae0:	f040 8096 	bne.w	8024c10 <_dtoa_r+0x808>
 8024ae4:	9b03      	ldr	r3, [sp, #12]
 8024ae6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8024aea:	2a00      	cmp	r2, #0
 8024aec:	f040 8092 	bne.w	8024c14 <_dtoa_r+0x80c>
 8024af0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8024af4:	0d12      	lsrs	r2, r2, #20
 8024af6:	0512      	lsls	r2, r2, #20
 8024af8:	2a00      	cmp	r2, #0
 8024afa:	f000 808d 	beq.w	8024c18 <_dtoa_r+0x810>
 8024afe:	9b04      	ldr	r3, [sp, #16]
 8024b00:	3301      	adds	r3, #1
 8024b02:	9304      	str	r3, [sp, #16]
 8024b04:	9b06      	ldr	r3, [sp, #24]
 8024b06:	3301      	adds	r3, #1
 8024b08:	9306      	str	r3, [sp, #24]
 8024b0a:	2301      	movs	r3, #1
 8024b0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024b0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024b10:	2b00      	cmp	r3, #0
 8024b12:	f000 81b9 	beq.w	8024e88 <_dtoa_r+0xa80>
 8024b16:	6922      	ldr	r2, [r4, #16]
 8024b18:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8024b1c:	6910      	ldr	r0, [r2, #16]
 8024b1e:	f000 fe59 	bl	80257d4 <__hi0bits>
 8024b22:	f1c0 0020 	rsb	r0, r0, #32
 8024b26:	9b06      	ldr	r3, [sp, #24]
 8024b28:	4418      	add	r0, r3
 8024b2a:	f010 001f 	ands.w	r0, r0, #31
 8024b2e:	f000 8081 	beq.w	8024c34 <_dtoa_r+0x82c>
 8024b32:	f1c0 0220 	rsb	r2, r0, #32
 8024b36:	2a04      	cmp	r2, #4
 8024b38:	dd73      	ble.n	8024c22 <_dtoa_r+0x81a>
 8024b3a:	9b04      	ldr	r3, [sp, #16]
 8024b3c:	f1c0 001c 	rsb	r0, r0, #28
 8024b40:	4403      	add	r3, r0
 8024b42:	9304      	str	r3, [sp, #16]
 8024b44:	9b06      	ldr	r3, [sp, #24]
 8024b46:	4406      	add	r6, r0
 8024b48:	4403      	add	r3, r0
 8024b4a:	9306      	str	r3, [sp, #24]
 8024b4c:	9b04      	ldr	r3, [sp, #16]
 8024b4e:	2b00      	cmp	r3, #0
 8024b50:	dd05      	ble.n	8024b5e <_dtoa_r+0x756>
 8024b52:	9901      	ldr	r1, [sp, #4]
 8024b54:	461a      	mov	r2, r3
 8024b56:	4648      	mov	r0, r9
 8024b58:	f000 ff9a 	bl	8025a90 <__lshift>
 8024b5c:	9001      	str	r0, [sp, #4]
 8024b5e:	9b06      	ldr	r3, [sp, #24]
 8024b60:	2b00      	cmp	r3, #0
 8024b62:	dd05      	ble.n	8024b70 <_dtoa_r+0x768>
 8024b64:	4621      	mov	r1, r4
 8024b66:	461a      	mov	r2, r3
 8024b68:	4648      	mov	r0, r9
 8024b6a:	f000 ff91 	bl	8025a90 <__lshift>
 8024b6e:	4604      	mov	r4, r0
 8024b70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8024b72:	2b00      	cmp	r3, #0
 8024b74:	d060      	beq.n	8024c38 <_dtoa_r+0x830>
 8024b76:	9801      	ldr	r0, [sp, #4]
 8024b78:	4621      	mov	r1, r4
 8024b7a:	f000 fff5 	bl	8025b68 <__mcmp>
 8024b7e:	2800      	cmp	r0, #0
 8024b80:	da5a      	bge.n	8024c38 <_dtoa_r+0x830>
 8024b82:	f108 33ff 	add.w	r3, r8, #4294967295
 8024b86:	9305      	str	r3, [sp, #20]
 8024b88:	9901      	ldr	r1, [sp, #4]
 8024b8a:	2300      	movs	r3, #0
 8024b8c:	220a      	movs	r2, #10
 8024b8e:	4648      	mov	r0, r9
 8024b90:	f000 fd90 	bl	80256b4 <__multadd>
 8024b94:	9b08      	ldr	r3, [sp, #32]
 8024b96:	9001      	str	r0, [sp, #4]
 8024b98:	2b00      	cmp	r3, #0
 8024b9a:	f000 8177 	beq.w	8024e8c <_dtoa_r+0xa84>
 8024b9e:	4629      	mov	r1, r5
 8024ba0:	2300      	movs	r3, #0
 8024ba2:	220a      	movs	r2, #10
 8024ba4:	4648      	mov	r0, r9
 8024ba6:	f000 fd85 	bl	80256b4 <__multadd>
 8024baa:	f1bb 0f00 	cmp.w	fp, #0
 8024bae:	4605      	mov	r5, r0
 8024bb0:	dc6e      	bgt.n	8024c90 <_dtoa_r+0x888>
 8024bb2:	9b07      	ldr	r3, [sp, #28]
 8024bb4:	2b02      	cmp	r3, #2
 8024bb6:	dc48      	bgt.n	8024c4a <_dtoa_r+0x842>
 8024bb8:	e06a      	b.n	8024c90 <_dtoa_r+0x888>
 8024bba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024bbc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8024bc0:	e739      	b.n	8024a36 <_dtoa_r+0x62e>
 8024bc2:	f10a 34ff 	add.w	r4, sl, #4294967295
 8024bc6:	42a3      	cmp	r3, r4
 8024bc8:	db07      	blt.n	8024bda <_dtoa_r+0x7d2>
 8024bca:	f1ba 0f00 	cmp.w	sl, #0
 8024bce:	eba3 0404 	sub.w	r4, r3, r4
 8024bd2:	db0b      	blt.n	8024bec <_dtoa_r+0x7e4>
 8024bd4:	9e04      	ldr	r6, [sp, #16]
 8024bd6:	4652      	mov	r2, sl
 8024bd8:	e72f      	b.n	8024a3a <_dtoa_r+0x632>
 8024bda:	1ae2      	subs	r2, r4, r3
 8024bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024bde:	9e04      	ldr	r6, [sp, #16]
 8024be0:	4413      	add	r3, r2
 8024be2:	930a      	str	r3, [sp, #40]	@ 0x28
 8024be4:	4652      	mov	r2, sl
 8024be6:	4623      	mov	r3, r4
 8024be8:	2400      	movs	r4, #0
 8024bea:	e726      	b.n	8024a3a <_dtoa_r+0x632>
 8024bec:	9a04      	ldr	r2, [sp, #16]
 8024bee:	eba2 060a 	sub.w	r6, r2, sl
 8024bf2:	2200      	movs	r2, #0
 8024bf4:	e721      	b.n	8024a3a <_dtoa_r+0x632>
 8024bf6:	9e04      	ldr	r6, [sp, #16]
 8024bf8:	9d08      	ldr	r5, [sp, #32]
 8024bfa:	461c      	mov	r4, r3
 8024bfc:	e72a      	b.n	8024a54 <_dtoa_r+0x64c>
 8024bfe:	9a01      	ldr	r2, [sp, #4]
 8024c00:	9205      	str	r2, [sp, #20]
 8024c02:	e752      	b.n	8024aaa <_dtoa_r+0x6a2>
 8024c04:	9901      	ldr	r1, [sp, #4]
 8024c06:	461a      	mov	r2, r3
 8024c08:	e751      	b.n	8024aae <_dtoa_r+0x6a6>
 8024c0a:	9b05      	ldr	r3, [sp, #20]
 8024c0c:	9301      	str	r3, [sp, #4]
 8024c0e:	e752      	b.n	8024ab6 <_dtoa_r+0x6ae>
 8024c10:	2300      	movs	r3, #0
 8024c12:	e77b      	b.n	8024b0c <_dtoa_r+0x704>
 8024c14:	9b02      	ldr	r3, [sp, #8]
 8024c16:	e779      	b.n	8024b0c <_dtoa_r+0x704>
 8024c18:	920b      	str	r2, [sp, #44]	@ 0x2c
 8024c1a:	e778      	b.n	8024b0e <_dtoa_r+0x706>
 8024c1c:	2300      	movs	r3, #0
 8024c1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024c20:	e779      	b.n	8024b16 <_dtoa_r+0x70e>
 8024c22:	d093      	beq.n	8024b4c <_dtoa_r+0x744>
 8024c24:	9b04      	ldr	r3, [sp, #16]
 8024c26:	321c      	adds	r2, #28
 8024c28:	4413      	add	r3, r2
 8024c2a:	9304      	str	r3, [sp, #16]
 8024c2c:	9b06      	ldr	r3, [sp, #24]
 8024c2e:	4416      	add	r6, r2
 8024c30:	4413      	add	r3, r2
 8024c32:	e78a      	b.n	8024b4a <_dtoa_r+0x742>
 8024c34:	4602      	mov	r2, r0
 8024c36:	e7f5      	b.n	8024c24 <_dtoa_r+0x81c>
 8024c38:	f1ba 0f00 	cmp.w	sl, #0
 8024c3c:	f8cd 8014 	str.w	r8, [sp, #20]
 8024c40:	46d3      	mov	fp, sl
 8024c42:	dc21      	bgt.n	8024c88 <_dtoa_r+0x880>
 8024c44:	9b07      	ldr	r3, [sp, #28]
 8024c46:	2b02      	cmp	r3, #2
 8024c48:	dd1e      	ble.n	8024c88 <_dtoa_r+0x880>
 8024c4a:	f1bb 0f00 	cmp.w	fp, #0
 8024c4e:	f47f addc 	bne.w	802480a <_dtoa_r+0x402>
 8024c52:	4621      	mov	r1, r4
 8024c54:	465b      	mov	r3, fp
 8024c56:	2205      	movs	r2, #5
 8024c58:	4648      	mov	r0, r9
 8024c5a:	f000 fd2b 	bl	80256b4 <__multadd>
 8024c5e:	4601      	mov	r1, r0
 8024c60:	4604      	mov	r4, r0
 8024c62:	9801      	ldr	r0, [sp, #4]
 8024c64:	f000 ff80 	bl	8025b68 <__mcmp>
 8024c68:	2800      	cmp	r0, #0
 8024c6a:	f77f adce 	ble.w	802480a <_dtoa_r+0x402>
 8024c6e:	463e      	mov	r6, r7
 8024c70:	2331      	movs	r3, #49	@ 0x31
 8024c72:	f806 3b01 	strb.w	r3, [r6], #1
 8024c76:	9b05      	ldr	r3, [sp, #20]
 8024c78:	3301      	adds	r3, #1
 8024c7a:	9305      	str	r3, [sp, #20]
 8024c7c:	e5c9      	b.n	8024812 <_dtoa_r+0x40a>
 8024c7e:	f8cd 8014 	str.w	r8, [sp, #20]
 8024c82:	4654      	mov	r4, sl
 8024c84:	4625      	mov	r5, r4
 8024c86:	e7f2      	b.n	8024c6e <_dtoa_r+0x866>
 8024c88:	9b08      	ldr	r3, [sp, #32]
 8024c8a:	2b00      	cmp	r3, #0
 8024c8c:	f000 8102 	beq.w	8024e94 <_dtoa_r+0xa8c>
 8024c90:	2e00      	cmp	r6, #0
 8024c92:	dd05      	ble.n	8024ca0 <_dtoa_r+0x898>
 8024c94:	4629      	mov	r1, r5
 8024c96:	4632      	mov	r2, r6
 8024c98:	4648      	mov	r0, r9
 8024c9a:	f000 fef9 	bl	8025a90 <__lshift>
 8024c9e:	4605      	mov	r5, r0
 8024ca0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8024ca2:	2b00      	cmp	r3, #0
 8024ca4:	d058      	beq.n	8024d58 <_dtoa_r+0x950>
 8024ca6:	6869      	ldr	r1, [r5, #4]
 8024ca8:	4648      	mov	r0, r9
 8024caa:	f000 fca1 	bl	80255f0 <_Balloc>
 8024cae:	4606      	mov	r6, r0
 8024cb0:	b928      	cbnz	r0, 8024cbe <_dtoa_r+0x8b6>
 8024cb2:	4b82      	ldr	r3, [pc, #520]	@ (8024ebc <_dtoa_r+0xab4>)
 8024cb4:	4602      	mov	r2, r0
 8024cb6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8024cba:	f7ff bbbe 	b.w	802443a <_dtoa_r+0x32>
 8024cbe:	692a      	ldr	r2, [r5, #16]
 8024cc0:	3202      	adds	r2, #2
 8024cc2:	0092      	lsls	r2, r2, #2
 8024cc4:	f105 010c 	add.w	r1, r5, #12
 8024cc8:	300c      	adds	r0, #12
 8024cca:	f7ff fad9 	bl	8024280 <memcpy>
 8024cce:	2201      	movs	r2, #1
 8024cd0:	4631      	mov	r1, r6
 8024cd2:	4648      	mov	r0, r9
 8024cd4:	f000 fedc 	bl	8025a90 <__lshift>
 8024cd8:	1c7b      	adds	r3, r7, #1
 8024cda:	9304      	str	r3, [sp, #16]
 8024cdc:	eb07 030b 	add.w	r3, r7, fp
 8024ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8024ce2:	9b02      	ldr	r3, [sp, #8]
 8024ce4:	f003 0301 	and.w	r3, r3, #1
 8024ce8:	46a8      	mov	r8, r5
 8024cea:	9308      	str	r3, [sp, #32]
 8024cec:	4605      	mov	r5, r0
 8024cee:	9b04      	ldr	r3, [sp, #16]
 8024cf0:	9801      	ldr	r0, [sp, #4]
 8024cf2:	4621      	mov	r1, r4
 8024cf4:	f103 3bff 	add.w	fp, r3, #4294967295
 8024cf8:	f7ff fafe 	bl	80242f8 <quorem>
 8024cfc:	4641      	mov	r1, r8
 8024cfe:	9002      	str	r0, [sp, #8]
 8024d00:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8024d04:	9801      	ldr	r0, [sp, #4]
 8024d06:	f000 ff2f 	bl	8025b68 <__mcmp>
 8024d0a:	462a      	mov	r2, r5
 8024d0c:	9006      	str	r0, [sp, #24]
 8024d0e:	4621      	mov	r1, r4
 8024d10:	4648      	mov	r0, r9
 8024d12:	f000 ff45 	bl	8025ba0 <__mdiff>
 8024d16:	68c2      	ldr	r2, [r0, #12]
 8024d18:	4606      	mov	r6, r0
 8024d1a:	b9fa      	cbnz	r2, 8024d5c <_dtoa_r+0x954>
 8024d1c:	4601      	mov	r1, r0
 8024d1e:	9801      	ldr	r0, [sp, #4]
 8024d20:	f000 ff22 	bl	8025b68 <__mcmp>
 8024d24:	4602      	mov	r2, r0
 8024d26:	4631      	mov	r1, r6
 8024d28:	4648      	mov	r0, r9
 8024d2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8024d2c:	f000 fca0 	bl	8025670 <_Bfree>
 8024d30:	9b07      	ldr	r3, [sp, #28]
 8024d32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8024d34:	9e04      	ldr	r6, [sp, #16]
 8024d36:	ea42 0103 	orr.w	r1, r2, r3
 8024d3a:	9b08      	ldr	r3, [sp, #32]
 8024d3c:	4319      	orrs	r1, r3
 8024d3e:	d10f      	bne.n	8024d60 <_dtoa_r+0x958>
 8024d40:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8024d44:	d028      	beq.n	8024d98 <_dtoa_r+0x990>
 8024d46:	9b06      	ldr	r3, [sp, #24]
 8024d48:	2b00      	cmp	r3, #0
 8024d4a:	dd02      	ble.n	8024d52 <_dtoa_r+0x94a>
 8024d4c:	9b02      	ldr	r3, [sp, #8]
 8024d4e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8024d52:	f88b a000 	strb.w	sl, [fp]
 8024d56:	e55e      	b.n	8024816 <_dtoa_r+0x40e>
 8024d58:	4628      	mov	r0, r5
 8024d5a:	e7bd      	b.n	8024cd8 <_dtoa_r+0x8d0>
 8024d5c:	2201      	movs	r2, #1
 8024d5e:	e7e2      	b.n	8024d26 <_dtoa_r+0x91e>
 8024d60:	9b06      	ldr	r3, [sp, #24]
 8024d62:	2b00      	cmp	r3, #0
 8024d64:	db04      	blt.n	8024d70 <_dtoa_r+0x968>
 8024d66:	9907      	ldr	r1, [sp, #28]
 8024d68:	430b      	orrs	r3, r1
 8024d6a:	9908      	ldr	r1, [sp, #32]
 8024d6c:	430b      	orrs	r3, r1
 8024d6e:	d120      	bne.n	8024db2 <_dtoa_r+0x9aa>
 8024d70:	2a00      	cmp	r2, #0
 8024d72:	ddee      	ble.n	8024d52 <_dtoa_r+0x94a>
 8024d74:	9901      	ldr	r1, [sp, #4]
 8024d76:	2201      	movs	r2, #1
 8024d78:	4648      	mov	r0, r9
 8024d7a:	f000 fe89 	bl	8025a90 <__lshift>
 8024d7e:	4621      	mov	r1, r4
 8024d80:	9001      	str	r0, [sp, #4]
 8024d82:	f000 fef1 	bl	8025b68 <__mcmp>
 8024d86:	2800      	cmp	r0, #0
 8024d88:	dc03      	bgt.n	8024d92 <_dtoa_r+0x98a>
 8024d8a:	d1e2      	bne.n	8024d52 <_dtoa_r+0x94a>
 8024d8c:	f01a 0f01 	tst.w	sl, #1
 8024d90:	d0df      	beq.n	8024d52 <_dtoa_r+0x94a>
 8024d92:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8024d96:	d1d9      	bne.n	8024d4c <_dtoa_r+0x944>
 8024d98:	2339      	movs	r3, #57	@ 0x39
 8024d9a:	f88b 3000 	strb.w	r3, [fp]
 8024d9e:	4633      	mov	r3, r6
 8024da0:	461e      	mov	r6, r3
 8024da2:	3b01      	subs	r3, #1
 8024da4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8024da8:	2a39      	cmp	r2, #57	@ 0x39
 8024daa:	d052      	beq.n	8024e52 <_dtoa_r+0xa4a>
 8024dac:	3201      	adds	r2, #1
 8024dae:	701a      	strb	r2, [r3, #0]
 8024db0:	e531      	b.n	8024816 <_dtoa_r+0x40e>
 8024db2:	2a00      	cmp	r2, #0
 8024db4:	dd07      	ble.n	8024dc6 <_dtoa_r+0x9be>
 8024db6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8024dba:	d0ed      	beq.n	8024d98 <_dtoa_r+0x990>
 8024dbc:	f10a 0301 	add.w	r3, sl, #1
 8024dc0:	f88b 3000 	strb.w	r3, [fp]
 8024dc4:	e527      	b.n	8024816 <_dtoa_r+0x40e>
 8024dc6:	9b04      	ldr	r3, [sp, #16]
 8024dc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024dca:	f803 ac01 	strb.w	sl, [r3, #-1]
 8024dce:	4293      	cmp	r3, r2
 8024dd0:	d029      	beq.n	8024e26 <_dtoa_r+0xa1e>
 8024dd2:	9901      	ldr	r1, [sp, #4]
 8024dd4:	2300      	movs	r3, #0
 8024dd6:	220a      	movs	r2, #10
 8024dd8:	4648      	mov	r0, r9
 8024dda:	f000 fc6b 	bl	80256b4 <__multadd>
 8024dde:	45a8      	cmp	r8, r5
 8024de0:	9001      	str	r0, [sp, #4]
 8024de2:	f04f 0300 	mov.w	r3, #0
 8024de6:	f04f 020a 	mov.w	r2, #10
 8024dea:	4641      	mov	r1, r8
 8024dec:	4648      	mov	r0, r9
 8024dee:	d107      	bne.n	8024e00 <_dtoa_r+0x9f8>
 8024df0:	f000 fc60 	bl	80256b4 <__multadd>
 8024df4:	4680      	mov	r8, r0
 8024df6:	4605      	mov	r5, r0
 8024df8:	9b04      	ldr	r3, [sp, #16]
 8024dfa:	3301      	adds	r3, #1
 8024dfc:	9304      	str	r3, [sp, #16]
 8024dfe:	e776      	b.n	8024cee <_dtoa_r+0x8e6>
 8024e00:	f000 fc58 	bl	80256b4 <__multadd>
 8024e04:	4629      	mov	r1, r5
 8024e06:	4680      	mov	r8, r0
 8024e08:	2300      	movs	r3, #0
 8024e0a:	220a      	movs	r2, #10
 8024e0c:	4648      	mov	r0, r9
 8024e0e:	f000 fc51 	bl	80256b4 <__multadd>
 8024e12:	4605      	mov	r5, r0
 8024e14:	e7f0      	b.n	8024df8 <_dtoa_r+0x9f0>
 8024e16:	f1bb 0f00 	cmp.w	fp, #0
 8024e1a:	bfcc      	ite	gt
 8024e1c:	465e      	movgt	r6, fp
 8024e1e:	2601      	movle	r6, #1
 8024e20:	443e      	add	r6, r7
 8024e22:	f04f 0800 	mov.w	r8, #0
 8024e26:	9901      	ldr	r1, [sp, #4]
 8024e28:	2201      	movs	r2, #1
 8024e2a:	4648      	mov	r0, r9
 8024e2c:	f000 fe30 	bl	8025a90 <__lshift>
 8024e30:	4621      	mov	r1, r4
 8024e32:	9001      	str	r0, [sp, #4]
 8024e34:	f000 fe98 	bl	8025b68 <__mcmp>
 8024e38:	2800      	cmp	r0, #0
 8024e3a:	dcb0      	bgt.n	8024d9e <_dtoa_r+0x996>
 8024e3c:	d102      	bne.n	8024e44 <_dtoa_r+0xa3c>
 8024e3e:	f01a 0f01 	tst.w	sl, #1
 8024e42:	d1ac      	bne.n	8024d9e <_dtoa_r+0x996>
 8024e44:	4633      	mov	r3, r6
 8024e46:	461e      	mov	r6, r3
 8024e48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8024e4c:	2a30      	cmp	r2, #48	@ 0x30
 8024e4e:	d0fa      	beq.n	8024e46 <_dtoa_r+0xa3e>
 8024e50:	e4e1      	b.n	8024816 <_dtoa_r+0x40e>
 8024e52:	429f      	cmp	r7, r3
 8024e54:	d1a4      	bne.n	8024da0 <_dtoa_r+0x998>
 8024e56:	9b05      	ldr	r3, [sp, #20]
 8024e58:	3301      	adds	r3, #1
 8024e5a:	9305      	str	r3, [sp, #20]
 8024e5c:	2331      	movs	r3, #49	@ 0x31
 8024e5e:	703b      	strb	r3, [r7, #0]
 8024e60:	e4d9      	b.n	8024816 <_dtoa_r+0x40e>
 8024e62:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8024e64:	4f16      	ldr	r7, [pc, #88]	@ (8024ec0 <_dtoa_r+0xab8>)
 8024e66:	b11b      	cbz	r3, 8024e70 <_dtoa_r+0xa68>
 8024e68:	f107 0308 	add.w	r3, r7, #8
 8024e6c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8024e6e:	6013      	str	r3, [r2, #0]
 8024e70:	4638      	mov	r0, r7
 8024e72:	b011      	add	sp, #68	@ 0x44
 8024e74:	ecbd 8b02 	vpop	{d8}
 8024e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e7c:	9b07      	ldr	r3, [sp, #28]
 8024e7e:	2b01      	cmp	r3, #1
 8024e80:	f77f ae2c 	ble.w	8024adc <_dtoa_r+0x6d4>
 8024e84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024e86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024e88:	2001      	movs	r0, #1
 8024e8a:	e64c      	b.n	8024b26 <_dtoa_r+0x71e>
 8024e8c:	f1bb 0f00 	cmp.w	fp, #0
 8024e90:	f77f aed8 	ble.w	8024c44 <_dtoa_r+0x83c>
 8024e94:	463e      	mov	r6, r7
 8024e96:	9801      	ldr	r0, [sp, #4]
 8024e98:	4621      	mov	r1, r4
 8024e9a:	f7ff fa2d 	bl	80242f8 <quorem>
 8024e9e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8024ea2:	f806 ab01 	strb.w	sl, [r6], #1
 8024ea6:	1bf2      	subs	r2, r6, r7
 8024ea8:	4593      	cmp	fp, r2
 8024eaa:	ddb4      	ble.n	8024e16 <_dtoa_r+0xa0e>
 8024eac:	9901      	ldr	r1, [sp, #4]
 8024eae:	2300      	movs	r3, #0
 8024eb0:	220a      	movs	r2, #10
 8024eb2:	4648      	mov	r0, r9
 8024eb4:	f000 fbfe 	bl	80256b4 <__multadd>
 8024eb8:	9001      	str	r0, [sp, #4]
 8024eba:	e7ec      	b.n	8024e96 <_dtoa_r+0xa8e>
 8024ebc:	0802a60b 	.word	0x0802a60b
 8024ec0:	0802a5a6 	.word	0x0802a5a6

08024ec4 <_free_r>:
 8024ec4:	b538      	push	{r3, r4, r5, lr}
 8024ec6:	4605      	mov	r5, r0
 8024ec8:	2900      	cmp	r1, #0
 8024eca:	d041      	beq.n	8024f50 <_free_r+0x8c>
 8024ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024ed0:	1f0c      	subs	r4, r1, #4
 8024ed2:	2b00      	cmp	r3, #0
 8024ed4:	bfb8      	it	lt
 8024ed6:	18e4      	addlt	r4, r4, r3
 8024ed8:	f7fd f876 	bl	8021fc8 <__malloc_lock>
 8024edc:	4a1d      	ldr	r2, [pc, #116]	@ (8024f54 <_free_r+0x90>)
 8024ede:	6813      	ldr	r3, [r2, #0]
 8024ee0:	b933      	cbnz	r3, 8024ef0 <_free_r+0x2c>
 8024ee2:	6063      	str	r3, [r4, #4]
 8024ee4:	6014      	str	r4, [r2, #0]
 8024ee6:	4628      	mov	r0, r5
 8024ee8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024eec:	f7fd b872 	b.w	8021fd4 <__malloc_unlock>
 8024ef0:	42a3      	cmp	r3, r4
 8024ef2:	d908      	bls.n	8024f06 <_free_r+0x42>
 8024ef4:	6820      	ldr	r0, [r4, #0]
 8024ef6:	1821      	adds	r1, r4, r0
 8024ef8:	428b      	cmp	r3, r1
 8024efa:	bf01      	itttt	eq
 8024efc:	6819      	ldreq	r1, [r3, #0]
 8024efe:	685b      	ldreq	r3, [r3, #4]
 8024f00:	1809      	addeq	r1, r1, r0
 8024f02:	6021      	streq	r1, [r4, #0]
 8024f04:	e7ed      	b.n	8024ee2 <_free_r+0x1e>
 8024f06:	461a      	mov	r2, r3
 8024f08:	685b      	ldr	r3, [r3, #4]
 8024f0a:	b10b      	cbz	r3, 8024f10 <_free_r+0x4c>
 8024f0c:	42a3      	cmp	r3, r4
 8024f0e:	d9fa      	bls.n	8024f06 <_free_r+0x42>
 8024f10:	6811      	ldr	r1, [r2, #0]
 8024f12:	1850      	adds	r0, r2, r1
 8024f14:	42a0      	cmp	r0, r4
 8024f16:	d10b      	bne.n	8024f30 <_free_r+0x6c>
 8024f18:	6820      	ldr	r0, [r4, #0]
 8024f1a:	4401      	add	r1, r0
 8024f1c:	1850      	adds	r0, r2, r1
 8024f1e:	4283      	cmp	r3, r0
 8024f20:	6011      	str	r1, [r2, #0]
 8024f22:	d1e0      	bne.n	8024ee6 <_free_r+0x22>
 8024f24:	6818      	ldr	r0, [r3, #0]
 8024f26:	685b      	ldr	r3, [r3, #4]
 8024f28:	6053      	str	r3, [r2, #4]
 8024f2a:	4408      	add	r0, r1
 8024f2c:	6010      	str	r0, [r2, #0]
 8024f2e:	e7da      	b.n	8024ee6 <_free_r+0x22>
 8024f30:	d902      	bls.n	8024f38 <_free_r+0x74>
 8024f32:	230c      	movs	r3, #12
 8024f34:	602b      	str	r3, [r5, #0]
 8024f36:	e7d6      	b.n	8024ee6 <_free_r+0x22>
 8024f38:	6820      	ldr	r0, [r4, #0]
 8024f3a:	1821      	adds	r1, r4, r0
 8024f3c:	428b      	cmp	r3, r1
 8024f3e:	bf04      	itt	eq
 8024f40:	6819      	ldreq	r1, [r3, #0]
 8024f42:	685b      	ldreq	r3, [r3, #4]
 8024f44:	6063      	str	r3, [r4, #4]
 8024f46:	bf04      	itt	eq
 8024f48:	1809      	addeq	r1, r1, r0
 8024f4a:	6021      	streq	r1, [r4, #0]
 8024f4c:	6054      	str	r4, [r2, #4]
 8024f4e:	e7ca      	b.n	8024ee6 <_free_r+0x22>
 8024f50:	bd38      	pop	{r3, r4, r5, pc}
 8024f52:	bf00      	nop
 8024f54:	2401d0ac 	.word	0x2401d0ac

08024f58 <rshift>:
 8024f58:	6903      	ldr	r3, [r0, #16]
 8024f5a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8024f5e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8024f62:	ea4f 1261 	mov.w	r2, r1, asr #5
 8024f66:	f100 0414 	add.w	r4, r0, #20
 8024f6a:	dd45      	ble.n	8024ff8 <rshift+0xa0>
 8024f6c:	f011 011f 	ands.w	r1, r1, #31
 8024f70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8024f74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8024f78:	d10c      	bne.n	8024f94 <rshift+0x3c>
 8024f7a:	f100 0710 	add.w	r7, r0, #16
 8024f7e:	4629      	mov	r1, r5
 8024f80:	42b1      	cmp	r1, r6
 8024f82:	d334      	bcc.n	8024fee <rshift+0x96>
 8024f84:	1a9b      	subs	r3, r3, r2
 8024f86:	009b      	lsls	r3, r3, #2
 8024f88:	1eea      	subs	r2, r5, #3
 8024f8a:	4296      	cmp	r6, r2
 8024f8c:	bf38      	it	cc
 8024f8e:	2300      	movcc	r3, #0
 8024f90:	4423      	add	r3, r4
 8024f92:	e015      	b.n	8024fc0 <rshift+0x68>
 8024f94:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8024f98:	f1c1 0820 	rsb	r8, r1, #32
 8024f9c:	40cf      	lsrs	r7, r1
 8024f9e:	f105 0e04 	add.w	lr, r5, #4
 8024fa2:	46a1      	mov	r9, r4
 8024fa4:	4576      	cmp	r6, lr
 8024fa6:	46f4      	mov	ip, lr
 8024fa8:	d815      	bhi.n	8024fd6 <rshift+0x7e>
 8024faa:	1a9a      	subs	r2, r3, r2
 8024fac:	0092      	lsls	r2, r2, #2
 8024fae:	3a04      	subs	r2, #4
 8024fb0:	3501      	adds	r5, #1
 8024fb2:	42ae      	cmp	r6, r5
 8024fb4:	bf38      	it	cc
 8024fb6:	2200      	movcc	r2, #0
 8024fb8:	18a3      	adds	r3, r4, r2
 8024fba:	50a7      	str	r7, [r4, r2]
 8024fbc:	b107      	cbz	r7, 8024fc0 <rshift+0x68>
 8024fbe:	3304      	adds	r3, #4
 8024fc0:	1b1a      	subs	r2, r3, r4
 8024fc2:	42a3      	cmp	r3, r4
 8024fc4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8024fc8:	bf08      	it	eq
 8024fca:	2300      	moveq	r3, #0
 8024fcc:	6102      	str	r2, [r0, #16]
 8024fce:	bf08      	it	eq
 8024fd0:	6143      	streq	r3, [r0, #20]
 8024fd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8024fd6:	f8dc c000 	ldr.w	ip, [ip]
 8024fda:	fa0c fc08 	lsl.w	ip, ip, r8
 8024fde:	ea4c 0707 	orr.w	r7, ip, r7
 8024fe2:	f849 7b04 	str.w	r7, [r9], #4
 8024fe6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8024fea:	40cf      	lsrs	r7, r1
 8024fec:	e7da      	b.n	8024fa4 <rshift+0x4c>
 8024fee:	f851 cb04 	ldr.w	ip, [r1], #4
 8024ff2:	f847 cf04 	str.w	ip, [r7, #4]!
 8024ff6:	e7c3      	b.n	8024f80 <rshift+0x28>
 8024ff8:	4623      	mov	r3, r4
 8024ffa:	e7e1      	b.n	8024fc0 <rshift+0x68>

08024ffc <__hexdig_fun>:
 8024ffc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8025000:	2b09      	cmp	r3, #9
 8025002:	d802      	bhi.n	802500a <__hexdig_fun+0xe>
 8025004:	3820      	subs	r0, #32
 8025006:	b2c0      	uxtb	r0, r0
 8025008:	4770      	bx	lr
 802500a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 802500e:	2b05      	cmp	r3, #5
 8025010:	d801      	bhi.n	8025016 <__hexdig_fun+0x1a>
 8025012:	3847      	subs	r0, #71	@ 0x47
 8025014:	e7f7      	b.n	8025006 <__hexdig_fun+0xa>
 8025016:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 802501a:	2b05      	cmp	r3, #5
 802501c:	d801      	bhi.n	8025022 <__hexdig_fun+0x26>
 802501e:	3827      	subs	r0, #39	@ 0x27
 8025020:	e7f1      	b.n	8025006 <__hexdig_fun+0xa>
 8025022:	2000      	movs	r0, #0
 8025024:	4770      	bx	lr
	...

08025028 <__gethex>:
 8025028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802502c:	b085      	sub	sp, #20
 802502e:	468a      	mov	sl, r1
 8025030:	9302      	str	r3, [sp, #8]
 8025032:	680b      	ldr	r3, [r1, #0]
 8025034:	9001      	str	r0, [sp, #4]
 8025036:	4690      	mov	r8, r2
 8025038:	1c9c      	adds	r4, r3, #2
 802503a:	46a1      	mov	r9, r4
 802503c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8025040:	2830      	cmp	r0, #48	@ 0x30
 8025042:	d0fa      	beq.n	802503a <__gethex+0x12>
 8025044:	eba9 0303 	sub.w	r3, r9, r3
 8025048:	f1a3 0b02 	sub.w	fp, r3, #2
 802504c:	f7ff ffd6 	bl	8024ffc <__hexdig_fun>
 8025050:	4605      	mov	r5, r0
 8025052:	2800      	cmp	r0, #0
 8025054:	d168      	bne.n	8025128 <__gethex+0x100>
 8025056:	49a0      	ldr	r1, [pc, #640]	@ (80252d8 <__gethex+0x2b0>)
 8025058:	2201      	movs	r2, #1
 802505a:	4648      	mov	r0, r9
 802505c:	f7ff f81c 	bl	8024098 <strncmp>
 8025060:	4607      	mov	r7, r0
 8025062:	2800      	cmp	r0, #0
 8025064:	d167      	bne.n	8025136 <__gethex+0x10e>
 8025066:	f899 0001 	ldrb.w	r0, [r9, #1]
 802506a:	4626      	mov	r6, r4
 802506c:	f7ff ffc6 	bl	8024ffc <__hexdig_fun>
 8025070:	2800      	cmp	r0, #0
 8025072:	d062      	beq.n	802513a <__gethex+0x112>
 8025074:	4623      	mov	r3, r4
 8025076:	7818      	ldrb	r0, [r3, #0]
 8025078:	2830      	cmp	r0, #48	@ 0x30
 802507a:	4699      	mov	r9, r3
 802507c:	f103 0301 	add.w	r3, r3, #1
 8025080:	d0f9      	beq.n	8025076 <__gethex+0x4e>
 8025082:	f7ff ffbb 	bl	8024ffc <__hexdig_fun>
 8025086:	fab0 f580 	clz	r5, r0
 802508a:	096d      	lsrs	r5, r5, #5
 802508c:	f04f 0b01 	mov.w	fp, #1
 8025090:	464a      	mov	r2, r9
 8025092:	4616      	mov	r6, r2
 8025094:	3201      	adds	r2, #1
 8025096:	7830      	ldrb	r0, [r6, #0]
 8025098:	f7ff ffb0 	bl	8024ffc <__hexdig_fun>
 802509c:	2800      	cmp	r0, #0
 802509e:	d1f8      	bne.n	8025092 <__gethex+0x6a>
 80250a0:	498d      	ldr	r1, [pc, #564]	@ (80252d8 <__gethex+0x2b0>)
 80250a2:	2201      	movs	r2, #1
 80250a4:	4630      	mov	r0, r6
 80250a6:	f7fe fff7 	bl	8024098 <strncmp>
 80250aa:	2800      	cmp	r0, #0
 80250ac:	d13f      	bne.n	802512e <__gethex+0x106>
 80250ae:	b944      	cbnz	r4, 80250c2 <__gethex+0x9a>
 80250b0:	1c74      	adds	r4, r6, #1
 80250b2:	4622      	mov	r2, r4
 80250b4:	4616      	mov	r6, r2
 80250b6:	3201      	adds	r2, #1
 80250b8:	7830      	ldrb	r0, [r6, #0]
 80250ba:	f7ff ff9f 	bl	8024ffc <__hexdig_fun>
 80250be:	2800      	cmp	r0, #0
 80250c0:	d1f8      	bne.n	80250b4 <__gethex+0x8c>
 80250c2:	1ba4      	subs	r4, r4, r6
 80250c4:	00a7      	lsls	r7, r4, #2
 80250c6:	7833      	ldrb	r3, [r6, #0]
 80250c8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80250cc:	2b50      	cmp	r3, #80	@ 0x50
 80250ce:	d13e      	bne.n	802514e <__gethex+0x126>
 80250d0:	7873      	ldrb	r3, [r6, #1]
 80250d2:	2b2b      	cmp	r3, #43	@ 0x2b
 80250d4:	d033      	beq.n	802513e <__gethex+0x116>
 80250d6:	2b2d      	cmp	r3, #45	@ 0x2d
 80250d8:	d034      	beq.n	8025144 <__gethex+0x11c>
 80250da:	1c71      	adds	r1, r6, #1
 80250dc:	2400      	movs	r4, #0
 80250de:	7808      	ldrb	r0, [r1, #0]
 80250e0:	f7ff ff8c 	bl	8024ffc <__hexdig_fun>
 80250e4:	1e43      	subs	r3, r0, #1
 80250e6:	b2db      	uxtb	r3, r3
 80250e8:	2b18      	cmp	r3, #24
 80250ea:	d830      	bhi.n	802514e <__gethex+0x126>
 80250ec:	f1a0 0210 	sub.w	r2, r0, #16
 80250f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80250f4:	f7ff ff82 	bl	8024ffc <__hexdig_fun>
 80250f8:	f100 3cff 	add.w	ip, r0, #4294967295
 80250fc:	fa5f fc8c 	uxtb.w	ip, ip
 8025100:	f1bc 0f18 	cmp.w	ip, #24
 8025104:	f04f 030a 	mov.w	r3, #10
 8025108:	d91e      	bls.n	8025148 <__gethex+0x120>
 802510a:	b104      	cbz	r4, 802510e <__gethex+0xe6>
 802510c:	4252      	negs	r2, r2
 802510e:	4417      	add	r7, r2
 8025110:	f8ca 1000 	str.w	r1, [sl]
 8025114:	b1ed      	cbz	r5, 8025152 <__gethex+0x12a>
 8025116:	f1bb 0f00 	cmp.w	fp, #0
 802511a:	bf0c      	ite	eq
 802511c:	2506      	moveq	r5, #6
 802511e:	2500      	movne	r5, #0
 8025120:	4628      	mov	r0, r5
 8025122:	b005      	add	sp, #20
 8025124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025128:	2500      	movs	r5, #0
 802512a:	462c      	mov	r4, r5
 802512c:	e7b0      	b.n	8025090 <__gethex+0x68>
 802512e:	2c00      	cmp	r4, #0
 8025130:	d1c7      	bne.n	80250c2 <__gethex+0x9a>
 8025132:	4627      	mov	r7, r4
 8025134:	e7c7      	b.n	80250c6 <__gethex+0x9e>
 8025136:	464e      	mov	r6, r9
 8025138:	462f      	mov	r7, r5
 802513a:	2501      	movs	r5, #1
 802513c:	e7c3      	b.n	80250c6 <__gethex+0x9e>
 802513e:	2400      	movs	r4, #0
 8025140:	1cb1      	adds	r1, r6, #2
 8025142:	e7cc      	b.n	80250de <__gethex+0xb6>
 8025144:	2401      	movs	r4, #1
 8025146:	e7fb      	b.n	8025140 <__gethex+0x118>
 8025148:	fb03 0002 	mla	r0, r3, r2, r0
 802514c:	e7ce      	b.n	80250ec <__gethex+0xc4>
 802514e:	4631      	mov	r1, r6
 8025150:	e7de      	b.n	8025110 <__gethex+0xe8>
 8025152:	eba6 0309 	sub.w	r3, r6, r9
 8025156:	3b01      	subs	r3, #1
 8025158:	4629      	mov	r1, r5
 802515a:	2b07      	cmp	r3, #7
 802515c:	dc0a      	bgt.n	8025174 <__gethex+0x14c>
 802515e:	9801      	ldr	r0, [sp, #4]
 8025160:	f000 fa46 	bl	80255f0 <_Balloc>
 8025164:	4604      	mov	r4, r0
 8025166:	b940      	cbnz	r0, 802517a <__gethex+0x152>
 8025168:	4b5c      	ldr	r3, [pc, #368]	@ (80252dc <__gethex+0x2b4>)
 802516a:	4602      	mov	r2, r0
 802516c:	21e4      	movs	r1, #228	@ 0xe4
 802516e:	485c      	ldr	r0, [pc, #368]	@ (80252e0 <__gethex+0x2b8>)
 8025170:	f7ff f8a4 	bl	80242bc <__assert_func>
 8025174:	3101      	adds	r1, #1
 8025176:	105b      	asrs	r3, r3, #1
 8025178:	e7ef      	b.n	802515a <__gethex+0x132>
 802517a:	f100 0a14 	add.w	sl, r0, #20
 802517e:	2300      	movs	r3, #0
 8025180:	4655      	mov	r5, sl
 8025182:	469b      	mov	fp, r3
 8025184:	45b1      	cmp	r9, r6
 8025186:	d337      	bcc.n	80251f8 <__gethex+0x1d0>
 8025188:	f845 bb04 	str.w	fp, [r5], #4
 802518c:	eba5 050a 	sub.w	r5, r5, sl
 8025190:	10ad      	asrs	r5, r5, #2
 8025192:	6125      	str	r5, [r4, #16]
 8025194:	4658      	mov	r0, fp
 8025196:	f000 fb1d 	bl	80257d4 <__hi0bits>
 802519a:	016d      	lsls	r5, r5, #5
 802519c:	f8d8 6000 	ldr.w	r6, [r8]
 80251a0:	1a2d      	subs	r5, r5, r0
 80251a2:	42b5      	cmp	r5, r6
 80251a4:	dd54      	ble.n	8025250 <__gethex+0x228>
 80251a6:	1bad      	subs	r5, r5, r6
 80251a8:	4629      	mov	r1, r5
 80251aa:	4620      	mov	r0, r4
 80251ac:	f000 fea6 	bl	8025efc <__any_on>
 80251b0:	4681      	mov	r9, r0
 80251b2:	b178      	cbz	r0, 80251d4 <__gethex+0x1ac>
 80251b4:	1e6b      	subs	r3, r5, #1
 80251b6:	1159      	asrs	r1, r3, #5
 80251b8:	f003 021f 	and.w	r2, r3, #31
 80251bc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80251c0:	f04f 0901 	mov.w	r9, #1
 80251c4:	fa09 f202 	lsl.w	r2, r9, r2
 80251c8:	420a      	tst	r2, r1
 80251ca:	d003      	beq.n	80251d4 <__gethex+0x1ac>
 80251cc:	454b      	cmp	r3, r9
 80251ce:	dc36      	bgt.n	802523e <__gethex+0x216>
 80251d0:	f04f 0902 	mov.w	r9, #2
 80251d4:	4629      	mov	r1, r5
 80251d6:	4620      	mov	r0, r4
 80251d8:	f7ff febe 	bl	8024f58 <rshift>
 80251dc:	442f      	add	r7, r5
 80251de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80251e2:	42bb      	cmp	r3, r7
 80251e4:	da42      	bge.n	802526c <__gethex+0x244>
 80251e6:	9801      	ldr	r0, [sp, #4]
 80251e8:	4621      	mov	r1, r4
 80251ea:	f000 fa41 	bl	8025670 <_Bfree>
 80251ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80251f0:	2300      	movs	r3, #0
 80251f2:	6013      	str	r3, [r2, #0]
 80251f4:	25a3      	movs	r5, #163	@ 0xa3
 80251f6:	e793      	b.n	8025120 <__gethex+0xf8>
 80251f8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80251fc:	2a2e      	cmp	r2, #46	@ 0x2e
 80251fe:	d012      	beq.n	8025226 <__gethex+0x1fe>
 8025200:	2b20      	cmp	r3, #32
 8025202:	d104      	bne.n	802520e <__gethex+0x1e6>
 8025204:	f845 bb04 	str.w	fp, [r5], #4
 8025208:	f04f 0b00 	mov.w	fp, #0
 802520c:	465b      	mov	r3, fp
 802520e:	7830      	ldrb	r0, [r6, #0]
 8025210:	9303      	str	r3, [sp, #12]
 8025212:	f7ff fef3 	bl	8024ffc <__hexdig_fun>
 8025216:	9b03      	ldr	r3, [sp, #12]
 8025218:	f000 000f 	and.w	r0, r0, #15
 802521c:	4098      	lsls	r0, r3
 802521e:	ea4b 0b00 	orr.w	fp, fp, r0
 8025222:	3304      	adds	r3, #4
 8025224:	e7ae      	b.n	8025184 <__gethex+0x15c>
 8025226:	45b1      	cmp	r9, r6
 8025228:	d8ea      	bhi.n	8025200 <__gethex+0x1d8>
 802522a:	492b      	ldr	r1, [pc, #172]	@ (80252d8 <__gethex+0x2b0>)
 802522c:	9303      	str	r3, [sp, #12]
 802522e:	2201      	movs	r2, #1
 8025230:	4630      	mov	r0, r6
 8025232:	f7fe ff31 	bl	8024098 <strncmp>
 8025236:	9b03      	ldr	r3, [sp, #12]
 8025238:	2800      	cmp	r0, #0
 802523a:	d1e1      	bne.n	8025200 <__gethex+0x1d8>
 802523c:	e7a2      	b.n	8025184 <__gethex+0x15c>
 802523e:	1ea9      	subs	r1, r5, #2
 8025240:	4620      	mov	r0, r4
 8025242:	f000 fe5b 	bl	8025efc <__any_on>
 8025246:	2800      	cmp	r0, #0
 8025248:	d0c2      	beq.n	80251d0 <__gethex+0x1a8>
 802524a:	f04f 0903 	mov.w	r9, #3
 802524e:	e7c1      	b.n	80251d4 <__gethex+0x1ac>
 8025250:	da09      	bge.n	8025266 <__gethex+0x23e>
 8025252:	1b75      	subs	r5, r6, r5
 8025254:	4621      	mov	r1, r4
 8025256:	9801      	ldr	r0, [sp, #4]
 8025258:	462a      	mov	r2, r5
 802525a:	f000 fc19 	bl	8025a90 <__lshift>
 802525e:	1b7f      	subs	r7, r7, r5
 8025260:	4604      	mov	r4, r0
 8025262:	f100 0a14 	add.w	sl, r0, #20
 8025266:	f04f 0900 	mov.w	r9, #0
 802526a:	e7b8      	b.n	80251de <__gethex+0x1b6>
 802526c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8025270:	42bd      	cmp	r5, r7
 8025272:	dd6f      	ble.n	8025354 <__gethex+0x32c>
 8025274:	1bed      	subs	r5, r5, r7
 8025276:	42ae      	cmp	r6, r5
 8025278:	dc34      	bgt.n	80252e4 <__gethex+0x2bc>
 802527a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 802527e:	2b02      	cmp	r3, #2
 8025280:	d022      	beq.n	80252c8 <__gethex+0x2a0>
 8025282:	2b03      	cmp	r3, #3
 8025284:	d024      	beq.n	80252d0 <__gethex+0x2a8>
 8025286:	2b01      	cmp	r3, #1
 8025288:	d115      	bne.n	80252b6 <__gethex+0x28e>
 802528a:	42ae      	cmp	r6, r5
 802528c:	d113      	bne.n	80252b6 <__gethex+0x28e>
 802528e:	2e01      	cmp	r6, #1
 8025290:	d10b      	bne.n	80252aa <__gethex+0x282>
 8025292:	9a02      	ldr	r2, [sp, #8]
 8025294:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8025298:	6013      	str	r3, [r2, #0]
 802529a:	2301      	movs	r3, #1
 802529c:	6123      	str	r3, [r4, #16]
 802529e:	f8ca 3000 	str.w	r3, [sl]
 80252a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80252a4:	2562      	movs	r5, #98	@ 0x62
 80252a6:	601c      	str	r4, [r3, #0]
 80252a8:	e73a      	b.n	8025120 <__gethex+0xf8>
 80252aa:	1e71      	subs	r1, r6, #1
 80252ac:	4620      	mov	r0, r4
 80252ae:	f000 fe25 	bl	8025efc <__any_on>
 80252b2:	2800      	cmp	r0, #0
 80252b4:	d1ed      	bne.n	8025292 <__gethex+0x26a>
 80252b6:	9801      	ldr	r0, [sp, #4]
 80252b8:	4621      	mov	r1, r4
 80252ba:	f000 f9d9 	bl	8025670 <_Bfree>
 80252be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80252c0:	2300      	movs	r3, #0
 80252c2:	6013      	str	r3, [r2, #0]
 80252c4:	2550      	movs	r5, #80	@ 0x50
 80252c6:	e72b      	b.n	8025120 <__gethex+0xf8>
 80252c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80252ca:	2b00      	cmp	r3, #0
 80252cc:	d1f3      	bne.n	80252b6 <__gethex+0x28e>
 80252ce:	e7e0      	b.n	8025292 <__gethex+0x26a>
 80252d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80252d2:	2b00      	cmp	r3, #0
 80252d4:	d1dd      	bne.n	8025292 <__gethex+0x26a>
 80252d6:	e7ee      	b.n	80252b6 <__gethex+0x28e>
 80252d8:	0802a527 	.word	0x0802a527
 80252dc:	0802a60b 	.word	0x0802a60b
 80252e0:	0802a61c 	.word	0x0802a61c
 80252e4:	1e6f      	subs	r7, r5, #1
 80252e6:	f1b9 0f00 	cmp.w	r9, #0
 80252ea:	d130      	bne.n	802534e <__gethex+0x326>
 80252ec:	b127      	cbz	r7, 80252f8 <__gethex+0x2d0>
 80252ee:	4639      	mov	r1, r7
 80252f0:	4620      	mov	r0, r4
 80252f2:	f000 fe03 	bl	8025efc <__any_on>
 80252f6:	4681      	mov	r9, r0
 80252f8:	117a      	asrs	r2, r7, #5
 80252fa:	2301      	movs	r3, #1
 80252fc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8025300:	f007 071f 	and.w	r7, r7, #31
 8025304:	40bb      	lsls	r3, r7
 8025306:	4213      	tst	r3, r2
 8025308:	4629      	mov	r1, r5
 802530a:	4620      	mov	r0, r4
 802530c:	bf18      	it	ne
 802530e:	f049 0902 	orrne.w	r9, r9, #2
 8025312:	f7ff fe21 	bl	8024f58 <rshift>
 8025316:	f8d8 7004 	ldr.w	r7, [r8, #4]
 802531a:	1b76      	subs	r6, r6, r5
 802531c:	2502      	movs	r5, #2
 802531e:	f1b9 0f00 	cmp.w	r9, #0
 8025322:	d047      	beq.n	80253b4 <__gethex+0x38c>
 8025324:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8025328:	2b02      	cmp	r3, #2
 802532a:	d015      	beq.n	8025358 <__gethex+0x330>
 802532c:	2b03      	cmp	r3, #3
 802532e:	d017      	beq.n	8025360 <__gethex+0x338>
 8025330:	2b01      	cmp	r3, #1
 8025332:	d109      	bne.n	8025348 <__gethex+0x320>
 8025334:	f019 0f02 	tst.w	r9, #2
 8025338:	d006      	beq.n	8025348 <__gethex+0x320>
 802533a:	f8da 3000 	ldr.w	r3, [sl]
 802533e:	ea49 0903 	orr.w	r9, r9, r3
 8025342:	f019 0f01 	tst.w	r9, #1
 8025346:	d10e      	bne.n	8025366 <__gethex+0x33e>
 8025348:	f045 0510 	orr.w	r5, r5, #16
 802534c:	e032      	b.n	80253b4 <__gethex+0x38c>
 802534e:	f04f 0901 	mov.w	r9, #1
 8025352:	e7d1      	b.n	80252f8 <__gethex+0x2d0>
 8025354:	2501      	movs	r5, #1
 8025356:	e7e2      	b.n	802531e <__gethex+0x2f6>
 8025358:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802535a:	f1c3 0301 	rsb	r3, r3, #1
 802535e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8025360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8025362:	2b00      	cmp	r3, #0
 8025364:	d0f0      	beq.n	8025348 <__gethex+0x320>
 8025366:	f8d4 b010 	ldr.w	fp, [r4, #16]
 802536a:	f104 0314 	add.w	r3, r4, #20
 802536e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8025372:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8025376:	f04f 0c00 	mov.w	ip, #0
 802537a:	4618      	mov	r0, r3
 802537c:	f853 2b04 	ldr.w	r2, [r3], #4
 8025380:	f1b2 3fff 	cmp.w	r2, #4294967295
 8025384:	d01b      	beq.n	80253be <__gethex+0x396>
 8025386:	3201      	adds	r2, #1
 8025388:	6002      	str	r2, [r0, #0]
 802538a:	2d02      	cmp	r5, #2
 802538c:	f104 0314 	add.w	r3, r4, #20
 8025390:	d13c      	bne.n	802540c <__gethex+0x3e4>
 8025392:	f8d8 2000 	ldr.w	r2, [r8]
 8025396:	3a01      	subs	r2, #1
 8025398:	42b2      	cmp	r2, r6
 802539a:	d109      	bne.n	80253b0 <__gethex+0x388>
 802539c:	1171      	asrs	r1, r6, #5
 802539e:	2201      	movs	r2, #1
 80253a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80253a4:	f006 061f 	and.w	r6, r6, #31
 80253a8:	fa02 f606 	lsl.w	r6, r2, r6
 80253ac:	421e      	tst	r6, r3
 80253ae:	d13a      	bne.n	8025426 <__gethex+0x3fe>
 80253b0:	f045 0520 	orr.w	r5, r5, #32
 80253b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80253b6:	601c      	str	r4, [r3, #0]
 80253b8:	9b02      	ldr	r3, [sp, #8]
 80253ba:	601f      	str	r7, [r3, #0]
 80253bc:	e6b0      	b.n	8025120 <__gethex+0xf8>
 80253be:	4299      	cmp	r1, r3
 80253c0:	f843 cc04 	str.w	ip, [r3, #-4]
 80253c4:	d8d9      	bhi.n	802537a <__gethex+0x352>
 80253c6:	68a3      	ldr	r3, [r4, #8]
 80253c8:	459b      	cmp	fp, r3
 80253ca:	db17      	blt.n	80253fc <__gethex+0x3d4>
 80253cc:	6861      	ldr	r1, [r4, #4]
 80253ce:	9801      	ldr	r0, [sp, #4]
 80253d0:	3101      	adds	r1, #1
 80253d2:	f000 f90d 	bl	80255f0 <_Balloc>
 80253d6:	4681      	mov	r9, r0
 80253d8:	b918      	cbnz	r0, 80253e2 <__gethex+0x3ba>
 80253da:	4b1a      	ldr	r3, [pc, #104]	@ (8025444 <__gethex+0x41c>)
 80253dc:	4602      	mov	r2, r0
 80253de:	2184      	movs	r1, #132	@ 0x84
 80253e0:	e6c5      	b.n	802516e <__gethex+0x146>
 80253e2:	6922      	ldr	r2, [r4, #16]
 80253e4:	3202      	adds	r2, #2
 80253e6:	f104 010c 	add.w	r1, r4, #12
 80253ea:	0092      	lsls	r2, r2, #2
 80253ec:	300c      	adds	r0, #12
 80253ee:	f7fe ff47 	bl	8024280 <memcpy>
 80253f2:	4621      	mov	r1, r4
 80253f4:	9801      	ldr	r0, [sp, #4]
 80253f6:	f000 f93b 	bl	8025670 <_Bfree>
 80253fa:	464c      	mov	r4, r9
 80253fc:	6923      	ldr	r3, [r4, #16]
 80253fe:	1c5a      	adds	r2, r3, #1
 8025400:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8025404:	6122      	str	r2, [r4, #16]
 8025406:	2201      	movs	r2, #1
 8025408:	615a      	str	r2, [r3, #20]
 802540a:	e7be      	b.n	802538a <__gethex+0x362>
 802540c:	6922      	ldr	r2, [r4, #16]
 802540e:	455a      	cmp	r2, fp
 8025410:	dd0b      	ble.n	802542a <__gethex+0x402>
 8025412:	2101      	movs	r1, #1
 8025414:	4620      	mov	r0, r4
 8025416:	f7ff fd9f 	bl	8024f58 <rshift>
 802541a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802541e:	3701      	adds	r7, #1
 8025420:	42bb      	cmp	r3, r7
 8025422:	f6ff aee0 	blt.w	80251e6 <__gethex+0x1be>
 8025426:	2501      	movs	r5, #1
 8025428:	e7c2      	b.n	80253b0 <__gethex+0x388>
 802542a:	f016 061f 	ands.w	r6, r6, #31
 802542e:	d0fa      	beq.n	8025426 <__gethex+0x3fe>
 8025430:	4453      	add	r3, sl
 8025432:	f1c6 0620 	rsb	r6, r6, #32
 8025436:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802543a:	f000 f9cb 	bl	80257d4 <__hi0bits>
 802543e:	42b0      	cmp	r0, r6
 8025440:	dbe7      	blt.n	8025412 <__gethex+0x3ea>
 8025442:	e7f0      	b.n	8025426 <__gethex+0x3fe>
 8025444:	0802a60b 	.word	0x0802a60b

08025448 <L_shift>:
 8025448:	f1c2 0208 	rsb	r2, r2, #8
 802544c:	0092      	lsls	r2, r2, #2
 802544e:	b570      	push	{r4, r5, r6, lr}
 8025450:	f1c2 0620 	rsb	r6, r2, #32
 8025454:	6843      	ldr	r3, [r0, #4]
 8025456:	6804      	ldr	r4, [r0, #0]
 8025458:	fa03 f506 	lsl.w	r5, r3, r6
 802545c:	432c      	orrs	r4, r5
 802545e:	40d3      	lsrs	r3, r2
 8025460:	6004      	str	r4, [r0, #0]
 8025462:	f840 3f04 	str.w	r3, [r0, #4]!
 8025466:	4288      	cmp	r0, r1
 8025468:	d3f4      	bcc.n	8025454 <L_shift+0xc>
 802546a:	bd70      	pop	{r4, r5, r6, pc}

0802546c <__match>:
 802546c:	b530      	push	{r4, r5, lr}
 802546e:	6803      	ldr	r3, [r0, #0]
 8025470:	3301      	adds	r3, #1
 8025472:	f811 4b01 	ldrb.w	r4, [r1], #1
 8025476:	b914      	cbnz	r4, 802547e <__match+0x12>
 8025478:	6003      	str	r3, [r0, #0]
 802547a:	2001      	movs	r0, #1
 802547c:	bd30      	pop	{r4, r5, pc}
 802547e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8025482:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8025486:	2d19      	cmp	r5, #25
 8025488:	bf98      	it	ls
 802548a:	3220      	addls	r2, #32
 802548c:	42a2      	cmp	r2, r4
 802548e:	d0f0      	beq.n	8025472 <__match+0x6>
 8025490:	2000      	movs	r0, #0
 8025492:	e7f3      	b.n	802547c <__match+0x10>

08025494 <__hexnan>:
 8025494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025498:	680b      	ldr	r3, [r1, #0]
 802549a:	6801      	ldr	r1, [r0, #0]
 802549c:	115e      	asrs	r6, r3, #5
 802549e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80254a2:	f013 031f 	ands.w	r3, r3, #31
 80254a6:	b087      	sub	sp, #28
 80254a8:	bf18      	it	ne
 80254aa:	3604      	addne	r6, #4
 80254ac:	2500      	movs	r5, #0
 80254ae:	1f37      	subs	r7, r6, #4
 80254b0:	4682      	mov	sl, r0
 80254b2:	4690      	mov	r8, r2
 80254b4:	9301      	str	r3, [sp, #4]
 80254b6:	f846 5c04 	str.w	r5, [r6, #-4]
 80254ba:	46b9      	mov	r9, r7
 80254bc:	463c      	mov	r4, r7
 80254be:	9502      	str	r5, [sp, #8]
 80254c0:	46ab      	mov	fp, r5
 80254c2:	784a      	ldrb	r2, [r1, #1]
 80254c4:	1c4b      	adds	r3, r1, #1
 80254c6:	9303      	str	r3, [sp, #12]
 80254c8:	b342      	cbz	r2, 802551c <__hexnan+0x88>
 80254ca:	4610      	mov	r0, r2
 80254cc:	9105      	str	r1, [sp, #20]
 80254ce:	9204      	str	r2, [sp, #16]
 80254d0:	f7ff fd94 	bl	8024ffc <__hexdig_fun>
 80254d4:	2800      	cmp	r0, #0
 80254d6:	d151      	bne.n	802557c <__hexnan+0xe8>
 80254d8:	9a04      	ldr	r2, [sp, #16]
 80254da:	9905      	ldr	r1, [sp, #20]
 80254dc:	2a20      	cmp	r2, #32
 80254de:	d818      	bhi.n	8025512 <__hexnan+0x7e>
 80254e0:	9b02      	ldr	r3, [sp, #8]
 80254e2:	459b      	cmp	fp, r3
 80254e4:	dd13      	ble.n	802550e <__hexnan+0x7a>
 80254e6:	454c      	cmp	r4, r9
 80254e8:	d206      	bcs.n	80254f8 <__hexnan+0x64>
 80254ea:	2d07      	cmp	r5, #7
 80254ec:	dc04      	bgt.n	80254f8 <__hexnan+0x64>
 80254ee:	462a      	mov	r2, r5
 80254f0:	4649      	mov	r1, r9
 80254f2:	4620      	mov	r0, r4
 80254f4:	f7ff ffa8 	bl	8025448 <L_shift>
 80254f8:	4544      	cmp	r4, r8
 80254fa:	d952      	bls.n	80255a2 <__hexnan+0x10e>
 80254fc:	2300      	movs	r3, #0
 80254fe:	f1a4 0904 	sub.w	r9, r4, #4
 8025502:	f844 3c04 	str.w	r3, [r4, #-4]
 8025506:	f8cd b008 	str.w	fp, [sp, #8]
 802550a:	464c      	mov	r4, r9
 802550c:	461d      	mov	r5, r3
 802550e:	9903      	ldr	r1, [sp, #12]
 8025510:	e7d7      	b.n	80254c2 <__hexnan+0x2e>
 8025512:	2a29      	cmp	r2, #41	@ 0x29
 8025514:	d157      	bne.n	80255c6 <__hexnan+0x132>
 8025516:	3102      	adds	r1, #2
 8025518:	f8ca 1000 	str.w	r1, [sl]
 802551c:	f1bb 0f00 	cmp.w	fp, #0
 8025520:	d051      	beq.n	80255c6 <__hexnan+0x132>
 8025522:	454c      	cmp	r4, r9
 8025524:	d206      	bcs.n	8025534 <__hexnan+0xa0>
 8025526:	2d07      	cmp	r5, #7
 8025528:	dc04      	bgt.n	8025534 <__hexnan+0xa0>
 802552a:	462a      	mov	r2, r5
 802552c:	4649      	mov	r1, r9
 802552e:	4620      	mov	r0, r4
 8025530:	f7ff ff8a 	bl	8025448 <L_shift>
 8025534:	4544      	cmp	r4, r8
 8025536:	d936      	bls.n	80255a6 <__hexnan+0x112>
 8025538:	f1a8 0204 	sub.w	r2, r8, #4
 802553c:	4623      	mov	r3, r4
 802553e:	f853 1b04 	ldr.w	r1, [r3], #4
 8025542:	f842 1f04 	str.w	r1, [r2, #4]!
 8025546:	429f      	cmp	r7, r3
 8025548:	d2f9      	bcs.n	802553e <__hexnan+0xaa>
 802554a:	1b3b      	subs	r3, r7, r4
 802554c:	f023 0303 	bic.w	r3, r3, #3
 8025550:	3304      	adds	r3, #4
 8025552:	3401      	adds	r4, #1
 8025554:	3e03      	subs	r6, #3
 8025556:	42b4      	cmp	r4, r6
 8025558:	bf88      	it	hi
 802555a:	2304      	movhi	r3, #4
 802555c:	4443      	add	r3, r8
 802555e:	2200      	movs	r2, #0
 8025560:	f843 2b04 	str.w	r2, [r3], #4
 8025564:	429f      	cmp	r7, r3
 8025566:	d2fb      	bcs.n	8025560 <__hexnan+0xcc>
 8025568:	683b      	ldr	r3, [r7, #0]
 802556a:	b91b      	cbnz	r3, 8025574 <__hexnan+0xe0>
 802556c:	4547      	cmp	r7, r8
 802556e:	d128      	bne.n	80255c2 <__hexnan+0x12e>
 8025570:	2301      	movs	r3, #1
 8025572:	603b      	str	r3, [r7, #0]
 8025574:	2005      	movs	r0, #5
 8025576:	b007      	add	sp, #28
 8025578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802557c:	3501      	adds	r5, #1
 802557e:	2d08      	cmp	r5, #8
 8025580:	f10b 0b01 	add.w	fp, fp, #1
 8025584:	dd06      	ble.n	8025594 <__hexnan+0x100>
 8025586:	4544      	cmp	r4, r8
 8025588:	d9c1      	bls.n	802550e <__hexnan+0x7a>
 802558a:	2300      	movs	r3, #0
 802558c:	f844 3c04 	str.w	r3, [r4, #-4]
 8025590:	2501      	movs	r5, #1
 8025592:	3c04      	subs	r4, #4
 8025594:	6822      	ldr	r2, [r4, #0]
 8025596:	f000 000f 	and.w	r0, r0, #15
 802559a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 802559e:	6020      	str	r0, [r4, #0]
 80255a0:	e7b5      	b.n	802550e <__hexnan+0x7a>
 80255a2:	2508      	movs	r5, #8
 80255a4:	e7b3      	b.n	802550e <__hexnan+0x7a>
 80255a6:	9b01      	ldr	r3, [sp, #4]
 80255a8:	2b00      	cmp	r3, #0
 80255aa:	d0dd      	beq.n	8025568 <__hexnan+0xd4>
 80255ac:	f1c3 0320 	rsb	r3, r3, #32
 80255b0:	f04f 32ff 	mov.w	r2, #4294967295
 80255b4:	40da      	lsrs	r2, r3
 80255b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80255ba:	4013      	ands	r3, r2
 80255bc:	f846 3c04 	str.w	r3, [r6, #-4]
 80255c0:	e7d2      	b.n	8025568 <__hexnan+0xd4>
 80255c2:	3f04      	subs	r7, #4
 80255c4:	e7d0      	b.n	8025568 <__hexnan+0xd4>
 80255c6:	2004      	movs	r0, #4
 80255c8:	e7d5      	b.n	8025576 <__hexnan+0xe2>

080255ca <__ascii_mbtowc>:
 80255ca:	b082      	sub	sp, #8
 80255cc:	b901      	cbnz	r1, 80255d0 <__ascii_mbtowc+0x6>
 80255ce:	a901      	add	r1, sp, #4
 80255d0:	b142      	cbz	r2, 80255e4 <__ascii_mbtowc+0x1a>
 80255d2:	b14b      	cbz	r3, 80255e8 <__ascii_mbtowc+0x1e>
 80255d4:	7813      	ldrb	r3, [r2, #0]
 80255d6:	600b      	str	r3, [r1, #0]
 80255d8:	7812      	ldrb	r2, [r2, #0]
 80255da:	1e10      	subs	r0, r2, #0
 80255dc:	bf18      	it	ne
 80255de:	2001      	movne	r0, #1
 80255e0:	b002      	add	sp, #8
 80255e2:	4770      	bx	lr
 80255e4:	4610      	mov	r0, r2
 80255e6:	e7fb      	b.n	80255e0 <__ascii_mbtowc+0x16>
 80255e8:	f06f 0001 	mvn.w	r0, #1
 80255ec:	e7f8      	b.n	80255e0 <__ascii_mbtowc+0x16>
	...

080255f0 <_Balloc>:
 80255f0:	b570      	push	{r4, r5, r6, lr}
 80255f2:	69c6      	ldr	r6, [r0, #28]
 80255f4:	4604      	mov	r4, r0
 80255f6:	460d      	mov	r5, r1
 80255f8:	b976      	cbnz	r6, 8025618 <_Balloc+0x28>
 80255fa:	2010      	movs	r0, #16
 80255fc:	f7fc fc3a 	bl	8021e74 <malloc>
 8025600:	4602      	mov	r2, r0
 8025602:	61e0      	str	r0, [r4, #28]
 8025604:	b920      	cbnz	r0, 8025610 <_Balloc+0x20>
 8025606:	4b18      	ldr	r3, [pc, #96]	@ (8025668 <_Balloc+0x78>)
 8025608:	4818      	ldr	r0, [pc, #96]	@ (802566c <_Balloc+0x7c>)
 802560a:	216b      	movs	r1, #107	@ 0x6b
 802560c:	f7fe fe56 	bl	80242bc <__assert_func>
 8025610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8025614:	6006      	str	r6, [r0, #0]
 8025616:	60c6      	str	r6, [r0, #12]
 8025618:	69e6      	ldr	r6, [r4, #28]
 802561a:	68f3      	ldr	r3, [r6, #12]
 802561c:	b183      	cbz	r3, 8025640 <_Balloc+0x50>
 802561e:	69e3      	ldr	r3, [r4, #28]
 8025620:	68db      	ldr	r3, [r3, #12]
 8025622:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8025626:	b9b8      	cbnz	r0, 8025658 <_Balloc+0x68>
 8025628:	2101      	movs	r1, #1
 802562a:	fa01 f605 	lsl.w	r6, r1, r5
 802562e:	1d72      	adds	r2, r6, #5
 8025630:	0092      	lsls	r2, r2, #2
 8025632:	4620      	mov	r0, r4
 8025634:	f001 f873 	bl	802671e <_calloc_r>
 8025638:	b160      	cbz	r0, 8025654 <_Balloc+0x64>
 802563a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802563e:	e00e      	b.n	802565e <_Balloc+0x6e>
 8025640:	2221      	movs	r2, #33	@ 0x21
 8025642:	2104      	movs	r1, #4
 8025644:	4620      	mov	r0, r4
 8025646:	f001 f86a 	bl	802671e <_calloc_r>
 802564a:	69e3      	ldr	r3, [r4, #28]
 802564c:	60f0      	str	r0, [r6, #12]
 802564e:	68db      	ldr	r3, [r3, #12]
 8025650:	2b00      	cmp	r3, #0
 8025652:	d1e4      	bne.n	802561e <_Balloc+0x2e>
 8025654:	2000      	movs	r0, #0
 8025656:	bd70      	pop	{r4, r5, r6, pc}
 8025658:	6802      	ldr	r2, [r0, #0]
 802565a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802565e:	2300      	movs	r3, #0
 8025660:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8025664:	e7f7      	b.n	8025656 <_Balloc+0x66>
 8025666:	bf00      	nop
 8025668:	0802a4b8 	.word	0x0802a4b8
 802566c:	0802a67c 	.word	0x0802a67c

08025670 <_Bfree>:
 8025670:	b570      	push	{r4, r5, r6, lr}
 8025672:	69c6      	ldr	r6, [r0, #28]
 8025674:	4605      	mov	r5, r0
 8025676:	460c      	mov	r4, r1
 8025678:	b976      	cbnz	r6, 8025698 <_Bfree+0x28>
 802567a:	2010      	movs	r0, #16
 802567c:	f7fc fbfa 	bl	8021e74 <malloc>
 8025680:	4602      	mov	r2, r0
 8025682:	61e8      	str	r0, [r5, #28]
 8025684:	b920      	cbnz	r0, 8025690 <_Bfree+0x20>
 8025686:	4b09      	ldr	r3, [pc, #36]	@ (80256ac <_Bfree+0x3c>)
 8025688:	4809      	ldr	r0, [pc, #36]	@ (80256b0 <_Bfree+0x40>)
 802568a:	218f      	movs	r1, #143	@ 0x8f
 802568c:	f7fe fe16 	bl	80242bc <__assert_func>
 8025690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8025694:	6006      	str	r6, [r0, #0]
 8025696:	60c6      	str	r6, [r0, #12]
 8025698:	b13c      	cbz	r4, 80256aa <_Bfree+0x3a>
 802569a:	69eb      	ldr	r3, [r5, #28]
 802569c:	6862      	ldr	r2, [r4, #4]
 802569e:	68db      	ldr	r3, [r3, #12]
 80256a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80256a4:	6021      	str	r1, [r4, #0]
 80256a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80256aa:	bd70      	pop	{r4, r5, r6, pc}
 80256ac:	0802a4b8 	.word	0x0802a4b8
 80256b0:	0802a67c 	.word	0x0802a67c

080256b4 <__multadd>:
 80256b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80256b8:	690d      	ldr	r5, [r1, #16]
 80256ba:	4607      	mov	r7, r0
 80256bc:	460c      	mov	r4, r1
 80256be:	461e      	mov	r6, r3
 80256c0:	f101 0c14 	add.w	ip, r1, #20
 80256c4:	2000      	movs	r0, #0
 80256c6:	f8dc 3000 	ldr.w	r3, [ip]
 80256ca:	b299      	uxth	r1, r3
 80256cc:	fb02 6101 	mla	r1, r2, r1, r6
 80256d0:	0c1e      	lsrs	r6, r3, #16
 80256d2:	0c0b      	lsrs	r3, r1, #16
 80256d4:	fb02 3306 	mla	r3, r2, r6, r3
 80256d8:	b289      	uxth	r1, r1
 80256da:	3001      	adds	r0, #1
 80256dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80256e0:	4285      	cmp	r5, r0
 80256e2:	f84c 1b04 	str.w	r1, [ip], #4
 80256e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80256ea:	dcec      	bgt.n	80256c6 <__multadd+0x12>
 80256ec:	b30e      	cbz	r6, 8025732 <__multadd+0x7e>
 80256ee:	68a3      	ldr	r3, [r4, #8]
 80256f0:	42ab      	cmp	r3, r5
 80256f2:	dc19      	bgt.n	8025728 <__multadd+0x74>
 80256f4:	6861      	ldr	r1, [r4, #4]
 80256f6:	4638      	mov	r0, r7
 80256f8:	3101      	adds	r1, #1
 80256fa:	f7ff ff79 	bl	80255f0 <_Balloc>
 80256fe:	4680      	mov	r8, r0
 8025700:	b928      	cbnz	r0, 802570e <__multadd+0x5a>
 8025702:	4602      	mov	r2, r0
 8025704:	4b0c      	ldr	r3, [pc, #48]	@ (8025738 <__multadd+0x84>)
 8025706:	480d      	ldr	r0, [pc, #52]	@ (802573c <__multadd+0x88>)
 8025708:	21ba      	movs	r1, #186	@ 0xba
 802570a:	f7fe fdd7 	bl	80242bc <__assert_func>
 802570e:	6922      	ldr	r2, [r4, #16]
 8025710:	3202      	adds	r2, #2
 8025712:	f104 010c 	add.w	r1, r4, #12
 8025716:	0092      	lsls	r2, r2, #2
 8025718:	300c      	adds	r0, #12
 802571a:	f7fe fdb1 	bl	8024280 <memcpy>
 802571e:	4621      	mov	r1, r4
 8025720:	4638      	mov	r0, r7
 8025722:	f7ff ffa5 	bl	8025670 <_Bfree>
 8025726:	4644      	mov	r4, r8
 8025728:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802572c:	3501      	adds	r5, #1
 802572e:	615e      	str	r6, [r3, #20]
 8025730:	6125      	str	r5, [r4, #16]
 8025732:	4620      	mov	r0, r4
 8025734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025738:	0802a60b 	.word	0x0802a60b
 802573c:	0802a67c 	.word	0x0802a67c

08025740 <__s2b>:
 8025740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025744:	460c      	mov	r4, r1
 8025746:	4615      	mov	r5, r2
 8025748:	461f      	mov	r7, r3
 802574a:	2209      	movs	r2, #9
 802574c:	3308      	adds	r3, #8
 802574e:	4606      	mov	r6, r0
 8025750:	fb93 f3f2 	sdiv	r3, r3, r2
 8025754:	2100      	movs	r1, #0
 8025756:	2201      	movs	r2, #1
 8025758:	429a      	cmp	r2, r3
 802575a:	db09      	blt.n	8025770 <__s2b+0x30>
 802575c:	4630      	mov	r0, r6
 802575e:	f7ff ff47 	bl	80255f0 <_Balloc>
 8025762:	b940      	cbnz	r0, 8025776 <__s2b+0x36>
 8025764:	4602      	mov	r2, r0
 8025766:	4b19      	ldr	r3, [pc, #100]	@ (80257cc <__s2b+0x8c>)
 8025768:	4819      	ldr	r0, [pc, #100]	@ (80257d0 <__s2b+0x90>)
 802576a:	21d3      	movs	r1, #211	@ 0xd3
 802576c:	f7fe fda6 	bl	80242bc <__assert_func>
 8025770:	0052      	lsls	r2, r2, #1
 8025772:	3101      	adds	r1, #1
 8025774:	e7f0      	b.n	8025758 <__s2b+0x18>
 8025776:	9b08      	ldr	r3, [sp, #32]
 8025778:	6143      	str	r3, [r0, #20]
 802577a:	2d09      	cmp	r5, #9
 802577c:	f04f 0301 	mov.w	r3, #1
 8025780:	6103      	str	r3, [r0, #16]
 8025782:	dd16      	ble.n	80257b2 <__s2b+0x72>
 8025784:	f104 0909 	add.w	r9, r4, #9
 8025788:	46c8      	mov	r8, r9
 802578a:	442c      	add	r4, r5
 802578c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8025790:	4601      	mov	r1, r0
 8025792:	3b30      	subs	r3, #48	@ 0x30
 8025794:	220a      	movs	r2, #10
 8025796:	4630      	mov	r0, r6
 8025798:	f7ff ff8c 	bl	80256b4 <__multadd>
 802579c:	45a0      	cmp	r8, r4
 802579e:	d1f5      	bne.n	802578c <__s2b+0x4c>
 80257a0:	f1a5 0408 	sub.w	r4, r5, #8
 80257a4:	444c      	add	r4, r9
 80257a6:	1b2d      	subs	r5, r5, r4
 80257a8:	1963      	adds	r3, r4, r5
 80257aa:	42bb      	cmp	r3, r7
 80257ac:	db04      	blt.n	80257b8 <__s2b+0x78>
 80257ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80257b2:	340a      	adds	r4, #10
 80257b4:	2509      	movs	r5, #9
 80257b6:	e7f6      	b.n	80257a6 <__s2b+0x66>
 80257b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80257bc:	4601      	mov	r1, r0
 80257be:	3b30      	subs	r3, #48	@ 0x30
 80257c0:	220a      	movs	r2, #10
 80257c2:	4630      	mov	r0, r6
 80257c4:	f7ff ff76 	bl	80256b4 <__multadd>
 80257c8:	e7ee      	b.n	80257a8 <__s2b+0x68>
 80257ca:	bf00      	nop
 80257cc:	0802a60b 	.word	0x0802a60b
 80257d0:	0802a67c 	.word	0x0802a67c

080257d4 <__hi0bits>:
 80257d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80257d8:	4603      	mov	r3, r0
 80257da:	bf36      	itet	cc
 80257dc:	0403      	lslcc	r3, r0, #16
 80257de:	2000      	movcs	r0, #0
 80257e0:	2010      	movcc	r0, #16
 80257e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80257e6:	bf3c      	itt	cc
 80257e8:	021b      	lslcc	r3, r3, #8
 80257ea:	3008      	addcc	r0, #8
 80257ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80257f0:	bf3c      	itt	cc
 80257f2:	011b      	lslcc	r3, r3, #4
 80257f4:	3004      	addcc	r0, #4
 80257f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80257fa:	bf3c      	itt	cc
 80257fc:	009b      	lslcc	r3, r3, #2
 80257fe:	3002      	addcc	r0, #2
 8025800:	2b00      	cmp	r3, #0
 8025802:	db05      	blt.n	8025810 <__hi0bits+0x3c>
 8025804:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8025808:	f100 0001 	add.w	r0, r0, #1
 802580c:	bf08      	it	eq
 802580e:	2020      	moveq	r0, #32
 8025810:	4770      	bx	lr

08025812 <__lo0bits>:
 8025812:	6803      	ldr	r3, [r0, #0]
 8025814:	4602      	mov	r2, r0
 8025816:	f013 0007 	ands.w	r0, r3, #7
 802581a:	d00b      	beq.n	8025834 <__lo0bits+0x22>
 802581c:	07d9      	lsls	r1, r3, #31
 802581e:	d421      	bmi.n	8025864 <__lo0bits+0x52>
 8025820:	0798      	lsls	r0, r3, #30
 8025822:	bf49      	itett	mi
 8025824:	085b      	lsrmi	r3, r3, #1
 8025826:	089b      	lsrpl	r3, r3, #2
 8025828:	2001      	movmi	r0, #1
 802582a:	6013      	strmi	r3, [r2, #0]
 802582c:	bf5c      	itt	pl
 802582e:	6013      	strpl	r3, [r2, #0]
 8025830:	2002      	movpl	r0, #2
 8025832:	4770      	bx	lr
 8025834:	b299      	uxth	r1, r3
 8025836:	b909      	cbnz	r1, 802583c <__lo0bits+0x2a>
 8025838:	0c1b      	lsrs	r3, r3, #16
 802583a:	2010      	movs	r0, #16
 802583c:	b2d9      	uxtb	r1, r3
 802583e:	b909      	cbnz	r1, 8025844 <__lo0bits+0x32>
 8025840:	3008      	adds	r0, #8
 8025842:	0a1b      	lsrs	r3, r3, #8
 8025844:	0719      	lsls	r1, r3, #28
 8025846:	bf04      	itt	eq
 8025848:	091b      	lsreq	r3, r3, #4
 802584a:	3004      	addeq	r0, #4
 802584c:	0799      	lsls	r1, r3, #30
 802584e:	bf04      	itt	eq
 8025850:	089b      	lsreq	r3, r3, #2
 8025852:	3002      	addeq	r0, #2
 8025854:	07d9      	lsls	r1, r3, #31
 8025856:	d403      	bmi.n	8025860 <__lo0bits+0x4e>
 8025858:	085b      	lsrs	r3, r3, #1
 802585a:	f100 0001 	add.w	r0, r0, #1
 802585e:	d003      	beq.n	8025868 <__lo0bits+0x56>
 8025860:	6013      	str	r3, [r2, #0]
 8025862:	4770      	bx	lr
 8025864:	2000      	movs	r0, #0
 8025866:	4770      	bx	lr
 8025868:	2020      	movs	r0, #32
 802586a:	4770      	bx	lr

0802586c <__i2b>:
 802586c:	b510      	push	{r4, lr}
 802586e:	460c      	mov	r4, r1
 8025870:	2101      	movs	r1, #1
 8025872:	f7ff febd 	bl	80255f0 <_Balloc>
 8025876:	4602      	mov	r2, r0
 8025878:	b928      	cbnz	r0, 8025886 <__i2b+0x1a>
 802587a:	4b05      	ldr	r3, [pc, #20]	@ (8025890 <__i2b+0x24>)
 802587c:	4805      	ldr	r0, [pc, #20]	@ (8025894 <__i2b+0x28>)
 802587e:	f240 1145 	movw	r1, #325	@ 0x145
 8025882:	f7fe fd1b 	bl	80242bc <__assert_func>
 8025886:	2301      	movs	r3, #1
 8025888:	6144      	str	r4, [r0, #20]
 802588a:	6103      	str	r3, [r0, #16]
 802588c:	bd10      	pop	{r4, pc}
 802588e:	bf00      	nop
 8025890:	0802a60b 	.word	0x0802a60b
 8025894:	0802a67c 	.word	0x0802a67c

08025898 <__multiply>:
 8025898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802589c:	4617      	mov	r7, r2
 802589e:	690a      	ldr	r2, [r1, #16]
 80258a0:	693b      	ldr	r3, [r7, #16]
 80258a2:	429a      	cmp	r2, r3
 80258a4:	bfa8      	it	ge
 80258a6:	463b      	movge	r3, r7
 80258a8:	4689      	mov	r9, r1
 80258aa:	bfa4      	itt	ge
 80258ac:	460f      	movge	r7, r1
 80258ae:	4699      	movge	r9, r3
 80258b0:	693d      	ldr	r5, [r7, #16]
 80258b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80258b6:	68bb      	ldr	r3, [r7, #8]
 80258b8:	6879      	ldr	r1, [r7, #4]
 80258ba:	eb05 060a 	add.w	r6, r5, sl
 80258be:	42b3      	cmp	r3, r6
 80258c0:	b085      	sub	sp, #20
 80258c2:	bfb8      	it	lt
 80258c4:	3101      	addlt	r1, #1
 80258c6:	f7ff fe93 	bl	80255f0 <_Balloc>
 80258ca:	b930      	cbnz	r0, 80258da <__multiply+0x42>
 80258cc:	4602      	mov	r2, r0
 80258ce:	4b41      	ldr	r3, [pc, #260]	@ (80259d4 <__multiply+0x13c>)
 80258d0:	4841      	ldr	r0, [pc, #260]	@ (80259d8 <__multiply+0x140>)
 80258d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80258d6:	f7fe fcf1 	bl	80242bc <__assert_func>
 80258da:	f100 0414 	add.w	r4, r0, #20
 80258de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80258e2:	4623      	mov	r3, r4
 80258e4:	2200      	movs	r2, #0
 80258e6:	4573      	cmp	r3, lr
 80258e8:	d320      	bcc.n	802592c <__multiply+0x94>
 80258ea:	f107 0814 	add.w	r8, r7, #20
 80258ee:	f109 0114 	add.w	r1, r9, #20
 80258f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80258f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80258fa:	9302      	str	r3, [sp, #8]
 80258fc:	1beb      	subs	r3, r5, r7
 80258fe:	3b15      	subs	r3, #21
 8025900:	f023 0303 	bic.w	r3, r3, #3
 8025904:	3304      	adds	r3, #4
 8025906:	3715      	adds	r7, #21
 8025908:	42bd      	cmp	r5, r7
 802590a:	bf38      	it	cc
 802590c:	2304      	movcc	r3, #4
 802590e:	9301      	str	r3, [sp, #4]
 8025910:	9b02      	ldr	r3, [sp, #8]
 8025912:	9103      	str	r1, [sp, #12]
 8025914:	428b      	cmp	r3, r1
 8025916:	d80c      	bhi.n	8025932 <__multiply+0x9a>
 8025918:	2e00      	cmp	r6, #0
 802591a:	dd03      	ble.n	8025924 <__multiply+0x8c>
 802591c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8025920:	2b00      	cmp	r3, #0
 8025922:	d055      	beq.n	80259d0 <__multiply+0x138>
 8025924:	6106      	str	r6, [r0, #16]
 8025926:	b005      	add	sp, #20
 8025928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802592c:	f843 2b04 	str.w	r2, [r3], #4
 8025930:	e7d9      	b.n	80258e6 <__multiply+0x4e>
 8025932:	f8b1 a000 	ldrh.w	sl, [r1]
 8025936:	f1ba 0f00 	cmp.w	sl, #0
 802593a:	d01f      	beq.n	802597c <__multiply+0xe4>
 802593c:	46c4      	mov	ip, r8
 802593e:	46a1      	mov	r9, r4
 8025940:	2700      	movs	r7, #0
 8025942:	f85c 2b04 	ldr.w	r2, [ip], #4
 8025946:	f8d9 3000 	ldr.w	r3, [r9]
 802594a:	fa1f fb82 	uxth.w	fp, r2
 802594e:	b29b      	uxth	r3, r3
 8025950:	fb0a 330b 	mla	r3, sl, fp, r3
 8025954:	443b      	add	r3, r7
 8025956:	f8d9 7000 	ldr.w	r7, [r9]
 802595a:	0c12      	lsrs	r2, r2, #16
 802595c:	0c3f      	lsrs	r7, r7, #16
 802595e:	fb0a 7202 	mla	r2, sl, r2, r7
 8025962:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8025966:	b29b      	uxth	r3, r3
 8025968:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802596c:	4565      	cmp	r5, ip
 802596e:	f849 3b04 	str.w	r3, [r9], #4
 8025972:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8025976:	d8e4      	bhi.n	8025942 <__multiply+0xaa>
 8025978:	9b01      	ldr	r3, [sp, #4]
 802597a:	50e7      	str	r7, [r4, r3]
 802597c:	9b03      	ldr	r3, [sp, #12]
 802597e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8025982:	3104      	adds	r1, #4
 8025984:	f1b9 0f00 	cmp.w	r9, #0
 8025988:	d020      	beq.n	80259cc <__multiply+0x134>
 802598a:	6823      	ldr	r3, [r4, #0]
 802598c:	4647      	mov	r7, r8
 802598e:	46a4      	mov	ip, r4
 8025990:	f04f 0a00 	mov.w	sl, #0
 8025994:	f8b7 b000 	ldrh.w	fp, [r7]
 8025998:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 802599c:	fb09 220b 	mla	r2, r9, fp, r2
 80259a0:	4452      	add	r2, sl
 80259a2:	b29b      	uxth	r3, r3
 80259a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80259a8:	f84c 3b04 	str.w	r3, [ip], #4
 80259ac:	f857 3b04 	ldr.w	r3, [r7], #4
 80259b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80259b4:	f8bc 3000 	ldrh.w	r3, [ip]
 80259b8:	fb09 330a 	mla	r3, r9, sl, r3
 80259bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80259c0:	42bd      	cmp	r5, r7
 80259c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80259c6:	d8e5      	bhi.n	8025994 <__multiply+0xfc>
 80259c8:	9a01      	ldr	r2, [sp, #4]
 80259ca:	50a3      	str	r3, [r4, r2]
 80259cc:	3404      	adds	r4, #4
 80259ce:	e79f      	b.n	8025910 <__multiply+0x78>
 80259d0:	3e01      	subs	r6, #1
 80259d2:	e7a1      	b.n	8025918 <__multiply+0x80>
 80259d4:	0802a60b 	.word	0x0802a60b
 80259d8:	0802a67c 	.word	0x0802a67c

080259dc <__pow5mult>:
 80259dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80259e0:	4615      	mov	r5, r2
 80259e2:	f012 0203 	ands.w	r2, r2, #3
 80259e6:	4607      	mov	r7, r0
 80259e8:	460e      	mov	r6, r1
 80259ea:	d007      	beq.n	80259fc <__pow5mult+0x20>
 80259ec:	4c25      	ldr	r4, [pc, #148]	@ (8025a84 <__pow5mult+0xa8>)
 80259ee:	3a01      	subs	r2, #1
 80259f0:	2300      	movs	r3, #0
 80259f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80259f6:	f7ff fe5d 	bl	80256b4 <__multadd>
 80259fa:	4606      	mov	r6, r0
 80259fc:	10ad      	asrs	r5, r5, #2
 80259fe:	d03d      	beq.n	8025a7c <__pow5mult+0xa0>
 8025a00:	69fc      	ldr	r4, [r7, #28]
 8025a02:	b97c      	cbnz	r4, 8025a24 <__pow5mult+0x48>
 8025a04:	2010      	movs	r0, #16
 8025a06:	f7fc fa35 	bl	8021e74 <malloc>
 8025a0a:	4602      	mov	r2, r0
 8025a0c:	61f8      	str	r0, [r7, #28]
 8025a0e:	b928      	cbnz	r0, 8025a1c <__pow5mult+0x40>
 8025a10:	4b1d      	ldr	r3, [pc, #116]	@ (8025a88 <__pow5mult+0xac>)
 8025a12:	481e      	ldr	r0, [pc, #120]	@ (8025a8c <__pow5mult+0xb0>)
 8025a14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8025a18:	f7fe fc50 	bl	80242bc <__assert_func>
 8025a1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8025a20:	6004      	str	r4, [r0, #0]
 8025a22:	60c4      	str	r4, [r0, #12]
 8025a24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8025a28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8025a2c:	b94c      	cbnz	r4, 8025a42 <__pow5mult+0x66>
 8025a2e:	f240 2171 	movw	r1, #625	@ 0x271
 8025a32:	4638      	mov	r0, r7
 8025a34:	f7ff ff1a 	bl	802586c <__i2b>
 8025a38:	2300      	movs	r3, #0
 8025a3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8025a3e:	4604      	mov	r4, r0
 8025a40:	6003      	str	r3, [r0, #0]
 8025a42:	f04f 0900 	mov.w	r9, #0
 8025a46:	07eb      	lsls	r3, r5, #31
 8025a48:	d50a      	bpl.n	8025a60 <__pow5mult+0x84>
 8025a4a:	4631      	mov	r1, r6
 8025a4c:	4622      	mov	r2, r4
 8025a4e:	4638      	mov	r0, r7
 8025a50:	f7ff ff22 	bl	8025898 <__multiply>
 8025a54:	4631      	mov	r1, r6
 8025a56:	4680      	mov	r8, r0
 8025a58:	4638      	mov	r0, r7
 8025a5a:	f7ff fe09 	bl	8025670 <_Bfree>
 8025a5e:	4646      	mov	r6, r8
 8025a60:	106d      	asrs	r5, r5, #1
 8025a62:	d00b      	beq.n	8025a7c <__pow5mult+0xa0>
 8025a64:	6820      	ldr	r0, [r4, #0]
 8025a66:	b938      	cbnz	r0, 8025a78 <__pow5mult+0x9c>
 8025a68:	4622      	mov	r2, r4
 8025a6a:	4621      	mov	r1, r4
 8025a6c:	4638      	mov	r0, r7
 8025a6e:	f7ff ff13 	bl	8025898 <__multiply>
 8025a72:	6020      	str	r0, [r4, #0]
 8025a74:	f8c0 9000 	str.w	r9, [r0]
 8025a78:	4604      	mov	r4, r0
 8025a7a:	e7e4      	b.n	8025a46 <__pow5mult+0x6a>
 8025a7c:	4630      	mov	r0, r6
 8025a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8025a82:	bf00      	nop
 8025a84:	0802a83c 	.word	0x0802a83c
 8025a88:	0802a4b8 	.word	0x0802a4b8
 8025a8c:	0802a67c 	.word	0x0802a67c

08025a90 <__lshift>:
 8025a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8025a94:	460c      	mov	r4, r1
 8025a96:	6849      	ldr	r1, [r1, #4]
 8025a98:	6923      	ldr	r3, [r4, #16]
 8025a9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8025a9e:	68a3      	ldr	r3, [r4, #8]
 8025aa0:	4607      	mov	r7, r0
 8025aa2:	4691      	mov	r9, r2
 8025aa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8025aa8:	f108 0601 	add.w	r6, r8, #1
 8025aac:	42b3      	cmp	r3, r6
 8025aae:	db0b      	blt.n	8025ac8 <__lshift+0x38>
 8025ab0:	4638      	mov	r0, r7
 8025ab2:	f7ff fd9d 	bl	80255f0 <_Balloc>
 8025ab6:	4605      	mov	r5, r0
 8025ab8:	b948      	cbnz	r0, 8025ace <__lshift+0x3e>
 8025aba:	4602      	mov	r2, r0
 8025abc:	4b28      	ldr	r3, [pc, #160]	@ (8025b60 <__lshift+0xd0>)
 8025abe:	4829      	ldr	r0, [pc, #164]	@ (8025b64 <__lshift+0xd4>)
 8025ac0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8025ac4:	f7fe fbfa 	bl	80242bc <__assert_func>
 8025ac8:	3101      	adds	r1, #1
 8025aca:	005b      	lsls	r3, r3, #1
 8025acc:	e7ee      	b.n	8025aac <__lshift+0x1c>
 8025ace:	2300      	movs	r3, #0
 8025ad0:	f100 0114 	add.w	r1, r0, #20
 8025ad4:	f100 0210 	add.w	r2, r0, #16
 8025ad8:	4618      	mov	r0, r3
 8025ada:	4553      	cmp	r3, sl
 8025adc:	db33      	blt.n	8025b46 <__lshift+0xb6>
 8025ade:	6920      	ldr	r0, [r4, #16]
 8025ae0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8025ae4:	f104 0314 	add.w	r3, r4, #20
 8025ae8:	f019 091f 	ands.w	r9, r9, #31
 8025aec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8025af0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8025af4:	d02b      	beq.n	8025b4e <__lshift+0xbe>
 8025af6:	f1c9 0e20 	rsb	lr, r9, #32
 8025afa:	468a      	mov	sl, r1
 8025afc:	2200      	movs	r2, #0
 8025afe:	6818      	ldr	r0, [r3, #0]
 8025b00:	fa00 f009 	lsl.w	r0, r0, r9
 8025b04:	4310      	orrs	r0, r2
 8025b06:	f84a 0b04 	str.w	r0, [sl], #4
 8025b0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8025b0e:	459c      	cmp	ip, r3
 8025b10:	fa22 f20e 	lsr.w	r2, r2, lr
 8025b14:	d8f3      	bhi.n	8025afe <__lshift+0x6e>
 8025b16:	ebac 0304 	sub.w	r3, ip, r4
 8025b1a:	3b15      	subs	r3, #21
 8025b1c:	f023 0303 	bic.w	r3, r3, #3
 8025b20:	3304      	adds	r3, #4
 8025b22:	f104 0015 	add.w	r0, r4, #21
 8025b26:	4560      	cmp	r0, ip
 8025b28:	bf88      	it	hi
 8025b2a:	2304      	movhi	r3, #4
 8025b2c:	50ca      	str	r2, [r1, r3]
 8025b2e:	b10a      	cbz	r2, 8025b34 <__lshift+0xa4>
 8025b30:	f108 0602 	add.w	r6, r8, #2
 8025b34:	3e01      	subs	r6, #1
 8025b36:	4638      	mov	r0, r7
 8025b38:	612e      	str	r6, [r5, #16]
 8025b3a:	4621      	mov	r1, r4
 8025b3c:	f7ff fd98 	bl	8025670 <_Bfree>
 8025b40:	4628      	mov	r0, r5
 8025b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025b46:	f842 0f04 	str.w	r0, [r2, #4]!
 8025b4a:	3301      	adds	r3, #1
 8025b4c:	e7c5      	b.n	8025ada <__lshift+0x4a>
 8025b4e:	3904      	subs	r1, #4
 8025b50:	f853 2b04 	ldr.w	r2, [r3], #4
 8025b54:	f841 2f04 	str.w	r2, [r1, #4]!
 8025b58:	459c      	cmp	ip, r3
 8025b5a:	d8f9      	bhi.n	8025b50 <__lshift+0xc0>
 8025b5c:	e7ea      	b.n	8025b34 <__lshift+0xa4>
 8025b5e:	bf00      	nop
 8025b60:	0802a60b 	.word	0x0802a60b
 8025b64:	0802a67c 	.word	0x0802a67c

08025b68 <__mcmp>:
 8025b68:	690a      	ldr	r2, [r1, #16]
 8025b6a:	4603      	mov	r3, r0
 8025b6c:	6900      	ldr	r0, [r0, #16]
 8025b6e:	1a80      	subs	r0, r0, r2
 8025b70:	b530      	push	{r4, r5, lr}
 8025b72:	d10e      	bne.n	8025b92 <__mcmp+0x2a>
 8025b74:	3314      	adds	r3, #20
 8025b76:	3114      	adds	r1, #20
 8025b78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8025b7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8025b80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8025b84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8025b88:	4295      	cmp	r5, r2
 8025b8a:	d003      	beq.n	8025b94 <__mcmp+0x2c>
 8025b8c:	d205      	bcs.n	8025b9a <__mcmp+0x32>
 8025b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8025b92:	bd30      	pop	{r4, r5, pc}
 8025b94:	42a3      	cmp	r3, r4
 8025b96:	d3f3      	bcc.n	8025b80 <__mcmp+0x18>
 8025b98:	e7fb      	b.n	8025b92 <__mcmp+0x2a>
 8025b9a:	2001      	movs	r0, #1
 8025b9c:	e7f9      	b.n	8025b92 <__mcmp+0x2a>
	...

08025ba0 <__mdiff>:
 8025ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025ba4:	4689      	mov	r9, r1
 8025ba6:	4606      	mov	r6, r0
 8025ba8:	4611      	mov	r1, r2
 8025baa:	4648      	mov	r0, r9
 8025bac:	4614      	mov	r4, r2
 8025bae:	f7ff ffdb 	bl	8025b68 <__mcmp>
 8025bb2:	1e05      	subs	r5, r0, #0
 8025bb4:	d112      	bne.n	8025bdc <__mdiff+0x3c>
 8025bb6:	4629      	mov	r1, r5
 8025bb8:	4630      	mov	r0, r6
 8025bba:	f7ff fd19 	bl	80255f0 <_Balloc>
 8025bbe:	4602      	mov	r2, r0
 8025bc0:	b928      	cbnz	r0, 8025bce <__mdiff+0x2e>
 8025bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8025cc0 <__mdiff+0x120>)
 8025bc4:	f240 2137 	movw	r1, #567	@ 0x237
 8025bc8:	483e      	ldr	r0, [pc, #248]	@ (8025cc4 <__mdiff+0x124>)
 8025bca:	f7fe fb77 	bl	80242bc <__assert_func>
 8025bce:	2301      	movs	r3, #1
 8025bd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8025bd4:	4610      	mov	r0, r2
 8025bd6:	b003      	add	sp, #12
 8025bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025bdc:	bfbc      	itt	lt
 8025bde:	464b      	movlt	r3, r9
 8025be0:	46a1      	movlt	r9, r4
 8025be2:	4630      	mov	r0, r6
 8025be4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8025be8:	bfba      	itte	lt
 8025bea:	461c      	movlt	r4, r3
 8025bec:	2501      	movlt	r5, #1
 8025bee:	2500      	movge	r5, #0
 8025bf0:	f7ff fcfe 	bl	80255f0 <_Balloc>
 8025bf4:	4602      	mov	r2, r0
 8025bf6:	b918      	cbnz	r0, 8025c00 <__mdiff+0x60>
 8025bf8:	4b31      	ldr	r3, [pc, #196]	@ (8025cc0 <__mdiff+0x120>)
 8025bfa:	f240 2145 	movw	r1, #581	@ 0x245
 8025bfe:	e7e3      	b.n	8025bc8 <__mdiff+0x28>
 8025c00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8025c04:	6926      	ldr	r6, [r4, #16]
 8025c06:	60c5      	str	r5, [r0, #12]
 8025c08:	f109 0310 	add.w	r3, r9, #16
 8025c0c:	f109 0514 	add.w	r5, r9, #20
 8025c10:	f104 0e14 	add.w	lr, r4, #20
 8025c14:	f100 0b14 	add.w	fp, r0, #20
 8025c18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8025c1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8025c20:	9301      	str	r3, [sp, #4]
 8025c22:	46d9      	mov	r9, fp
 8025c24:	f04f 0c00 	mov.w	ip, #0
 8025c28:	9b01      	ldr	r3, [sp, #4]
 8025c2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8025c2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8025c32:	9301      	str	r3, [sp, #4]
 8025c34:	fa1f f38a 	uxth.w	r3, sl
 8025c38:	4619      	mov	r1, r3
 8025c3a:	b283      	uxth	r3, r0
 8025c3c:	1acb      	subs	r3, r1, r3
 8025c3e:	0c00      	lsrs	r0, r0, #16
 8025c40:	4463      	add	r3, ip
 8025c42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8025c46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8025c4a:	b29b      	uxth	r3, r3
 8025c4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8025c50:	4576      	cmp	r6, lr
 8025c52:	f849 3b04 	str.w	r3, [r9], #4
 8025c56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8025c5a:	d8e5      	bhi.n	8025c28 <__mdiff+0x88>
 8025c5c:	1b33      	subs	r3, r6, r4
 8025c5e:	3b15      	subs	r3, #21
 8025c60:	f023 0303 	bic.w	r3, r3, #3
 8025c64:	3415      	adds	r4, #21
 8025c66:	3304      	adds	r3, #4
 8025c68:	42a6      	cmp	r6, r4
 8025c6a:	bf38      	it	cc
 8025c6c:	2304      	movcc	r3, #4
 8025c6e:	441d      	add	r5, r3
 8025c70:	445b      	add	r3, fp
 8025c72:	461e      	mov	r6, r3
 8025c74:	462c      	mov	r4, r5
 8025c76:	4544      	cmp	r4, r8
 8025c78:	d30e      	bcc.n	8025c98 <__mdiff+0xf8>
 8025c7a:	f108 0103 	add.w	r1, r8, #3
 8025c7e:	1b49      	subs	r1, r1, r5
 8025c80:	f021 0103 	bic.w	r1, r1, #3
 8025c84:	3d03      	subs	r5, #3
 8025c86:	45a8      	cmp	r8, r5
 8025c88:	bf38      	it	cc
 8025c8a:	2100      	movcc	r1, #0
 8025c8c:	440b      	add	r3, r1
 8025c8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8025c92:	b191      	cbz	r1, 8025cba <__mdiff+0x11a>
 8025c94:	6117      	str	r7, [r2, #16]
 8025c96:	e79d      	b.n	8025bd4 <__mdiff+0x34>
 8025c98:	f854 1b04 	ldr.w	r1, [r4], #4
 8025c9c:	46e6      	mov	lr, ip
 8025c9e:	0c08      	lsrs	r0, r1, #16
 8025ca0:	fa1c fc81 	uxtah	ip, ip, r1
 8025ca4:	4471      	add	r1, lr
 8025ca6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8025caa:	b289      	uxth	r1, r1
 8025cac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8025cb0:	f846 1b04 	str.w	r1, [r6], #4
 8025cb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8025cb8:	e7dd      	b.n	8025c76 <__mdiff+0xd6>
 8025cba:	3f01      	subs	r7, #1
 8025cbc:	e7e7      	b.n	8025c8e <__mdiff+0xee>
 8025cbe:	bf00      	nop
 8025cc0:	0802a60b 	.word	0x0802a60b
 8025cc4:	0802a67c 	.word	0x0802a67c

08025cc8 <__ulp>:
 8025cc8:	b082      	sub	sp, #8
 8025cca:	ed8d 0b00 	vstr	d0, [sp]
 8025cce:	9a01      	ldr	r2, [sp, #4]
 8025cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8025d10 <__ulp+0x48>)
 8025cd2:	4013      	ands	r3, r2
 8025cd4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8025cd8:	2b00      	cmp	r3, #0
 8025cda:	dc08      	bgt.n	8025cee <__ulp+0x26>
 8025cdc:	425b      	negs	r3, r3
 8025cde:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8025ce2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8025ce6:	da04      	bge.n	8025cf2 <__ulp+0x2a>
 8025ce8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8025cec:	4113      	asrs	r3, r2
 8025cee:	2200      	movs	r2, #0
 8025cf0:	e008      	b.n	8025d04 <__ulp+0x3c>
 8025cf2:	f1a2 0314 	sub.w	r3, r2, #20
 8025cf6:	2b1e      	cmp	r3, #30
 8025cf8:	bfda      	itte	le
 8025cfa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8025cfe:	40da      	lsrle	r2, r3
 8025d00:	2201      	movgt	r2, #1
 8025d02:	2300      	movs	r3, #0
 8025d04:	4619      	mov	r1, r3
 8025d06:	4610      	mov	r0, r2
 8025d08:	ec41 0b10 	vmov	d0, r0, r1
 8025d0c:	b002      	add	sp, #8
 8025d0e:	4770      	bx	lr
 8025d10:	7ff00000 	.word	0x7ff00000

08025d14 <__b2d>:
 8025d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025d18:	6906      	ldr	r6, [r0, #16]
 8025d1a:	f100 0814 	add.w	r8, r0, #20
 8025d1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8025d22:	1f37      	subs	r7, r6, #4
 8025d24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8025d28:	4610      	mov	r0, r2
 8025d2a:	f7ff fd53 	bl	80257d4 <__hi0bits>
 8025d2e:	f1c0 0320 	rsb	r3, r0, #32
 8025d32:	280a      	cmp	r0, #10
 8025d34:	600b      	str	r3, [r1, #0]
 8025d36:	491b      	ldr	r1, [pc, #108]	@ (8025da4 <__b2d+0x90>)
 8025d38:	dc15      	bgt.n	8025d66 <__b2d+0x52>
 8025d3a:	f1c0 0c0b 	rsb	ip, r0, #11
 8025d3e:	fa22 f30c 	lsr.w	r3, r2, ip
 8025d42:	45b8      	cmp	r8, r7
 8025d44:	ea43 0501 	orr.w	r5, r3, r1
 8025d48:	bf34      	ite	cc
 8025d4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8025d4e:	2300      	movcs	r3, #0
 8025d50:	3015      	adds	r0, #21
 8025d52:	fa02 f000 	lsl.w	r0, r2, r0
 8025d56:	fa23 f30c 	lsr.w	r3, r3, ip
 8025d5a:	4303      	orrs	r3, r0
 8025d5c:	461c      	mov	r4, r3
 8025d5e:	ec45 4b10 	vmov	d0, r4, r5
 8025d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025d66:	45b8      	cmp	r8, r7
 8025d68:	bf3a      	itte	cc
 8025d6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8025d6e:	f1a6 0708 	subcc.w	r7, r6, #8
 8025d72:	2300      	movcs	r3, #0
 8025d74:	380b      	subs	r0, #11
 8025d76:	d012      	beq.n	8025d9e <__b2d+0x8a>
 8025d78:	f1c0 0120 	rsb	r1, r0, #32
 8025d7c:	fa23 f401 	lsr.w	r4, r3, r1
 8025d80:	4082      	lsls	r2, r0
 8025d82:	4322      	orrs	r2, r4
 8025d84:	4547      	cmp	r7, r8
 8025d86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8025d8a:	bf8c      	ite	hi
 8025d8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8025d90:	2200      	movls	r2, #0
 8025d92:	4083      	lsls	r3, r0
 8025d94:	40ca      	lsrs	r2, r1
 8025d96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8025d9a:	4313      	orrs	r3, r2
 8025d9c:	e7de      	b.n	8025d5c <__b2d+0x48>
 8025d9e:	ea42 0501 	orr.w	r5, r2, r1
 8025da2:	e7db      	b.n	8025d5c <__b2d+0x48>
 8025da4:	3ff00000 	.word	0x3ff00000

08025da8 <__d2b>:
 8025da8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8025dac:	460f      	mov	r7, r1
 8025dae:	2101      	movs	r1, #1
 8025db0:	ec59 8b10 	vmov	r8, r9, d0
 8025db4:	4616      	mov	r6, r2
 8025db6:	f7ff fc1b 	bl	80255f0 <_Balloc>
 8025dba:	4604      	mov	r4, r0
 8025dbc:	b930      	cbnz	r0, 8025dcc <__d2b+0x24>
 8025dbe:	4602      	mov	r2, r0
 8025dc0:	4b23      	ldr	r3, [pc, #140]	@ (8025e50 <__d2b+0xa8>)
 8025dc2:	4824      	ldr	r0, [pc, #144]	@ (8025e54 <__d2b+0xac>)
 8025dc4:	f240 310f 	movw	r1, #783	@ 0x30f
 8025dc8:	f7fe fa78 	bl	80242bc <__assert_func>
 8025dcc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8025dd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8025dd4:	b10d      	cbz	r5, 8025dda <__d2b+0x32>
 8025dd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8025dda:	9301      	str	r3, [sp, #4]
 8025ddc:	f1b8 0300 	subs.w	r3, r8, #0
 8025de0:	d023      	beq.n	8025e2a <__d2b+0x82>
 8025de2:	4668      	mov	r0, sp
 8025de4:	9300      	str	r3, [sp, #0]
 8025de6:	f7ff fd14 	bl	8025812 <__lo0bits>
 8025dea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8025dee:	b1d0      	cbz	r0, 8025e26 <__d2b+0x7e>
 8025df0:	f1c0 0320 	rsb	r3, r0, #32
 8025df4:	fa02 f303 	lsl.w	r3, r2, r3
 8025df8:	430b      	orrs	r3, r1
 8025dfa:	40c2      	lsrs	r2, r0
 8025dfc:	6163      	str	r3, [r4, #20]
 8025dfe:	9201      	str	r2, [sp, #4]
 8025e00:	9b01      	ldr	r3, [sp, #4]
 8025e02:	61a3      	str	r3, [r4, #24]
 8025e04:	2b00      	cmp	r3, #0
 8025e06:	bf0c      	ite	eq
 8025e08:	2201      	moveq	r2, #1
 8025e0a:	2202      	movne	r2, #2
 8025e0c:	6122      	str	r2, [r4, #16]
 8025e0e:	b1a5      	cbz	r5, 8025e3a <__d2b+0x92>
 8025e10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8025e14:	4405      	add	r5, r0
 8025e16:	603d      	str	r5, [r7, #0]
 8025e18:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8025e1c:	6030      	str	r0, [r6, #0]
 8025e1e:	4620      	mov	r0, r4
 8025e20:	b003      	add	sp, #12
 8025e22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8025e26:	6161      	str	r1, [r4, #20]
 8025e28:	e7ea      	b.n	8025e00 <__d2b+0x58>
 8025e2a:	a801      	add	r0, sp, #4
 8025e2c:	f7ff fcf1 	bl	8025812 <__lo0bits>
 8025e30:	9b01      	ldr	r3, [sp, #4]
 8025e32:	6163      	str	r3, [r4, #20]
 8025e34:	3020      	adds	r0, #32
 8025e36:	2201      	movs	r2, #1
 8025e38:	e7e8      	b.n	8025e0c <__d2b+0x64>
 8025e3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8025e3e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8025e42:	6038      	str	r0, [r7, #0]
 8025e44:	6918      	ldr	r0, [r3, #16]
 8025e46:	f7ff fcc5 	bl	80257d4 <__hi0bits>
 8025e4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8025e4e:	e7e5      	b.n	8025e1c <__d2b+0x74>
 8025e50:	0802a60b 	.word	0x0802a60b
 8025e54:	0802a67c 	.word	0x0802a67c

08025e58 <__ratio>:
 8025e58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025e5c:	4688      	mov	r8, r1
 8025e5e:	4669      	mov	r1, sp
 8025e60:	4681      	mov	r9, r0
 8025e62:	f7ff ff57 	bl	8025d14 <__b2d>
 8025e66:	a901      	add	r1, sp, #4
 8025e68:	4640      	mov	r0, r8
 8025e6a:	ec55 4b10 	vmov	r4, r5, d0
 8025e6e:	f7ff ff51 	bl	8025d14 <__b2d>
 8025e72:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8025e76:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8025e7a:	1ad2      	subs	r2, r2, r3
 8025e7c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8025e80:	1a5b      	subs	r3, r3, r1
 8025e82:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8025e86:	ec57 6b10 	vmov	r6, r7, d0
 8025e8a:	2b00      	cmp	r3, #0
 8025e8c:	bfd6      	itet	le
 8025e8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8025e92:	462a      	movgt	r2, r5
 8025e94:	463a      	movle	r2, r7
 8025e96:	46ab      	mov	fp, r5
 8025e98:	46a2      	mov	sl, r4
 8025e9a:	bfce      	itee	gt
 8025e9c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8025ea0:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8025ea4:	ee00 3a90 	vmovle	s1, r3
 8025ea8:	ec4b ab17 	vmov	d7, sl, fp
 8025eac:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8025eb0:	b003      	add	sp, #12
 8025eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08025eb6 <__copybits>:
 8025eb6:	3901      	subs	r1, #1
 8025eb8:	b570      	push	{r4, r5, r6, lr}
 8025eba:	1149      	asrs	r1, r1, #5
 8025ebc:	6914      	ldr	r4, [r2, #16]
 8025ebe:	3101      	adds	r1, #1
 8025ec0:	f102 0314 	add.w	r3, r2, #20
 8025ec4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8025ec8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8025ecc:	1f05      	subs	r5, r0, #4
 8025ece:	42a3      	cmp	r3, r4
 8025ed0:	d30c      	bcc.n	8025eec <__copybits+0x36>
 8025ed2:	1aa3      	subs	r3, r4, r2
 8025ed4:	3b11      	subs	r3, #17
 8025ed6:	f023 0303 	bic.w	r3, r3, #3
 8025eda:	3211      	adds	r2, #17
 8025edc:	42a2      	cmp	r2, r4
 8025ede:	bf88      	it	hi
 8025ee0:	2300      	movhi	r3, #0
 8025ee2:	4418      	add	r0, r3
 8025ee4:	2300      	movs	r3, #0
 8025ee6:	4288      	cmp	r0, r1
 8025ee8:	d305      	bcc.n	8025ef6 <__copybits+0x40>
 8025eea:	bd70      	pop	{r4, r5, r6, pc}
 8025eec:	f853 6b04 	ldr.w	r6, [r3], #4
 8025ef0:	f845 6f04 	str.w	r6, [r5, #4]!
 8025ef4:	e7eb      	b.n	8025ece <__copybits+0x18>
 8025ef6:	f840 3b04 	str.w	r3, [r0], #4
 8025efa:	e7f4      	b.n	8025ee6 <__copybits+0x30>

08025efc <__any_on>:
 8025efc:	f100 0214 	add.w	r2, r0, #20
 8025f00:	6900      	ldr	r0, [r0, #16]
 8025f02:	114b      	asrs	r3, r1, #5
 8025f04:	4298      	cmp	r0, r3
 8025f06:	b510      	push	{r4, lr}
 8025f08:	db11      	blt.n	8025f2e <__any_on+0x32>
 8025f0a:	dd0a      	ble.n	8025f22 <__any_on+0x26>
 8025f0c:	f011 011f 	ands.w	r1, r1, #31
 8025f10:	d007      	beq.n	8025f22 <__any_on+0x26>
 8025f12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8025f16:	fa24 f001 	lsr.w	r0, r4, r1
 8025f1a:	fa00 f101 	lsl.w	r1, r0, r1
 8025f1e:	428c      	cmp	r4, r1
 8025f20:	d10b      	bne.n	8025f3a <__any_on+0x3e>
 8025f22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8025f26:	4293      	cmp	r3, r2
 8025f28:	d803      	bhi.n	8025f32 <__any_on+0x36>
 8025f2a:	2000      	movs	r0, #0
 8025f2c:	bd10      	pop	{r4, pc}
 8025f2e:	4603      	mov	r3, r0
 8025f30:	e7f7      	b.n	8025f22 <__any_on+0x26>
 8025f32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8025f36:	2900      	cmp	r1, #0
 8025f38:	d0f5      	beq.n	8025f26 <__any_on+0x2a>
 8025f3a:	2001      	movs	r0, #1
 8025f3c:	e7f6      	b.n	8025f2c <__any_on+0x30>

08025f3e <__ascii_wctomb>:
 8025f3e:	4603      	mov	r3, r0
 8025f40:	4608      	mov	r0, r1
 8025f42:	b141      	cbz	r1, 8025f56 <__ascii_wctomb+0x18>
 8025f44:	2aff      	cmp	r2, #255	@ 0xff
 8025f46:	d904      	bls.n	8025f52 <__ascii_wctomb+0x14>
 8025f48:	228a      	movs	r2, #138	@ 0x8a
 8025f4a:	601a      	str	r2, [r3, #0]
 8025f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8025f50:	4770      	bx	lr
 8025f52:	700a      	strb	r2, [r1, #0]
 8025f54:	2001      	movs	r0, #1
 8025f56:	4770      	bx	lr

08025f58 <__ssputs_r>:
 8025f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8025f5c:	688e      	ldr	r6, [r1, #8]
 8025f5e:	461f      	mov	r7, r3
 8025f60:	42be      	cmp	r6, r7
 8025f62:	680b      	ldr	r3, [r1, #0]
 8025f64:	4682      	mov	sl, r0
 8025f66:	460c      	mov	r4, r1
 8025f68:	4690      	mov	r8, r2
 8025f6a:	d82d      	bhi.n	8025fc8 <__ssputs_r+0x70>
 8025f6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8025f70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8025f74:	d026      	beq.n	8025fc4 <__ssputs_r+0x6c>
 8025f76:	6965      	ldr	r5, [r4, #20]
 8025f78:	6909      	ldr	r1, [r1, #16]
 8025f7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8025f7e:	eba3 0901 	sub.w	r9, r3, r1
 8025f82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8025f86:	1c7b      	adds	r3, r7, #1
 8025f88:	444b      	add	r3, r9
 8025f8a:	106d      	asrs	r5, r5, #1
 8025f8c:	429d      	cmp	r5, r3
 8025f8e:	bf38      	it	cc
 8025f90:	461d      	movcc	r5, r3
 8025f92:	0553      	lsls	r3, r2, #21
 8025f94:	d527      	bpl.n	8025fe6 <__ssputs_r+0x8e>
 8025f96:	4629      	mov	r1, r5
 8025f98:	f7fb ff96 	bl	8021ec8 <_malloc_r>
 8025f9c:	4606      	mov	r6, r0
 8025f9e:	b360      	cbz	r0, 8025ffa <__ssputs_r+0xa2>
 8025fa0:	6921      	ldr	r1, [r4, #16]
 8025fa2:	464a      	mov	r2, r9
 8025fa4:	f7fe f96c 	bl	8024280 <memcpy>
 8025fa8:	89a3      	ldrh	r3, [r4, #12]
 8025faa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8025fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025fb2:	81a3      	strh	r3, [r4, #12]
 8025fb4:	6126      	str	r6, [r4, #16]
 8025fb6:	6165      	str	r5, [r4, #20]
 8025fb8:	444e      	add	r6, r9
 8025fba:	eba5 0509 	sub.w	r5, r5, r9
 8025fbe:	6026      	str	r6, [r4, #0]
 8025fc0:	60a5      	str	r5, [r4, #8]
 8025fc2:	463e      	mov	r6, r7
 8025fc4:	42be      	cmp	r6, r7
 8025fc6:	d900      	bls.n	8025fca <__ssputs_r+0x72>
 8025fc8:	463e      	mov	r6, r7
 8025fca:	6820      	ldr	r0, [r4, #0]
 8025fcc:	4632      	mov	r2, r6
 8025fce:	4641      	mov	r1, r8
 8025fd0:	f7fe f840 	bl	8024054 <memmove>
 8025fd4:	68a3      	ldr	r3, [r4, #8]
 8025fd6:	1b9b      	subs	r3, r3, r6
 8025fd8:	60a3      	str	r3, [r4, #8]
 8025fda:	6823      	ldr	r3, [r4, #0]
 8025fdc:	4433      	add	r3, r6
 8025fde:	6023      	str	r3, [r4, #0]
 8025fe0:	2000      	movs	r0, #0
 8025fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025fe6:	462a      	mov	r2, r5
 8025fe8:	f000 fbad 	bl	8026746 <_realloc_r>
 8025fec:	4606      	mov	r6, r0
 8025fee:	2800      	cmp	r0, #0
 8025ff0:	d1e0      	bne.n	8025fb4 <__ssputs_r+0x5c>
 8025ff2:	6921      	ldr	r1, [r4, #16]
 8025ff4:	4650      	mov	r0, sl
 8025ff6:	f7fe ff65 	bl	8024ec4 <_free_r>
 8025ffa:	230c      	movs	r3, #12
 8025ffc:	f8ca 3000 	str.w	r3, [sl]
 8026000:	89a3      	ldrh	r3, [r4, #12]
 8026002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8026006:	81a3      	strh	r3, [r4, #12]
 8026008:	f04f 30ff 	mov.w	r0, #4294967295
 802600c:	e7e9      	b.n	8025fe2 <__ssputs_r+0x8a>
	...

08026010 <_svfiprintf_r>:
 8026010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026014:	4698      	mov	r8, r3
 8026016:	898b      	ldrh	r3, [r1, #12]
 8026018:	061b      	lsls	r3, r3, #24
 802601a:	b09d      	sub	sp, #116	@ 0x74
 802601c:	4607      	mov	r7, r0
 802601e:	460d      	mov	r5, r1
 8026020:	4614      	mov	r4, r2
 8026022:	d510      	bpl.n	8026046 <_svfiprintf_r+0x36>
 8026024:	690b      	ldr	r3, [r1, #16]
 8026026:	b973      	cbnz	r3, 8026046 <_svfiprintf_r+0x36>
 8026028:	2140      	movs	r1, #64	@ 0x40
 802602a:	f7fb ff4d 	bl	8021ec8 <_malloc_r>
 802602e:	6028      	str	r0, [r5, #0]
 8026030:	6128      	str	r0, [r5, #16]
 8026032:	b930      	cbnz	r0, 8026042 <_svfiprintf_r+0x32>
 8026034:	230c      	movs	r3, #12
 8026036:	603b      	str	r3, [r7, #0]
 8026038:	f04f 30ff 	mov.w	r0, #4294967295
 802603c:	b01d      	add	sp, #116	@ 0x74
 802603e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026042:	2340      	movs	r3, #64	@ 0x40
 8026044:	616b      	str	r3, [r5, #20]
 8026046:	2300      	movs	r3, #0
 8026048:	9309      	str	r3, [sp, #36]	@ 0x24
 802604a:	2320      	movs	r3, #32
 802604c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8026050:	f8cd 800c 	str.w	r8, [sp, #12]
 8026054:	2330      	movs	r3, #48	@ 0x30
 8026056:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80261f4 <_svfiprintf_r+0x1e4>
 802605a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802605e:	f04f 0901 	mov.w	r9, #1
 8026062:	4623      	mov	r3, r4
 8026064:	469a      	mov	sl, r3
 8026066:	f813 2b01 	ldrb.w	r2, [r3], #1
 802606a:	b10a      	cbz	r2, 8026070 <_svfiprintf_r+0x60>
 802606c:	2a25      	cmp	r2, #37	@ 0x25
 802606e:	d1f9      	bne.n	8026064 <_svfiprintf_r+0x54>
 8026070:	ebba 0b04 	subs.w	fp, sl, r4
 8026074:	d00b      	beq.n	802608e <_svfiprintf_r+0x7e>
 8026076:	465b      	mov	r3, fp
 8026078:	4622      	mov	r2, r4
 802607a:	4629      	mov	r1, r5
 802607c:	4638      	mov	r0, r7
 802607e:	f7ff ff6b 	bl	8025f58 <__ssputs_r>
 8026082:	3001      	adds	r0, #1
 8026084:	f000 80a7 	beq.w	80261d6 <_svfiprintf_r+0x1c6>
 8026088:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802608a:	445a      	add	r2, fp
 802608c:	9209      	str	r2, [sp, #36]	@ 0x24
 802608e:	f89a 3000 	ldrb.w	r3, [sl]
 8026092:	2b00      	cmp	r3, #0
 8026094:	f000 809f 	beq.w	80261d6 <_svfiprintf_r+0x1c6>
 8026098:	2300      	movs	r3, #0
 802609a:	f04f 32ff 	mov.w	r2, #4294967295
 802609e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80260a2:	f10a 0a01 	add.w	sl, sl, #1
 80260a6:	9304      	str	r3, [sp, #16]
 80260a8:	9307      	str	r3, [sp, #28]
 80260aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80260ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80260b0:	4654      	mov	r4, sl
 80260b2:	2205      	movs	r2, #5
 80260b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80260b8:	484e      	ldr	r0, [pc, #312]	@ (80261f4 <_svfiprintf_r+0x1e4>)
 80260ba:	f7da f921 	bl	8000300 <memchr>
 80260be:	9a04      	ldr	r2, [sp, #16]
 80260c0:	b9d8      	cbnz	r0, 80260fa <_svfiprintf_r+0xea>
 80260c2:	06d0      	lsls	r0, r2, #27
 80260c4:	bf44      	itt	mi
 80260c6:	2320      	movmi	r3, #32
 80260c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80260cc:	0711      	lsls	r1, r2, #28
 80260ce:	bf44      	itt	mi
 80260d0:	232b      	movmi	r3, #43	@ 0x2b
 80260d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80260d6:	f89a 3000 	ldrb.w	r3, [sl]
 80260da:	2b2a      	cmp	r3, #42	@ 0x2a
 80260dc:	d015      	beq.n	802610a <_svfiprintf_r+0xfa>
 80260de:	9a07      	ldr	r2, [sp, #28]
 80260e0:	4654      	mov	r4, sl
 80260e2:	2000      	movs	r0, #0
 80260e4:	f04f 0c0a 	mov.w	ip, #10
 80260e8:	4621      	mov	r1, r4
 80260ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80260ee:	3b30      	subs	r3, #48	@ 0x30
 80260f0:	2b09      	cmp	r3, #9
 80260f2:	d94b      	bls.n	802618c <_svfiprintf_r+0x17c>
 80260f4:	b1b0      	cbz	r0, 8026124 <_svfiprintf_r+0x114>
 80260f6:	9207      	str	r2, [sp, #28]
 80260f8:	e014      	b.n	8026124 <_svfiprintf_r+0x114>
 80260fa:	eba0 0308 	sub.w	r3, r0, r8
 80260fe:	fa09 f303 	lsl.w	r3, r9, r3
 8026102:	4313      	orrs	r3, r2
 8026104:	9304      	str	r3, [sp, #16]
 8026106:	46a2      	mov	sl, r4
 8026108:	e7d2      	b.n	80260b0 <_svfiprintf_r+0xa0>
 802610a:	9b03      	ldr	r3, [sp, #12]
 802610c:	1d19      	adds	r1, r3, #4
 802610e:	681b      	ldr	r3, [r3, #0]
 8026110:	9103      	str	r1, [sp, #12]
 8026112:	2b00      	cmp	r3, #0
 8026114:	bfbb      	ittet	lt
 8026116:	425b      	neglt	r3, r3
 8026118:	f042 0202 	orrlt.w	r2, r2, #2
 802611c:	9307      	strge	r3, [sp, #28]
 802611e:	9307      	strlt	r3, [sp, #28]
 8026120:	bfb8      	it	lt
 8026122:	9204      	strlt	r2, [sp, #16]
 8026124:	7823      	ldrb	r3, [r4, #0]
 8026126:	2b2e      	cmp	r3, #46	@ 0x2e
 8026128:	d10a      	bne.n	8026140 <_svfiprintf_r+0x130>
 802612a:	7863      	ldrb	r3, [r4, #1]
 802612c:	2b2a      	cmp	r3, #42	@ 0x2a
 802612e:	d132      	bne.n	8026196 <_svfiprintf_r+0x186>
 8026130:	9b03      	ldr	r3, [sp, #12]
 8026132:	1d1a      	adds	r2, r3, #4
 8026134:	681b      	ldr	r3, [r3, #0]
 8026136:	9203      	str	r2, [sp, #12]
 8026138:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802613c:	3402      	adds	r4, #2
 802613e:	9305      	str	r3, [sp, #20]
 8026140:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8026204 <_svfiprintf_r+0x1f4>
 8026144:	7821      	ldrb	r1, [r4, #0]
 8026146:	2203      	movs	r2, #3
 8026148:	4650      	mov	r0, sl
 802614a:	f7da f8d9 	bl	8000300 <memchr>
 802614e:	b138      	cbz	r0, 8026160 <_svfiprintf_r+0x150>
 8026150:	9b04      	ldr	r3, [sp, #16]
 8026152:	eba0 000a 	sub.w	r0, r0, sl
 8026156:	2240      	movs	r2, #64	@ 0x40
 8026158:	4082      	lsls	r2, r0
 802615a:	4313      	orrs	r3, r2
 802615c:	3401      	adds	r4, #1
 802615e:	9304      	str	r3, [sp, #16]
 8026160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026164:	4824      	ldr	r0, [pc, #144]	@ (80261f8 <_svfiprintf_r+0x1e8>)
 8026166:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802616a:	2206      	movs	r2, #6
 802616c:	f7da f8c8 	bl	8000300 <memchr>
 8026170:	2800      	cmp	r0, #0
 8026172:	d036      	beq.n	80261e2 <_svfiprintf_r+0x1d2>
 8026174:	4b21      	ldr	r3, [pc, #132]	@ (80261fc <_svfiprintf_r+0x1ec>)
 8026176:	bb1b      	cbnz	r3, 80261c0 <_svfiprintf_r+0x1b0>
 8026178:	9b03      	ldr	r3, [sp, #12]
 802617a:	3307      	adds	r3, #7
 802617c:	f023 0307 	bic.w	r3, r3, #7
 8026180:	3308      	adds	r3, #8
 8026182:	9303      	str	r3, [sp, #12]
 8026184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026186:	4433      	add	r3, r6
 8026188:	9309      	str	r3, [sp, #36]	@ 0x24
 802618a:	e76a      	b.n	8026062 <_svfiprintf_r+0x52>
 802618c:	fb0c 3202 	mla	r2, ip, r2, r3
 8026190:	460c      	mov	r4, r1
 8026192:	2001      	movs	r0, #1
 8026194:	e7a8      	b.n	80260e8 <_svfiprintf_r+0xd8>
 8026196:	2300      	movs	r3, #0
 8026198:	3401      	adds	r4, #1
 802619a:	9305      	str	r3, [sp, #20]
 802619c:	4619      	mov	r1, r3
 802619e:	f04f 0c0a 	mov.w	ip, #10
 80261a2:	4620      	mov	r0, r4
 80261a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80261a8:	3a30      	subs	r2, #48	@ 0x30
 80261aa:	2a09      	cmp	r2, #9
 80261ac:	d903      	bls.n	80261b6 <_svfiprintf_r+0x1a6>
 80261ae:	2b00      	cmp	r3, #0
 80261b0:	d0c6      	beq.n	8026140 <_svfiprintf_r+0x130>
 80261b2:	9105      	str	r1, [sp, #20]
 80261b4:	e7c4      	b.n	8026140 <_svfiprintf_r+0x130>
 80261b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80261ba:	4604      	mov	r4, r0
 80261bc:	2301      	movs	r3, #1
 80261be:	e7f0      	b.n	80261a2 <_svfiprintf_r+0x192>
 80261c0:	ab03      	add	r3, sp, #12
 80261c2:	9300      	str	r3, [sp, #0]
 80261c4:	462a      	mov	r2, r5
 80261c6:	4b0e      	ldr	r3, [pc, #56]	@ (8026200 <_svfiprintf_r+0x1f0>)
 80261c8:	a904      	add	r1, sp, #16
 80261ca:	4638      	mov	r0, r7
 80261cc:	f7fc fee8 	bl	8022fa0 <_printf_float>
 80261d0:	1c42      	adds	r2, r0, #1
 80261d2:	4606      	mov	r6, r0
 80261d4:	d1d6      	bne.n	8026184 <_svfiprintf_r+0x174>
 80261d6:	89ab      	ldrh	r3, [r5, #12]
 80261d8:	065b      	lsls	r3, r3, #25
 80261da:	f53f af2d 	bmi.w	8026038 <_svfiprintf_r+0x28>
 80261de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80261e0:	e72c      	b.n	802603c <_svfiprintf_r+0x2c>
 80261e2:	ab03      	add	r3, sp, #12
 80261e4:	9300      	str	r3, [sp, #0]
 80261e6:	462a      	mov	r2, r5
 80261e8:	4b05      	ldr	r3, [pc, #20]	@ (8026200 <_svfiprintf_r+0x1f0>)
 80261ea:	a904      	add	r1, sp, #16
 80261ec:	4638      	mov	r0, r7
 80261ee:	f7fd f95f 	bl	80234b0 <_printf_i>
 80261f2:	e7ed      	b.n	80261d0 <_svfiprintf_r+0x1c0>
 80261f4:	0802a6d5 	.word	0x0802a6d5
 80261f8:	0802a6df 	.word	0x0802a6df
 80261fc:	08022fa1 	.word	0x08022fa1
 8026200:	08025f59 	.word	0x08025f59
 8026204:	0802a6db 	.word	0x0802a6db

08026208 <__sfputc_r>:
 8026208:	6893      	ldr	r3, [r2, #8]
 802620a:	3b01      	subs	r3, #1
 802620c:	2b00      	cmp	r3, #0
 802620e:	b410      	push	{r4}
 8026210:	6093      	str	r3, [r2, #8]
 8026212:	da08      	bge.n	8026226 <__sfputc_r+0x1e>
 8026214:	6994      	ldr	r4, [r2, #24]
 8026216:	42a3      	cmp	r3, r4
 8026218:	db01      	blt.n	802621e <__sfputc_r+0x16>
 802621a:	290a      	cmp	r1, #10
 802621c:	d103      	bne.n	8026226 <__sfputc_r+0x1e>
 802621e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8026222:	f7fd be73 	b.w	8023f0c <__swbuf_r>
 8026226:	6813      	ldr	r3, [r2, #0]
 8026228:	1c58      	adds	r0, r3, #1
 802622a:	6010      	str	r0, [r2, #0]
 802622c:	7019      	strb	r1, [r3, #0]
 802622e:	4608      	mov	r0, r1
 8026230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8026234:	4770      	bx	lr

08026236 <__sfputs_r>:
 8026236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026238:	4606      	mov	r6, r0
 802623a:	460f      	mov	r7, r1
 802623c:	4614      	mov	r4, r2
 802623e:	18d5      	adds	r5, r2, r3
 8026240:	42ac      	cmp	r4, r5
 8026242:	d101      	bne.n	8026248 <__sfputs_r+0x12>
 8026244:	2000      	movs	r0, #0
 8026246:	e007      	b.n	8026258 <__sfputs_r+0x22>
 8026248:	f814 1b01 	ldrb.w	r1, [r4], #1
 802624c:	463a      	mov	r2, r7
 802624e:	4630      	mov	r0, r6
 8026250:	f7ff ffda 	bl	8026208 <__sfputc_r>
 8026254:	1c43      	adds	r3, r0, #1
 8026256:	d1f3      	bne.n	8026240 <__sfputs_r+0xa>
 8026258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802625c <_vfiprintf_r>:
 802625c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026260:	460d      	mov	r5, r1
 8026262:	b09d      	sub	sp, #116	@ 0x74
 8026264:	4614      	mov	r4, r2
 8026266:	4698      	mov	r8, r3
 8026268:	4606      	mov	r6, r0
 802626a:	b118      	cbz	r0, 8026274 <_vfiprintf_r+0x18>
 802626c:	6a03      	ldr	r3, [r0, #32]
 802626e:	b90b      	cbnz	r3, 8026274 <_vfiprintf_r+0x18>
 8026270:	f7fd fcce 	bl	8023c10 <__sinit>
 8026274:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8026276:	07d9      	lsls	r1, r3, #31
 8026278:	d405      	bmi.n	8026286 <_vfiprintf_r+0x2a>
 802627a:	89ab      	ldrh	r3, [r5, #12]
 802627c:	059a      	lsls	r2, r3, #22
 802627e:	d402      	bmi.n	8026286 <_vfiprintf_r+0x2a>
 8026280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8026282:	f7e0 fed7 	bl	8007034 <__retarget_lock_acquire_recursive>
 8026286:	89ab      	ldrh	r3, [r5, #12]
 8026288:	071b      	lsls	r3, r3, #28
 802628a:	d501      	bpl.n	8026290 <_vfiprintf_r+0x34>
 802628c:	692b      	ldr	r3, [r5, #16]
 802628e:	b99b      	cbnz	r3, 80262b8 <_vfiprintf_r+0x5c>
 8026290:	4629      	mov	r1, r5
 8026292:	4630      	mov	r0, r6
 8026294:	f7fd fe78 	bl	8023f88 <__swsetup_r>
 8026298:	b170      	cbz	r0, 80262b8 <_vfiprintf_r+0x5c>
 802629a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802629c:	07dc      	lsls	r4, r3, #31
 802629e:	d504      	bpl.n	80262aa <_vfiprintf_r+0x4e>
 80262a0:	f04f 30ff 	mov.w	r0, #4294967295
 80262a4:	b01d      	add	sp, #116	@ 0x74
 80262a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80262aa:	89ab      	ldrh	r3, [r5, #12]
 80262ac:	0598      	lsls	r0, r3, #22
 80262ae:	d4f7      	bmi.n	80262a0 <_vfiprintf_r+0x44>
 80262b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80262b2:	f7e0 fed4 	bl	800705e <__retarget_lock_release_recursive>
 80262b6:	e7f3      	b.n	80262a0 <_vfiprintf_r+0x44>
 80262b8:	2300      	movs	r3, #0
 80262ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80262bc:	2320      	movs	r3, #32
 80262be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80262c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80262c6:	2330      	movs	r3, #48	@ 0x30
 80262c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8026478 <_vfiprintf_r+0x21c>
 80262cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80262d0:	f04f 0901 	mov.w	r9, #1
 80262d4:	4623      	mov	r3, r4
 80262d6:	469a      	mov	sl, r3
 80262d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80262dc:	b10a      	cbz	r2, 80262e2 <_vfiprintf_r+0x86>
 80262de:	2a25      	cmp	r2, #37	@ 0x25
 80262e0:	d1f9      	bne.n	80262d6 <_vfiprintf_r+0x7a>
 80262e2:	ebba 0b04 	subs.w	fp, sl, r4
 80262e6:	d00b      	beq.n	8026300 <_vfiprintf_r+0xa4>
 80262e8:	465b      	mov	r3, fp
 80262ea:	4622      	mov	r2, r4
 80262ec:	4629      	mov	r1, r5
 80262ee:	4630      	mov	r0, r6
 80262f0:	f7ff ffa1 	bl	8026236 <__sfputs_r>
 80262f4:	3001      	adds	r0, #1
 80262f6:	f000 80a7 	beq.w	8026448 <_vfiprintf_r+0x1ec>
 80262fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80262fc:	445a      	add	r2, fp
 80262fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8026300:	f89a 3000 	ldrb.w	r3, [sl]
 8026304:	2b00      	cmp	r3, #0
 8026306:	f000 809f 	beq.w	8026448 <_vfiprintf_r+0x1ec>
 802630a:	2300      	movs	r3, #0
 802630c:	f04f 32ff 	mov.w	r2, #4294967295
 8026310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8026314:	f10a 0a01 	add.w	sl, sl, #1
 8026318:	9304      	str	r3, [sp, #16]
 802631a:	9307      	str	r3, [sp, #28]
 802631c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8026320:	931a      	str	r3, [sp, #104]	@ 0x68
 8026322:	4654      	mov	r4, sl
 8026324:	2205      	movs	r2, #5
 8026326:	f814 1b01 	ldrb.w	r1, [r4], #1
 802632a:	4853      	ldr	r0, [pc, #332]	@ (8026478 <_vfiprintf_r+0x21c>)
 802632c:	f7d9 ffe8 	bl	8000300 <memchr>
 8026330:	9a04      	ldr	r2, [sp, #16]
 8026332:	b9d8      	cbnz	r0, 802636c <_vfiprintf_r+0x110>
 8026334:	06d1      	lsls	r1, r2, #27
 8026336:	bf44      	itt	mi
 8026338:	2320      	movmi	r3, #32
 802633a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802633e:	0713      	lsls	r3, r2, #28
 8026340:	bf44      	itt	mi
 8026342:	232b      	movmi	r3, #43	@ 0x2b
 8026344:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8026348:	f89a 3000 	ldrb.w	r3, [sl]
 802634c:	2b2a      	cmp	r3, #42	@ 0x2a
 802634e:	d015      	beq.n	802637c <_vfiprintf_r+0x120>
 8026350:	9a07      	ldr	r2, [sp, #28]
 8026352:	4654      	mov	r4, sl
 8026354:	2000      	movs	r0, #0
 8026356:	f04f 0c0a 	mov.w	ip, #10
 802635a:	4621      	mov	r1, r4
 802635c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8026360:	3b30      	subs	r3, #48	@ 0x30
 8026362:	2b09      	cmp	r3, #9
 8026364:	d94b      	bls.n	80263fe <_vfiprintf_r+0x1a2>
 8026366:	b1b0      	cbz	r0, 8026396 <_vfiprintf_r+0x13a>
 8026368:	9207      	str	r2, [sp, #28]
 802636a:	e014      	b.n	8026396 <_vfiprintf_r+0x13a>
 802636c:	eba0 0308 	sub.w	r3, r0, r8
 8026370:	fa09 f303 	lsl.w	r3, r9, r3
 8026374:	4313      	orrs	r3, r2
 8026376:	9304      	str	r3, [sp, #16]
 8026378:	46a2      	mov	sl, r4
 802637a:	e7d2      	b.n	8026322 <_vfiprintf_r+0xc6>
 802637c:	9b03      	ldr	r3, [sp, #12]
 802637e:	1d19      	adds	r1, r3, #4
 8026380:	681b      	ldr	r3, [r3, #0]
 8026382:	9103      	str	r1, [sp, #12]
 8026384:	2b00      	cmp	r3, #0
 8026386:	bfbb      	ittet	lt
 8026388:	425b      	neglt	r3, r3
 802638a:	f042 0202 	orrlt.w	r2, r2, #2
 802638e:	9307      	strge	r3, [sp, #28]
 8026390:	9307      	strlt	r3, [sp, #28]
 8026392:	bfb8      	it	lt
 8026394:	9204      	strlt	r2, [sp, #16]
 8026396:	7823      	ldrb	r3, [r4, #0]
 8026398:	2b2e      	cmp	r3, #46	@ 0x2e
 802639a:	d10a      	bne.n	80263b2 <_vfiprintf_r+0x156>
 802639c:	7863      	ldrb	r3, [r4, #1]
 802639e:	2b2a      	cmp	r3, #42	@ 0x2a
 80263a0:	d132      	bne.n	8026408 <_vfiprintf_r+0x1ac>
 80263a2:	9b03      	ldr	r3, [sp, #12]
 80263a4:	1d1a      	adds	r2, r3, #4
 80263a6:	681b      	ldr	r3, [r3, #0]
 80263a8:	9203      	str	r2, [sp, #12]
 80263aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80263ae:	3402      	adds	r4, #2
 80263b0:	9305      	str	r3, [sp, #20]
 80263b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8026488 <_vfiprintf_r+0x22c>
 80263b6:	7821      	ldrb	r1, [r4, #0]
 80263b8:	2203      	movs	r2, #3
 80263ba:	4650      	mov	r0, sl
 80263bc:	f7d9 ffa0 	bl	8000300 <memchr>
 80263c0:	b138      	cbz	r0, 80263d2 <_vfiprintf_r+0x176>
 80263c2:	9b04      	ldr	r3, [sp, #16]
 80263c4:	eba0 000a 	sub.w	r0, r0, sl
 80263c8:	2240      	movs	r2, #64	@ 0x40
 80263ca:	4082      	lsls	r2, r0
 80263cc:	4313      	orrs	r3, r2
 80263ce:	3401      	adds	r4, #1
 80263d0:	9304      	str	r3, [sp, #16]
 80263d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80263d6:	4829      	ldr	r0, [pc, #164]	@ (802647c <_vfiprintf_r+0x220>)
 80263d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80263dc:	2206      	movs	r2, #6
 80263de:	f7d9 ff8f 	bl	8000300 <memchr>
 80263e2:	2800      	cmp	r0, #0
 80263e4:	d03f      	beq.n	8026466 <_vfiprintf_r+0x20a>
 80263e6:	4b26      	ldr	r3, [pc, #152]	@ (8026480 <_vfiprintf_r+0x224>)
 80263e8:	bb1b      	cbnz	r3, 8026432 <_vfiprintf_r+0x1d6>
 80263ea:	9b03      	ldr	r3, [sp, #12]
 80263ec:	3307      	adds	r3, #7
 80263ee:	f023 0307 	bic.w	r3, r3, #7
 80263f2:	3308      	adds	r3, #8
 80263f4:	9303      	str	r3, [sp, #12]
 80263f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80263f8:	443b      	add	r3, r7
 80263fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80263fc:	e76a      	b.n	80262d4 <_vfiprintf_r+0x78>
 80263fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8026402:	460c      	mov	r4, r1
 8026404:	2001      	movs	r0, #1
 8026406:	e7a8      	b.n	802635a <_vfiprintf_r+0xfe>
 8026408:	2300      	movs	r3, #0
 802640a:	3401      	adds	r4, #1
 802640c:	9305      	str	r3, [sp, #20]
 802640e:	4619      	mov	r1, r3
 8026410:	f04f 0c0a 	mov.w	ip, #10
 8026414:	4620      	mov	r0, r4
 8026416:	f810 2b01 	ldrb.w	r2, [r0], #1
 802641a:	3a30      	subs	r2, #48	@ 0x30
 802641c:	2a09      	cmp	r2, #9
 802641e:	d903      	bls.n	8026428 <_vfiprintf_r+0x1cc>
 8026420:	2b00      	cmp	r3, #0
 8026422:	d0c6      	beq.n	80263b2 <_vfiprintf_r+0x156>
 8026424:	9105      	str	r1, [sp, #20]
 8026426:	e7c4      	b.n	80263b2 <_vfiprintf_r+0x156>
 8026428:	fb0c 2101 	mla	r1, ip, r1, r2
 802642c:	4604      	mov	r4, r0
 802642e:	2301      	movs	r3, #1
 8026430:	e7f0      	b.n	8026414 <_vfiprintf_r+0x1b8>
 8026432:	ab03      	add	r3, sp, #12
 8026434:	9300      	str	r3, [sp, #0]
 8026436:	462a      	mov	r2, r5
 8026438:	4b12      	ldr	r3, [pc, #72]	@ (8026484 <_vfiprintf_r+0x228>)
 802643a:	a904      	add	r1, sp, #16
 802643c:	4630      	mov	r0, r6
 802643e:	f7fc fdaf 	bl	8022fa0 <_printf_float>
 8026442:	4607      	mov	r7, r0
 8026444:	1c78      	adds	r0, r7, #1
 8026446:	d1d6      	bne.n	80263f6 <_vfiprintf_r+0x19a>
 8026448:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802644a:	07d9      	lsls	r1, r3, #31
 802644c:	d405      	bmi.n	802645a <_vfiprintf_r+0x1fe>
 802644e:	89ab      	ldrh	r3, [r5, #12]
 8026450:	059a      	lsls	r2, r3, #22
 8026452:	d402      	bmi.n	802645a <_vfiprintf_r+0x1fe>
 8026454:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8026456:	f7e0 fe02 	bl	800705e <__retarget_lock_release_recursive>
 802645a:	89ab      	ldrh	r3, [r5, #12]
 802645c:	065b      	lsls	r3, r3, #25
 802645e:	f53f af1f 	bmi.w	80262a0 <_vfiprintf_r+0x44>
 8026462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8026464:	e71e      	b.n	80262a4 <_vfiprintf_r+0x48>
 8026466:	ab03      	add	r3, sp, #12
 8026468:	9300      	str	r3, [sp, #0]
 802646a:	462a      	mov	r2, r5
 802646c:	4b05      	ldr	r3, [pc, #20]	@ (8026484 <_vfiprintf_r+0x228>)
 802646e:	a904      	add	r1, sp, #16
 8026470:	4630      	mov	r0, r6
 8026472:	f7fd f81d 	bl	80234b0 <_printf_i>
 8026476:	e7e4      	b.n	8026442 <_vfiprintf_r+0x1e6>
 8026478:	0802a6d5 	.word	0x0802a6d5
 802647c:	0802a6df 	.word	0x0802a6df
 8026480:	08022fa1 	.word	0x08022fa1
 8026484:	08026237 	.word	0x08026237
 8026488:	0802a6db 	.word	0x0802a6db

0802648c <__sflush_r>:
 802648c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8026490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026494:	0716      	lsls	r6, r2, #28
 8026496:	4605      	mov	r5, r0
 8026498:	460c      	mov	r4, r1
 802649a:	d454      	bmi.n	8026546 <__sflush_r+0xba>
 802649c:	684b      	ldr	r3, [r1, #4]
 802649e:	2b00      	cmp	r3, #0
 80264a0:	dc02      	bgt.n	80264a8 <__sflush_r+0x1c>
 80264a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80264a4:	2b00      	cmp	r3, #0
 80264a6:	dd48      	ble.n	802653a <__sflush_r+0xae>
 80264a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80264aa:	2e00      	cmp	r6, #0
 80264ac:	d045      	beq.n	802653a <__sflush_r+0xae>
 80264ae:	2300      	movs	r3, #0
 80264b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80264b4:	682f      	ldr	r7, [r5, #0]
 80264b6:	6a21      	ldr	r1, [r4, #32]
 80264b8:	602b      	str	r3, [r5, #0]
 80264ba:	d030      	beq.n	802651e <__sflush_r+0x92>
 80264bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80264be:	89a3      	ldrh	r3, [r4, #12]
 80264c0:	0759      	lsls	r1, r3, #29
 80264c2:	d505      	bpl.n	80264d0 <__sflush_r+0x44>
 80264c4:	6863      	ldr	r3, [r4, #4]
 80264c6:	1ad2      	subs	r2, r2, r3
 80264c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80264ca:	b10b      	cbz	r3, 80264d0 <__sflush_r+0x44>
 80264cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80264ce:	1ad2      	subs	r2, r2, r3
 80264d0:	2300      	movs	r3, #0
 80264d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80264d4:	6a21      	ldr	r1, [r4, #32]
 80264d6:	4628      	mov	r0, r5
 80264d8:	47b0      	blx	r6
 80264da:	1c43      	adds	r3, r0, #1
 80264dc:	89a3      	ldrh	r3, [r4, #12]
 80264de:	d106      	bne.n	80264ee <__sflush_r+0x62>
 80264e0:	6829      	ldr	r1, [r5, #0]
 80264e2:	291d      	cmp	r1, #29
 80264e4:	d82b      	bhi.n	802653e <__sflush_r+0xb2>
 80264e6:	4a2a      	ldr	r2, [pc, #168]	@ (8026590 <__sflush_r+0x104>)
 80264e8:	40ca      	lsrs	r2, r1
 80264ea:	07d6      	lsls	r6, r2, #31
 80264ec:	d527      	bpl.n	802653e <__sflush_r+0xb2>
 80264ee:	2200      	movs	r2, #0
 80264f0:	6062      	str	r2, [r4, #4]
 80264f2:	04d9      	lsls	r1, r3, #19
 80264f4:	6922      	ldr	r2, [r4, #16]
 80264f6:	6022      	str	r2, [r4, #0]
 80264f8:	d504      	bpl.n	8026504 <__sflush_r+0x78>
 80264fa:	1c42      	adds	r2, r0, #1
 80264fc:	d101      	bne.n	8026502 <__sflush_r+0x76>
 80264fe:	682b      	ldr	r3, [r5, #0]
 8026500:	b903      	cbnz	r3, 8026504 <__sflush_r+0x78>
 8026502:	6560      	str	r0, [r4, #84]	@ 0x54
 8026504:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8026506:	602f      	str	r7, [r5, #0]
 8026508:	b1b9      	cbz	r1, 802653a <__sflush_r+0xae>
 802650a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802650e:	4299      	cmp	r1, r3
 8026510:	d002      	beq.n	8026518 <__sflush_r+0x8c>
 8026512:	4628      	mov	r0, r5
 8026514:	f7fe fcd6 	bl	8024ec4 <_free_r>
 8026518:	2300      	movs	r3, #0
 802651a:	6363      	str	r3, [r4, #52]	@ 0x34
 802651c:	e00d      	b.n	802653a <__sflush_r+0xae>
 802651e:	2301      	movs	r3, #1
 8026520:	4628      	mov	r0, r5
 8026522:	47b0      	blx	r6
 8026524:	4602      	mov	r2, r0
 8026526:	1c50      	adds	r0, r2, #1
 8026528:	d1c9      	bne.n	80264be <__sflush_r+0x32>
 802652a:	682b      	ldr	r3, [r5, #0]
 802652c:	2b00      	cmp	r3, #0
 802652e:	d0c6      	beq.n	80264be <__sflush_r+0x32>
 8026530:	2b1d      	cmp	r3, #29
 8026532:	d001      	beq.n	8026538 <__sflush_r+0xac>
 8026534:	2b16      	cmp	r3, #22
 8026536:	d11e      	bne.n	8026576 <__sflush_r+0xea>
 8026538:	602f      	str	r7, [r5, #0]
 802653a:	2000      	movs	r0, #0
 802653c:	e022      	b.n	8026584 <__sflush_r+0xf8>
 802653e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8026542:	b21b      	sxth	r3, r3
 8026544:	e01b      	b.n	802657e <__sflush_r+0xf2>
 8026546:	690f      	ldr	r7, [r1, #16]
 8026548:	2f00      	cmp	r7, #0
 802654a:	d0f6      	beq.n	802653a <__sflush_r+0xae>
 802654c:	0793      	lsls	r3, r2, #30
 802654e:	680e      	ldr	r6, [r1, #0]
 8026550:	bf08      	it	eq
 8026552:	694b      	ldreq	r3, [r1, #20]
 8026554:	600f      	str	r7, [r1, #0]
 8026556:	bf18      	it	ne
 8026558:	2300      	movne	r3, #0
 802655a:	eba6 0807 	sub.w	r8, r6, r7
 802655e:	608b      	str	r3, [r1, #8]
 8026560:	f1b8 0f00 	cmp.w	r8, #0
 8026564:	dde9      	ble.n	802653a <__sflush_r+0xae>
 8026566:	6a21      	ldr	r1, [r4, #32]
 8026568:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802656a:	4643      	mov	r3, r8
 802656c:	463a      	mov	r2, r7
 802656e:	4628      	mov	r0, r5
 8026570:	47b0      	blx	r6
 8026572:	2800      	cmp	r0, #0
 8026574:	dc08      	bgt.n	8026588 <__sflush_r+0xfc>
 8026576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802657a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802657e:	81a3      	strh	r3, [r4, #12]
 8026580:	f04f 30ff 	mov.w	r0, #4294967295
 8026584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026588:	4407      	add	r7, r0
 802658a:	eba8 0800 	sub.w	r8, r8, r0
 802658e:	e7e7      	b.n	8026560 <__sflush_r+0xd4>
 8026590:	20400001 	.word	0x20400001

08026594 <_fflush_r>:
 8026594:	b538      	push	{r3, r4, r5, lr}
 8026596:	690b      	ldr	r3, [r1, #16]
 8026598:	4605      	mov	r5, r0
 802659a:	460c      	mov	r4, r1
 802659c:	b913      	cbnz	r3, 80265a4 <_fflush_r+0x10>
 802659e:	2500      	movs	r5, #0
 80265a0:	4628      	mov	r0, r5
 80265a2:	bd38      	pop	{r3, r4, r5, pc}
 80265a4:	b118      	cbz	r0, 80265ae <_fflush_r+0x1a>
 80265a6:	6a03      	ldr	r3, [r0, #32]
 80265a8:	b90b      	cbnz	r3, 80265ae <_fflush_r+0x1a>
 80265aa:	f7fd fb31 	bl	8023c10 <__sinit>
 80265ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80265b2:	2b00      	cmp	r3, #0
 80265b4:	d0f3      	beq.n	802659e <_fflush_r+0xa>
 80265b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80265b8:	07d0      	lsls	r0, r2, #31
 80265ba:	d404      	bmi.n	80265c6 <_fflush_r+0x32>
 80265bc:	0599      	lsls	r1, r3, #22
 80265be:	d402      	bmi.n	80265c6 <_fflush_r+0x32>
 80265c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80265c2:	f7e0 fd37 	bl	8007034 <__retarget_lock_acquire_recursive>
 80265c6:	4628      	mov	r0, r5
 80265c8:	4621      	mov	r1, r4
 80265ca:	f7ff ff5f 	bl	802648c <__sflush_r>
 80265ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80265d0:	07da      	lsls	r2, r3, #31
 80265d2:	4605      	mov	r5, r0
 80265d4:	d4e4      	bmi.n	80265a0 <_fflush_r+0xc>
 80265d6:	89a3      	ldrh	r3, [r4, #12]
 80265d8:	059b      	lsls	r3, r3, #22
 80265da:	d4e1      	bmi.n	80265a0 <_fflush_r+0xc>
 80265dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80265de:	f7e0 fd3e 	bl	800705e <__retarget_lock_release_recursive>
 80265e2:	e7dd      	b.n	80265a0 <_fflush_r+0xc>

080265e4 <fiprintf>:
 80265e4:	b40e      	push	{r1, r2, r3}
 80265e6:	b503      	push	{r0, r1, lr}
 80265e8:	4601      	mov	r1, r0
 80265ea:	ab03      	add	r3, sp, #12
 80265ec:	4805      	ldr	r0, [pc, #20]	@ (8026604 <fiprintf+0x20>)
 80265ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80265f2:	6800      	ldr	r0, [r0, #0]
 80265f4:	9301      	str	r3, [sp, #4]
 80265f6:	f7ff fe31 	bl	802625c <_vfiprintf_r>
 80265fa:	b002      	add	sp, #8
 80265fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8026600:	b003      	add	sp, #12
 8026602:	4770      	bx	lr
 8026604:	24000244 	.word	0x24000244

08026608 <__swhatbuf_r>:
 8026608:	b570      	push	{r4, r5, r6, lr}
 802660a:	460c      	mov	r4, r1
 802660c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026610:	2900      	cmp	r1, #0
 8026612:	b096      	sub	sp, #88	@ 0x58
 8026614:	4615      	mov	r5, r2
 8026616:	461e      	mov	r6, r3
 8026618:	da0d      	bge.n	8026636 <__swhatbuf_r+0x2e>
 802661a:	89a3      	ldrh	r3, [r4, #12]
 802661c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8026620:	f04f 0100 	mov.w	r1, #0
 8026624:	bf14      	ite	ne
 8026626:	2340      	movne	r3, #64	@ 0x40
 8026628:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 802662c:	2000      	movs	r0, #0
 802662e:	6031      	str	r1, [r6, #0]
 8026630:	602b      	str	r3, [r5, #0]
 8026632:	b016      	add	sp, #88	@ 0x58
 8026634:	bd70      	pop	{r4, r5, r6, pc}
 8026636:	466a      	mov	r2, sp
 8026638:	f000 f848 	bl	80266cc <_fstat_r>
 802663c:	2800      	cmp	r0, #0
 802663e:	dbec      	blt.n	802661a <__swhatbuf_r+0x12>
 8026640:	9901      	ldr	r1, [sp, #4]
 8026642:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8026646:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802664a:	4259      	negs	r1, r3
 802664c:	4159      	adcs	r1, r3
 802664e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8026652:	e7eb      	b.n	802662c <__swhatbuf_r+0x24>

08026654 <__smakebuf_r>:
 8026654:	898b      	ldrh	r3, [r1, #12]
 8026656:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8026658:	079d      	lsls	r5, r3, #30
 802665a:	4606      	mov	r6, r0
 802665c:	460c      	mov	r4, r1
 802665e:	d507      	bpl.n	8026670 <__smakebuf_r+0x1c>
 8026660:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8026664:	6023      	str	r3, [r4, #0]
 8026666:	6123      	str	r3, [r4, #16]
 8026668:	2301      	movs	r3, #1
 802666a:	6163      	str	r3, [r4, #20]
 802666c:	b003      	add	sp, #12
 802666e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8026670:	ab01      	add	r3, sp, #4
 8026672:	466a      	mov	r2, sp
 8026674:	f7ff ffc8 	bl	8026608 <__swhatbuf_r>
 8026678:	9f00      	ldr	r7, [sp, #0]
 802667a:	4605      	mov	r5, r0
 802667c:	4639      	mov	r1, r7
 802667e:	4630      	mov	r0, r6
 8026680:	f7fb fc22 	bl	8021ec8 <_malloc_r>
 8026684:	b948      	cbnz	r0, 802669a <__smakebuf_r+0x46>
 8026686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802668a:	059a      	lsls	r2, r3, #22
 802668c:	d4ee      	bmi.n	802666c <__smakebuf_r+0x18>
 802668e:	f023 0303 	bic.w	r3, r3, #3
 8026692:	f043 0302 	orr.w	r3, r3, #2
 8026696:	81a3      	strh	r3, [r4, #12]
 8026698:	e7e2      	b.n	8026660 <__smakebuf_r+0xc>
 802669a:	89a3      	ldrh	r3, [r4, #12]
 802669c:	6020      	str	r0, [r4, #0]
 802669e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80266a2:	81a3      	strh	r3, [r4, #12]
 80266a4:	9b01      	ldr	r3, [sp, #4]
 80266a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80266aa:	b15b      	cbz	r3, 80266c4 <__smakebuf_r+0x70>
 80266ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80266b0:	4630      	mov	r0, r6
 80266b2:	f000 f81d 	bl	80266f0 <_isatty_r>
 80266b6:	b128      	cbz	r0, 80266c4 <__smakebuf_r+0x70>
 80266b8:	89a3      	ldrh	r3, [r4, #12]
 80266ba:	f023 0303 	bic.w	r3, r3, #3
 80266be:	f043 0301 	orr.w	r3, r3, #1
 80266c2:	81a3      	strh	r3, [r4, #12]
 80266c4:	89a3      	ldrh	r3, [r4, #12]
 80266c6:	431d      	orrs	r5, r3
 80266c8:	81a5      	strh	r5, [r4, #12]
 80266ca:	e7cf      	b.n	802666c <__smakebuf_r+0x18>

080266cc <_fstat_r>:
 80266cc:	b538      	push	{r3, r4, r5, lr}
 80266ce:	4d07      	ldr	r5, [pc, #28]	@ (80266ec <_fstat_r+0x20>)
 80266d0:	2300      	movs	r3, #0
 80266d2:	4604      	mov	r4, r0
 80266d4:	4608      	mov	r0, r1
 80266d6:	4611      	mov	r1, r2
 80266d8:	602b      	str	r3, [r5, #0]
 80266da:	f7df fe43 	bl	8006364 <_fstat>
 80266de:	1c43      	adds	r3, r0, #1
 80266e0:	d102      	bne.n	80266e8 <_fstat_r+0x1c>
 80266e2:	682b      	ldr	r3, [r5, #0]
 80266e4:	b103      	cbz	r3, 80266e8 <_fstat_r+0x1c>
 80266e6:	6023      	str	r3, [r4, #0]
 80266e8:	bd38      	pop	{r3, r4, r5, pc}
 80266ea:	bf00      	nop
 80266ec:	2401d084 	.word	0x2401d084

080266f0 <_isatty_r>:
 80266f0:	b538      	push	{r3, r4, r5, lr}
 80266f2:	4d06      	ldr	r5, [pc, #24]	@ (802670c <_isatty_r+0x1c>)
 80266f4:	2300      	movs	r3, #0
 80266f6:	4604      	mov	r4, r0
 80266f8:	4608      	mov	r0, r1
 80266fa:	602b      	str	r3, [r5, #0]
 80266fc:	f7df fe42 	bl	8006384 <_isatty>
 8026700:	1c43      	adds	r3, r0, #1
 8026702:	d102      	bne.n	802670a <_isatty_r+0x1a>
 8026704:	682b      	ldr	r3, [r5, #0]
 8026706:	b103      	cbz	r3, 802670a <_isatty_r+0x1a>
 8026708:	6023      	str	r3, [r4, #0]
 802670a:	bd38      	pop	{r3, r4, r5, pc}
 802670c:	2401d084 	.word	0x2401d084

08026710 <abort>:
 8026710:	b508      	push	{r3, lr}
 8026712:	2006      	movs	r0, #6
 8026714:	f000 f86e 	bl	80267f4 <raise>
 8026718:	2001      	movs	r0, #1
 802671a:	f7df fdef 	bl	80062fc <_exit>

0802671e <_calloc_r>:
 802671e:	b570      	push	{r4, r5, r6, lr}
 8026720:	fba1 5402 	umull	r5, r4, r1, r2
 8026724:	b934      	cbnz	r4, 8026734 <_calloc_r+0x16>
 8026726:	4629      	mov	r1, r5
 8026728:	f7fb fbce 	bl	8021ec8 <_malloc_r>
 802672c:	4606      	mov	r6, r0
 802672e:	b928      	cbnz	r0, 802673c <_calloc_r+0x1e>
 8026730:	4630      	mov	r0, r6
 8026732:	bd70      	pop	{r4, r5, r6, pc}
 8026734:	220c      	movs	r2, #12
 8026736:	6002      	str	r2, [r0, #0]
 8026738:	2600      	movs	r6, #0
 802673a:	e7f9      	b.n	8026730 <_calloc_r+0x12>
 802673c:	462a      	mov	r2, r5
 802673e:	4621      	mov	r1, r4
 8026740:	f7fd fca2 	bl	8024088 <memset>
 8026744:	e7f4      	b.n	8026730 <_calloc_r+0x12>

08026746 <_realloc_r>:
 8026746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802674a:	4607      	mov	r7, r0
 802674c:	4614      	mov	r4, r2
 802674e:	460d      	mov	r5, r1
 8026750:	b921      	cbnz	r1, 802675c <_realloc_r+0x16>
 8026752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026756:	4611      	mov	r1, r2
 8026758:	f7fb bbb6 	b.w	8021ec8 <_malloc_r>
 802675c:	b92a      	cbnz	r2, 802676a <_realloc_r+0x24>
 802675e:	f7fe fbb1 	bl	8024ec4 <_free_r>
 8026762:	4625      	mov	r5, r4
 8026764:	4628      	mov	r0, r5
 8026766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802676a:	f000 f85f 	bl	802682c <_malloc_usable_size_r>
 802676e:	4284      	cmp	r4, r0
 8026770:	4606      	mov	r6, r0
 8026772:	d802      	bhi.n	802677a <_realloc_r+0x34>
 8026774:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8026778:	d8f4      	bhi.n	8026764 <_realloc_r+0x1e>
 802677a:	4621      	mov	r1, r4
 802677c:	4638      	mov	r0, r7
 802677e:	f7fb fba3 	bl	8021ec8 <_malloc_r>
 8026782:	4680      	mov	r8, r0
 8026784:	b908      	cbnz	r0, 802678a <_realloc_r+0x44>
 8026786:	4645      	mov	r5, r8
 8026788:	e7ec      	b.n	8026764 <_realloc_r+0x1e>
 802678a:	42b4      	cmp	r4, r6
 802678c:	4622      	mov	r2, r4
 802678e:	4629      	mov	r1, r5
 8026790:	bf28      	it	cs
 8026792:	4632      	movcs	r2, r6
 8026794:	f7fd fd74 	bl	8024280 <memcpy>
 8026798:	4629      	mov	r1, r5
 802679a:	4638      	mov	r0, r7
 802679c:	f7fe fb92 	bl	8024ec4 <_free_r>
 80267a0:	e7f1      	b.n	8026786 <_realloc_r+0x40>

080267a2 <_raise_r>:
 80267a2:	291f      	cmp	r1, #31
 80267a4:	b538      	push	{r3, r4, r5, lr}
 80267a6:	4605      	mov	r5, r0
 80267a8:	460c      	mov	r4, r1
 80267aa:	d904      	bls.n	80267b6 <_raise_r+0x14>
 80267ac:	2316      	movs	r3, #22
 80267ae:	6003      	str	r3, [r0, #0]
 80267b0:	f04f 30ff 	mov.w	r0, #4294967295
 80267b4:	bd38      	pop	{r3, r4, r5, pc}
 80267b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80267b8:	b112      	cbz	r2, 80267c0 <_raise_r+0x1e>
 80267ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80267be:	b94b      	cbnz	r3, 80267d4 <_raise_r+0x32>
 80267c0:	4628      	mov	r0, r5
 80267c2:	f000 f831 	bl	8026828 <_getpid_r>
 80267c6:	4622      	mov	r2, r4
 80267c8:	4601      	mov	r1, r0
 80267ca:	4628      	mov	r0, r5
 80267cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80267d0:	f000 b818 	b.w	8026804 <_kill_r>
 80267d4:	2b01      	cmp	r3, #1
 80267d6:	d00a      	beq.n	80267ee <_raise_r+0x4c>
 80267d8:	1c59      	adds	r1, r3, #1
 80267da:	d103      	bne.n	80267e4 <_raise_r+0x42>
 80267dc:	2316      	movs	r3, #22
 80267de:	6003      	str	r3, [r0, #0]
 80267e0:	2001      	movs	r0, #1
 80267e2:	e7e7      	b.n	80267b4 <_raise_r+0x12>
 80267e4:	2100      	movs	r1, #0
 80267e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80267ea:	4620      	mov	r0, r4
 80267ec:	4798      	blx	r3
 80267ee:	2000      	movs	r0, #0
 80267f0:	e7e0      	b.n	80267b4 <_raise_r+0x12>
	...

080267f4 <raise>:
 80267f4:	4b02      	ldr	r3, [pc, #8]	@ (8026800 <raise+0xc>)
 80267f6:	4601      	mov	r1, r0
 80267f8:	6818      	ldr	r0, [r3, #0]
 80267fa:	f7ff bfd2 	b.w	80267a2 <_raise_r>
 80267fe:	bf00      	nop
 8026800:	24000244 	.word	0x24000244

08026804 <_kill_r>:
 8026804:	b538      	push	{r3, r4, r5, lr}
 8026806:	4d07      	ldr	r5, [pc, #28]	@ (8026824 <_kill_r+0x20>)
 8026808:	2300      	movs	r3, #0
 802680a:	4604      	mov	r4, r0
 802680c:	4608      	mov	r0, r1
 802680e:	4611      	mov	r1, r2
 8026810:	602b      	str	r3, [r5, #0]
 8026812:	f7df fd61 	bl	80062d8 <_kill>
 8026816:	1c43      	adds	r3, r0, #1
 8026818:	d102      	bne.n	8026820 <_kill_r+0x1c>
 802681a:	682b      	ldr	r3, [r5, #0]
 802681c:	b103      	cbz	r3, 8026820 <_kill_r+0x1c>
 802681e:	6023      	str	r3, [r4, #0]
 8026820:	bd38      	pop	{r3, r4, r5, pc}
 8026822:	bf00      	nop
 8026824:	2401d084 	.word	0x2401d084

08026828 <_getpid_r>:
 8026828:	f7df bd4e 	b.w	80062c8 <_getpid>

0802682c <_malloc_usable_size_r>:
 802682c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8026830:	1f18      	subs	r0, r3, #4
 8026832:	2b00      	cmp	r3, #0
 8026834:	bfbc      	itt	lt
 8026836:	580b      	ldrlt	r3, [r1, r0]
 8026838:	18c0      	addlt	r0, r0, r3
 802683a:	4770      	bx	lr
 802683c:	0000      	movs	r0, r0
	...

08026840 <fmod>:
 8026840:	b508      	push	{r3, lr}
 8026842:	ed2d 8b04 	vpush	{d8-d9}
 8026846:	eeb0 9b40 	vmov.f64	d9, d0
 802684a:	eeb0 8b41 	vmov.f64	d8, d1
 802684e:	f000 f9f7 	bl	8026c40 <__ieee754_fmod>
 8026852:	eeb4 9b48 	vcmp.f64	d9, d8
 8026856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802685a:	d60c      	bvs.n	8026876 <fmod+0x36>
 802685c:	ed9f 9b08 	vldr	d9, [pc, #32]	@ 8026880 <fmod+0x40>
 8026860:	eeb4 8b49 	vcmp.f64	d8, d9
 8026864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026868:	d105      	bne.n	8026876 <fmod+0x36>
 802686a:	f7fd fcdf 	bl	802422c <__errno>
 802686e:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8026872:	2321      	movs	r3, #33	@ 0x21
 8026874:	6003      	str	r3, [r0, #0]
 8026876:	ecbd 8b04 	vpop	{d8-d9}
 802687a:	bd08      	pop	{r3, pc}
 802687c:	f3af 8000 	nop.w
	...

08026888 <sqrt>:
 8026888:	b508      	push	{r3, lr}
 802688a:	ed2d 8b04 	vpush	{d8-d9}
 802688e:	eeb0 8b40 	vmov.f64	d8, d0
 8026892:	f000 f90f 	bl	8026ab4 <__ieee754_sqrt>
 8026896:	eeb4 8b48 	vcmp.f64	d8, d8
 802689a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802689e:	d60c      	bvs.n	80268ba <sqrt+0x32>
 80268a0:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 80268c0 <sqrt+0x38>
 80268a4:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80268a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80268ac:	d505      	bpl.n	80268ba <sqrt+0x32>
 80268ae:	f7fd fcbd 	bl	802422c <__errno>
 80268b2:	ee89 0b09 	vdiv.f64	d0, d9, d9
 80268b6:	2321      	movs	r3, #33	@ 0x21
 80268b8:	6003      	str	r3, [r0, #0]
 80268ba:	ecbd 8b04 	vpop	{d8-d9}
 80268be:	bd08      	pop	{r3, pc}
	...

080268c8 <cos>:
 80268c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80268ca:	eeb0 7b40 	vmov.f64	d7, d0
 80268ce:	ee17 3a90 	vmov	r3, s15
 80268d2:	4a21      	ldr	r2, [pc, #132]	@ (8026958 <cos+0x90>)
 80268d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80268d8:	4293      	cmp	r3, r2
 80268da:	d806      	bhi.n	80268ea <cos+0x22>
 80268dc:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8026950 <cos+0x88>
 80268e0:	b005      	add	sp, #20
 80268e2:	f85d eb04 	ldr.w	lr, [sp], #4
 80268e6:	f000 b8eb 	b.w	8026ac0 <__kernel_cos>
 80268ea:	4a1c      	ldr	r2, [pc, #112]	@ (802695c <cos+0x94>)
 80268ec:	4293      	cmp	r3, r2
 80268ee:	d904      	bls.n	80268fa <cos+0x32>
 80268f0:	ee30 0b40 	vsub.f64	d0, d0, d0
 80268f4:	b005      	add	sp, #20
 80268f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80268fa:	4668      	mov	r0, sp
 80268fc:	f000 faac 	bl	8026e58 <__ieee754_rem_pio2>
 8026900:	f000 0003 	and.w	r0, r0, #3
 8026904:	2801      	cmp	r0, #1
 8026906:	d009      	beq.n	802691c <cos+0x54>
 8026908:	2802      	cmp	r0, #2
 802690a:	d010      	beq.n	802692e <cos+0x66>
 802690c:	b9b0      	cbnz	r0, 802693c <cos+0x74>
 802690e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8026912:	ed9d 0b00 	vldr	d0, [sp]
 8026916:	f000 f8d3 	bl	8026ac0 <__kernel_cos>
 802691a:	e7eb      	b.n	80268f4 <cos+0x2c>
 802691c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8026920:	ed9d 0b00 	vldr	d0, [sp]
 8026924:	f000 f934 	bl	8026b90 <__kernel_sin>
 8026928:	eeb1 0b40 	vneg.f64	d0, d0
 802692c:	e7e2      	b.n	80268f4 <cos+0x2c>
 802692e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8026932:	ed9d 0b00 	vldr	d0, [sp]
 8026936:	f000 f8c3 	bl	8026ac0 <__kernel_cos>
 802693a:	e7f5      	b.n	8026928 <cos+0x60>
 802693c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8026940:	ed9d 0b00 	vldr	d0, [sp]
 8026944:	2001      	movs	r0, #1
 8026946:	f000 f923 	bl	8026b90 <__kernel_sin>
 802694a:	e7d3      	b.n	80268f4 <cos+0x2c>
 802694c:	f3af 8000 	nop.w
	...
 8026958:	3fe921fb 	.word	0x3fe921fb
 802695c:	7fefffff 	.word	0x7fefffff

08026960 <sin>:
 8026960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8026962:	eeb0 7b40 	vmov.f64	d7, d0
 8026966:	ee17 3a90 	vmov	r3, s15
 802696a:	4a21      	ldr	r2, [pc, #132]	@ (80269f0 <sin+0x90>)
 802696c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8026970:	4293      	cmp	r3, r2
 8026972:	d807      	bhi.n	8026984 <sin+0x24>
 8026974:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 80269e8 <sin+0x88>
 8026978:	2000      	movs	r0, #0
 802697a:	b005      	add	sp, #20
 802697c:	f85d eb04 	ldr.w	lr, [sp], #4
 8026980:	f000 b906 	b.w	8026b90 <__kernel_sin>
 8026984:	4a1b      	ldr	r2, [pc, #108]	@ (80269f4 <sin+0x94>)
 8026986:	4293      	cmp	r3, r2
 8026988:	d904      	bls.n	8026994 <sin+0x34>
 802698a:	ee30 0b40 	vsub.f64	d0, d0, d0
 802698e:	b005      	add	sp, #20
 8026990:	f85d fb04 	ldr.w	pc, [sp], #4
 8026994:	4668      	mov	r0, sp
 8026996:	f000 fa5f 	bl	8026e58 <__ieee754_rem_pio2>
 802699a:	f000 0003 	and.w	r0, r0, #3
 802699e:	2801      	cmp	r0, #1
 80269a0:	d00a      	beq.n	80269b8 <sin+0x58>
 80269a2:	2802      	cmp	r0, #2
 80269a4:	d00f      	beq.n	80269c6 <sin+0x66>
 80269a6:	b9c0      	cbnz	r0, 80269da <sin+0x7a>
 80269a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80269ac:	ed9d 0b00 	vldr	d0, [sp]
 80269b0:	2001      	movs	r0, #1
 80269b2:	f000 f8ed 	bl	8026b90 <__kernel_sin>
 80269b6:	e7ea      	b.n	802698e <sin+0x2e>
 80269b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80269bc:	ed9d 0b00 	vldr	d0, [sp]
 80269c0:	f000 f87e 	bl	8026ac0 <__kernel_cos>
 80269c4:	e7e3      	b.n	802698e <sin+0x2e>
 80269c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80269ca:	ed9d 0b00 	vldr	d0, [sp]
 80269ce:	2001      	movs	r0, #1
 80269d0:	f000 f8de 	bl	8026b90 <__kernel_sin>
 80269d4:	eeb1 0b40 	vneg.f64	d0, d0
 80269d8:	e7d9      	b.n	802698e <sin+0x2e>
 80269da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80269de:	ed9d 0b00 	vldr	d0, [sp]
 80269e2:	f000 f86d 	bl	8026ac0 <__kernel_cos>
 80269e6:	e7f5      	b.n	80269d4 <sin+0x74>
	...
 80269f0:	3fe921fb 	.word	0x3fe921fb
 80269f4:	7fefffff 	.word	0x7fefffff

080269f8 <fmax>:
 80269f8:	b508      	push	{r3, lr}
 80269fa:	ed2d 8b04 	vpush	{d8-d9}
 80269fe:	eeb0 8b40 	vmov.f64	d8, d0
 8026a02:	eeb0 9b41 	vmov.f64	d9, d1
 8026a06:	f000 f831 	bl	8026a6c <__fpclassifyd>
 8026a0a:	b930      	cbnz	r0, 8026a1a <fmax+0x22>
 8026a0c:	eeb0 8b49 	vmov.f64	d8, d9
 8026a10:	eeb0 0b48 	vmov.f64	d0, d8
 8026a14:	ecbd 8b04 	vpop	{d8-d9}
 8026a18:	bd08      	pop	{r3, pc}
 8026a1a:	eeb0 0b49 	vmov.f64	d0, d9
 8026a1e:	f000 f825 	bl	8026a6c <__fpclassifyd>
 8026a22:	2800      	cmp	r0, #0
 8026a24:	d0f4      	beq.n	8026a10 <fmax+0x18>
 8026a26:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8026a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026a2e:	dded      	ble.n	8026a0c <fmax+0x14>
 8026a30:	e7ee      	b.n	8026a10 <fmax+0x18>

08026a32 <fmin>:
 8026a32:	b508      	push	{r3, lr}
 8026a34:	ed2d 8b04 	vpush	{d8-d9}
 8026a38:	eeb0 8b40 	vmov.f64	d8, d0
 8026a3c:	eeb0 9b41 	vmov.f64	d9, d1
 8026a40:	f000 f814 	bl	8026a6c <__fpclassifyd>
 8026a44:	b930      	cbnz	r0, 8026a54 <fmin+0x22>
 8026a46:	eeb0 8b49 	vmov.f64	d8, d9
 8026a4a:	eeb0 0b48 	vmov.f64	d0, d8
 8026a4e:	ecbd 8b04 	vpop	{d8-d9}
 8026a52:	bd08      	pop	{r3, pc}
 8026a54:	eeb0 0b49 	vmov.f64	d0, d9
 8026a58:	f000 f808 	bl	8026a6c <__fpclassifyd>
 8026a5c:	2800      	cmp	r0, #0
 8026a5e:	d0f4      	beq.n	8026a4a <fmin+0x18>
 8026a60:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8026a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026a68:	d5ed      	bpl.n	8026a46 <fmin+0x14>
 8026a6a:	e7ee      	b.n	8026a4a <fmin+0x18>

08026a6c <__fpclassifyd>:
 8026a6c:	ec51 0b10 	vmov	r0, r1, d0
 8026a70:	460b      	mov	r3, r1
 8026a72:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8026a76:	b510      	push	{r4, lr}
 8026a78:	d104      	bne.n	8026a84 <__fpclassifyd+0x18>
 8026a7a:	2800      	cmp	r0, #0
 8026a7c:	bf0c      	ite	eq
 8026a7e:	2002      	moveq	r0, #2
 8026a80:	2003      	movne	r0, #3
 8026a82:	bd10      	pop	{r4, pc}
 8026a84:	4a09      	ldr	r2, [pc, #36]	@ (8026aac <__fpclassifyd+0x40>)
 8026a86:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8026a8a:	4294      	cmp	r4, r2
 8026a8c:	d908      	bls.n	8026aa0 <__fpclassifyd+0x34>
 8026a8e:	4a08      	ldr	r2, [pc, #32]	@ (8026ab0 <__fpclassifyd+0x44>)
 8026a90:	4213      	tst	r3, r2
 8026a92:	d007      	beq.n	8026aa4 <__fpclassifyd+0x38>
 8026a94:	4291      	cmp	r1, r2
 8026a96:	d107      	bne.n	8026aa8 <__fpclassifyd+0x3c>
 8026a98:	fab0 f080 	clz	r0, r0
 8026a9c:	0940      	lsrs	r0, r0, #5
 8026a9e:	e7f0      	b.n	8026a82 <__fpclassifyd+0x16>
 8026aa0:	2004      	movs	r0, #4
 8026aa2:	e7ee      	b.n	8026a82 <__fpclassifyd+0x16>
 8026aa4:	2003      	movs	r0, #3
 8026aa6:	e7ec      	b.n	8026a82 <__fpclassifyd+0x16>
 8026aa8:	2000      	movs	r0, #0
 8026aaa:	e7ea      	b.n	8026a82 <__fpclassifyd+0x16>
 8026aac:	7fdfffff 	.word	0x7fdfffff
 8026ab0:	7ff00000 	.word	0x7ff00000

08026ab4 <__ieee754_sqrt>:
 8026ab4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8026ab8:	4770      	bx	lr
 8026aba:	0000      	movs	r0, r0
 8026abc:	0000      	movs	r0, r0
	...

08026ac0 <__kernel_cos>:
 8026ac0:	eeb0 5b40 	vmov.f64	d5, d0
 8026ac4:	ee15 1a90 	vmov	r1, s11
 8026ac8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8026acc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8026ad0:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 8026ad4:	d204      	bcs.n	8026ae0 <__kernel_cos+0x20>
 8026ad6:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8026ada:	ee17 3a90 	vmov	r3, s15
 8026ade:	b343      	cbz	r3, 8026b32 <__kernel_cos+0x72>
 8026ae0:	ee25 6b05 	vmul.f64	d6, d5, d5
 8026ae4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 8026ae8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8026b58 <__kernel_cos+0x98>
 8026aec:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8026b60 <__kernel_cos+0xa0>
 8026af0:	eea6 4b07 	vfma.f64	d4, d6, d7
 8026af4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8026b68 <__kernel_cos+0xa8>
 8026af8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8026afc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8026b70 <__kernel_cos+0xb0>
 8026b00:	eea7 4b06 	vfma.f64	d4, d7, d6
 8026b04:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8026b78 <__kernel_cos+0xb8>
 8026b08:	4b1f      	ldr	r3, [pc, #124]	@ (8026b88 <__kernel_cos+0xc8>)
 8026b0a:	eea4 7b06 	vfma.f64	d7, d4, d6
 8026b0e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8026b80 <__kernel_cos+0xc0>
 8026b12:	4299      	cmp	r1, r3
 8026b14:	eea7 4b06 	vfma.f64	d4, d7, d6
 8026b18:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8026b1c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8026b20:	ee26 7b07 	vmul.f64	d7, d6, d7
 8026b24:	eea6 1b04 	vfma.f64	d1, d6, d4
 8026b28:	d804      	bhi.n	8026b34 <__kernel_cos+0x74>
 8026b2a:	ee37 7b41 	vsub.f64	d7, d7, d1
 8026b2e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8026b32:	4770      	bx	lr
 8026b34:	4b15      	ldr	r3, [pc, #84]	@ (8026b8c <__kernel_cos+0xcc>)
 8026b36:	4299      	cmp	r1, r3
 8026b38:	d809      	bhi.n	8026b4e <__kernel_cos+0x8e>
 8026b3a:	2200      	movs	r2, #0
 8026b3c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8026b40:	ec43 2b16 	vmov	d6, r2, r3
 8026b44:	ee30 0b46 	vsub.f64	d0, d0, d6
 8026b48:	ee37 7b46 	vsub.f64	d7, d7, d6
 8026b4c:	e7ed      	b.n	8026b2a <__kernel_cos+0x6a>
 8026b4e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8026b52:	e7f7      	b.n	8026b44 <__kernel_cos+0x84>
 8026b54:	f3af 8000 	nop.w
 8026b58:	be8838d4 	.word	0xbe8838d4
 8026b5c:	bda8fae9 	.word	0xbda8fae9
 8026b60:	bdb4b1c4 	.word	0xbdb4b1c4
 8026b64:	3e21ee9e 	.word	0x3e21ee9e
 8026b68:	809c52ad 	.word	0x809c52ad
 8026b6c:	be927e4f 	.word	0xbe927e4f
 8026b70:	19cb1590 	.word	0x19cb1590
 8026b74:	3efa01a0 	.word	0x3efa01a0
 8026b78:	16c15177 	.word	0x16c15177
 8026b7c:	bf56c16c 	.word	0xbf56c16c
 8026b80:	5555554c 	.word	0x5555554c
 8026b84:	3fa55555 	.word	0x3fa55555
 8026b88:	3fd33332 	.word	0x3fd33332
 8026b8c:	3fe90000 	.word	0x3fe90000

08026b90 <__kernel_sin>:
 8026b90:	ee10 3a90 	vmov	r3, s1
 8026b94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8026b98:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8026b9c:	d204      	bcs.n	8026ba8 <__kernel_sin+0x18>
 8026b9e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8026ba2:	ee17 3a90 	vmov	r3, s15
 8026ba6:	b35b      	cbz	r3, 8026c00 <__kernel_sin+0x70>
 8026ba8:	ee20 6b00 	vmul.f64	d6, d0, d0
 8026bac:	ee20 5b06 	vmul.f64	d5, d0, d6
 8026bb0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8026c08 <__kernel_sin+0x78>
 8026bb4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8026c10 <__kernel_sin+0x80>
 8026bb8:	eea6 4b07 	vfma.f64	d4, d6, d7
 8026bbc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8026c18 <__kernel_sin+0x88>
 8026bc0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8026bc4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8026c20 <__kernel_sin+0x90>
 8026bc8:	eea7 4b06 	vfma.f64	d4, d7, d6
 8026bcc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8026c28 <__kernel_sin+0x98>
 8026bd0:	eea4 7b06 	vfma.f64	d7, d4, d6
 8026bd4:	b930      	cbnz	r0, 8026be4 <__kernel_sin+0x54>
 8026bd6:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8026c30 <__kernel_sin+0xa0>
 8026bda:	eea6 4b07 	vfma.f64	d4, d6, d7
 8026bde:	eea4 0b05 	vfma.f64	d0, d4, d5
 8026be2:	4770      	bx	lr
 8026be4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8026be8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8026bec:	eea1 7b04 	vfma.f64	d7, d1, d4
 8026bf0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8026bf4:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8026c38 <__kernel_sin+0xa8>
 8026bf8:	eea5 1b07 	vfma.f64	d1, d5, d7
 8026bfc:	ee30 0b41 	vsub.f64	d0, d0, d1
 8026c00:	4770      	bx	lr
 8026c02:	bf00      	nop
 8026c04:	f3af 8000 	nop.w
 8026c08:	5acfd57c 	.word	0x5acfd57c
 8026c0c:	3de5d93a 	.word	0x3de5d93a
 8026c10:	8a2b9ceb 	.word	0x8a2b9ceb
 8026c14:	be5ae5e6 	.word	0xbe5ae5e6
 8026c18:	57b1fe7d 	.word	0x57b1fe7d
 8026c1c:	3ec71de3 	.word	0x3ec71de3
 8026c20:	19c161d5 	.word	0x19c161d5
 8026c24:	bf2a01a0 	.word	0xbf2a01a0
 8026c28:	1110f8a6 	.word	0x1110f8a6
 8026c2c:	3f811111 	.word	0x3f811111
 8026c30:	55555549 	.word	0x55555549
 8026c34:	bfc55555 	.word	0xbfc55555
 8026c38:	55555549 	.word	0x55555549
 8026c3c:	3fc55555 	.word	0x3fc55555

08026c40 <__ieee754_fmod>:
 8026c40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8026c44:	ed8d 1b00 	vstr	d1, [sp]
 8026c48:	e9dd 0600 	ldrd	r0, r6, [sp]
 8026c4c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8026c50:	ea50 0305 	orrs.w	r3, r0, r5
 8026c54:	4686      	mov	lr, r0
 8026c56:	d00d      	beq.n	8026c74 <__ieee754_fmod+0x34>
 8026c58:	ee10 ca90 	vmov	ip, s1
 8026c5c:	4b77      	ldr	r3, [pc, #476]	@ (8026e3c <__ieee754_fmod+0x1fc>)
 8026c5e:	f02c 4800 	bic.w	r8, ip, #2147483648	@ 0x80000000
 8026c62:	4598      	cmp	r8, r3
 8026c64:	d806      	bhi.n	8026c74 <__ieee754_fmod+0x34>
 8026c66:	4243      	negs	r3, r0
 8026c68:	4a75      	ldr	r2, [pc, #468]	@ (8026e40 <__ieee754_fmod+0x200>)
 8026c6a:	4303      	orrs	r3, r0
 8026c6c:	ea45 73d3 	orr.w	r3, r5, r3, lsr #31
 8026c70:	4293      	cmp	r3, r2
 8026c72:	d908      	bls.n	8026c86 <__ieee754_fmod+0x46>
 8026c74:	ed9d 7b00 	vldr	d7, [sp]
 8026c78:	ee20 7b07 	vmul.f64	d7, d0, d7
 8026c7c:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8026c80:	b003      	add	sp, #12
 8026c82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026c86:	ee10 9a10 	vmov	r9, s0
 8026c8a:	45a8      	cmp	r8, r5
 8026c8c:	464f      	mov	r7, r9
 8026c8e:	f00c 4400 	and.w	r4, ip, #2147483648	@ 0x80000000
 8026c92:	dc09      	bgt.n	8026ca8 <__ieee754_fmod+0x68>
 8026c94:	dbf4      	blt.n	8026c80 <__ieee754_fmod+0x40>
 8026c96:	4548      	cmp	r0, r9
 8026c98:	d8f2      	bhi.n	8026c80 <__ieee754_fmod+0x40>
 8026c9a:	d105      	bne.n	8026ca8 <__ieee754_fmod+0x68>
 8026c9c:	4b69      	ldr	r3, [pc, #420]	@ (8026e44 <__ieee754_fmod+0x204>)
 8026c9e:	eb03 7314 	add.w	r3, r3, r4, lsr #28
 8026ca2:	ed93 0b00 	vldr	d0, [r3]
 8026ca6:	e7eb      	b.n	8026c80 <__ieee754_fmod+0x40>
 8026ca8:	4965      	ldr	r1, [pc, #404]	@ (8026e40 <__ieee754_fmod+0x200>)
 8026caa:	ea1c 0f01 	tst.w	ip, r1
 8026cae:	d14a      	bne.n	8026d46 <__ieee754_fmod+0x106>
 8026cb0:	f1b8 0f00 	cmp.w	r8, #0
 8026cb4:	d13f      	bne.n	8026d36 <__ieee754_fmod+0xf6>
 8026cb6:	4a64      	ldr	r2, [pc, #400]	@ (8026e48 <__ieee754_fmod+0x208>)
 8026cb8:	464b      	mov	r3, r9
 8026cba:	2b00      	cmp	r3, #0
 8026cbc:	dc38      	bgt.n	8026d30 <__ieee754_fmod+0xf0>
 8026cbe:	420e      	tst	r6, r1
 8026cc0:	d150      	bne.n	8026d64 <__ieee754_fmod+0x124>
 8026cc2:	2d00      	cmp	r5, #0
 8026cc4:	d147      	bne.n	8026d56 <__ieee754_fmod+0x116>
 8026cc6:	4b60      	ldr	r3, [pc, #384]	@ (8026e48 <__ieee754_fmod+0x208>)
 8026cc8:	4601      	mov	r1, r0
 8026cca:	2900      	cmp	r1, #0
 8026ccc:	dc40      	bgt.n	8026d50 <__ieee754_fmod+0x110>
 8026cce:	495f      	ldr	r1, [pc, #380]	@ (8026e4c <__ieee754_fmod+0x20c>)
 8026cd0:	428a      	cmp	r2, r1
 8026cd2:	db4b      	blt.n	8026d6c <__ieee754_fmod+0x12c>
 8026cd4:	f3cc 0113 	ubfx	r1, ip, #0, #20
 8026cd8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8026cdc:	f8df c16c 	ldr.w	ip, [pc, #364]	@ 8026e4c <__ieee754_fmod+0x20c>
 8026ce0:	4563      	cmp	r3, ip
 8026ce2:	db58      	blt.n	8026d96 <__ieee754_fmod+0x156>
 8026ce4:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8026ce8:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8026cec:	1ad0      	subs	r0, r2, r3
 8026cee:	1b8a      	subs	r2, r1, r6
 8026cf0:	eba7 050e 	sub.w	r5, r7, lr
 8026cf4:	2800      	cmp	r0, #0
 8026cf6:	d164      	bne.n	8026dc2 <__ieee754_fmod+0x182>
 8026cf8:	4577      	cmp	r7, lr
 8026cfa:	bf38      	it	cc
 8026cfc:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8026d00:	2a00      	cmp	r2, #0
 8026d02:	bfbc      	itt	lt
 8026d04:	463d      	movlt	r5, r7
 8026d06:	460a      	movlt	r2, r1
 8026d08:	ea52 0105 	orrs.w	r1, r2, r5
 8026d0c:	d0c6      	beq.n	8026c9c <__ieee754_fmod+0x5c>
 8026d0e:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8026d12:	db6b      	blt.n	8026dec <__ieee754_fmod+0x1ac>
 8026d14:	494d      	ldr	r1, [pc, #308]	@ (8026e4c <__ieee754_fmod+0x20c>)
 8026d16:	428b      	cmp	r3, r1
 8026d18:	db6e      	blt.n	8026df8 <__ieee754_fmod+0x1b8>
 8026d1a:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 8026d1e:	4322      	orrs	r2, r4
 8026d20:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8026d24:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 8026d28:	4628      	mov	r0, r5
 8026d2a:	ec41 0b10 	vmov	d0, r0, r1
 8026d2e:	e7a7      	b.n	8026c80 <__ieee754_fmod+0x40>
 8026d30:	3a01      	subs	r2, #1
 8026d32:	005b      	lsls	r3, r3, #1
 8026d34:	e7c1      	b.n	8026cba <__ieee754_fmod+0x7a>
 8026d36:	4a45      	ldr	r2, [pc, #276]	@ (8026e4c <__ieee754_fmod+0x20c>)
 8026d38:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8026d3c:	2b00      	cmp	r3, #0
 8026d3e:	ddbe      	ble.n	8026cbe <__ieee754_fmod+0x7e>
 8026d40:	3a01      	subs	r2, #1
 8026d42:	005b      	lsls	r3, r3, #1
 8026d44:	e7fa      	b.n	8026d3c <__ieee754_fmod+0xfc>
 8026d46:	ea4f 5228 	mov.w	r2, r8, asr #20
 8026d4a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8026d4e:	e7b6      	b.n	8026cbe <__ieee754_fmod+0x7e>
 8026d50:	3b01      	subs	r3, #1
 8026d52:	0049      	lsls	r1, r1, #1
 8026d54:	e7b9      	b.n	8026cca <__ieee754_fmod+0x8a>
 8026d56:	4b3d      	ldr	r3, [pc, #244]	@ (8026e4c <__ieee754_fmod+0x20c>)
 8026d58:	02e9      	lsls	r1, r5, #11
 8026d5a:	2900      	cmp	r1, #0
 8026d5c:	ddb7      	ble.n	8026cce <__ieee754_fmod+0x8e>
 8026d5e:	3b01      	subs	r3, #1
 8026d60:	0049      	lsls	r1, r1, #1
 8026d62:	e7fa      	b.n	8026d5a <__ieee754_fmod+0x11a>
 8026d64:	152b      	asrs	r3, r5, #20
 8026d66:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8026d6a:	e7b0      	b.n	8026cce <__ieee754_fmod+0x8e>
 8026d6c:	eba1 0c02 	sub.w	ip, r1, r2
 8026d70:	f1bc 0f1f 	cmp.w	ip, #31
 8026d74:	dc09      	bgt.n	8026d8a <__ieee754_fmod+0x14a>
 8026d76:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 8026d7a:	fa08 f70c 	lsl.w	r7, r8, ip
 8026d7e:	fa29 f101 	lsr.w	r1, r9, r1
 8026d82:	4339      	orrs	r1, r7
 8026d84:	fa09 f70c 	lsl.w	r7, r9, ip
 8026d88:	e7a8      	b.n	8026cdc <__ieee754_fmod+0x9c>
 8026d8a:	4931      	ldr	r1, [pc, #196]	@ (8026e50 <__ieee754_fmod+0x210>)
 8026d8c:	1a89      	subs	r1, r1, r2
 8026d8e:	fa09 f101 	lsl.w	r1, r9, r1
 8026d92:	2700      	movs	r7, #0
 8026d94:	e7a2      	b.n	8026cdc <__ieee754_fmod+0x9c>
 8026d96:	ebac 0c03 	sub.w	ip, ip, r3
 8026d9a:	f1bc 0f1f 	cmp.w	ip, #31
 8026d9e:	dc09      	bgt.n	8026db4 <__ieee754_fmod+0x174>
 8026da0:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 8026da4:	fa05 f50c 	lsl.w	r5, r5, ip
 8026da8:	fa20 f606 	lsr.w	r6, r0, r6
 8026dac:	432e      	orrs	r6, r5
 8026dae:	fa00 fe0c 	lsl.w	lr, r0, ip
 8026db2:	e79b      	b.n	8026cec <__ieee754_fmod+0xac>
 8026db4:	4e26      	ldr	r6, [pc, #152]	@ (8026e50 <__ieee754_fmod+0x210>)
 8026db6:	1af6      	subs	r6, r6, r3
 8026db8:	fa00 f606 	lsl.w	r6, r0, r6
 8026dbc:	f04f 0e00 	mov.w	lr, #0
 8026dc0:	e794      	b.n	8026cec <__ieee754_fmod+0xac>
 8026dc2:	4577      	cmp	r7, lr
 8026dc4:	bf38      	it	cc
 8026dc6:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8026dca:	2a00      	cmp	r2, #0
 8026dcc:	da05      	bge.n	8026dda <__ieee754_fmod+0x19a>
 8026dce:	0ffa      	lsrs	r2, r7, #31
 8026dd0:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8026dd4:	007f      	lsls	r7, r7, #1
 8026dd6:	3801      	subs	r0, #1
 8026dd8:	e789      	b.n	8026cee <__ieee754_fmod+0xae>
 8026dda:	ea52 0105 	orrs.w	r1, r2, r5
 8026dde:	f43f af5d 	beq.w	8026c9c <__ieee754_fmod+0x5c>
 8026de2:	0fe9      	lsrs	r1, r5, #31
 8026de4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8026de8:	006f      	lsls	r7, r5, #1
 8026dea:	e7f4      	b.n	8026dd6 <__ieee754_fmod+0x196>
 8026dec:	0fe9      	lsrs	r1, r5, #31
 8026dee:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8026df2:	006d      	lsls	r5, r5, #1
 8026df4:	3b01      	subs	r3, #1
 8026df6:	e78a      	b.n	8026d0e <__ieee754_fmod+0xce>
 8026df8:	1ac9      	subs	r1, r1, r3
 8026dfa:	2914      	cmp	r1, #20
 8026dfc:	dc0a      	bgt.n	8026e14 <__ieee754_fmod+0x1d4>
 8026dfe:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8026e02:	fa02 f303 	lsl.w	r3, r2, r3
 8026e06:	40cd      	lsrs	r5, r1
 8026e08:	432b      	orrs	r3, r5
 8026e0a:	410a      	asrs	r2, r1
 8026e0c:	ea42 0104 	orr.w	r1, r2, r4
 8026e10:	4618      	mov	r0, r3
 8026e12:	e78a      	b.n	8026d2a <__ieee754_fmod+0xea>
 8026e14:	291f      	cmp	r1, #31
 8026e16:	dc07      	bgt.n	8026e28 <__ieee754_fmod+0x1e8>
 8026e18:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8026e1c:	40cd      	lsrs	r5, r1
 8026e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8026e22:	432b      	orrs	r3, r5
 8026e24:	4622      	mov	r2, r4
 8026e26:	e7f1      	b.n	8026e0c <__ieee754_fmod+0x1cc>
 8026e28:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 8026e2c:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8026e30:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 8026e34:	33e2      	adds	r3, #226	@ 0xe2
 8026e36:	fa42 f303 	asr.w	r3, r2, r3
 8026e3a:	e7f3      	b.n	8026e24 <__ieee754_fmod+0x1e4>
 8026e3c:	7fefffff 	.word	0x7fefffff
 8026e40:	7ff00000 	.word	0x7ff00000
 8026e44:	0802a938 	.word	0x0802a938
 8026e48:	fffffbed 	.word	0xfffffbed
 8026e4c:	fffffc02 	.word	0xfffffc02
 8026e50:	fffffbe2 	.word	0xfffffbe2
 8026e54:	00000000 	.word	0x00000000

08026e58 <__ieee754_rem_pio2>:
 8026e58:	b570      	push	{r4, r5, r6, lr}
 8026e5a:	eeb0 7b40 	vmov.f64	d7, d0
 8026e5e:	ee17 5a90 	vmov	r5, s15
 8026e62:	4b99      	ldr	r3, [pc, #612]	@ (80270c8 <__ieee754_rem_pio2+0x270>)
 8026e64:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8026e68:	429e      	cmp	r6, r3
 8026e6a:	b088      	sub	sp, #32
 8026e6c:	4604      	mov	r4, r0
 8026e6e:	d807      	bhi.n	8026e80 <__ieee754_rem_pio2+0x28>
 8026e70:	2200      	movs	r2, #0
 8026e72:	2300      	movs	r3, #0
 8026e74:	ed84 0b00 	vstr	d0, [r4]
 8026e78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8026e7c:	2000      	movs	r0, #0
 8026e7e:	e01b      	b.n	8026eb8 <__ieee754_rem_pio2+0x60>
 8026e80:	4b92      	ldr	r3, [pc, #584]	@ (80270cc <__ieee754_rem_pio2+0x274>)
 8026e82:	429e      	cmp	r6, r3
 8026e84:	d83b      	bhi.n	8026efe <__ieee754_rem_pio2+0xa6>
 8026e86:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8026e8a:	2d00      	cmp	r5, #0
 8026e8c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8027088 <__ieee754_rem_pio2+0x230>
 8026e90:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8026e94:	dd19      	ble.n	8026eca <__ieee754_rem_pio2+0x72>
 8026e96:	ee30 7b46 	vsub.f64	d7, d0, d6
 8026e9a:	429e      	cmp	r6, r3
 8026e9c:	d00e      	beq.n	8026ebc <__ieee754_rem_pio2+0x64>
 8026e9e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8027090 <__ieee754_rem_pio2+0x238>
 8026ea2:	ee37 6b45 	vsub.f64	d6, d7, d5
 8026ea6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8026eaa:	ed84 6b00 	vstr	d6, [r4]
 8026eae:	ee37 7b45 	vsub.f64	d7, d7, d5
 8026eb2:	ed84 7b02 	vstr	d7, [r4, #8]
 8026eb6:	2001      	movs	r0, #1
 8026eb8:	b008      	add	sp, #32
 8026eba:	bd70      	pop	{r4, r5, r6, pc}
 8026ebc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8027098 <__ieee754_rem_pio2+0x240>
 8026ec0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 80270a0 <__ieee754_rem_pio2+0x248>
 8026ec4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8026ec8:	e7eb      	b.n	8026ea2 <__ieee754_rem_pio2+0x4a>
 8026eca:	429e      	cmp	r6, r3
 8026ecc:	ee30 7b06 	vadd.f64	d7, d0, d6
 8026ed0:	d00e      	beq.n	8026ef0 <__ieee754_rem_pio2+0x98>
 8026ed2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8027090 <__ieee754_rem_pio2+0x238>
 8026ed6:	ee37 6b05 	vadd.f64	d6, d7, d5
 8026eda:	ee37 7b46 	vsub.f64	d7, d7, d6
 8026ede:	ed84 6b00 	vstr	d6, [r4]
 8026ee2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8026ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8026eea:	ed84 7b02 	vstr	d7, [r4, #8]
 8026eee:	e7e3      	b.n	8026eb8 <__ieee754_rem_pio2+0x60>
 8026ef0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8027098 <__ieee754_rem_pio2+0x240>
 8026ef4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 80270a0 <__ieee754_rem_pio2+0x248>
 8026ef8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8026efc:	e7eb      	b.n	8026ed6 <__ieee754_rem_pio2+0x7e>
 8026efe:	4b74      	ldr	r3, [pc, #464]	@ (80270d0 <__ieee754_rem_pio2+0x278>)
 8026f00:	429e      	cmp	r6, r3
 8026f02:	d870      	bhi.n	8026fe6 <__ieee754_rem_pio2+0x18e>
 8026f04:	f000 f8ec 	bl	80270e0 <fabs>
 8026f08:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8026f0c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80270a8 <__ieee754_rem_pio2+0x250>
 8026f10:	eea0 7b06 	vfma.f64	d7, d0, d6
 8026f14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8026f18:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8026f1c:	ee17 0a90 	vmov	r0, s15
 8026f20:	eeb1 4b45 	vneg.f64	d4, d5
 8026f24:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8027088 <__ieee754_rem_pio2+0x230>
 8026f28:	eea5 0b47 	vfms.f64	d0, d5, d7
 8026f2c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8027090 <__ieee754_rem_pio2+0x238>
 8026f30:	281f      	cmp	r0, #31
 8026f32:	ee25 7b07 	vmul.f64	d7, d5, d7
 8026f36:	ee30 6b47 	vsub.f64	d6, d0, d7
 8026f3a:	dc05      	bgt.n	8026f48 <__ieee754_rem_pio2+0xf0>
 8026f3c:	4b65      	ldr	r3, [pc, #404]	@ (80270d4 <__ieee754_rem_pio2+0x27c>)
 8026f3e:	1e42      	subs	r2, r0, #1
 8026f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8026f44:	42b3      	cmp	r3, r6
 8026f46:	d109      	bne.n	8026f5c <__ieee754_rem_pio2+0x104>
 8026f48:	ee16 3a90 	vmov	r3, s13
 8026f4c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8026f50:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8026f54:	2b10      	cmp	r3, #16
 8026f56:	ea4f 5226 	mov.w	r2, r6, asr #20
 8026f5a:	dc02      	bgt.n	8026f62 <__ieee754_rem_pio2+0x10a>
 8026f5c:	ed84 6b00 	vstr	d6, [r4]
 8026f60:	e01a      	b.n	8026f98 <__ieee754_rem_pio2+0x140>
 8026f62:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8027098 <__ieee754_rem_pio2+0x240>
 8026f66:	eeb0 6b40 	vmov.f64	d6, d0
 8026f6a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8026f6e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8026f72:	eea4 7b03 	vfma.f64	d7, d4, d3
 8026f76:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 80270a0 <__ieee754_rem_pio2+0x248>
 8026f7a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8026f7e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8026f82:	ee13 3a90 	vmov	r3, s7
 8026f86:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8026f8a:	1ad3      	subs	r3, r2, r3
 8026f8c:	2b31      	cmp	r3, #49	@ 0x31
 8026f8e:	dc17      	bgt.n	8026fc0 <__ieee754_rem_pio2+0x168>
 8026f90:	eeb0 0b46 	vmov.f64	d0, d6
 8026f94:	ed84 3b00 	vstr	d3, [r4]
 8026f98:	ed94 6b00 	vldr	d6, [r4]
 8026f9c:	2d00      	cmp	r5, #0
 8026f9e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8026fa2:	ee30 0b47 	vsub.f64	d0, d0, d7
 8026fa6:	ed84 0b02 	vstr	d0, [r4, #8]
 8026faa:	da85      	bge.n	8026eb8 <__ieee754_rem_pio2+0x60>
 8026fac:	eeb1 6b46 	vneg.f64	d6, d6
 8026fb0:	eeb1 0b40 	vneg.f64	d0, d0
 8026fb4:	ed84 6b00 	vstr	d6, [r4]
 8026fb8:	ed84 0b02 	vstr	d0, [r4, #8]
 8026fbc:	4240      	negs	r0, r0
 8026fbe:	e77b      	b.n	8026eb8 <__ieee754_rem_pio2+0x60>
 8026fc0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 80270b0 <__ieee754_rem_pio2+0x258>
 8026fc4:	eeb0 0b46 	vmov.f64	d0, d6
 8026fc8:	eea4 0b07 	vfma.f64	d0, d4, d7
 8026fcc:	ee36 6b40 	vsub.f64	d6, d6, d0
 8026fd0:	eea4 6b07 	vfma.f64	d6, d4, d7
 8026fd4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 80270b8 <__ieee754_rem_pio2+0x260>
 8026fd8:	eeb0 7b46 	vmov.f64	d7, d6
 8026fdc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8026fe0:	ee30 6b47 	vsub.f64	d6, d0, d7
 8026fe4:	e7ba      	b.n	8026f5c <__ieee754_rem_pio2+0x104>
 8026fe6:	4b3c      	ldr	r3, [pc, #240]	@ (80270d8 <__ieee754_rem_pio2+0x280>)
 8026fe8:	429e      	cmp	r6, r3
 8026fea:	d906      	bls.n	8026ffa <__ieee754_rem_pio2+0x1a2>
 8026fec:	ee30 7b40 	vsub.f64	d7, d0, d0
 8026ff0:	ed80 7b02 	vstr	d7, [r0, #8]
 8026ff4:	ed80 7b00 	vstr	d7, [r0]
 8026ff8:	e740      	b.n	8026e7c <__ieee754_rem_pio2+0x24>
 8026ffa:	ee10 3a10 	vmov	r3, s0
 8026ffe:	1532      	asrs	r2, r6, #20
 8027000:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8027004:	4618      	mov	r0, r3
 8027006:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 802700a:	ec41 0b17 	vmov	d7, r0, r1
 802700e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8027012:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 80270c0 <__ieee754_rem_pio2+0x268>
 8027016:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 802701a:	ee37 7b46 	vsub.f64	d7, d7, d6
 802701e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8027022:	ee27 7b05 	vmul.f64	d7, d7, d5
 8027026:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 802702a:	a808      	add	r0, sp, #32
 802702c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8027030:	ee37 7b46 	vsub.f64	d7, d7, d6
 8027034:	ed8d 6b04 	vstr	d6, [sp, #16]
 8027038:	ee27 7b05 	vmul.f64	d7, d7, d5
 802703c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8027040:	2103      	movs	r1, #3
 8027042:	ed30 7b02 	vldmdb	r0!, {d7}
 8027046:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802704a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802704e:	460b      	mov	r3, r1
 8027050:	f101 31ff 	add.w	r1, r1, #4294967295
 8027054:	d0f5      	beq.n	8027042 <__ieee754_rem_pio2+0x1ea>
 8027056:	4921      	ldr	r1, [pc, #132]	@ (80270dc <__ieee754_rem_pio2+0x284>)
 8027058:	9101      	str	r1, [sp, #4]
 802705a:	2102      	movs	r1, #2
 802705c:	9100      	str	r1, [sp, #0]
 802705e:	a802      	add	r0, sp, #8
 8027060:	4621      	mov	r1, r4
 8027062:	f000 f845 	bl	80270f0 <__kernel_rem_pio2>
 8027066:	2d00      	cmp	r5, #0
 8027068:	f6bf af26 	bge.w	8026eb8 <__ieee754_rem_pio2+0x60>
 802706c:	ed94 7b00 	vldr	d7, [r4]
 8027070:	eeb1 7b47 	vneg.f64	d7, d7
 8027074:	ed84 7b00 	vstr	d7, [r4]
 8027078:	ed94 7b02 	vldr	d7, [r4, #8]
 802707c:	eeb1 7b47 	vneg.f64	d7, d7
 8027080:	ed84 7b02 	vstr	d7, [r4, #8]
 8027084:	e79a      	b.n	8026fbc <__ieee754_rem_pio2+0x164>
 8027086:	bf00      	nop
 8027088:	54400000 	.word	0x54400000
 802708c:	3ff921fb 	.word	0x3ff921fb
 8027090:	1a626331 	.word	0x1a626331
 8027094:	3dd0b461 	.word	0x3dd0b461
 8027098:	1a600000 	.word	0x1a600000
 802709c:	3dd0b461 	.word	0x3dd0b461
 80270a0:	2e037073 	.word	0x2e037073
 80270a4:	3ba3198a 	.word	0x3ba3198a
 80270a8:	6dc9c883 	.word	0x6dc9c883
 80270ac:	3fe45f30 	.word	0x3fe45f30
 80270b0:	2e000000 	.word	0x2e000000
 80270b4:	3ba3198a 	.word	0x3ba3198a
 80270b8:	252049c1 	.word	0x252049c1
 80270bc:	397b839a 	.word	0x397b839a
 80270c0:	00000000 	.word	0x00000000
 80270c4:	41700000 	.word	0x41700000
 80270c8:	3fe921fb 	.word	0x3fe921fb
 80270cc:	4002d97b 	.word	0x4002d97b
 80270d0:	413921fb 	.word	0x413921fb
 80270d4:	0802a948 	.word	0x0802a948
 80270d8:	7fefffff 	.word	0x7fefffff
 80270dc:	0802a9c8 	.word	0x0802a9c8

080270e0 <fabs>:
 80270e0:	ec51 0b10 	vmov	r0, r1, d0
 80270e4:	4602      	mov	r2, r0
 80270e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80270ea:	ec43 2b10 	vmov	d0, r2, r3
 80270ee:	4770      	bx	lr

080270f0 <__kernel_rem_pio2>:
 80270f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80270f4:	ed2d 8b06 	vpush	{d8-d10}
 80270f8:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 80270fc:	469b      	mov	fp, r3
 80270fe:	460f      	mov	r7, r1
 8027100:	4bb9      	ldr	r3, [pc, #740]	@ (80273e8 <__kernel_rem_pio2+0x2f8>)
 8027102:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8027104:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8027106:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 802710a:	9001      	str	r0, [sp, #4]
 802710c:	f112 0f14 	cmn.w	r2, #20
 8027110:	bfa8      	it	ge
 8027112:	1ed3      	subge	r3, r2, #3
 8027114:	f10b 3aff 	add.w	sl, fp, #4294967295
 8027118:	bfb8      	it	lt
 802711a:	2300      	movlt	r3, #0
 802711c:	f06f 0517 	mvn.w	r5, #23
 8027120:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 80273d0 <__kernel_rem_pio2+0x2e0>
 8027124:	bfa4      	itt	ge
 8027126:	2018      	movge	r0, #24
 8027128:	fb93 f3f0 	sdivge	r3, r3, r0
 802712c:	fb03 5505 	mla	r5, r3, r5, r5
 8027130:	eba3 040a 	sub.w	r4, r3, sl
 8027134:	4415      	add	r5, r2
 8027136:	eb09 0c0a 	add.w	ip, r9, sl
 802713a:	a81a      	add	r0, sp, #104	@ 0x68
 802713c:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8027140:	2200      	movs	r2, #0
 8027142:	4562      	cmp	r2, ip
 8027144:	dd0e      	ble.n	8027164 <__kernel_rem_pio2+0x74>
 8027146:	aa1a      	add	r2, sp, #104	@ 0x68
 8027148:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 802714c:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8027150:	2400      	movs	r4, #0
 8027152:	454c      	cmp	r4, r9
 8027154:	dc23      	bgt.n	802719e <__kernel_rem_pio2+0xae>
 8027156:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 80273d0 <__kernel_rem_pio2+0x2e0>
 802715a:	f8dd e004 	ldr.w	lr, [sp, #4]
 802715e:	4694      	mov	ip, r2
 8027160:	2000      	movs	r0, #0
 8027162:	e015      	b.n	8027190 <__kernel_rem_pio2+0xa0>
 8027164:	42d4      	cmn	r4, r2
 8027166:	d409      	bmi.n	802717c <__kernel_rem_pio2+0x8c>
 8027168:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 802716c:	ee07 1a90 	vmov	s15, r1
 8027170:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8027174:	eca0 7b02 	vstmia	r0!, {d7}
 8027178:	3201      	adds	r2, #1
 802717a:	e7e2      	b.n	8027142 <__kernel_rem_pio2+0x52>
 802717c:	eeb0 7b46 	vmov.f64	d7, d6
 8027180:	e7f8      	b.n	8027174 <__kernel_rem_pio2+0x84>
 8027182:	ecbe 5b02 	vldmia	lr!, {d5}
 8027186:	ed3c 6b02 	vldmdb	ip!, {d6}
 802718a:	3001      	adds	r0, #1
 802718c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8027190:	4550      	cmp	r0, sl
 8027192:	ddf6      	ble.n	8027182 <__kernel_rem_pio2+0x92>
 8027194:	eca8 7b02 	vstmia	r8!, {d7}
 8027198:	3401      	adds	r4, #1
 802719a:	3208      	adds	r2, #8
 802719c:	e7d9      	b.n	8027152 <__kernel_rem_pio2+0x62>
 802719e:	aa06      	add	r2, sp, #24
 80271a0:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 80273d8 <__kernel_rem_pio2+0x2e8>
 80271a4:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 80273e0 <__kernel_rem_pio2+0x2f0>
 80271a8:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80271ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80271b0:	9203      	str	r2, [sp, #12]
 80271b2:	9302      	str	r3, [sp, #8]
 80271b4:	464c      	mov	r4, r9
 80271b6:	00e3      	lsls	r3, r4, #3
 80271b8:	9304      	str	r3, [sp, #16]
 80271ba:	ab92      	add	r3, sp, #584	@ 0x248
 80271bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80271c0:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 80271c4:	aa6a      	add	r2, sp, #424	@ 0x1a8
 80271c6:	ab06      	add	r3, sp, #24
 80271c8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80271cc:	461e      	mov	r6, r3
 80271ce:	4620      	mov	r0, r4
 80271d0:	2800      	cmp	r0, #0
 80271d2:	dc4a      	bgt.n	802726a <__kernel_rem_pio2+0x17a>
 80271d4:	4628      	mov	r0, r5
 80271d6:	9305      	str	r3, [sp, #20]
 80271d8:	f000 f9fe 	bl	80275d8 <scalbn>
 80271dc:	eeb0 8b40 	vmov.f64	d8, d0
 80271e0:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 80271e4:	ee28 0b00 	vmul.f64	d0, d8, d0
 80271e8:	f000 fa72 	bl	80276d0 <floor>
 80271ec:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 80271f0:	eea0 8b47 	vfms.f64	d8, d0, d7
 80271f4:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80271f8:	2d00      	cmp	r5, #0
 80271fa:	ee17 8a90 	vmov	r8, s15
 80271fe:	9b05      	ldr	r3, [sp, #20]
 8027200:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8027204:	ee38 8b47 	vsub.f64	d8, d8, d7
 8027208:	dd41      	ble.n	802728e <__kernel_rem_pio2+0x19e>
 802720a:	1e60      	subs	r0, r4, #1
 802720c:	aa06      	add	r2, sp, #24
 802720e:	f1c5 0c18 	rsb	ip, r5, #24
 8027212:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8027216:	fa46 f20c 	asr.w	r2, r6, ip
 802721a:	4490      	add	r8, r2
 802721c:	fa02 f20c 	lsl.w	r2, r2, ip
 8027220:	1ab6      	subs	r6, r6, r2
 8027222:	aa06      	add	r2, sp, #24
 8027224:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8027228:	f1c5 0217 	rsb	r2, r5, #23
 802722c:	4116      	asrs	r6, r2
 802722e:	2e00      	cmp	r6, #0
 8027230:	dd3c      	ble.n	80272ac <__kernel_rem_pio2+0x1bc>
 8027232:	f04f 0c00 	mov.w	ip, #0
 8027236:	f108 0801 	add.w	r8, r8, #1
 802723a:	4660      	mov	r0, ip
 802723c:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8027240:	4564      	cmp	r4, ip
 8027242:	dc66      	bgt.n	8027312 <__kernel_rem_pio2+0x222>
 8027244:	2d00      	cmp	r5, #0
 8027246:	dd03      	ble.n	8027250 <__kernel_rem_pio2+0x160>
 8027248:	2d01      	cmp	r5, #1
 802724a:	d072      	beq.n	8027332 <__kernel_rem_pio2+0x242>
 802724c:	2d02      	cmp	r5, #2
 802724e:	d07a      	beq.n	8027346 <__kernel_rem_pio2+0x256>
 8027250:	2e02      	cmp	r6, #2
 8027252:	d12b      	bne.n	80272ac <__kernel_rem_pio2+0x1bc>
 8027254:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8027258:	ee30 8b48 	vsub.f64	d8, d0, d8
 802725c:	b330      	cbz	r0, 80272ac <__kernel_rem_pio2+0x1bc>
 802725e:	4628      	mov	r0, r5
 8027260:	f000 f9ba 	bl	80275d8 <scalbn>
 8027264:	ee38 8b40 	vsub.f64	d8, d8, d0
 8027268:	e020      	b.n	80272ac <__kernel_rem_pio2+0x1bc>
 802726a:	ee20 7b09 	vmul.f64	d7, d0, d9
 802726e:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8027272:	3801      	subs	r0, #1
 8027274:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8027278:	eea7 0b4a 	vfms.f64	d0, d7, d10
 802727c:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8027280:	eca6 0a01 	vstmia	r6!, {s0}
 8027284:	ed32 0b02 	vldmdb	r2!, {d0}
 8027288:	ee37 0b00 	vadd.f64	d0, d7, d0
 802728c:	e7a0      	b.n	80271d0 <__kernel_rem_pio2+0xe0>
 802728e:	d105      	bne.n	802729c <__kernel_rem_pio2+0x1ac>
 8027290:	1e62      	subs	r2, r4, #1
 8027292:	a906      	add	r1, sp, #24
 8027294:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8027298:	15f6      	asrs	r6, r6, #23
 802729a:	e7c8      	b.n	802722e <__kernel_rem_pio2+0x13e>
 802729c:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80272a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80272a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80272a8:	da31      	bge.n	802730e <__kernel_rem_pio2+0x21e>
 80272aa:	2600      	movs	r6, #0
 80272ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80272b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80272b4:	f040 809c 	bne.w	80273f0 <__kernel_rem_pio2+0x300>
 80272b8:	1e62      	subs	r2, r4, #1
 80272ba:	2000      	movs	r0, #0
 80272bc:	454a      	cmp	r2, r9
 80272be:	da49      	bge.n	8027354 <__kernel_rem_pio2+0x264>
 80272c0:	2800      	cmp	r0, #0
 80272c2:	d062      	beq.n	802738a <__kernel_rem_pio2+0x29a>
 80272c4:	3c01      	subs	r4, #1
 80272c6:	ab06      	add	r3, sp, #24
 80272c8:	3d18      	subs	r5, #24
 80272ca:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80272ce:	2b00      	cmp	r3, #0
 80272d0:	d0f8      	beq.n	80272c4 <__kernel_rem_pio2+0x1d4>
 80272d2:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80272d6:	4628      	mov	r0, r5
 80272d8:	f000 f97e 	bl	80275d8 <scalbn>
 80272dc:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 80273d8 <__kernel_rem_pio2+0x2e8>
 80272e0:	1c62      	adds	r2, r4, #1
 80272e2:	a96a      	add	r1, sp, #424	@ 0x1a8
 80272e4:	00d3      	lsls	r3, r2, #3
 80272e6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80272ea:	4622      	mov	r2, r4
 80272ec:	2a00      	cmp	r2, #0
 80272ee:	f280 80a9 	bge.w	8027444 <__kernel_rem_pio2+0x354>
 80272f2:	4622      	mov	r2, r4
 80272f4:	2a00      	cmp	r2, #0
 80272f6:	f2c0 80c7 	blt.w	8027488 <__kernel_rem_pio2+0x398>
 80272fa:	a96a      	add	r1, sp, #424	@ 0x1a8
 80272fc:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8027300:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 80273d0 <__kernel_rem_pio2+0x2e0>
 8027304:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 80273ec <__kernel_rem_pio2+0x2fc>
 8027308:	2000      	movs	r0, #0
 802730a:	1aa1      	subs	r1, r4, r2
 802730c:	e0b1      	b.n	8027472 <__kernel_rem_pio2+0x382>
 802730e:	2602      	movs	r6, #2
 8027310:	e78f      	b.n	8027232 <__kernel_rem_pio2+0x142>
 8027312:	f853 2b04 	ldr.w	r2, [r3], #4
 8027316:	b948      	cbnz	r0, 802732c <__kernel_rem_pio2+0x23c>
 8027318:	b122      	cbz	r2, 8027324 <__kernel_rem_pio2+0x234>
 802731a:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 802731e:	f843 2c04 	str.w	r2, [r3, #-4]
 8027322:	2201      	movs	r2, #1
 8027324:	f10c 0c01 	add.w	ip, ip, #1
 8027328:	4610      	mov	r0, r2
 802732a:	e789      	b.n	8027240 <__kernel_rem_pio2+0x150>
 802732c:	ebae 0202 	sub.w	r2, lr, r2
 8027330:	e7f5      	b.n	802731e <__kernel_rem_pio2+0x22e>
 8027332:	1e62      	subs	r2, r4, #1
 8027334:	ab06      	add	r3, sp, #24
 8027336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802733a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 802733e:	a906      	add	r1, sp, #24
 8027340:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8027344:	e784      	b.n	8027250 <__kernel_rem_pio2+0x160>
 8027346:	1e62      	subs	r2, r4, #1
 8027348:	ab06      	add	r3, sp, #24
 802734a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802734e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8027352:	e7f4      	b.n	802733e <__kernel_rem_pio2+0x24e>
 8027354:	ab06      	add	r3, sp, #24
 8027356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802735a:	3a01      	subs	r2, #1
 802735c:	4318      	orrs	r0, r3
 802735e:	e7ad      	b.n	80272bc <__kernel_rem_pio2+0x1cc>
 8027360:	3301      	adds	r3, #1
 8027362:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8027366:	2800      	cmp	r0, #0
 8027368:	d0fa      	beq.n	8027360 <__kernel_rem_pio2+0x270>
 802736a:	9a04      	ldr	r2, [sp, #16]
 802736c:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8027370:	446a      	add	r2, sp
 8027372:	eb04 000b 	add.w	r0, r4, fp
 8027376:	a91a      	add	r1, sp, #104	@ 0x68
 8027378:	1c66      	adds	r6, r4, #1
 802737a:	3a98      	subs	r2, #152	@ 0x98
 802737c:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8027380:	4423      	add	r3, r4
 8027382:	42b3      	cmp	r3, r6
 8027384:	da04      	bge.n	8027390 <__kernel_rem_pio2+0x2a0>
 8027386:	461c      	mov	r4, r3
 8027388:	e715      	b.n	80271b6 <__kernel_rem_pio2+0xc6>
 802738a:	9a03      	ldr	r2, [sp, #12]
 802738c:	2301      	movs	r3, #1
 802738e:	e7e8      	b.n	8027362 <__kernel_rem_pio2+0x272>
 8027390:	9902      	ldr	r1, [sp, #8]
 8027392:	f8dd c004 	ldr.w	ip, [sp, #4]
 8027396:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 802739a:	9104      	str	r1, [sp, #16]
 802739c:	ee07 1a90 	vmov	s15, r1
 80273a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80273a4:	2400      	movs	r4, #0
 80273a6:	eca0 7b02 	vstmia	r0!, {d7}
 80273aa:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 80273d0 <__kernel_rem_pio2+0x2e0>
 80273ae:	4686      	mov	lr, r0
 80273b0:	4554      	cmp	r4, sl
 80273b2:	dd03      	ble.n	80273bc <__kernel_rem_pio2+0x2cc>
 80273b4:	eca2 7b02 	vstmia	r2!, {d7}
 80273b8:	3601      	adds	r6, #1
 80273ba:	e7e2      	b.n	8027382 <__kernel_rem_pio2+0x292>
 80273bc:	ecbc 5b02 	vldmia	ip!, {d5}
 80273c0:	ed3e 6b02 	vldmdb	lr!, {d6}
 80273c4:	3401      	adds	r4, #1
 80273c6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80273ca:	e7f1      	b.n	80273b0 <__kernel_rem_pio2+0x2c0>
 80273cc:	f3af 8000 	nop.w
	...
 80273dc:	3e700000 	.word	0x3e700000
 80273e0:	00000000 	.word	0x00000000
 80273e4:	41700000 	.word	0x41700000
 80273e8:	0802ab10 	.word	0x0802ab10
 80273ec:	0802aad0 	.word	0x0802aad0
 80273f0:	4268      	negs	r0, r5
 80273f2:	eeb0 0b48 	vmov.f64	d0, d8
 80273f6:	f000 f8ef 	bl	80275d8 <scalbn>
 80273fa:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 80275c0 <__kernel_rem_pio2+0x4d0>
 80273fe:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8027402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027406:	db17      	blt.n	8027438 <__kernel_rem_pio2+0x348>
 8027408:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 80275c8 <__kernel_rem_pio2+0x4d8>
 802740c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8027410:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8027414:	aa06      	add	r2, sp, #24
 8027416:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 802741a:	eea5 0b46 	vfms.f64	d0, d5, d6
 802741e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8027422:	3518      	adds	r5, #24
 8027424:	ee10 3a10 	vmov	r3, s0
 8027428:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 802742c:	ee17 3a10 	vmov	r3, s14
 8027430:	3401      	adds	r4, #1
 8027432:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8027436:	e74c      	b.n	80272d2 <__kernel_rem_pio2+0x1e2>
 8027438:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 802743c:	aa06      	add	r2, sp, #24
 802743e:	ee10 3a10 	vmov	r3, s0
 8027442:	e7f6      	b.n	8027432 <__kernel_rem_pio2+0x342>
 8027444:	a806      	add	r0, sp, #24
 8027446:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 802744a:	9001      	str	r0, [sp, #4]
 802744c:	ee07 0a90 	vmov	s15, r0
 8027450:	3a01      	subs	r2, #1
 8027452:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8027456:	ee27 7b00 	vmul.f64	d7, d7, d0
 802745a:	ee20 0b06 	vmul.f64	d0, d0, d6
 802745e:	ed21 7b02 	vstmdb	r1!, {d7}
 8027462:	e743      	b.n	80272ec <__kernel_rem_pio2+0x1fc>
 8027464:	ecbc 5b02 	vldmia	ip!, {d5}
 8027468:	ecb5 6b02 	vldmia	r5!, {d6}
 802746c:	3001      	adds	r0, #1
 802746e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8027472:	4548      	cmp	r0, r9
 8027474:	dc01      	bgt.n	802747a <__kernel_rem_pio2+0x38a>
 8027476:	4288      	cmp	r0, r1
 8027478:	ddf4      	ble.n	8027464 <__kernel_rem_pio2+0x374>
 802747a:	a842      	add	r0, sp, #264	@ 0x108
 802747c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8027480:	ed81 7b00 	vstr	d7, [r1]
 8027484:	3a01      	subs	r2, #1
 8027486:	e735      	b.n	80272f4 <__kernel_rem_pio2+0x204>
 8027488:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 802748a:	2a02      	cmp	r2, #2
 802748c:	dc0a      	bgt.n	80274a4 <__kernel_rem_pio2+0x3b4>
 802748e:	2a00      	cmp	r2, #0
 8027490:	dc29      	bgt.n	80274e6 <__kernel_rem_pio2+0x3f6>
 8027492:	d042      	beq.n	802751a <__kernel_rem_pio2+0x42a>
 8027494:	f008 0007 	and.w	r0, r8, #7
 8027498:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 802749c:	ecbd 8b06 	vpop	{d8-d10}
 80274a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80274a4:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80274a6:	2a03      	cmp	r2, #3
 80274a8:	d1f4      	bne.n	8027494 <__kernel_rem_pio2+0x3a4>
 80274aa:	a942      	add	r1, sp, #264	@ 0x108
 80274ac:	f1a3 0208 	sub.w	r2, r3, #8
 80274b0:	440a      	add	r2, r1
 80274b2:	4611      	mov	r1, r2
 80274b4:	4620      	mov	r0, r4
 80274b6:	2800      	cmp	r0, #0
 80274b8:	dc50      	bgt.n	802755c <__kernel_rem_pio2+0x46c>
 80274ba:	4621      	mov	r1, r4
 80274bc:	2901      	cmp	r1, #1
 80274be:	dc5d      	bgt.n	802757c <__kernel_rem_pio2+0x48c>
 80274c0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 80275d0 <__kernel_rem_pio2+0x4e0>
 80274c4:	aa42      	add	r2, sp, #264	@ 0x108
 80274c6:	4413      	add	r3, r2
 80274c8:	2c01      	cmp	r4, #1
 80274ca:	dc67      	bgt.n	802759c <__kernel_rem_pio2+0x4ac>
 80274cc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 80274d0:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 80274d4:	2e00      	cmp	r6, #0
 80274d6:	d167      	bne.n	80275a8 <__kernel_rem_pio2+0x4b8>
 80274d8:	ed87 5b00 	vstr	d5, [r7]
 80274dc:	ed87 6b02 	vstr	d6, [r7, #8]
 80274e0:	ed87 7b04 	vstr	d7, [r7, #16]
 80274e4:	e7d6      	b.n	8027494 <__kernel_rem_pio2+0x3a4>
 80274e6:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 80275d0 <__kernel_rem_pio2+0x4e0>
 80274ea:	aa42      	add	r2, sp, #264	@ 0x108
 80274ec:	4413      	add	r3, r2
 80274ee:	4622      	mov	r2, r4
 80274f0:	2a00      	cmp	r2, #0
 80274f2:	da24      	bge.n	802753e <__kernel_rem_pio2+0x44e>
 80274f4:	b34e      	cbz	r6, 802754a <__kernel_rem_pio2+0x45a>
 80274f6:	eeb1 7b46 	vneg.f64	d7, d6
 80274fa:	ed87 7b00 	vstr	d7, [r7]
 80274fe:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 8027502:	aa44      	add	r2, sp, #272	@ 0x110
 8027504:	2301      	movs	r3, #1
 8027506:	ee37 7b46 	vsub.f64	d7, d7, d6
 802750a:	429c      	cmp	r4, r3
 802750c:	da20      	bge.n	8027550 <__kernel_rem_pio2+0x460>
 802750e:	b10e      	cbz	r6, 8027514 <__kernel_rem_pio2+0x424>
 8027510:	eeb1 7b47 	vneg.f64	d7, d7
 8027514:	ed87 7b02 	vstr	d7, [r7, #8]
 8027518:	e7bc      	b.n	8027494 <__kernel_rem_pio2+0x3a4>
 802751a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80275d0 <__kernel_rem_pio2+0x4e0>
 802751e:	aa42      	add	r2, sp, #264	@ 0x108
 8027520:	4413      	add	r3, r2
 8027522:	2c00      	cmp	r4, #0
 8027524:	da05      	bge.n	8027532 <__kernel_rem_pio2+0x442>
 8027526:	b10e      	cbz	r6, 802752c <__kernel_rem_pio2+0x43c>
 8027528:	eeb1 7b47 	vneg.f64	d7, d7
 802752c:	ed87 7b00 	vstr	d7, [r7]
 8027530:	e7b0      	b.n	8027494 <__kernel_rem_pio2+0x3a4>
 8027532:	ed33 6b02 	vldmdb	r3!, {d6}
 8027536:	3c01      	subs	r4, #1
 8027538:	ee37 7b06 	vadd.f64	d7, d7, d6
 802753c:	e7f1      	b.n	8027522 <__kernel_rem_pio2+0x432>
 802753e:	ed33 7b02 	vldmdb	r3!, {d7}
 8027542:	3a01      	subs	r2, #1
 8027544:	ee36 6b07 	vadd.f64	d6, d6, d7
 8027548:	e7d2      	b.n	80274f0 <__kernel_rem_pio2+0x400>
 802754a:	eeb0 7b46 	vmov.f64	d7, d6
 802754e:	e7d4      	b.n	80274fa <__kernel_rem_pio2+0x40a>
 8027550:	ecb2 6b02 	vldmia	r2!, {d6}
 8027554:	3301      	adds	r3, #1
 8027556:	ee37 7b06 	vadd.f64	d7, d7, d6
 802755a:	e7d6      	b.n	802750a <__kernel_rem_pio2+0x41a>
 802755c:	ed31 7b02 	vldmdb	r1!, {d7}
 8027560:	ed91 5b02 	vldr	d5, [r1, #8]
 8027564:	3801      	subs	r0, #1
 8027566:	ee37 6b05 	vadd.f64	d6, d7, d5
 802756a:	ee37 7b46 	vsub.f64	d7, d7, d6
 802756e:	ed81 6b00 	vstr	d6, [r1]
 8027572:	ee37 7b05 	vadd.f64	d7, d7, d5
 8027576:	ed81 7b02 	vstr	d7, [r1, #8]
 802757a:	e79c      	b.n	80274b6 <__kernel_rem_pio2+0x3c6>
 802757c:	ed32 7b02 	vldmdb	r2!, {d7}
 8027580:	ed92 5b02 	vldr	d5, [r2, #8]
 8027584:	3901      	subs	r1, #1
 8027586:	ee37 6b05 	vadd.f64	d6, d7, d5
 802758a:	ee37 7b46 	vsub.f64	d7, d7, d6
 802758e:	ed82 6b00 	vstr	d6, [r2]
 8027592:	ee37 7b05 	vadd.f64	d7, d7, d5
 8027596:	ed82 7b02 	vstr	d7, [r2, #8]
 802759a:	e78f      	b.n	80274bc <__kernel_rem_pio2+0x3cc>
 802759c:	ed33 6b02 	vldmdb	r3!, {d6}
 80275a0:	3c01      	subs	r4, #1
 80275a2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80275a6:	e78f      	b.n	80274c8 <__kernel_rem_pio2+0x3d8>
 80275a8:	eeb1 5b45 	vneg.f64	d5, d5
 80275ac:	eeb1 6b46 	vneg.f64	d6, d6
 80275b0:	ed87 5b00 	vstr	d5, [r7]
 80275b4:	eeb1 7b47 	vneg.f64	d7, d7
 80275b8:	ed87 6b02 	vstr	d6, [r7, #8]
 80275bc:	e790      	b.n	80274e0 <__kernel_rem_pio2+0x3f0>
 80275be:	bf00      	nop
 80275c0:	00000000 	.word	0x00000000
 80275c4:	41700000 	.word	0x41700000
 80275c8:	00000000 	.word	0x00000000
 80275cc:	3e700000 	.word	0x3e700000
	...

080275d8 <scalbn>:
 80275d8:	ee10 1a90 	vmov	r1, s1
 80275dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80275e0:	b98b      	cbnz	r3, 8027606 <scalbn+0x2e>
 80275e2:	ee10 3a10 	vmov	r3, s0
 80275e6:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80275ea:	4319      	orrs	r1, r3
 80275ec:	d00a      	beq.n	8027604 <scalbn+0x2c>
 80275ee:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8027698 <scalbn+0xc0>
 80275f2:	4b35      	ldr	r3, [pc, #212]	@ (80276c8 <scalbn+0xf0>)
 80275f4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80275f8:	4298      	cmp	r0, r3
 80275fa:	da0b      	bge.n	8027614 <scalbn+0x3c>
 80275fc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80276a0 <scalbn+0xc8>
 8027600:	ee20 0b07 	vmul.f64	d0, d0, d7
 8027604:	4770      	bx	lr
 8027606:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 802760a:	4293      	cmp	r3, r2
 802760c:	d107      	bne.n	802761e <scalbn+0x46>
 802760e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8027612:	4770      	bx	lr
 8027614:	ee10 1a90 	vmov	r1, s1
 8027618:	f3c1 530a 	ubfx	r3, r1, #20, #11
 802761c:	3b36      	subs	r3, #54	@ 0x36
 802761e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8027622:	4290      	cmp	r0, r2
 8027624:	dd0d      	ble.n	8027642 <scalbn+0x6a>
 8027626:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 80276a8 <scalbn+0xd0>
 802762a:	ee10 3a90 	vmov	r3, s1
 802762e:	eeb0 6b47 	vmov.f64	d6, d7
 8027632:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 80276b0 <scalbn+0xd8>
 8027636:	2b00      	cmp	r3, #0
 8027638:	fe27 7b05 	vselge.f64	d7, d7, d5
 802763c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8027640:	4770      	bx	lr
 8027642:	4418      	add	r0, r3
 8027644:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8027648:	4298      	cmp	r0, r3
 802764a:	dcec      	bgt.n	8027626 <scalbn+0x4e>
 802764c:	2800      	cmp	r0, #0
 802764e:	dd08      	ble.n	8027662 <scalbn+0x8a>
 8027650:	ec53 2b10 	vmov	r2, r3, d0
 8027654:	f36f 511e 	bfc	r1, #20, #11
 8027658:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 802765c:	ec43 2b10 	vmov	d0, r2, r3
 8027660:	4770      	bx	lr
 8027662:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 8027666:	da09      	bge.n	802767c <scalbn+0xa4>
 8027668:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80276a0 <scalbn+0xc8>
 802766c:	ee10 3a90 	vmov	r3, s1
 8027670:	eeb0 6b47 	vmov.f64	d6, d7
 8027674:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 80276b8 <scalbn+0xe0>
 8027678:	2b00      	cmp	r3, #0
 802767a:	e7dd      	b.n	8027638 <scalbn+0x60>
 802767c:	ec53 2b10 	vmov	r2, r3, d0
 8027680:	3036      	adds	r0, #54	@ 0x36
 8027682:	f36f 511e 	bfc	r1, #20, #11
 8027686:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 802768a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80276c0 <scalbn+0xe8>
 802768e:	ec43 2b10 	vmov	d0, r2, r3
 8027692:	e7b5      	b.n	8027600 <scalbn+0x28>
 8027694:	f3af 8000 	nop.w
 8027698:	00000000 	.word	0x00000000
 802769c:	43500000 	.word	0x43500000
 80276a0:	c2f8f359 	.word	0xc2f8f359
 80276a4:	01a56e1f 	.word	0x01a56e1f
 80276a8:	8800759c 	.word	0x8800759c
 80276ac:	7e37e43c 	.word	0x7e37e43c
 80276b0:	8800759c 	.word	0x8800759c
 80276b4:	fe37e43c 	.word	0xfe37e43c
 80276b8:	c2f8f359 	.word	0xc2f8f359
 80276bc:	81a56e1f 	.word	0x81a56e1f
 80276c0:	00000000 	.word	0x00000000
 80276c4:	3c900000 	.word	0x3c900000
 80276c8:	ffff3cb0 	.word	0xffff3cb0
 80276cc:	00000000 	.word	0x00000000

080276d0 <floor>:
 80276d0:	ee10 3a90 	vmov	r3, s1
 80276d4:	f3c3 500a 	ubfx	r0, r3, #20, #11
 80276d8:	ee10 2a10 	vmov	r2, s0
 80276dc:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 80276e0:	2913      	cmp	r1, #19
 80276e2:	b530      	push	{r4, r5, lr}
 80276e4:	4615      	mov	r5, r2
 80276e6:	dc33      	bgt.n	8027750 <floor+0x80>
 80276e8:	2900      	cmp	r1, #0
 80276ea:	da18      	bge.n	802771e <floor+0x4e>
 80276ec:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80277b0 <floor+0xe0>
 80276f0:	ee30 0b07 	vadd.f64	d0, d0, d7
 80276f4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80276f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80276fc:	dd0a      	ble.n	8027714 <floor+0x44>
 80276fe:	2b00      	cmp	r3, #0
 8027700:	da50      	bge.n	80277a4 <floor+0xd4>
 8027702:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8027706:	4313      	orrs	r3, r2
 8027708:	2200      	movs	r2, #0
 802770a:	4293      	cmp	r3, r2
 802770c:	4b2a      	ldr	r3, [pc, #168]	@ (80277b8 <floor+0xe8>)
 802770e:	bf08      	it	eq
 8027710:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8027714:	4619      	mov	r1, r3
 8027716:	4610      	mov	r0, r2
 8027718:	ec41 0b10 	vmov	d0, r0, r1
 802771c:	e01f      	b.n	802775e <floor+0x8e>
 802771e:	4827      	ldr	r0, [pc, #156]	@ (80277bc <floor+0xec>)
 8027720:	4108      	asrs	r0, r1
 8027722:	ea03 0400 	and.w	r4, r3, r0
 8027726:	4314      	orrs	r4, r2
 8027728:	d019      	beq.n	802775e <floor+0x8e>
 802772a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80277b0 <floor+0xe0>
 802772e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8027732:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8027736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802773a:	ddeb      	ble.n	8027714 <floor+0x44>
 802773c:	2b00      	cmp	r3, #0
 802773e:	bfbe      	ittt	lt
 8027740:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8027744:	410a      	asrlt	r2, r1
 8027746:	189b      	addlt	r3, r3, r2
 8027748:	ea23 0300 	bic.w	r3, r3, r0
 802774c:	2200      	movs	r2, #0
 802774e:	e7e1      	b.n	8027714 <floor+0x44>
 8027750:	2933      	cmp	r1, #51	@ 0x33
 8027752:	dd05      	ble.n	8027760 <floor+0x90>
 8027754:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8027758:	d101      	bne.n	802775e <floor+0x8e>
 802775a:	ee30 0b00 	vadd.f64	d0, d0, d0
 802775e:	bd30      	pop	{r4, r5, pc}
 8027760:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8027764:	f04f 30ff 	mov.w	r0, #4294967295
 8027768:	40e0      	lsrs	r0, r4
 802776a:	4210      	tst	r0, r2
 802776c:	d0f7      	beq.n	802775e <floor+0x8e>
 802776e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80277b0 <floor+0xe0>
 8027772:	ee30 0b07 	vadd.f64	d0, d0, d7
 8027776:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 802777a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802777e:	ddc9      	ble.n	8027714 <floor+0x44>
 8027780:	2b00      	cmp	r3, #0
 8027782:	da02      	bge.n	802778a <floor+0xba>
 8027784:	2914      	cmp	r1, #20
 8027786:	d103      	bne.n	8027790 <floor+0xc0>
 8027788:	3301      	adds	r3, #1
 802778a:	ea22 0200 	bic.w	r2, r2, r0
 802778e:	e7c1      	b.n	8027714 <floor+0x44>
 8027790:	2401      	movs	r4, #1
 8027792:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8027796:	fa04 f101 	lsl.w	r1, r4, r1
 802779a:	440a      	add	r2, r1
 802779c:	42aa      	cmp	r2, r5
 802779e:	bf38      	it	cc
 80277a0:	191b      	addcc	r3, r3, r4
 80277a2:	e7f2      	b.n	802778a <floor+0xba>
 80277a4:	2200      	movs	r2, #0
 80277a6:	4613      	mov	r3, r2
 80277a8:	e7b4      	b.n	8027714 <floor+0x44>
 80277aa:	bf00      	nop
 80277ac:	f3af 8000 	nop.w
 80277b0:	8800759c 	.word	0x8800759c
 80277b4:	7e37e43c 	.word	0x7e37e43c
 80277b8:	bff00000 	.word	0xbff00000
 80277bc:	000fffff 	.word	0x000fffff

080277c0 <_init>:
 80277c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80277c2:	bf00      	nop
 80277c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80277c6:	bc08      	pop	{r3}
 80277c8:	469e      	mov	lr, r3
 80277ca:	4770      	bx	lr

080277cc <_fini>:
 80277cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80277ce:	bf00      	nop
 80277d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80277d2:	bc08      	pop	{r3}
 80277d4:	469e      	mov	lr, r3
 80277d6:	4770      	bx	lr
