
cv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000020c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080002cc  080002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080002ec  080002ec  000102f4  2**0
                  CONTENTS
  4 .ARM          00000000  080002ec  080002ec  000102f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002ec  080002f4  000102f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002ec  080002ec  000102ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002f0  080002f0  000102f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000102f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002f4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002f4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000503  00000000  00000000  0001031c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000253  00000000  00000000  0001081f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  00010ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004787  00000000  00000000  00010b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000a26  00000000  00000000  000152b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0001818b  00000000  00000000  00015cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0002de68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a8  00000000  00000000  0002debc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080002b4 	.word	0x080002b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080002b4 	.word	0x080002b4

08000108 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000108:	b590      	push	{r4, r7, lr}
 800010a:	b08b      	sub	sp, #44	; 0x2c
 800010c:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800010e:	4b1d      	ldr	r3, [pc, #116]	; (8000184 <main+0x7c>)
 8000110:	695a      	ldr	r2, [r3, #20]
 8000112:	4b1c      	ldr	r3, [pc, #112]	; (8000184 <main+0x7c>)
 8000114:	2180      	movs	r1, #128	; 0x80
 8000116:	0289      	lsls	r1, r1, #10
 8000118:	430a      	orrs	r2, r1
 800011a:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 800011c:	2390      	movs	r3, #144	; 0x90
 800011e:	05db      	lsls	r3, r3, #23
 8000120:	681a      	ldr	r2, [r3, #0]
 8000122:	2390      	movs	r3, #144	; 0x90
 8000124:	05db      	lsls	r3, r3, #23
 8000126:	2180      	movs	r1, #128	; 0x80
 8000128:	00c9      	lsls	r1, r1, #3
 800012a:	430a      	orrs	r2, r1
 800012c:	601a      	str	r2, [r3, #0]
	uint8_t pole[32] = {1,0,1,0,1,0,0,1,1,1,0,1,1,1,0,1,1,1,0,0,1,0,1,0,1,0,0,0,0,0,0,0};
 800012e:	1d3b      	adds	r3, r7, #4
 8000130:	4a15      	ldr	r2, [pc, #84]	; (8000188 <main+0x80>)
 8000132:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000134:	c313      	stmia	r3!, {r0, r1, r4}
 8000136:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000138:	c313      	stmia	r3!, {r0, r1, r4}
 800013a:	ca03      	ldmia	r2!, {r0, r1}
 800013c:	c303      	stmia	r3!, {r0, r1}


    /* Loop forever */
	for(;;){

		for(uint32_t i=0; i<32; i++){
 800013e:	2300      	movs	r3, #0
 8000140:	627b      	str	r3, [r7, #36]	; 0x24
 8000142:	e01b      	b.n	800017c <main+0x74>
			if (pole[i]==1){
 8000144:	1d3a      	adds	r2, r7, #4
 8000146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000148:	18d3      	adds	r3, r2, r3
 800014a:	781b      	ldrb	r3, [r3, #0]
 800014c:	2b01      	cmp	r3, #1
 800014e:	d104      	bne.n	800015a <main+0x52>

				GPIOA->BSRR = (1<<5); // set
 8000150:	2390      	movs	r3, #144	; 0x90
 8000152:	05db      	lsls	r3, r3, #23
 8000154:	2220      	movs	r2, #32
 8000156:	619a      	str	r2, [r3, #24]
 8000158:	e003      	b.n	8000162 <main+0x5a>
			}

			else{

				GPIOA->BRR = (1<<5); // reset
 800015a:	2390      	movs	r3, #144	; 0x90
 800015c:	05db      	lsls	r3, r3, #23
 800015e:	2220      	movs	r2, #32
 8000160:	629a      	str	r2, [r3, #40]	; 0x28
			}

			for (volatile uint32_t i = 0; i < 100000; i++) {}
 8000162:	2300      	movs	r3, #0
 8000164:	603b      	str	r3, [r7, #0]
 8000166:	e002      	b.n	800016e <main+0x66>
 8000168:	683b      	ldr	r3, [r7, #0]
 800016a:	3301      	adds	r3, #1
 800016c:	603b      	str	r3, [r7, #0]
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <main+0x84>)
 8000172:	4293      	cmp	r3, r2
 8000174:	d9f8      	bls.n	8000168 <main+0x60>
		for(uint32_t i=0; i<32; i++){
 8000176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000178:	3301      	adds	r3, #1
 800017a:	627b      	str	r3, [r7, #36]	; 0x24
 800017c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800017e:	2b1f      	cmp	r3, #31
 8000180:	d9e0      	bls.n	8000144 <main+0x3c>
 8000182:	e7dc      	b.n	800013e <main+0x36>
 8000184:	40021000 	.word	0x40021000
 8000188:	080002cc 	.word	0x080002cc
 800018c:	0001869f 	.word	0x0001869f

08000190 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000194:	4b1a      	ldr	r3, [pc, #104]	; (8000200 <SystemInit+0x70>)
 8000196:	681a      	ldr	r2, [r3, #0]
 8000198:	4b19      	ldr	r3, [pc, #100]	; (8000200 <SystemInit+0x70>)
 800019a:	2101      	movs	r1, #1
 800019c:	430a      	orrs	r2, r1
 800019e:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
 80001a0:	4b17      	ldr	r3, [pc, #92]	; (8000200 <SystemInit+0x70>)
 80001a2:	685a      	ldr	r2, [r3, #4]
 80001a4:	4b16      	ldr	r3, [pc, #88]	; (8000200 <SystemInit+0x70>)
 80001a6:	4917      	ldr	r1, [pc, #92]	; (8000204 <SystemInit+0x74>)
 80001a8:	400a      	ands	r2, r1
 80001aa:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ac:	4b14      	ldr	r3, [pc, #80]	; (8000200 <SystemInit+0x70>)
 80001ae:	681a      	ldr	r2, [r3, #0]
 80001b0:	4b13      	ldr	r3, [pc, #76]	; (8000200 <SystemInit+0x70>)
 80001b2:	4915      	ldr	r1, [pc, #84]	; (8000208 <SystemInit+0x78>)
 80001b4:	400a      	ands	r2, r1
 80001b6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001b8:	4b11      	ldr	r3, [pc, #68]	; (8000200 <SystemInit+0x70>)
 80001ba:	681a      	ldr	r2, [r3, #0]
 80001bc:	4b10      	ldr	r3, [pc, #64]	; (8000200 <SystemInit+0x70>)
 80001be:	4913      	ldr	r1, [pc, #76]	; (800020c <SystemInit+0x7c>)
 80001c0:	400a      	ands	r2, r1
 80001c2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 80001c4:	4b0e      	ldr	r3, [pc, #56]	; (8000200 <SystemInit+0x70>)
 80001c6:	685a      	ldr	r2, [r3, #4]
 80001c8:	4b0d      	ldr	r3, [pc, #52]	; (8000200 <SystemInit+0x70>)
 80001ca:	4911      	ldr	r1, [pc, #68]	; (8000210 <SystemInit+0x80>)
 80001cc:	400a      	ands	r2, r1
 80001ce:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80001d0:	4b0b      	ldr	r3, [pc, #44]	; (8000200 <SystemInit+0x70>)
 80001d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80001d4:	4b0a      	ldr	r3, [pc, #40]	; (8000200 <SystemInit+0x70>)
 80001d6:	210f      	movs	r1, #15
 80001d8:	438a      	bics	r2, r1
 80001da:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
 80001dc:	4b08      	ldr	r3, [pc, #32]	; (8000200 <SystemInit+0x70>)
 80001de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80001e0:	4b07      	ldr	r3, [pc, #28]	; (8000200 <SystemInit+0x70>)
 80001e2:	490c      	ldr	r1, [pc, #48]	; (8000214 <SystemInit+0x84>)
 80001e4:	400a      	ands	r2, r1
 80001e6:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 80001e8:	4b05      	ldr	r3, [pc, #20]	; (8000200 <SystemInit+0x70>)
 80001ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <SystemInit+0x70>)
 80001ee:	2101      	movs	r1, #1
 80001f0:	438a      	bics	r2, r1
 80001f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80001f4:	4b02      	ldr	r3, [pc, #8]	; (8000200 <SystemInit+0x70>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

}
 80001fa:	46c0      	nop			; (mov r8, r8)
 80001fc:	46bd      	mov	sp, r7
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40021000 	.word	0x40021000
 8000204:	08ffb80c 	.word	0x08ffb80c
 8000208:	fef6ffff 	.word	0xfef6ffff
 800020c:	fffbffff 	.word	0xfffbffff
 8000210:	ffc0ffff 	.word	0xffc0ffff
 8000214:	fffffeec 	.word	0xfffffeec

08000218 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000218:	480d      	ldr	r0, [pc, #52]	; (8000250 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800021a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800021c:	f7ff ffb8 	bl	8000190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000220:	480c      	ldr	r0, [pc, #48]	; (8000254 <LoopForever+0x6>)
  ldr r1, =_edata
 8000222:	490d      	ldr	r1, [pc, #52]	; (8000258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000224:	4a0d      	ldr	r2, [pc, #52]	; (800025c <LoopForever+0xe>)
  movs r3, #0
 8000226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000228:	e002      	b.n	8000230 <LoopCopyDataInit>

0800022a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800022a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800022c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800022e:	3304      	adds	r3, #4

08000230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000234:	d3f9      	bcc.n	800022a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000236:	4a0a      	ldr	r2, [pc, #40]	; (8000260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000238:	4c0a      	ldr	r4, [pc, #40]	; (8000264 <LoopForever+0x16>)
  movs r3, #0
 800023a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800023c:	e001      	b.n	8000242 <LoopFillZerobss>

0800023e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800023e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000240:	3204      	adds	r2, #4

08000242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000244:	d3fb      	bcc.n	800023e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000246:	f000 f811 	bl	800026c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800024a:	f7ff ff5d 	bl	8000108 <main>

0800024e <LoopForever>:

LoopForever:
    b LoopForever
 800024e:	e7fe      	b.n	800024e <LoopForever>
  ldr   r0, =_estack
 8000250:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000258:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800025c:	080002f4 	.word	0x080002f4
  ldr r2, =_sbss
 8000260:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000264:	2000001c 	.word	0x2000001c

08000268 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000268:	e7fe      	b.n	8000268 <ADC_IRQHandler>
	...

0800026c <__libc_init_array>:
 800026c:	b570      	push	{r4, r5, r6, lr}
 800026e:	2600      	movs	r6, #0
 8000270:	4d0c      	ldr	r5, [pc, #48]	; (80002a4 <__libc_init_array+0x38>)
 8000272:	4c0d      	ldr	r4, [pc, #52]	; (80002a8 <__libc_init_array+0x3c>)
 8000274:	1b64      	subs	r4, r4, r5
 8000276:	10a4      	asrs	r4, r4, #2
 8000278:	42a6      	cmp	r6, r4
 800027a:	d109      	bne.n	8000290 <__libc_init_array+0x24>
 800027c:	2600      	movs	r6, #0
 800027e:	f000 f819 	bl	80002b4 <_init>
 8000282:	4d0a      	ldr	r5, [pc, #40]	; (80002ac <__libc_init_array+0x40>)
 8000284:	4c0a      	ldr	r4, [pc, #40]	; (80002b0 <__libc_init_array+0x44>)
 8000286:	1b64      	subs	r4, r4, r5
 8000288:	10a4      	asrs	r4, r4, #2
 800028a:	42a6      	cmp	r6, r4
 800028c:	d105      	bne.n	800029a <__libc_init_array+0x2e>
 800028e:	bd70      	pop	{r4, r5, r6, pc}
 8000290:	00b3      	lsls	r3, r6, #2
 8000292:	58eb      	ldr	r3, [r5, r3]
 8000294:	4798      	blx	r3
 8000296:	3601      	adds	r6, #1
 8000298:	e7ee      	b.n	8000278 <__libc_init_array+0xc>
 800029a:	00b3      	lsls	r3, r6, #2
 800029c:	58eb      	ldr	r3, [r5, r3]
 800029e:	4798      	blx	r3
 80002a0:	3601      	adds	r6, #1
 80002a2:	e7f2      	b.n	800028a <__libc_init_array+0x1e>
 80002a4:	080002ec 	.word	0x080002ec
 80002a8:	080002ec 	.word	0x080002ec
 80002ac:	080002ec 	.word	0x080002ec
 80002b0:	080002f0 	.word	0x080002f0

080002b4 <_init>:
 80002b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ba:	bc08      	pop	{r3}
 80002bc:	469e      	mov	lr, r3
 80002be:	4770      	bx	lr

080002c0 <_fini>:
 80002c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c2:	46c0      	nop			; (mov r8, r8)
 80002c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002c6:	bc08      	pop	{r3}
 80002c8:	469e      	mov	lr, r3
 80002ca:	4770      	bx	lr
