$version Generated by VerilatedVcd $end
$date Sun Jun 28 17:38:08 2020
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ done $end
  $scope module main $end
   $var wire  1 # clk $end
   $var wire  4 % curr_state [3:0] $end
   $var wire  1 $ done $end
   $var wire  4 & i [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b0000 %
b0000 &
#1
0#
#2
1#
b0001 %
#3
0#
#4
1#
b0010 %
b0001 &
#5
0#
#6
1#
1$
#7
0#
