// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ConvolutionInputGene_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        numReps_dout,
        numReps_empty_n,
        numReps_read,
        numReps_out_din,
        numReps_out_full_n,
        numReps_out_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_pp0_stage0 = 8'd64;
parameter    ap_ST_fsm_state12 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [31:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] numReps_dout;
input   numReps_empty_n;
output   numReps_read;
output  [31:0] numReps_out_din;
input   numReps_out_full_n;
output   numReps_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;
reg numReps_read;
reg numReps_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_i_1818_reg_992;
reg   [0:0] or_cond_i_reg_1022;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] tmp_i_1818_reg_992_pp0_iter3_reg;
reg   [0:0] tmp_167_i_reg_996;
reg   [0:0] tmp_167_i_reg_996_pp0_iter3_reg;
reg    numReps_blk_n;
reg    numReps_out_blk_n;
reg   [44:0] indvar_flatten_reg_303;
reg   [12:0] i_i_reg_314;
reg   [31:0] reg_392;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state7_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
reg    ap_predicate_op174_read_state9;
reg    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
reg    ap_predicate_op228_write_state11;
reg    ap_block_state11_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_i_1818_fu_474_p2;
wire   [0:0] or_cond_i_fu_660_p2;
reg   [31:0] numReps_read_reg_958;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [44:0] grp_fu_419_p2;
reg   [44:0] bound_reg_968;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond_flatten_fu_425_p2;
reg   [0:0] exitcond_flatten_reg_973;
wire   [44:0] indvar_flatten_next_fu_430_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_436_p2;
reg   [0:0] tmp_i_reg_982;
wire   [12:0] i_fu_448_p3;
reg   [0:0] tmp_i_1818_reg_992_pp0_iter2_reg;
wire   [0:0] tmp_167_i_fu_483_p2;
reg   [0:0] tmp_167_i_reg_996_pp0_iter2_reg;
wire   [1:0] tmp_297_fu_501_p1;
reg   [1:0] tmp_297_reg_1000;
wire   [31:0] current_line_in_bloc_fu_533_p2;
reg   [31:0] current_line_in_bloc_reg_1005;
wire   [0:0] tmp_182_i_fu_374_p2;
reg   [0:0] tmp_182_i_reg_1026;
wire   [0:0] tmp_173_i_fu_380_p2;
reg   [0:0] tmp_173_i_reg_1031;
wire   [1:0] current_block_read_fu_774_p2;
reg   [1:0] current_block_read_reg_1035;
wire   [31:0] outElem_V_fu_863_p6;
reg   [31:0] outElem_V_reg_1066;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state7;
reg    ap_enable_reg_pp0_iter3;
wire   [6:0] inputBuf_0_V_address0;
reg    inputBuf_0_V_ce0;
wire   [31:0] inputBuf_0_V_q0;
reg   [6:0] inputBuf_0_V_address1;
reg    inputBuf_0_V_ce1;
reg    inputBuf_0_V_we1;
wire   [6:0] inputBuf_1_V_address0;
reg    inputBuf_1_V_ce0;
wire   [31:0] inputBuf_1_V_q0;
reg   [6:0] inputBuf_1_V_address1;
reg    inputBuf_1_V_ce1;
reg    inputBuf_1_V_we1;
wire   [6:0] inputBuf_2_V_address0;
reg    inputBuf_2_V_ce0;
wire   [31:0] inputBuf_2_V_q0;
reg   [6:0] inputBuf_2_V_address1;
reg    inputBuf_2_V_ce1;
reg    inputBuf_2_V_we1;
wire   [6:0] inputBuf_3_V_address0;
reg    inputBuf_3_V_ce0;
wire   [31:0] inputBuf_3_V_q0;
reg   [6:0] inputBuf_3_V_address1;
reg    inputBuf_3_V_ce1;
reg    inputBuf_3_V_we1;
wire   [63:0] tmp_171_i_fu_761_p1;
wire   [63:0] tmp_181_i_fu_779_p1;
wire   [63:0] tmp_166_i_fu_826_p1;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] read_block_2_fu_96;
wire   [31:0] read_block_1_i_mid2_fu_462_p3;
wire   [31:0] read_block_3_cast_i_fu_688_p1;
wire   [31:0] read_block_fu_746_p2;
reg   [31:0] ofm_y_1_i_fu_100;
wire   [31:0] p_ofm_y_9_i_fu_627_p3;
wire   [0:0] tmp_172_i_fu_545_p2;
wire   [0:0] tmp_174_i_fu_562_p2;
wire   [0:0] tmp_176_i_fu_573_p2;
wire   [0:0] tmp_177_i_fu_593_p2;
reg   [31:0] ofm_x_1_fu_104;
wire   [31:0] ofm_x_fu_587_p2;
reg   [31:0] k_y_1_fu_108;
wire   [31:0] k_y_fu_505_p2;
reg   [31:0] inp_1_fu_112;
wire   [31:0] p_inp_1_i_fu_619_p3;
wire   [31:0] inp_fu_730_p2;
reg   [31:0] k_x_1_fu_116;
wire   [31:0] k_x_fu_556_p2;
reg   [31:0] count_simd_1_fu_120;
wire   [31:0] count_simd_fu_539_p2;
reg   [31:0] current_block_write_5_fu_124;
wire   [31:0] current_block_write_4_1815_fu_814_p3;
wire   [31:0] current_block_write_1_1812_fu_850_p3;
reg   [31:0] current_line_2_fu_128;
wire   [31:0] current_line_3_i_fu_672_p3;
wire   [31:0] grp_fu_368_p2;
reg   [31:0] counter_internal_blo_fu_132;
wire   [31:0] p_i_fu_717_p3;
wire   [1:0] tmp_301_fu_787_p1;
wire   [1:0] tmp_296_fu_834_p1;
wire   [31:0] grp_fu_419_p0;
wire   [13:0] grp_fu_419_p1;
wire   [12:0] i_i_op_fu_442_p2;
wire   [28:0] tmp_300_fu_515_p1;
wire   [28:0] tmp_299_fu_511_p1;
wire   [28:0] tmp_168_i_fu_519_p2;
wire   [31:0] tmp_170_i_fu_525_p3;
wire   [31:0] ofm_y_fu_607_p2;
wire   [0:0] tmp_178_i_fu_613_p2;
wire   [0:0] tmp_179_i_fu_648_p2;
wire   [0:0] tmp_180_i_fu_654_p2;
wire   [3:0] tmp_295_fu_470_p1;
wire   [3:0] read_block_6_cast_fu_666_p2;
wire   [3:0] read_block_1_fu_680_p3;
wire   [31:0] counter_internal_blo_4_fu_705_p2;
wire   [0:0] tmp_184_i_fu_711_p2;
wire   [1:0] tmp_298_fu_757_p1;
wire   [1:0] tmp_fu_768_p2;
wire   [31:0] current_block_write_2_1813_fu_794_p2;
wire   [0:0] tmp_183_i_fu_800_p2;
wire   [31:0] current_block_write_3_1814_fu_806_p3;
wire   [31:0] current_block_write_fu_838_p2;
wire   [0:0] tmp_175_i_fu_844_p2;
wire    ap_CS_fsm_state12;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [44:0] grp_fu_419_p00;
reg    ap_condition_428;
reg    ap_condition_440;
reg    ap_condition_451;
reg    ap_condition_462;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

ConvolutionInputGbCo #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_V_address0),
    .ce0(inputBuf_0_V_ce0),
    .q0(inputBuf_0_V_q0),
    .address1(inputBuf_0_V_address1),
    .ce1(inputBuf_0_V_ce1),
    .we1(inputBuf_0_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGbCo #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_V_address0),
    .ce0(inputBuf_1_V_ce0),
    .q0(inputBuf_1_V_q0),
    .address1(inputBuf_1_V_address1),
    .ce1(inputBuf_1_V_ce1),
    .we1(inputBuf_1_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGbCo #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_V_address0),
    .ce0(inputBuf_2_V_ce0),
    .q0(inputBuf_2_V_q0),
    .address1(inputBuf_2_V_address1),
    .ce1(inputBuf_2_V_ce1),
    .we1(inputBuf_2_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGbCo #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_V_address0),
    .ce0(inputBuf_3_V_ce0),
    .q0(inputBuf_3_V_q0),
    .address1(inputBuf_3_V_address1),
    .ce1(inputBuf_3_V_ce1),
    .we1(inputBuf_3_V_we1),
    .d1(in_V_V_dout)
);

BBJ_u96_cnvW2A2_mbBo #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 45 ))
BBJ_u96_cnvW2A2_mbBo_U635(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_419_p0),
    .din1(grp_fu_419_p1),
    .ce(1'b1),
    .dout(grp_fu_419_p2)
);

BBJ_u96_cnvW2A2_mqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
BBJ_u96_cnvW2A2_mqcK_U636(
    .din0(inputBuf_0_V_q0),
    .din1(inputBuf_1_V_q0),
    .din2(inputBuf_2_V_q0),
    .din3(inputBuf_3_V_q0),
    .din4(current_block_read_reg_1035),
    .dout(outElem_V_fu_863_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state7))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state7)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state7);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_172_i_fu_545_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_simd_1_fu_120 <= count_simd_fu_539_p2;
    end else if ((((tmp_174_i_fu_562_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_176_i_fu_573_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_177_i_fu_593_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_177_i_fu_593_p2 == 1'd1) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        count_simd_1_fu_120 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_fu_132 <= p_i_fu_717_p3;
    end else if ((((tmp_173_i_fu_380_p2 == 1'd1) & (tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_132 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_173_i_reg_1031 == 1'd1) & (tmp_i_1818_reg_992 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_5_fu_124 <= current_block_write_1_1812_fu_850_p3;
    end else if (((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_5_fu_124 <= current_block_write_4_1815_fu_814_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_5_fu_124 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_173_i_fu_380_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_2_fu_128 <= grp_fu_368_p2;
    end else if (((tmp_i_1818_fu_474_p2 == 1'd0) & (or_cond_i_fu_660_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_2_fu_128 <= current_line_3_i_fu_672_p3;
    end else if ((((tmp_173_i_fu_380_p2 == 1'd1) & (tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_2_fu_128 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_425_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_314 <= i_fu_448_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_i_reg_314 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_425_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_303 <= indvar_flatten_next_fu_430_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        indvar_flatten_reg_303 <= 45'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_1_fu_112 <= inp_fu_730_p2;
    end else if (((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_177_i_fu_593_p2 == 1'd1) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_1_fu_112 <= p_inp_1_i_fu_619_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_1_fu_112 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_174_i_fu_562_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_x_1_fu_116 <= k_x_fu_556_p2;
    end else if ((((tmp_176_i_fu_573_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_177_i_fu_593_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_177_i_fu_593_p2 == 1'd1) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_1_fu_116 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_176_i_fu_573_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_y_1_fu_108 <= k_y_fu_505_p2;
    end else if ((((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_1_fu_108 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_177_i_fu_593_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_x_1_fu_104 <= ofm_x_fu_587_p2;
    end else if ((((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_177_i_fu_593_p2 == 1'd1) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_1_fu_104 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_177_i_fu_593_p2 == 1'd1) & (tmp_176_i_fu_573_p2 == 1'd1) & (tmp_174_i_fu_562_p2 == 1'd1) & (tmp_172_i_fu_545_p2 == 1'd1) & (tmp_167_i_fu_483_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_1_i_fu_100 <= p_ofm_y_9_i_fu_627_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_i_fu_100 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_173_i_fu_380_p2 == 1'd1) & (tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_2_fu_96 <= read_block_fu_746_p2;
    end else if (((tmp_i_1818_fu_474_p2 == 1'd0) & (or_cond_i_fu_660_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_2_fu_96 <= read_block_3_cast_i_fu_688_p1;
    end else if ((((tmp_173_i_fu_380_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_i_fu_660_p2 == 1'd0) & (tmp_i_1818_fu_474_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        read_block_2_fu_96 <= read_block_1_i_mid2_fu_462_p3;
    end else if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_2_fu_96 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bound_reg_968 <= grp_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_167_i_reg_996 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_read_reg_1035 <= current_block_read_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd0) & (tmp_167_i_fu_483_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_in_bloc_reg_1005 <= current_line_in_bloc_fu_533_p2;
        tmp_297_reg_1000 <= tmp_297_fu_501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_973 <= exitcond_flatten_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read_reg_958 <= numReps_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_i_reg_1022 <= or_cond_i_fu_660_p2;
        tmp_167_i_reg_996 <= tmp_167_i_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_reg_992_pp0_iter2_reg == 1'd0) & (tmp_167_i_reg_996_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outElem_V_reg_1066 <= outElem_V_fu_863_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_1818_fu_474_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_fu_474_p2 == 1'd0) & (or_cond_i_fu_660_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_392 <= current_line_2_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_167_i_reg_996_pp0_iter2_reg <= tmp_167_i_reg_996;
        tmp_167_i_reg_996_pp0_iter3_reg <= tmp_167_i_reg_996_pp0_iter2_reg;
        tmp_i_1818_reg_992_pp0_iter2_reg <= tmp_i_1818_reg_992;
        tmp_i_1818_reg_992_pp0_iter3_reg <= tmp_i_1818_reg_992_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_173_i_reg_1031 <= tmp_173_i_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1818_fu_474_p2 == 1'd0) & (or_cond_i_fu_660_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_182_i_reg_1026 <= tmp_182_i_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_973 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_1818_reg_992 <= tmp_i_1818_fu_474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_425_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_982 <= tmp_i_fu_436_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_425_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_1818_reg_992 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_i_1818_reg_992 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op174_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd0))) begin
            inputBuf_0_V_address1 = tmp_166_i_fu_826_p1;
        end else if ((1'b1 == ap_condition_428)) begin
            inputBuf_0_V_address1 = tmp_181_i_fu_779_p1;
        end else begin
            inputBuf_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd1))) begin
            inputBuf_1_V_address1 = tmp_166_i_fu_826_p1;
        end else if ((1'b1 == ap_condition_440)) begin
            inputBuf_1_V_address1 = tmp_181_i_fu_779_p1;
        end else begin
            inputBuf_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd2))) begin
            inputBuf_2_V_address1 = tmp_166_i_fu_826_p1;
        end else if ((1'b1 == ap_condition_451)) begin
            inputBuf_2_V_address1 = tmp_181_i_fu_779_p1;
        end else begin
            inputBuf_2_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_we1 = 1'b1;
    end else begin
        inputBuf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd3))) begin
            inputBuf_3_V_address1 = tmp_166_i_fu_826_p1;
        end else if ((1'b1 == ap_condition_462)) begin
            inputBuf_3_V_address1 = tmp_181_i_fu_779_p1;
        end else begin
            inputBuf_3_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1818_reg_992 == 1'd1) & (tmp_296_fu_834_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_we1 = 1'b1;
    end else begin
        inputBuf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_blk_n = numReps_out_full_n;
    end else begin
        numReps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_write = 1'b1;
    end else begin
        numReps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_1818_reg_992_pp0_iter3_reg == 1'd0) & (tmp_167_i_reg_996_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op228_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_425_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_425_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op228_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op174_read_state9 == 1'b1)) | ((tmp_i_1818_reg_992 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op228_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op174_read_state9 == 1'b1)) | ((tmp_i_1818_reg_992 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_predicate_op228_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op174_read_state9 == 1'b1)) | ((tmp_i_1818_reg_992 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter4 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op228_write_state11 == 1'b1));
end

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter2 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op174_read_state9 == 1'b1)) | ((tmp_i_1818_reg_992 == 1'd1) & (in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_428 = ((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_440 = ((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_451 = ((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_462 = ((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0) & (tmp_301_fu_787_p1 == 2'd3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op174_read_state9 = ((or_cond_i_reg_1022 == 1'd1) & (tmp_i_1818_reg_992 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_write_state11 = ((tmp_i_1818_reg_992_pp0_iter3_reg == 1'd0) & (tmp_167_i_reg_996_pp0_iter3_reg == 1'd1));
end

assign count_simd_fu_539_p2 = (32'd1 + count_simd_1_fu_120);

assign counter_internal_blo_4_fu_705_p2 = (counter_internal_blo_fu_132 + 32'd1);

assign current_block_read_fu_774_p2 = (tmp_fu_768_p2 + tmp_297_reg_1000);

assign current_block_write_1_1812_fu_850_p3 = ((tmp_175_i_fu_844_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_fu_838_p2);

assign current_block_write_2_1813_fu_794_p2 = (current_block_write_5_fu_124 + 32'd1);

assign current_block_write_3_1814_fu_806_p3 = ((tmp_183_i_fu_800_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_2_1813_fu_794_p2);

assign current_block_write_4_1815_fu_814_p3 = ((tmp_182_i_reg_1026[0:0] === 1'b1) ? current_block_write_3_1814_fu_806_p3 : current_block_write_5_fu_124);

assign current_block_write_fu_838_p2 = (current_block_write_5_fu_124 + 32'd1);

assign current_line_3_i_fu_672_p3 = ((tmp_182_i_fu_374_p2[0:0] === 1'b1) ? 32'd0 : grp_fu_368_p2);

assign current_line_in_bloc_fu_533_p2 = (tmp_170_i_fu_525_p3 + count_simd_1_fu_120);

assign exitcond_flatten_fu_425_p2 = ((indvar_flatten_reg_303 == bound_reg_968) ? 1'b1 : 1'b0);

assign grp_fu_368_p2 = (current_line_2_fu_128 + 32'd1);

assign grp_fu_419_p0 = grp_fu_419_p00;

assign grp_fu_419_p00 = numReps_read_reg_958;

assign grp_fu_419_p1 = 45'd7488;

assign i_fu_448_p3 = ((tmp_i_fu_436_p2[0:0] === 1'b1) ? 13'd1 : i_i_op_fu_442_p2);

assign i_i_op_fu_442_p2 = (i_i_reg_314 + 13'd1);

assign indvar_flatten_next_fu_430_p2 = (indvar_flatten_reg_303 + 45'd1);

assign inp_fu_730_p2 = (inp_1_fu_112 + 32'd1);

assign inputBuf_0_V_address0 = tmp_171_i_fu_761_p1;

assign inputBuf_1_V_address0 = tmp_171_i_fu_761_p1;

assign inputBuf_2_V_address0 = tmp_171_i_fu_761_p1;

assign inputBuf_3_V_address0 = tmp_171_i_fu_761_p1;

assign k_x_fu_556_p2 = (k_x_1_fu_116 + 32'd1);

assign k_y_fu_505_p2 = (32'd1 + k_y_1_fu_108);

assign numReps_out_din = numReps_dout;

assign ofm_x_fu_587_p2 = (ofm_x_1_fu_104 + 32'd1);

assign ofm_y_fu_607_p2 = (ofm_y_1_i_fu_100 + 32'd1);

assign or_cond_i_fu_660_p2 = (tmp_180_i_fu_654_p2 & tmp_179_i_fu_648_p2);

assign out_V_V_din = outElem_V_reg_1066;

assign p_i_fu_717_p3 = ((tmp_184_i_fu_711_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_4_fu_705_p2);

assign p_inp_1_i_fu_619_p3 = ((tmp_178_i_fu_613_p2[0:0] === 1'b1) ? 32'd0 : inp_1_fu_112);

assign p_ofm_y_9_i_fu_627_p3 = ((tmp_178_i_fu_613_p2[0:0] === 1'b1) ? 32'd0 : ofm_y_fu_607_p2);

assign read_block_1_fu_680_p3 = ((tmp_182_i_fu_374_p2[0:0] === 1'b1) ? read_block_6_cast_fu_666_p2 : tmp_295_fu_470_p1);

assign read_block_1_i_mid2_fu_462_p3 = ((tmp_i_reg_982[0:0] === 1'b1) ? 32'd0 : read_block_2_fu_96);

assign read_block_3_cast_i_fu_688_p1 = read_block_1_fu_680_p3;

assign read_block_6_cast_fu_666_p2 = (tmp_295_fu_470_p1 + 4'd1);

assign read_block_fu_746_p2 = (read_block_1_i_mid2_fu_462_p3 + 32'd1);

assign tmp_166_i_fu_826_p1 = reg_392;

assign tmp_167_i_fu_483_p2 = ((counter_internal_blo_fu_132 < 32'd719) ? 1'b1 : 1'b0);

assign tmp_168_i_fu_519_p2 = (tmp_300_fu_515_p1 + tmp_299_fu_511_p1);

assign tmp_170_i_fu_525_p3 = {{tmp_168_i_fu_519_p2}, {3'd0}};

assign tmp_171_i_fu_761_p1 = current_line_in_bloc_reg_1005;

assign tmp_172_i_fu_545_p2 = ((count_simd_fu_539_p2 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_173_i_fu_380_p2 = ((grp_fu_368_p2 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_174_i_fu_562_p2 = ((k_x_fu_556_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_175_i_fu_844_p2 = ((current_block_write_fu_838_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_176_i_fu_573_p2 = ((k_y_fu_505_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_177_i_fu_593_p2 = ((ofm_x_fu_587_p2 == 32'd10) ? 1'b1 : 1'b0);

assign tmp_178_i_fu_613_p2 = ((ofm_y_fu_607_p2 == 32'd10) ? 1'b1 : 1'b0);

assign tmp_179_i_fu_648_p2 = ((counter_internal_blo_fu_132 < 32'd95) ? 1'b1 : 1'b0);

assign tmp_180_i_fu_654_p2 = ((read_block_1_i_mid2_fu_462_p3 < 32'd12) ? 1'b1 : 1'b0);

assign tmp_181_i_fu_779_p1 = reg_392;

assign tmp_182_i_fu_374_p2 = ((grp_fu_368_p2 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_183_i_fu_800_p2 = ((current_block_write_2_1813_fu_794_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_184_i_fu_711_p2 = ((counter_internal_blo_4_fu_705_p2 == 32'd719) ? 1'b1 : 1'b0);

assign tmp_295_fu_470_p1 = read_block_1_i_mid2_fu_462_p3[3:0];

assign tmp_296_fu_834_p1 = current_block_write_5_fu_124[1:0];

assign tmp_297_fu_501_p1 = k_y_1_fu_108[1:0];

assign tmp_298_fu_757_p1 = current_block_write_5_fu_124[1:0];

assign tmp_299_fu_511_p1 = k_x_1_fu_116[28:0];

assign tmp_300_fu_515_p1 = ofm_x_1_fu_104[28:0];

assign tmp_301_fu_787_p1 = current_block_write_5_fu_124[1:0];

assign tmp_fu_768_p2 = (2'd1 + tmp_298_fu_757_p1);

assign tmp_i_1818_fu_474_p2 = ((inp_1_fu_112 < 32'd288) ? 1'b1 : 1'b0);

assign tmp_i_fu_436_p2 = ((i_i_reg_314 == 13'd7488) ? 1'b1 : 1'b0);

endmodule //ConvolutionInputGene_5
