$comment
	File created using the following command:
		vcd file SIFO_Lab_1.msim.vcd -direction
$end
$date
	Thu Sep  8 21:56:39 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module SIFO_Lab_1_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ C $end
$var reg 1 % X $end
$var wire 1 & Y0 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y2 $end
$var wire 1 ) Y3 $end
$var wire 1 * Y4 $end
$var wire 1 + Y5 $end
$var wire 1 , Y6 $end
$var wire 1 - Y7 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 A1~input_o $end
$var wire 1 6 A0~input_o $end
$var wire 1 7 A2~input_o $end
$var wire 1 8 X~input_o $end
$var wire 1 9 C~input_o $end
$var wire 1 : DC_0~0_combout $end
$var wire 1 ; DC_0~1_combout $end
$var wire 1 < DC_0~2_combout $end
$var wire 1 = DC_0~3_combout $end
$var wire 1 > DC_0~4_combout $end
$var wire 1 ? DC_0~5_combout $end
$var wire 1 @ DC_0~6_combout $end
$var wire 1 A DC_0~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#50000
1$
19
#80000
1%
18
1:
1&
#100000
1!
0$
16
09
0:
0&
#150000
1$
19
1;
1'
#160000
0%
08
0;
0'
#200000
1"
0!
0$
15
06
09
#240000
1%
18
#250000
1$
19
1<
1(
#300000
1!
0$
16
09
0<
0(
#320000
0%
08
#350000
1$
19
#400000
1#
0"
0!
1%
0$
17
05
06
18
09
#450000
1$
19
1>
1*
#480000
0%
08
0>
0*
#500000
1!
0$
16
09
#550000
1$
19
#560000
1%
18
1?
1+
#600000
1"
0!
0$
15
06
09
0?
0+
#640000
0%
08
#650000
1$
19
#700000
1!
0$
16
09
#720000
1%
18
#750000
1$
19
1A
1-
#800000
0#
0"
0!
0%
0$
07
05
06
08
09
0A
0-
#850000
1$
19
#880000
1%
18
1:
1&
#900000
1!
0$
16
09
0:
0&
#950000
1$
19
1;
1'
#960000
0%
08
0;
0'
#1000000
