<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701262209816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701262209816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 09:50:09 2023 " "Processing started: Wed Nov 29 09:50:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701262209816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701262209816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off letter-fpga -c letter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off letter-fpga -c letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701262209816 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "letter.vho\", \"letter_fast.vho letter_vhd.sdo letter_vhd_fast.sdo C:/dev/digital-circuits/letter-fpga/simulation/modelsim/ simulation " "Generated files \"letter.vho\", \"letter_fast.vho\", \"letter_vhd.sdo\" and \"letter_vhd_fast.sdo\" in directory \"C:/dev/digital-circuits/letter-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1701262210148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701262210164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 09:50:10 2023 " "Processing ended: Wed Nov 29 09:50:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701262210164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701262210164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701262210164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701262210164 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700792895612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700792895612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 23:28:15 2023 " "Processing started: Thu Nov 23 23:28:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700792895612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700792895612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off letter-fpga -c letter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off letter-fpga -c letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700792895612 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "letter.vho\", \"letter_fast.vho letter_vhd.sdo letter_vhd_fast.sdo C:/dev/digital-circuits/letter-fpga/simulation/modelsim/ simulation " "Generated files \"letter.vho\", \"letter_fast.vho\", \"letter_vhd.sdo\" and \"letter_vhd_fast.sdo\" in directory \"C:/dev/digital-circuits/letter-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1700792896034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700792896065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 23:28:16 2023 " "Processing ended: Thu Nov 23 23:28:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700792896065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700792896065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700792896065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700792896065 ""}
>>>>>>> 1048efca1d5097151a87ee8c9eb2a68491c709f7
