<libraries name="pattern_lib">
	<library name="device_lib">
		<layer name="FF">
			<rule name="DFFHQ">
				<left>
					<cell name="DFFHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="dffhq" cellRef="DFFHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}dffhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffhq,CLKINV::CLK)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffhq.Q,ff{0}dffhq.Q)</op>
							<op>reconnect (dffhq.D,ff{0}dffhq.D)</op>
							<op>reconnect (dffhq.CK,ff{0}dffhq.CK)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNHQ">
				<left>
					<cell name="DFFNHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<contents>
							<instance name="dffnhq" cellRef="DFFNHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnhq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}dffnhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnhq,CLKINV::CLK_B)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffnhq.Q,ff{0}dffnhq.Q)</op>
							<op>reconnect (dffnhq.D,ff{0}dffnhq.D)</op>
							<op>reconnect (dffnhq.CKN,ff{0}dffnhq.CK)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFRHQ">
				<left>
					<cell name="DFFRHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="dffrhq" cellRef="DFFRHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffrhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffrhq"/>
							</net>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="dffrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffrhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}dffrhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffrhq,CLKINV::CLK)</op>
							<op>set_property (ff{0}dffrhq,SRINV::SR_B)</op>
							<op>set_property (ff{0}dffrhq,SRFFMUX::0)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffrhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffrhq.Q,ff{0}dffrhq.Q)</op>
							<op>reconnect (dffrhq.D,ff{0}dffrhq.D)</op>
							<op>reconnect (dffrhq.CK,ff{0}dffrhq.CK)</op>
							<op>reconnect (dffrhq.RN,ff{0}dffrhq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNRHQ">
				<left>
					<cell name="DFFNRHQ">
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="dffnrhq" cellRef="DFFNRHQ" libraryRef="cell_lib"/>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnrhq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnrhq"/>
							</net>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="dffnrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnrhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}dffnrhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnrhq,CLKINV::CLK_B)</op>
							<op>set_property (ff{0}dffnrhq,SRINV::SR_B)</op>
							<op>set_property (ff{0}dffnrhq,SRFFMUX::0)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnrhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffnrhq.Q,ff{0}dffnrhq.Q)</op>
							<op>reconnect (dffnrhq.D,ff{0}dffnrhq.D)</op>
							<op>reconnect (dffnrhq.CKN,ff{0}dffnrhq.CK)</op>
							<op>reconnect (dffnrhq.RN,ff{0}dffnrhq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFSHQ">
				<left>
					<cell name="DFFSHQ">
						<port name="SN" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="dffshq" cellRef="DFFSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="dffshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffshq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="dffshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffshq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffshq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffshq,FFXY_INIT_ATTR::INIT1)</op>
							<op>set_property (ff{0}dffshq,FFXY_SR_ATTR::SRHIGH)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffshq,CLKINV::CLK)</op>
							<op>set_property (ff{0}dffshq,SRINV::SR_B)</op>
							<op>set_property (ff{0}dffshq,SRFFMUX::0)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffshq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffshq.Q,ff{0}dffshq.Q)</op>
							<op>reconnect (dffshq.D,ff{0}dffshq.D)</op>
							<op>reconnect (dffshq.CK,ff{0}dffshq.CK)</op>
							<op>reconnect (dffshq.SN,ff{0}dffshq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="DFFNSHQ">
				<left>
					<cell name="DFFNSHQ">
						<port name="SN" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CKN" direction="input"/>
						<contents>
							<instance name="dffnshq" cellRef="DFFNSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="dffnshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="dffnshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="dffnshq"/>
							</net>
							<net name="CKN">
								<portRef name="CKN"/>
								<portRef name="CKN" instanceRef="dffnshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}dffnshq,FF,cell_lib)</op>
							<op>set_property (ff{0}dffnshq,FFXY::#FF)</op>
							<op>set_property (ff{0}dffnshq,FFXY_INIT_ATTR::INIT1)</op>
							<op>set_property (ff{0}dffnshq,FFXY_SR_ATTR::SRHIGH)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnshq,CLKINV::CLK_B)</op>
							<op>set_property (ff{0}dffnshq,SRINV::SR_B)</op>
							<op>set_property (ff{0}dffnshq,SRFFMUX::0)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}dffnshq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (dffnshq.Q,ff{0}dffnshq.Q)</op>
							<op>reconnect (dffnshq.D,ff{0}dffnshq.D)</op>
							<op>reconnect (dffnshq.CKN,ff{0}dffnshq.CK)</op>
							<op>reconnect (dffnshq.SN,ff{0}dffnshq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EDFFHQ">
				<left>
					<cell name="EDFFHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<contents>
							<instance name="edffhq" cellRef="EDFFHQ" libraryRef="cell_lib"/>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edffhq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edffhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edffhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edffhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edffhq,FF,cell_lib)</op>
							<op>set_property (ff{0}edffhq,FFXY::#FF)</op>
							<op>set_property (ff{0}edffhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}edffhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edffhq,CLKINV::CLK)</op>
							<op>set_property (ff{0}edffhq,CEINV::CE)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edffhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (edffhq.Q,ff{0}edffhq.Q)</op>
							<op>reconnect (edffhq.D,ff{0}edffhq.D)</op>
							<op>reconnect (edffhq.CK,ff{0}edffhq.CK)</op>
							<op>reconnect (edffhq.E,ff{0}edffhq.CE)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EDFFTRHQ">
				<left>
					<cell name="EDFFTRHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="RN" direction="input"/>
						<contents>
							<instance name="edfftrhq" cellRef="EDFFTRHQ" libraryRef="cell_lib"/>
							<net name="RN">
								<portRef name="RN"/>
								<portRef name="RN" instanceRef="edfftrhq"/>
							</net>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edfftrhq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edfftrhq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edfftrhq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edfftrhq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edfftrhq,FF,cell_lib)</op>
							<op>set_property (ff{0}edfftrhq,FFXY::#FF)</op>
							<op>set_property (ff{0}edfftrhq,FFXY_INIT_ATTR::INIT0)</op>
							<op>set_property (ff{0}edfftrhq,FFXY_SR_ATTR::SRLOW)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edfftrhq,CLKINV::CLK)</op>
							<op>set_property (ff{0}edfftrhq,SRINV::SR_B)</op>
							<op>set_property (ff{0}edfftrhq,SRFFMUX::0)</op>
							<op>set_property (ff{0}edfftrhq,CEINV::CE)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edfftrhq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (edfftrhq.Q,ff{0}edfftrhq.Q)</op>
							<op>reconnect (edfftrhq.D,ff{0}edfftrhq.D)</op>
							<op>reconnect (edfftrhq.CK,ff{0}edfftrhq.CK)</op>
							<op>reconnect (edfftrhq.E,ff{0}edfftrhq.CE)</op>
							<op>reconnect (edfftrhq.RN,ff{0}edfftrhq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EDFFTSHQ">
				<left>
					<cell name="EDFFTSHQ">
						<port name="E" direction="input"/>
						<port name="Q" direction="output"/>
						<port name="D" direction="input"/>
						<port name="CK" direction="input"/>
						<port name="SN" direction="input"/>
						<contents>
							<instance name="edfftshq" cellRef="EDFFTSHQ" libraryRef="cell_lib"/>
							<net name="SN">
								<portRef name="SN"/>
								<portRef name="SN" instanceRef="edfftshq"/>
							</net>
							<net name="E">
								<portRef name="E"/>
								<portRef name="E" instanceRef="edfftshq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="edfftshq"/>
							</net>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="edfftshq"/>
							</net>
							<net name="CK">
								<portRef name="CK"/>
								<portRef name="CK" instanceRef="edfftshq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}edfftshq,FF,cell_lib)</op>
							<op>set_property (ff{0}edfftshq,FFXY::#FF)</op>
							<op>set_property (ff{0}edfftshq,FFXY_INIT_ATTR::INIT1)</op>
							<op>set_property (ff{0}edfftshq,FFXY_SR_ATTR::SRHIGH)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edfftshq,CLKINV::CLK)</op>
							<op>set_property (ff{0}edfftshq,SRINV::SR_B)</op>
							<op>set_property (ff{0}edfftshq,SRFFMUX::0)</op>
							<op>set_property (ff{0}edfftshq,CEINV::CE)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}edfftshq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (edfftshq.Q,ff{0}edfftshq.Q)</op>
							<op>reconnect (edfftshq.D,ff{0}edfftshq.D)</op>
							<op>reconnect (edfftshq.CK,ff{0}edfftshq.CK)</op>
							<op>reconnect (edfftshq.E,ff{0}edfftshq.CE)</op>
							<op>reconnect (edfftshq.SN,ff{0}edfftshq.SR)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="TLATHQ">
				<left>
					<cell name="TLATHQ">
						<port name="D" direction="input"/>
						<port name="G" direction="input"/>
						<port name="Q" direction="output"/>
						<contents>
							<instance name="tlathq" cellRef="TLATHQ" libraryRef="cell_lib"/>
							<net name="D">
								<portRef name="D"/>
								<portRef name="D" instanceRef="tlathq"/>
							</net>
							<net name="G">
								<portRef name="G"/>
								<portRef name="G" instanceRef="tlathq"/>
							</net>
							<net name="Q">
								<portRef name="Q"/>
								<portRef name="Q" instanceRef="tlathq"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (ff{0}tlathq,FF,cell_lib)</op>
							<op>set_property (ff{0}tlathq,FFXY::#LATCH)</op>
							<op>set_property (ff{0}tlathq,FFXY_INIT_ATTR::INIT0)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}tlathq,CLKINV::CLK_B)</op>
						</test>
						<test cond="true">
							<op>set_property (ff{0}tlathq,SYNC_ATTR::ASYNC)</op>
						</test>
						<test cond="true">
							<op>reconnect (tlathq.Q,ff{0}tlathq.Q)</op>
							<op>reconnect (tlathq.D,ff{0}tlathq.D)</op>
							<op>reconnect (tlathq.G,ff{0}tlathq.CK)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="LUT">
			<rule name="LUT2">
				<left>
					<cell name="LUT2">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut2" cellRef="LUT2" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut2"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut2"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut2"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut2,LUT,cell_lib)</op>
							<op>reconnect (lut2.ADR0,lut{0}lut2.A1)</op>
							<op>reconnect (lut2.ADR1,lut{0}lut2.A2)</op>
							<op>reconnect (lut2.O,lut{0}lut2.D)</op>
							<op>copy_property (lut2,INIT,lut{0}lut2,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT3">
				<left>
					<cell name="LUT3">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR2" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut3" cellRef="LUT3" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut3"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut3"/>
							</net>
							<net name="ADR2">
								<portRef name="ADR2"/>
								<portRef name="ADR2" instanceRef="lut3"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut3"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut3,LUT,cell_lib)</op>
							<op>reconnect (lut3.ADR0,lut{0}lut3.A1)</op>
							<op>reconnect (lut3.ADR1,lut{0}lut3.A2)</op>
							<op>reconnect (lut3.ADR2,lut{0}lut3.A3)</op>
							<op>reconnect (lut3.O,lut{0}lut3.D)</op>
							<op>copy_property (lut3,INIT,lut{0}lut3,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT4">
				<left>
					<cell name="LUT4">
						<port name="O" direction="output"/>
						<port name="ADR0" direction="input"/>
						<port name="ADR3" direction="input"/>
						<port name="ADR2" direction="input"/>
						<port name="ADR1" direction="input"/>
						<contents>
							<instance name="lut4" cellRef="LUT4" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut4"/>
							</net>
							<net name="ADR0">
								<portRef name="ADR0"/>
								<portRef name="ADR0" instanceRef="lut4"/>
							</net>
							<net name="ADR3">
								<portRef name="ADR3"/>
								<portRef name="ADR3" instanceRef="lut4"/>
							</net>
							<net name="ADR2">
								<portRef name="ADR2"/>
								<portRef name="ADR2" instanceRef="lut4"/>
							</net>
							<net name="ADR1">
								<portRef name="ADR1"/>
								<portRef name="ADR1" instanceRef="lut4"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}lut4,LUT,cell_lib)</op>
							<op>reconnect (lut4.ADR0,lut{0}lut4.A1)</op>
							<op>reconnect (lut4.ADR1,lut{0}lut4.A2)</op>
							<op>reconnect (lut4.ADR2,lut{0}lut4.A3)</op>
							<op>reconnect (lut4.ADR3,lut{0}lut4.A4)</op>
							<op>reconnect (lut4.O,lut{0}lut4.D)</op>
							<op>copy_property (lut4,INIT,lut{0}lut4,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="SINGLE_OBJ2">
			<rule name="INV">
				<left>
					<cell name="INV">
						<port name="O" direction="output"/>
						<port name="I" direction="input"/>
						<contents>
							<instance name="inv" cellRef="INV" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="Y" instanceRef="inv"/>
							</net>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="inv"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}inv,LUT,cell_lib)</op>
							<op>reconnect (inv.A,lut{0}inv.A1)</op>
							<op>reconnect (inv.Y,lut{0}inv.D)</op>
							<op>set_property (inv,INIT::1)</op>
							<op>copy_property (inv,INIT,lut{0}inv,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="VCC">
				<left>
					<cell name="VCC">
						<port name="LOGIC_1_PIN" direction="output"/>
						<contents>
							<instance name="vcc" cellRef="LOGIC_1" libraryRef="cell_lib"/>
							<net name="LOGIC_1_PIN">
								<portRef name="LOGIC_1_PIN"/>
								<portRef name="LOGIC_1_PIN" instanceRef="vcc"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}vcc,LUT,cell_lib)</op>
							<op>reconnect (vcc.LOGIC_1_PIN,lut{0}vcc.D)</op>
							<op>set_property (vcc,INIT::#1)</op>
							<op>copy_property (vcc,INIT,lut{0}vcc,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="GND">
				<left>
					<cell name="GND">
						<port name="LOGIC_0_PIN" direction="output"/>
						<contents>
							<instance name="gnd" cellRef="LOGIC_0" libraryRef="cell_lib"/>
							<net name="LOGIC_0_PIN">
								<portRef name="LOGIC_0_PIN"/>
								<portRef name="LOGIC_0_PIN" instanceRef="gnd"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>create_inst (lut{0}gnd,LUT,cell_lib)</op>
							<op>reconnect (gnd.LOGIC_0_PIN,lut{0}gnd.D)</op>
							<op>set_property (gnd,INIT::#0)</op>
							<op>copy_property (gnd,INIT,lut{0}gnd,INIT)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="BLOCKRAM"/>
	</library>
	<library name="macro_lib">
	</library>
	<library name="normal_lib">
		<layer name="BRAM"/>
		<layer name="DRAM"/>
		<layer name="MULTIPLIER"/>
		<layer name="CARRY_CHAIN">
			<rule name="ADDF">
				<left>
					<cell name="ADDF">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="X" direction="output"/>
						<port name="COUT" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="S" instanceRef="addf"/>
							</net>
							<net name="COUT">
								<portRef name="COUT"/>
								<portRef name="CO" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.S,slice_inst.X)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.S,slice_inst.Y)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::FXOR)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0F::F1)</op>
							<op>set_property (slice_inst,CYSELF::F)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::GXOR)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0G::G1)</op>
							<op>set_property (slice_inst,CYSELG::G)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="ADDF_NO_SUM">
				<left>
					<cell name="ADDF_NO_SUM">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="COUT" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="COUT">
								<portRef name="COUT"/>
								<portRef name="CO" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.CO,slice_inst.COUT)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::#OFF)</op>
							<op>set_property (slice_inst,XUSED::#OFF)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0F::F1)</op>
							<op>set_property (slice_inst,CYSELF::F)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::#OFF)</op>
							<op>set_property (slice_inst,YUSED::#OFF)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,CY0G::G1)</op>
							<op>set_property (slice_inst,CYSELG::G)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="ADDF_NO_COUT">
				<left>
					<cell name="ADDF_NO_COUT">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="CIN" direction="input"/>
						<port name="X" direction="output"/>
						<contents>
							<instance name="addf" cellRef="ADDF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A" instanceRef="addf"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="B" instanceRef="addf"/>
							</net>
							<net name="CIN">
								<portRef name="CIN"/>
								<portRef name="CI" instanceRef="addf"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="S" instanceRef="addf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="if_slice_full">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_index (slice_inst,INDEX::F,INDEX::G)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>copy_property (addf,NAME,slice_inst,FNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,F)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.F1)</op>
							<op>reconnect (addf.B,slice_inst.F2)</op>
							<op>reconnect (addf.CI,slice_inst.CIN)</op>
							<op>reconnect (addf.S,slice_inst.X)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>copy_property (addf,NAME,slice_inst,GNAME)</op>
							<op>set_property (addf,INIT::6)</op>
							<op>copy_property (addf,INIT,addf,INIT)</op>
							<op>copy_property (addf,INIT,slice_inst,G)</op>
							<op>copy_property (addf,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>reconnect (addf.A,slice_inst.G1)</op>
							<op>reconnect (addf.B,slice_inst.G2)</op>
							<op>unhook (addf.CI)</op>
							<op>reconnect (addf.S,slice_inst.Y)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==F)">
							<op>set_property (slice_inst,FXMUX::FXOR)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
						<test cond="current_process (slice_inst,INDEX==G)">
							<op>set_property (slice_inst,GYMUX::GXOR)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
							<op>set_property (slice_inst,CYINIT::CIN)</op>
							<op>set_property (slice_inst,YBMUX::1)</op>
							<op>set_property (slice_inst,COUTUSED::#OFF)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="LUT6"/>
		<layer name="LUT5">
			<rule name="LUT5_STD">
				<left>
					<cell name="LUT5_STD">
						<port name="A1" direction="input"/>
						<port name="A2" direction="input"/>
						<port name="A3" direction="input"/>
						<port name="A4" direction="input"/>
						<port name="S" direction="input"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="lut5" cellRef="LUT5" libraryRef="cell_lib"/>
							<net name="A1">
								<portRef name="A1"/>
								<portRef name="ADR0" instanceRef="lut5"/>
							</net>
							<net name="A2">
								<portRef name="A2"/>
								<portRef name="ADR1" instanceRef="lut5"/>
							</net>
							<net name="A3">
								<portRef name="A3"/>
								<portRef name="ADR2" instanceRef="lut5"/>
							</net>
							<net name="A4">
								<portRef name="A4"/>
								<portRef name="ADR3" instanceRef="lut5"/>
							</net>
							<net name="S">
								<portRef name="S"/>
								<portRef name="ADR4" instanceRef="lut5"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="lut5"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>dupconnect (lut5.ADR0,slice_inst.F1)</op>
							<op>dupconnect (lut5.ADR1,slice_inst.F2)</op>
							<op>dupconnect (lut5.ADR2,slice_inst.F3)</op>
							<op>dupconnect (lut5.ADR3,slice_inst.F4)</op>
							<op>reconnect (lut5.ADR0,slice_inst.G1)</op>
							<op>reconnect (lut5.ADR1,slice_inst.G2)</op>
							<op>reconnect (lut5.ADR2,slice_inst.G3)</op>
							<op>reconnect (lut5.ADR3,slice_inst.G4)</op>
							<op>reconnect (lut5.ADR4,slice_inst.BX)</op>
							<op>reconnect (lut5.O,slice_inst.X)</op>
						</test>
						<test cond="true">
							<op>copy_property (lut5,INIT_1,lut5,INIT)</op>
							<op>copy_property (lut5,INIT,slice_inst,F)</op>
							<op>copy_property (lut5,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (lut5,INIT_2,lut5,INIT)</op>
							<op>copy_property (lut5,INIT,slice_inst,G)</op>
							<op>copy_property (lut5,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (lut5,NAME,slice_inst,FNAME)</op>
							<op>set_property (slice_inst,GNAME::lut5_g)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXINV::BX)</op>
							<op>set_property (slice_inst,FXMUX::F5)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="SLICE">
			<!--rule name="LUT_2_FF_2_CS">
				<left>
					<cell name="LUT_2_FF_2_CS">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="Y" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
								<portRef name="SR" instanceRef="ffy"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="Y">
								<portRef name="Y"/>
								<portRef name="D" instanceRef="g"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op>
							<op>create_slice (iSlice{0},cSlice{0},work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (g.D,slice_inst.Y)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,FFXY_INIT_ATTR,slice_inst,FFY_INIT_ATTR)</op>
							<op>copy_property (ffy,FFXY_SR_ATTR,slice_inst,FFY_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,DYMUX::1)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule-->
			<rule name="LUT_2_FF_2_S">
				<left>
					<cell name="LUT_2_FF_2_S">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
								<portRef name="SR" instanceRef="ffy"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
							<net name="lut_f_o">
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="lut_g_o">
								<portRef name="D" instanceRef="g"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,FFXY_INIT_ATTR,slice_inst,FFY_INIT_ATTR)</op>
							<op>copy_property (ffy,FFXY_SR_ATTR,slice_inst,FFY_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,DYMUX::1)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
						<test cond="true">
							<op>connect (slice_inst.X,slice_inst.DX)</op>
							<op>connect (slice_inst.Y,slice_inst.DY)</op>
						</test>
					</operations>
				</right>
			</rule>
			<!--rule name="LUT_1_FF_1_CS">
				<left>
					<cell name="LUT_1_FF_1_CS">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op>
							<op>create_slice (iSlice{0},cSlice{0},work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule-->
			<rule name="LUT_1_FF_1_S">
				<left>
					<cell name="LUT_1_FF_1_S">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="lut_o">
								<portRef name="D" instanceRef="f"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,DXMUX::1)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
						</test>
						<test cond="true">
							<op>connect (slice_inst.X,slice_inst.DX)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_2_C">
				<left>
					<cell name="LUT_2_C">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="G1" direction="input"/>
						<port name="G2" direction="input"/>
						<port name="G3" direction="input"/>
						<port name="G4" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<port name="Y" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<instance name="g" cellRef="LUT" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="G1">
								<portRef name="G1"/>
								<portRef name="A1" instanceRef="g"/>
							</net>
							<net name="G2">
								<portRef name="G2"/>
								<portRef name="A2" instanceRef="g"/>
							</net>
							<net name="G3">
								<portRef name="G3"/>
								<portRef name="A3" instanceRef="g"/>
							</net>
							<net name="G4">
								<portRef name="G4"/>
								<portRef name="A4" instanceRef="g"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
							</net>
							<net name="Y">
								<portRef name="Y"/>
								<portRef name="D" instanceRef="g"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
							<op>reconnect (g.A1,slice_inst.G1)</op>
							<op>reconnect (g.A2,slice_inst.G2)</op>
							<op>reconnect (g.A3,slice_inst.G3)</op>
							<op>reconnect (g.A4,slice_inst.G4)</op>
							<op>reconnect (g.D,slice_inst.Y)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
							<op>copy_property (g,INIT,slice_inst,G)</op>
							<op>copy_property (g,INIT_HEX,slice_inst,G#INIT_HEX)</op>
							<op>copy_property (g,NAME,slice_inst,GNAME)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,GYMUX::G)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="FF_2_S">
				<left>
					<cell name="FF_2_S">
						<port name="BX" direction="input"/>
						<port name="BY" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<port name="YQ" direction="output" connected="true"/>
						<contents>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<instance name="ffy" cellRef="FF" libraryRef="cell_lib"/>
							<net name="BX">
								<portRef name="BX"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="BY">
								<portRef name="BY"/>
								<portRef name="D" instanceRef="ffy"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
								<portRef name="CK" instanceRef="ffy"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
								<portRef name="CE" instanceRef="ffy"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
								<portRef name="SR" instanceRef="ffy"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
							<net name="YQ">
								<portRef name="YQ"/>
								<portRef name="Q" instanceRef="ffy"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (ffx.D,slice_inst.BX)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (ffy.D,slice_inst.BY)</op>
							<op>reconnect (ffy.Q,slice_inst.YQ)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F::#OFF)</op>
							<op>set_property (slice_inst,G::#OFF)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffy,FFXY,slice_inst,FFY)</op>
							<op>copy_property (ffy,FFXY_INIT_ATTR,slice_inst,FFY_INIT_ATTR)</op>
							<op>copy_property (ffy,FFXY_SR_ATTR,slice_inst,FFY_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,DXMUX::0)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<op>set_property (slice_inst,DYMUX::0)</op>
							<op>set_property (slice_inst,YUSED::0)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXINV::BX)</op>
							<op>set_property (slice_inst,BYINV::BY)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="LUT_1_C">
				<left>
					<cell name="LUT_1_C">
						<port name="F1" direction="input"/>
						<port name="F2" direction="input"/>
						<port name="F3" direction="input"/>
						<port name="F4" direction="input"/>
						<port name="X" direction="output" connected="true"/>
						<contents>
							<instance name="f" cellRef="LUT" libraryRef="cell_lib"/>
							<net name="F1">
								<portRef name="F1"/>
								<portRef name="A1" instanceRef="f"/>
							</net>
							<net name="F2">
								<portRef name="F2"/>
								<portRef name="A2" instanceRef="f"/>
							</net>
							<net name="F3">
								<portRef name="F3"/>
								<portRef name="A3" instanceRef="f"/>
							</net>
							<net name="F4">
								<portRef name="F4"/>
								<portRef name="A4" instanceRef="f"/>
							</net>
							<net name="X">
								<portRef name="X"/>
								<portRef name="D" instanceRef="f"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (f.A1,slice_inst.F1)</op>
							<op>reconnect (f.A2,slice_inst.F2)</op>
							<op>reconnect (f.A3,slice_inst.F3)</op>
							<op>reconnect (f.A4,slice_inst.F4)</op>
							<op>reconnect (f.D,slice_inst.X)</op>
						</test>
						<test cond="true">
							<op>copy_property (f,INIT,slice_inst,F)</op>
							<op>copy_property (f,INIT_HEX,slice_inst,F#INIT_HEX)</op>
							<op>copy_property (f,NAME,slice_inst,FNAME)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="FF_1_S">
				<left>
					<cell name="FF_1_S">
						<port name="BX" direction="input"/>
						<port name="CLK" direction="input"/>
						<port name="CE" direction="input"/>
						<port name="SR" direction="input"/>
						<port name="XQ" direction="output" connected="true"/>
						<contents>
							<instance name="ffx" cellRef="FF" libraryRef="cell_lib"/>
							<net name="BX">
								<portRef name="BX"/>
								<portRef name="D" instanceRef="ffx"/>
							</net>
							<net name="CLK">
								<portRef name="CLK"/>
								<portRef name="CK" instanceRef="ffx"/>
							</net>
							<net name="CE">
								<portRef name="CE"/>
								<portRef name="CE" instanceRef="ffx"/>
							</net>
							<net name="SR">
								<portRef name="SR"/>
								<portRef name="SR" instanceRef="ffx"/>
							</net>
							<net name="XQ">
								<portRef name="XQ"/>
								<portRef name="Q" instanceRef="ffx"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (ffx.D,slice_inst.BX)</op>
							<op>reconnect (ffx.CK,slice_inst.CLK)</op>
							<op>reconnect (ffx.CE,slice_inst.CE)</op>
							<op>reconnect (ffx.SR,slice_inst.SR)</op>
							<op>reconnect (ffx.Q,slice_inst.XQ)</op>
						</test>
						<test cond="true">
							<op>copy_property (ffx,FFXY,slice_inst,FFX)</op>
							<op>copy_property (ffx,FFXY_INIT_ATTR,slice_inst,FFX_INIT_ATTR)</op>
							<op>copy_property (ffx,FFXY_SR_ATTR,slice_inst,FFX_SR_ATTR)</op>
						</test>
						<test cond="true">
							<op>clone_property (ffx,slice_inst,SYNC_ATTR,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CEINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,CLKINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRINV,#OFF)</op>
							<op>clone_property (ffx,slice_inst,SRFFMUX,#OFF)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,BXINV::BX)</op>
							<op>set_property (slice_inst,DXMUX::0)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="IOB">
			<rule name="INOUT_IOB">
				<left>
					<cell name="INOUT_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="T" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<port name="IO" direction="inout" connected="true"/>
						<contents>
							<instance name="tbuf" cellRef="TBUF" libraryRef="cell_lib"/>
							<instance name="ibuf" cellRef="IBUF" libraryRef="cell_lib"/>
							<instance name="iopad" cellRef="IOPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="tbuf"/>
							</net>
							<net name="T">
								<portRef name="T"/>
								<portRef name="OE" instanceRef="tbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="ibuf"/>
							</net>
							<net name="IO">
								<portRef name="PAD" instanceRef="iopad"/>
								<portRef name="Y" instanceRef="tbuf"/>
								<portRef name="I" instanceRef="ibuf"/>
								<portRef name="IO"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,iopad,PAD)</op>
							<op>reconnect (tbuf.A,iIob{0}.OUT1)</op>
							<op>reconnect (tbuf.OE,iIob{0}.TRI1)</op>
							<op>reconnect (ibuf.I,iIob{0}.PAD)</op>
							<op>reconnect (ibuf.O,iIob{0}.IN)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},SLEW::SLOW)</op>
							<op>set_property (iIob{0},DRIVEATTRBOX::12)</op>
							<op>set_property (iIob{0},IDELMUX::1)</op>
							<op>set_property (iIob{0},IMUX::1)</op>
							<op>set_property (iIob{0},O1INV::O1)</op>
							<op>set_property (iIob{0},OMUX::O1)</op>
							<op>set_property (iIob{0},TMUX::T1)</op>
							<op>set_property (iIob{0},T1INV::T1)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="IN_IOB">
				<left>
					<cell name="IN_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="ibuf" cellRef="IBUF" libraryRef="cell_lib"/>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="ibuf"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="ibuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,ibuf,I)</op>
							<op>reconnect (ibuf.O,iIob{0}.IN)</op>
							<op>reconnect (ibuf.I,iIob{0}.PAD)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},IDELMUX::1)</op>
							<op>set_property (iIob{0},IMUX::1)</op>
						</test>
					</operations>
				</right>
			</rule>
			<rule name="OUT_IOB">
				<left>
					<cell name="OUT_IOB">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="obuf" cellRef="OBUF" libraryRef="cell_lib"/>
							<instance name="opad" cellRef="OPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="obuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="obuf"/>
								<portRef name="PAD" instanceRef="opad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,obuf,O)</op>
							<op>reconnect (obuf.I,iIob{0}.OUT1)</op>
							<op>reconnect (obuf.O,iIob{0}.PAD)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},DRIVEATTRBOX::12)</op>
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},O1INV::O1)</op>
							<op>set_property (iIob{0},OMUX::O1)</op>
							<op>set_property (iIob{0},SLEW::SLOW)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="BUFGMUX">
			<rule name="BUFGMUX">
				<left>
					<cell name="BUFGMUX">
						<port name="I" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="iclkbuf" cellRef="CLKBUF" libraryRef="cell_lib"/>
							<instance name="clkbuf" cellRef="CLKBUF" libraryRef="cell_lib"/>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="I" instanceRef="clkbuf"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
							<net name="O1">
								<portRef name="O" instanceRef="clkbuf"/>
								<portRef name="I" instanceRef="iclkbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="O" instanceRef="iclkbuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cBufgmux{0},work_lib,bufgmux,template_work_lib)</op-->
							<op>create_slice (iBufgmux{0},bufgmux,template_work_lib)</op>
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,clkbuf,I)</op>
						</test>
						<test cond="true">
							<op>reconnect (clkbuf.I,iIob{0}.PAD)</op>
							<op>reconnect (clkbuf.O,iIob{0}.IN)</op>
							<op>reconnect (iclkbuf.I,iBufgmux{0}.IN0)</op>
							<op>reconnect (iclkbuf.O,iBufgmux{0}.OUT)</op>
						</test>
						<test cond="true">
							<op>set_property (iIob{0},IOATTRBOX::LVTTL)</op>
							<op>set_property (iIob{0},IDELMUX::1)</op>
							<op>set_property (iIob{0},IMUX::1)</op>
						</test>
						<test cond="true">
							<op>set_property (iBufgmux{0},SINV::S_B)</op>
							<op>set_property (iBufgmux{0},I0_USED::0)</op>
							<op>set_property (iBufgmux{0},I1_USED::#OFF)</op>
							<op>set_property (iBufgmux{0},DISABLE_ATTR::LOW)</op>
						</test>
						<test cond="true">
							<!--op>clone_cell (cSlice{0},work_lib,slice,template_work_lib)</op-->
							<op>create_slice (iSlice{0},slice,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,F::#LUT:D=1)</op>
							<op>set_property (slice_inst,F#INIT_HEX::#1)</op>
							<op>set_property (slice_inst,FNAME::BUFGMUX_S_1)</op>
						</test>
						<test cond="true">
							<op>set_property (slice_inst,FXMUX::F)</op>
							<op>set_property (slice_inst,XUSED::0)</op>
							<!--op>set_property (slice_inst,F::#LUT:1)</op-->
						</test>
						<test cond="true">
							<op>connect (slice_inst.X,iBufgmux{0}.SEL)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="GCLKIOB">
			<rule name="EMPTY_IN_IOB">
				<left>
					<cell name="EMPTY_IN_IOB">
						<port name="I" direction="input" connected="true"/>
						<contents>
							<instance name="ipad" cellRef="IPAD" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="PAD" instanceRef="ipad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,ipad,PAD)</op>
							<!--op>reconnect (ipad.PAD,iIob{0}.PAD)</op-->
						</test>
					</operations>
				</right>
			</rule>
			<rule name="EMPTY_OUT_IOB">
				<left>
					<cell name="EMPTY_OUT_IOB">
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="opad" cellRef="OPAD" libraryRef="cell_lib"/>
							<net name="O">
								<portRef name="O"/>
								<portRef name="PAD" instanceRef="opad"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cIob{0},work_lib,iob,template_work_lib)</op-->
							<op>create_iob (iIob{0},iob,template_work_lib,opad,PAD)</op>
							<!--op>reconnect (opad.PAD,iIob{0}.PAD)</op-->
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="TBUF">
			<rule name="TBUF_STD">
				<left>
					<cell name="TBUF_STD">
						<port name="I" direction="input" connected="true"/>
						<port name="T" direction="input" connected="true"/>
						<port name="O" direction="output" connected="true"/>
						<contents>
							<instance name="tbuf" cellRef="TBUF" libraryRef="cell_lib"/>
							<net name="I">
								<portRef name="I"/>
								<portRef name="A" instanceRef="tbuf"/>
							</net>
							<net name="T">
								<portRef name="T"/>
								<portRef name="OE" instanceRef="tbuf"/>
							</net>
							<net name="O">
								<portRef name="O"/>
								<portRef name="Y" instanceRef="tbuf"/>
							</net>
						</contents>
					</cell>
				</left>
				<right>
					<operations target="TopCell">
						<test cond="true">
							<!--op>clone_cell (cTbuf{0},work_lib,tbuf,template_work_lib)</op-->
							<op>create_slice (iTbuf{0},tbuf,template_work_lib)</op>
						</test>
						<test cond="true">
							<op>reconnect (tbuf.A,iTbuf{0}.IN)</op>
							<op>reconnect (tbuf.OE,iTbuf{0}.TRI)</op>
							<op>reconnect (tbuf.Y,iTbuf{0}.OUT)</op>
						</test>
						<test cond="true">
							<op>set_property (iTbuf{0},TINV::T)</op>
							<op>set_property (iTbuf{0},IINV::I)</op>
						</test>
					</operations>
				</right>
			</rule>
		</layer>
		<layer name="DLL"/>
	</library>
</libraries>
