
Firmware_STM32_TP_CapteursBus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc68  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800be38  0800be38  0000ce38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3e4  0800c3e4  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c3e4  0800c3e4  0000d3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3ec  0800c3ec  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3ec  0800c3ec  0000d3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3f0  0800c3f0  0000d3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c3f4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d8  0800c5cc  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  0800c5cc  0000e4a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe43  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bcf  00000000  00000000  0001e04b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00020c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1e  00000000  00000000  00021950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d8a  00000000  00000000  0002236e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013585  00000000  00000000  000460f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0525  00000000  00000000  0005967d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129ba2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e90  00000000  00000000  00129be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0012ea78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800be20 	.word	0x0800be20

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800be20 	.word	0x0800be20

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_frsub>:
 8000ce8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cec:	e002      	b.n	8000cf4 <__addsf3>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_fsub>:
 8000cf0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cf4 <__addsf3>:
 8000cf4:	0042      	lsls	r2, r0, #1
 8000cf6:	bf1f      	itttt	ne
 8000cf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cfc:	ea92 0f03 	teqne	r2, r3
 8000d00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d08:	d06a      	beq.n	8000de0 <__addsf3+0xec>
 8000d0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d12:	bfc1      	itttt	gt
 8000d14:	18d2      	addgt	r2, r2, r3
 8000d16:	4041      	eorgt	r1, r0
 8000d18:	4048      	eorgt	r0, r1
 8000d1a:	4041      	eorgt	r1, r0
 8000d1c:	bfb8      	it	lt
 8000d1e:	425b      	neglt	r3, r3
 8000d20:	2b19      	cmp	r3, #25
 8000d22:	bf88      	it	hi
 8000d24:	4770      	bxhi	lr
 8000d26:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d2a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d2e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d32:	bf18      	it	ne
 8000d34:	4240      	negne	r0, r0
 8000d36:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d3a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d3e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d42:	bf18      	it	ne
 8000d44:	4249      	negne	r1, r1
 8000d46:	ea92 0f03 	teq	r2, r3
 8000d4a:	d03f      	beq.n	8000dcc <__addsf3+0xd8>
 8000d4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d50:	fa41 fc03 	asr.w	ip, r1, r3
 8000d54:	eb10 000c 	adds.w	r0, r0, ip
 8000d58:	f1c3 0320 	rsb	r3, r3, #32
 8000d5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d60:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__addsf3+0x78>
 8000d66:	4249      	negs	r1, r1
 8000d68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d6c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d70:	d313      	bcc.n	8000d9a <__addsf3+0xa6>
 8000d72:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d76:	d306      	bcc.n	8000d86 <__addsf3+0x92>
 8000d78:	0840      	lsrs	r0, r0, #1
 8000d7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d7e:	f102 0201 	add.w	r2, r2, #1
 8000d82:	2afe      	cmp	r2, #254	@ 0xfe
 8000d84:	d251      	bcs.n	8000e2a <__addsf3+0x136>
 8000d86:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	ea40 0003 	orr.w	r0, r0, r3
 8000d98:	4770      	bx	lr
 8000d9a:	0049      	lsls	r1, r1, #1
 8000d9c:	eb40 0000 	adc.w	r0, r0, r0
 8000da0:	3a01      	subs	r2, #1
 8000da2:	bf28      	it	cs
 8000da4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000da8:	d2ed      	bcs.n	8000d86 <__addsf3+0x92>
 8000daa:	fab0 fc80 	clz	ip, r0
 8000dae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000db2:	ebb2 020c 	subs.w	r2, r2, ip
 8000db6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dba:	bfaa      	itet	ge
 8000dbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000dc0:	4252      	neglt	r2, r2
 8000dc2:	4318      	orrge	r0, r3
 8000dc4:	bfbc      	itt	lt
 8000dc6:	40d0      	lsrlt	r0, r2
 8000dc8:	4318      	orrlt	r0, r3
 8000dca:	4770      	bx	lr
 8000dcc:	f092 0f00 	teq	r2, #0
 8000dd0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dd4:	bf06      	itte	eq
 8000dd6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dda:	3201      	addeq	r2, #1
 8000ddc:	3b01      	subne	r3, #1
 8000dde:	e7b5      	b.n	8000d4c <__addsf3+0x58>
 8000de0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000de4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000de8:	bf18      	it	ne
 8000dea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dee:	d021      	beq.n	8000e34 <__addsf3+0x140>
 8000df0:	ea92 0f03 	teq	r2, r3
 8000df4:	d004      	beq.n	8000e00 <__addsf3+0x10c>
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	bf08      	it	eq
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	4770      	bx	lr
 8000e00:	ea90 0f01 	teq	r0, r1
 8000e04:	bf1c      	itt	ne
 8000e06:	2000      	movne	r0, #0
 8000e08:	4770      	bxne	lr
 8000e0a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e0e:	d104      	bne.n	8000e1a <__addsf3+0x126>
 8000e10:	0040      	lsls	r0, r0, #1
 8000e12:	bf28      	it	cs
 8000e14:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	4770      	bx	lr
 8000e1a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e1e:	bf3c      	itt	cc
 8000e20:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e24:	4770      	bxcc	lr
 8000e26:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e2a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e32:	4770      	bx	lr
 8000e34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e38:	bf16      	itet	ne
 8000e3a:	4608      	movne	r0, r1
 8000e3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e40:	4601      	movne	r1, r0
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	bf06      	itte	eq
 8000e46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e4a:	ea90 0f01 	teqeq	r0, r1
 8000e4e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_ui2f>:
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	e004      	b.n	8000e64 <__aeabi_i2f+0x8>
 8000e5a:	bf00      	nop

08000e5c <__aeabi_i2f>:
 8000e5c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e60:	bf48      	it	mi
 8000e62:	4240      	negmi	r0, r0
 8000e64:	ea5f 0c00 	movs.w	ip, r0
 8000e68:	bf08      	it	eq
 8000e6a:	4770      	bxeq	lr
 8000e6c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e70:	4601      	mov	r1, r0
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	e01c      	b.n	8000eb2 <__aeabi_l2f+0x2a>

08000e78 <__aeabi_ul2f>:
 8000e78:	ea50 0201 	orrs.w	r2, r0, r1
 8000e7c:	bf08      	it	eq
 8000e7e:	4770      	bxeq	lr
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	e00a      	b.n	8000e9c <__aeabi_l2f+0x14>
 8000e86:	bf00      	nop

08000e88 <__aeabi_l2f>:
 8000e88:	ea50 0201 	orrs.w	r2, r0, r1
 8000e8c:	bf08      	it	eq
 8000e8e:	4770      	bxeq	lr
 8000e90:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e94:	d502      	bpl.n	8000e9c <__aeabi_l2f+0x14>
 8000e96:	4240      	negs	r0, r0
 8000e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e9c:	ea5f 0c01 	movs.w	ip, r1
 8000ea0:	bf02      	ittt	eq
 8000ea2:	4684      	moveq	ip, r0
 8000ea4:	4601      	moveq	r1, r0
 8000ea6:	2000      	moveq	r0, #0
 8000ea8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000eac:	bf08      	it	eq
 8000eae:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eb6:	fabc f28c 	clz	r2, ip
 8000eba:	3a08      	subs	r2, #8
 8000ebc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ec0:	db10      	blt.n	8000ee4 <__aeabi_l2f+0x5c>
 8000ec2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec6:	4463      	add	r3, ip
 8000ec8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ed4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f102 0220 	add.w	r2, r2, #32
 8000ee8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eec:	f1c2 0220 	rsb	r2, r2, #32
 8000ef0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ef4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ef8:	eb43 0002 	adc.w	r0, r3, r2
 8000efc:	bf08      	it	eq
 8000efe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f02:	4770      	bx	lr

08000f04 <__aeabi_ldivmod>:
 8000f04:	b97b      	cbnz	r3, 8000f26 <__aeabi_ldivmod+0x22>
 8000f06:	b972      	cbnz	r2, 8000f26 <__aeabi_ldivmod+0x22>
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	bfbe      	ittt	lt
 8000f0c:	2000      	movlt	r0, #0
 8000f0e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f12:	e006      	blt.n	8000f22 <__aeabi_ldivmod+0x1e>
 8000f14:	bf08      	it	eq
 8000f16:	2800      	cmpeq	r0, #0
 8000f18:	bf1c      	itt	ne
 8000f1a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f1e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f22:	f000 ba09 	b.w	8001338 <__aeabi_idiv0>
 8000f26:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f2e:	2900      	cmp	r1, #0
 8000f30:	db09      	blt.n	8000f46 <__aeabi_ldivmod+0x42>
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	db1a      	blt.n	8000f6c <__aeabi_ldivmod+0x68>
 8000f36:	f000 f883 	bl	8001040 <__udivmoddi4>
 8000f3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f42:	b004      	add	sp, #16
 8000f44:	4770      	bx	lr
 8000f46:	4240      	negs	r0, r0
 8000f48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db1b      	blt.n	8000f88 <__aeabi_ldivmod+0x84>
 8000f50:	f000 f876 	bl	8001040 <__udivmoddi4>
 8000f54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5c:	b004      	add	sp, #16
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	4252      	negs	r2, r2
 8000f66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6a:	4770      	bx	lr
 8000f6c:	4252      	negs	r2, r2
 8000f6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f72:	f000 f865 	bl	8001040 <__udivmoddi4>
 8000f76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7e:	b004      	add	sp, #16
 8000f80:	4240      	negs	r0, r0
 8000f82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f86:	4770      	bx	lr
 8000f88:	4252      	negs	r2, r2
 8000f8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f8e:	f000 f857 	bl	8001040 <__udivmoddi4>
 8000f92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9a:	b004      	add	sp, #16
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fa2:	4770      	bx	lr

08000fa4 <__aeabi_uldivmod>:
 8000fa4:	b953      	cbnz	r3, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa6:	b94a      	cbnz	r2, 8000fbc <__aeabi_uldivmod+0x18>
 8000fa8:	2900      	cmp	r1, #0
 8000faa:	bf08      	it	eq
 8000fac:	2800      	cmpeq	r0, #0
 8000fae:	bf1c      	itt	ne
 8000fb0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb8:	f000 b9be 	b.w	8001338 <__aeabi_idiv0>
 8000fbc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fc0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc4:	f000 f83c 	bl	8001040 <__udivmoddi4>
 8000fc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fd0:	b004      	add	sp, #16
 8000fd2:	4770      	bx	lr

08000fd4 <__aeabi_d2lz>:
 8000fd4:	b538      	push	{r3, r4, r5, lr}
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2300      	movs	r3, #0
 8000fda:	4604      	mov	r4, r0
 8000fdc:	460d      	mov	r5, r1
 8000fde:	f7ff fdad 	bl	8000b3c <__aeabi_dcmplt>
 8000fe2:	b928      	cbnz	r0, 8000ff0 <__aeabi_d2lz+0x1c>
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fec:	f000 b80a 	b.w	8001004 <__aeabi_d2ulz>
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff6:	f000 f805 	bl	8001004 <__aeabi_d2ulz>
 8000ffa:	4240      	negs	r0, r0
 8000ffc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001000:	bd38      	pop	{r3, r4, r5, pc}
 8001002:	bf00      	nop

08001004 <__aeabi_d2ulz>:
 8001004:	b5d0      	push	{r4, r6, r7, lr}
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__aeabi_d2ulz+0x34>)
 8001008:	2200      	movs	r2, #0
 800100a:	4606      	mov	r6, r0
 800100c:	460f      	mov	r7, r1
 800100e:	f7ff fb23 	bl	8000658 <__aeabi_dmul>
 8001012:	f7ff fdf9 	bl	8000c08 <__aeabi_d2uiz>
 8001016:	4604      	mov	r4, r0
 8001018:	f7ff faa4 	bl	8000564 <__aeabi_ui2d>
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <__aeabi_d2ulz+0x38>)
 800101e:	2200      	movs	r2, #0
 8001020:	f7ff fb1a 	bl	8000658 <__aeabi_dmul>
 8001024:	4602      	mov	r2, r0
 8001026:	460b      	mov	r3, r1
 8001028:	4630      	mov	r0, r6
 800102a:	4639      	mov	r1, r7
 800102c:	f7ff f95c 	bl	80002e8 <__aeabi_dsub>
 8001030:	f7ff fdea 	bl	8000c08 <__aeabi_d2uiz>
 8001034:	4621      	mov	r1, r4
 8001036:	bdd0      	pop	{r4, r6, r7, pc}
 8001038:	3df00000 	.word	0x3df00000
 800103c:	41f00000 	.word	0x41f00000

08001040 <__udivmoddi4>:
 8001040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001044:	9d08      	ldr	r5, [sp, #32]
 8001046:	468e      	mov	lr, r1
 8001048:	4604      	mov	r4, r0
 800104a:	4688      	mov	r8, r1
 800104c:	2b00      	cmp	r3, #0
 800104e:	d14a      	bne.n	80010e6 <__udivmoddi4+0xa6>
 8001050:	428a      	cmp	r2, r1
 8001052:	4617      	mov	r7, r2
 8001054:	d962      	bls.n	800111c <__udivmoddi4+0xdc>
 8001056:	fab2 f682 	clz	r6, r2
 800105a:	b14e      	cbz	r6, 8001070 <__udivmoddi4+0x30>
 800105c:	f1c6 0320 	rsb	r3, r6, #32
 8001060:	fa01 f806 	lsl.w	r8, r1, r6
 8001064:	fa20 f303 	lsr.w	r3, r0, r3
 8001068:	40b7      	lsls	r7, r6
 800106a:	ea43 0808 	orr.w	r8, r3, r8
 800106e:	40b4      	lsls	r4, r6
 8001070:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001074:	fa1f fc87 	uxth.w	ip, r7
 8001078:	fbb8 f1fe 	udiv	r1, r8, lr
 800107c:	0c23      	lsrs	r3, r4, #16
 800107e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001082:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001086:	fb01 f20c 	mul.w	r2, r1, ip
 800108a:	429a      	cmp	r2, r3
 800108c:	d909      	bls.n	80010a2 <__udivmoddi4+0x62>
 800108e:	18fb      	adds	r3, r7, r3
 8001090:	f101 30ff 	add.w	r0, r1, #4294967295
 8001094:	f080 80ea 	bcs.w	800126c <__udivmoddi4+0x22c>
 8001098:	429a      	cmp	r2, r3
 800109a:	f240 80e7 	bls.w	800126c <__udivmoddi4+0x22c>
 800109e:	3902      	subs	r1, #2
 80010a0:	443b      	add	r3, r7
 80010a2:	1a9a      	subs	r2, r3, r2
 80010a4:	b2a3      	uxth	r3, r4
 80010a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80010aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80010ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b6:	459c      	cmp	ip, r3
 80010b8:	d909      	bls.n	80010ce <__udivmoddi4+0x8e>
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c0:	f080 80d6 	bcs.w	8001270 <__udivmoddi4+0x230>
 80010c4:	459c      	cmp	ip, r3
 80010c6:	f240 80d3 	bls.w	8001270 <__udivmoddi4+0x230>
 80010ca:	443b      	add	r3, r7
 80010cc:	3802      	subs	r0, #2
 80010ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010d2:	eba3 030c 	sub.w	r3, r3, ip
 80010d6:	2100      	movs	r1, #0
 80010d8:	b11d      	cbz	r5, 80010e2 <__udivmoddi4+0xa2>
 80010da:	40f3      	lsrs	r3, r6
 80010dc:	2200      	movs	r2, #0
 80010de:	e9c5 3200 	strd	r3, r2, [r5]
 80010e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e6:	428b      	cmp	r3, r1
 80010e8:	d905      	bls.n	80010f6 <__udivmoddi4+0xb6>
 80010ea:	b10d      	cbz	r5, 80010f0 <__udivmoddi4+0xb0>
 80010ec:	e9c5 0100 	strd	r0, r1, [r5]
 80010f0:	2100      	movs	r1, #0
 80010f2:	4608      	mov	r0, r1
 80010f4:	e7f5      	b.n	80010e2 <__udivmoddi4+0xa2>
 80010f6:	fab3 f183 	clz	r1, r3
 80010fa:	2900      	cmp	r1, #0
 80010fc:	d146      	bne.n	800118c <__udivmoddi4+0x14c>
 80010fe:	4573      	cmp	r3, lr
 8001100:	d302      	bcc.n	8001108 <__udivmoddi4+0xc8>
 8001102:	4282      	cmp	r2, r0
 8001104:	f200 8105 	bhi.w	8001312 <__udivmoddi4+0x2d2>
 8001108:	1a84      	subs	r4, r0, r2
 800110a:	eb6e 0203 	sbc.w	r2, lr, r3
 800110e:	2001      	movs	r0, #1
 8001110:	4690      	mov	r8, r2
 8001112:	2d00      	cmp	r5, #0
 8001114:	d0e5      	beq.n	80010e2 <__udivmoddi4+0xa2>
 8001116:	e9c5 4800 	strd	r4, r8, [r5]
 800111a:	e7e2      	b.n	80010e2 <__udivmoddi4+0xa2>
 800111c:	2a00      	cmp	r2, #0
 800111e:	f000 8090 	beq.w	8001242 <__udivmoddi4+0x202>
 8001122:	fab2 f682 	clz	r6, r2
 8001126:	2e00      	cmp	r6, #0
 8001128:	f040 80a4 	bne.w	8001274 <__udivmoddi4+0x234>
 800112c:	1a8a      	subs	r2, r1, r2
 800112e:	0c03      	lsrs	r3, r0, #16
 8001130:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001134:	b280      	uxth	r0, r0
 8001136:	b2bc      	uxth	r4, r7
 8001138:	2101      	movs	r1, #1
 800113a:	fbb2 fcfe 	udiv	ip, r2, lr
 800113e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001146:	fb04 f20c 	mul.w	r2, r4, ip
 800114a:	429a      	cmp	r2, r3
 800114c:	d907      	bls.n	800115e <__udivmoddi4+0x11e>
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001154:	d202      	bcs.n	800115c <__udivmoddi4+0x11c>
 8001156:	429a      	cmp	r2, r3
 8001158:	f200 80e0 	bhi.w	800131c <__udivmoddi4+0x2dc>
 800115c:	46c4      	mov	ip, r8
 800115e:	1a9b      	subs	r3, r3, r2
 8001160:	fbb3 f2fe 	udiv	r2, r3, lr
 8001164:	fb0e 3312 	mls	r3, lr, r2, r3
 8001168:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800116c:	fb02 f404 	mul.w	r4, r2, r4
 8001170:	429c      	cmp	r4, r3
 8001172:	d907      	bls.n	8001184 <__udivmoddi4+0x144>
 8001174:	18fb      	adds	r3, r7, r3
 8001176:	f102 30ff 	add.w	r0, r2, #4294967295
 800117a:	d202      	bcs.n	8001182 <__udivmoddi4+0x142>
 800117c:	429c      	cmp	r4, r3
 800117e:	f200 80ca 	bhi.w	8001316 <__udivmoddi4+0x2d6>
 8001182:	4602      	mov	r2, r0
 8001184:	1b1b      	subs	r3, r3, r4
 8001186:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800118a:	e7a5      	b.n	80010d8 <__udivmoddi4+0x98>
 800118c:	f1c1 0620 	rsb	r6, r1, #32
 8001190:	408b      	lsls	r3, r1
 8001192:	fa22 f706 	lsr.w	r7, r2, r6
 8001196:	431f      	orrs	r7, r3
 8001198:	fa0e f401 	lsl.w	r4, lr, r1
 800119c:	fa20 f306 	lsr.w	r3, r0, r6
 80011a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a8:	4323      	orrs	r3, r4
 80011aa:	fa00 f801 	lsl.w	r8, r0, r1
 80011ae:	fa1f fc87 	uxth.w	ip, r7
 80011b2:	fbbe f0f9 	udiv	r0, lr, r9
 80011b6:	0c1c      	lsrs	r4, r3, #16
 80011b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80011bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c4:	45a6      	cmp	lr, r4
 80011c6:	fa02 f201 	lsl.w	r2, r2, r1
 80011ca:	d909      	bls.n	80011e0 <__udivmoddi4+0x1a0>
 80011cc:	193c      	adds	r4, r7, r4
 80011ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80011d2:	f080 809c 	bcs.w	800130e <__udivmoddi4+0x2ce>
 80011d6:	45a6      	cmp	lr, r4
 80011d8:	f240 8099 	bls.w	800130e <__udivmoddi4+0x2ce>
 80011dc:	3802      	subs	r0, #2
 80011de:	443c      	add	r4, r7
 80011e0:	eba4 040e 	sub.w	r4, r4, lr
 80011e4:	fa1f fe83 	uxth.w	lr, r3
 80011e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80011ec:	fb09 4413 	mls	r4, r9, r3, r4
 80011f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f8:	45a4      	cmp	ip, r4
 80011fa:	d908      	bls.n	800120e <__udivmoddi4+0x1ce>
 80011fc:	193c      	adds	r4, r7, r4
 80011fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8001202:	f080 8082 	bcs.w	800130a <__udivmoddi4+0x2ca>
 8001206:	45a4      	cmp	ip, r4
 8001208:	d97f      	bls.n	800130a <__udivmoddi4+0x2ca>
 800120a:	3b02      	subs	r3, #2
 800120c:	443c      	add	r4, r7
 800120e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001212:	eba4 040c 	sub.w	r4, r4, ip
 8001216:	fba0 ec02 	umull	lr, ip, r0, r2
 800121a:	4564      	cmp	r4, ip
 800121c:	4673      	mov	r3, lr
 800121e:	46e1      	mov	r9, ip
 8001220:	d362      	bcc.n	80012e8 <__udivmoddi4+0x2a8>
 8001222:	d05f      	beq.n	80012e4 <__udivmoddi4+0x2a4>
 8001224:	b15d      	cbz	r5, 800123e <__udivmoddi4+0x1fe>
 8001226:	ebb8 0203 	subs.w	r2, r8, r3
 800122a:	eb64 0409 	sbc.w	r4, r4, r9
 800122e:	fa04 f606 	lsl.w	r6, r4, r6
 8001232:	fa22 f301 	lsr.w	r3, r2, r1
 8001236:	431e      	orrs	r6, r3
 8001238:	40cc      	lsrs	r4, r1
 800123a:	e9c5 6400 	strd	r6, r4, [r5]
 800123e:	2100      	movs	r1, #0
 8001240:	e74f      	b.n	80010e2 <__udivmoddi4+0xa2>
 8001242:	fbb1 fcf2 	udiv	ip, r1, r2
 8001246:	0c01      	lsrs	r1, r0, #16
 8001248:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800124c:	b280      	uxth	r0, r0
 800124e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001252:	463b      	mov	r3, r7
 8001254:	4638      	mov	r0, r7
 8001256:	463c      	mov	r4, r7
 8001258:	46b8      	mov	r8, r7
 800125a:	46be      	mov	lr, r7
 800125c:	2620      	movs	r6, #32
 800125e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001262:	eba2 0208 	sub.w	r2, r2, r8
 8001266:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800126a:	e766      	b.n	800113a <__udivmoddi4+0xfa>
 800126c:	4601      	mov	r1, r0
 800126e:	e718      	b.n	80010a2 <__udivmoddi4+0x62>
 8001270:	4610      	mov	r0, r2
 8001272:	e72c      	b.n	80010ce <__udivmoddi4+0x8e>
 8001274:	f1c6 0220 	rsb	r2, r6, #32
 8001278:	fa2e f302 	lsr.w	r3, lr, r2
 800127c:	40b7      	lsls	r7, r6
 800127e:	40b1      	lsls	r1, r6
 8001280:	fa20 f202 	lsr.w	r2, r0, r2
 8001284:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001288:	430a      	orrs	r2, r1
 800128a:	fbb3 f8fe 	udiv	r8, r3, lr
 800128e:	b2bc      	uxth	r4, r7
 8001290:	fb0e 3318 	mls	r3, lr, r8, r3
 8001294:	0c11      	lsrs	r1, r2, #16
 8001296:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800129a:	fb08 f904 	mul.w	r9, r8, r4
 800129e:	40b0      	lsls	r0, r6
 80012a0:	4589      	cmp	r9, r1
 80012a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a6:	b280      	uxth	r0, r0
 80012a8:	d93e      	bls.n	8001328 <__udivmoddi4+0x2e8>
 80012aa:	1879      	adds	r1, r7, r1
 80012ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80012b0:	d201      	bcs.n	80012b6 <__udivmoddi4+0x276>
 80012b2:	4589      	cmp	r9, r1
 80012b4:	d81f      	bhi.n	80012f6 <__udivmoddi4+0x2b6>
 80012b6:	eba1 0109 	sub.w	r1, r1, r9
 80012ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80012be:	fb09 f804 	mul.w	r8, r9, r4
 80012c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c6:	b292      	uxth	r2, r2
 80012c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012cc:	4542      	cmp	r2, r8
 80012ce:	d229      	bcs.n	8001324 <__udivmoddi4+0x2e4>
 80012d0:	18ba      	adds	r2, r7, r2
 80012d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d6:	d2c4      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012d8:	4542      	cmp	r2, r8
 80012da:	d2c2      	bcs.n	8001262 <__udivmoddi4+0x222>
 80012dc:	f1a9 0102 	sub.w	r1, r9, #2
 80012e0:	443a      	add	r2, r7
 80012e2:	e7be      	b.n	8001262 <__udivmoddi4+0x222>
 80012e4:	45f0      	cmp	r8, lr
 80012e6:	d29d      	bcs.n	8001224 <__udivmoddi4+0x1e4>
 80012e8:	ebbe 0302 	subs.w	r3, lr, r2
 80012ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012f0:	3801      	subs	r0, #1
 80012f2:	46e1      	mov	r9, ip
 80012f4:	e796      	b.n	8001224 <__udivmoddi4+0x1e4>
 80012f6:	eba7 0909 	sub.w	r9, r7, r9
 80012fa:	4449      	add	r1, r9
 80012fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8001300:	fbb1 f9fe 	udiv	r9, r1, lr
 8001304:	fb09 f804 	mul.w	r8, r9, r4
 8001308:	e7db      	b.n	80012c2 <__udivmoddi4+0x282>
 800130a:	4673      	mov	r3, lr
 800130c:	e77f      	b.n	800120e <__udivmoddi4+0x1ce>
 800130e:	4650      	mov	r0, sl
 8001310:	e766      	b.n	80011e0 <__udivmoddi4+0x1a0>
 8001312:	4608      	mov	r0, r1
 8001314:	e6fd      	b.n	8001112 <__udivmoddi4+0xd2>
 8001316:	443b      	add	r3, r7
 8001318:	3a02      	subs	r2, #2
 800131a:	e733      	b.n	8001184 <__udivmoddi4+0x144>
 800131c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001320:	443b      	add	r3, r7
 8001322:	e71c      	b.n	800115e <__udivmoddi4+0x11e>
 8001324:	4649      	mov	r1, r9
 8001326:	e79c      	b.n	8001262 <__udivmoddi4+0x222>
 8001328:	eba1 0109 	sub.w	r1, r1, r9
 800132c:	46c4      	mov	ip, r8
 800132e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001332:	fb09 f804 	mul.w	r8, r9, r4
 8001336:	e7c4      	b.n	80012c2 <__udivmoddi4+0x282>

08001338 <__aeabi_idiv0>:
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop

0800133c <BMP280_ReadID>:
extern I2C_HandleTypeDef hi2c1;
static BMP280_CalibData calibData;
static int32_t t_fine;

uint8_t BMP280_ReadID(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_ID;
 8001342:	23d0      	movs	r3, #208	@ 0xd0
 8001344:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 800134a:	1dfa      	adds	r2, r7, #7
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2301      	movs	r3, #1
 8001354:	21ee      	movs	r1, #238	@ 0xee
 8001356:	4808      	ldr	r0, [pc, #32]	@ (8001378 <BMP280_ReadID+0x3c>)
 8001358:	f002 fa60 	bl	800381c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, &rx_data, 1, HAL_MAX_DELAY);
 800135c:	1dba      	adds	r2, r7, #6
 800135e:	f04f 33ff 	mov.w	r3, #4294967295
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2301      	movs	r3, #1
 8001366:	21ee      	movs	r1, #238	@ 0xee
 8001368:	4803      	ldr	r0, [pc, #12]	@ (8001378 <BMP280_ReadID+0x3c>)
 800136a:	f002 fb55 	bl	8003a18 <HAL_I2C_Master_Receive>
    return rx_data;
 800136e:	79bb      	ldrb	r3, [r7, #6]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000238 	.word	0x20000238

0800137c <BMP280_Config>:

void BMP280_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af02      	add	r7, sp, #8
    uint8_t tx_data[2];
    // Write CTRL_MEAS register
    tx_data[0] = BMP280_REG_CTRL_MEAS;
 8001382:	23f4      	movs	r3, #244	@ 0xf4
 8001384:	713b      	strb	r3, [r7, #4]
    tx_data[1] = 0x57; // Normal mode, Temp x2, Press x16
 8001386:	2357      	movs	r3, #87	@ 0x57
 8001388:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, tx_data, 2, HAL_MAX_DELAY);
 800138a:	1d3a      	adds	r2, r7, #4
 800138c:	f04f 33ff 	mov.w	r3, #4294967295
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2302      	movs	r3, #2
 8001394:	21ee      	movs	r1, #238	@ 0xee
 8001396:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <BMP280_Config+0x28>)
 8001398:	f002 fa40 	bl	800381c <HAL_I2C_Master_Transmit>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000238 	.word	0x20000238

080013a8 <BMP280_ReadCalibration>:

void BMP280_ReadCalibration(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af02      	add	r7, sp, #8
    uint8_t tx_data = BMP280_REG_CALIB_START;
 80013ae:	2388      	movs	r3, #136	@ 0x88
 80013b0:	77fb      	strb	r3, [r7, #31]
    uint8_t rx_data[24];
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 80013b2:	f107 021f 	add.w	r2, r7, #31
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2301      	movs	r3, #1
 80013be:	21ee      	movs	r1, #238	@ 0xee
 80013c0:	4844      	ldr	r0, [pc, #272]	@ (80014d4 <BMP280_ReadCalibration+0x12c>)
 80013c2:	f002 fa2b 	bl	800381c <HAL_I2C_Master_Transmit>
    // Read all 24 bytes
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 24, HAL_MAX_DELAY);
 80013c6:	1d3a      	adds	r2, r7, #4
 80013c8:	f04f 33ff 	mov.w	r3, #4294967295
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2318      	movs	r3, #24
 80013d0:	21ee      	movs	r1, #238	@ 0xee
 80013d2:	4840      	ldr	r0, [pc, #256]	@ (80014d4 <BMP280_ReadCalibration+0x12c>)
 80013d4:	f002 fb20 	bl	8003a18 <HAL_I2C_Master_Receive>
    calibData.dig_T1 = (rx_data[1] << 8) | rx_data[0];
 80013d8:	797b      	ldrb	r3, [r7, #5]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	793b      	ldrb	r3, [r7, #4]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	4b3b      	ldr	r3, [pc, #236]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80013ec:	801a      	strh	r2, [r3, #0]
    calibData.dig_T2 = (int16_t)((rx_data[3] << 8) | rx_data[2]);
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	79bb      	ldrb	r3, [r7, #6]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21a      	sxth	r2, r3
 80013fe:	4b36      	ldr	r3, [pc, #216]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001400:	805a      	strh	r2, [r3, #2]
    calibData.dig_T3 = (int16_t)((rx_data[5] << 8) | rx_data[4]);
 8001402:	7a7b      	ldrb	r3, [r7, #9]
 8001404:	b21b      	sxth	r3, r3
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b21a      	sxth	r2, r3
 800140a:	7a3b      	ldrb	r3, [r7, #8]
 800140c:	b21b      	sxth	r3, r3
 800140e:	4313      	orrs	r3, r2
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b31      	ldr	r3, [pc, #196]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001414:	809a      	strh	r2, [r3, #4]
    calibData.dig_P1 = (rx_data[7] << 8) | rx_data[6];
 8001416:	7afb      	ldrb	r3, [r7, #11]
 8001418:	b21b      	sxth	r3, r3
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	7abb      	ldrb	r3, [r7, #10]
 8001420:	b21b      	sxth	r3, r3
 8001422:	4313      	orrs	r3, r2
 8001424:	b21b      	sxth	r3, r3
 8001426:	b29a      	uxth	r2, r3
 8001428:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800142a:	80da      	strh	r2, [r3, #6]
    calibData.dig_P2 = (int16_t)((rx_data[9] << 8) | rx_data[8]);
 800142c:	7b7b      	ldrb	r3, [r7, #13]
 800142e:	b21b      	sxth	r3, r3
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b21a      	sxth	r2, r3
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	b21b      	sxth	r3, r3
 8001438:	4313      	orrs	r3, r2
 800143a:	b21a      	sxth	r2, r3
 800143c:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800143e:	811a      	strh	r2, [r3, #8]
    calibData.dig_P3 = (int16_t)((rx_data[11] << 8) | rx_data[10]);
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	b21b      	sxth	r3, r3
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b21a      	sxth	r2, r3
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	b21b      	sxth	r3, r3
 800144c:	4313      	orrs	r3, r2
 800144e:	b21a      	sxth	r2, r3
 8001450:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001452:	815a      	strh	r2, [r3, #10]
    calibData.dig_P4 = (int16_t)((rx_data[13] << 8) | rx_data[12]);
 8001454:	7c7b      	ldrb	r3, [r7, #17]
 8001456:	b21b      	sxth	r3, r3
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	7c3b      	ldrb	r3, [r7, #16]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21a      	sxth	r2, r3
 8001464:	4b1c      	ldr	r3, [pc, #112]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 8001466:	819a      	strh	r2, [r3, #12]
    calibData.dig_P5 = (int16_t)((rx_data[15] << 8) | rx_data[14]);
 8001468:	7cfb      	ldrb	r3, [r7, #19]
 800146a:	b21b      	sxth	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b21a      	sxth	r2, r3
 8001470:	7cbb      	ldrb	r3, [r7, #18]
 8001472:	b21b      	sxth	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b21a      	sxth	r2, r3
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800147a:	81da      	strh	r2, [r3, #14]
    calibData.dig_P6 = (int16_t)((rx_data[17] << 8) | rx_data[16]);
 800147c:	7d7b      	ldrb	r3, [r7, #21]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7d3b      	ldrb	r3, [r7, #20]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	b21a      	sxth	r2, r3
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 800148e:	821a      	strh	r2, [r3, #16]
    calibData.dig_P7 = (int16_t)((rx_data[19] << 8) | rx_data[18]);
 8001490:	7dfb      	ldrb	r3, [r7, #23]
 8001492:	b21b      	sxth	r3, r3
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b21a      	sxth	r2, r3
 8001498:	7dbb      	ldrb	r3, [r7, #22]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	b21a      	sxth	r2, r3
 80014a0:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014a2:	825a      	strh	r2, [r3, #18]
    calibData.dig_P8 = (int16_t)((rx_data[21] << 8) | rx_data[20]);
 80014a4:	7e7b      	ldrb	r3, [r7, #25]
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	b21a      	sxth	r2, r3
 80014ac:	7e3b      	ldrb	r3, [r7, #24]
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	4313      	orrs	r3, r2
 80014b2:	b21a      	sxth	r2, r3
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014b6:	829a      	strh	r2, [r3, #20]
    calibData.dig_P9 = (int16_t)((rx_data[23] << 8) | rx_data[22]);
 80014b8:	7efb      	ldrb	r3, [r7, #27]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b21a      	sxth	r2, r3
 80014c0:	7ebb      	ldrb	r3, [r7, #26]
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	4313      	orrs	r3, r2
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	4b03      	ldr	r3, [pc, #12]	@ (80014d8 <BMP280_ReadCalibration+0x130>)
 80014ca:	82da      	strh	r2, [r3, #22]
}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000238 	.word	0x20000238
 80014d8:	200001f4 	.word	0x200001f4

080014dc <BMP280_Init>:

void BMP280_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
    uint8_t id = BMP280_ReadID();
 80014e2:	f7ff ff2b 	bl	800133c <BMP280_ReadID>
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
    printf("BMP280 found (ID: 0x%02X). Configuring...\r\n", id);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4619      	mov	r1, r3
 80014ee:	4805      	ldr	r0, [pc, #20]	@ (8001504 <BMP280_Init+0x28>)
 80014f0:	f006 fa6e 	bl	80079d0 <iprintf>
    BMP280_ReadCalibration();
 80014f4:	f7ff ff58 	bl	80013a8 <BMP280_ReadCalibration>
    BMP280_Config();
 80014f8:	f7ff ff40 	bl	800137c <BMP280_Config>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	0800be38 	.word	0x0800be38

08001508 <BMP280_ReadTemperaturePressure>:

void BMP280_ReadTemperaturePressure(float *temp, float *press)
{
 8001508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800150c:	b0d4      	sub	sp, #336	@ 0x150
 800150e:	af02      	add	r7, sp, #8
 8001510:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001514:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    uint8_t tx_data = BMP280_REG_PRESS_MSB;
 8001518:	23f7      	movs	r3, #247	@ 0xf7
 800151a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    uint8_t rx_data[6]; // Press_MSB, Press_LSB, Press_XLSB, Temp_MSB, Temp_LSB, Temp_XLSB
    int32_t adc_P, adc_T;
    // Read data from 0xF7
    HAL_I2C_Master_Transmit(&hi2c1, BMP280_I2C_ADDR, &tx_data, 1, HAL_MAX_DELAY);
 800151e:	f207 1217 	addw	r2, r7, #279	@ 0x117
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	2301      	movs	r3, #1
 800152a:	21ee      	movs	r1, #238	@ 0xee
 800152c:	48e8      	ldr	r0, [pc, #928]	@ (80018d0 <BMP280_ReadTemperaturePressure+0x3c8>)
 800152e:	f002 f975 	bl	800381c <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, BMP280_I2C_ADDR, rx_data, 6, HAL_MAX_DELAY);
 8001532:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001536:	f04f 33ff 	mov.w	r3, #4294967295
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2306      	movs	r3, #6
 800153e:	21ee      	movs	r1, #238	@ 0xee
 8001540:	48e3      	ldr	r0, [pc, #908]	@ (80018d0 <BMP280_ReadTemperaturePressure+0x3c8>)
 8001542:	f002 fa69 	bl	8003a18 <HAL_I2C_Master_Receive>
    adc_P = (rx_data[0] << 12) | (rx_data[1] << 4) | (rx_data[2] >> 4);
 8001546:	f897 3110 	ldrb.w	r3, [r7, #272]	@ 0x110
 800154a:	031a      	lsls	r2, r3, #12
 800154c:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8001550:	011b      	lsls	r3, r3, #4
 8001552:	431a      	orrs	r2, r3
 8001554:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8001558:	091b      	lsrs	r3, r3, #4
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    adc_T = (rx_data[3] << 12) | (rx_data[4] << 4) | (rx_data[5] >> 4);
 8001562:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001566:	031a      	lsls	r2, r3, #12
 8001568:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	431a      	orrs	r2, r3
 8001570:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001574:	091b      	lsrs	r3, r3, #4
 8001576:	b2db      	uxtb	r3, r3
 8001578:	4313      	orrs	r3, r2
 800157a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    // --- Temperature Compensation
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calibData.dig_T1 << 1))) * ((int32_t)calibData.dig_T2)) >> 11;
 800157e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001582:	10da      	asrs	r2, r3, #3
 8001584:	4bd3      	ldr	r3, [pc, #844]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	1ad2      	subs	r2, r2, r3
 800158c:	4bd1      	ldr	r3, [pc, #836]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 800158e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	12db      	asrs	r3, r3, #11
 8001598:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    var2 = (((((adc_T >> 4) - ((int32_t)calibData.dig_T1)) * ((adc_T >> 4) - ((int32_t)calibData.dig_T1))) >> 12) * ((int32_t)calibData.dig_T3)) >> 14;
 800159c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015a0:	111a      	asrs	r2, r3, #4
 80015a2:	4bcc      	ldr	r3, [pc, #816]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	1ad1      	subs	r1, r2, r3
 80015a8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80015ac:	111a      	asrs	r2, r3, #4
 80015ae:	4bc9      	ldr	r3, [pc, #804]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	fb01 f303 	mul.w	r3, r1, r3
 80015b8:	131a      	asrs	r2, r3, #12
 80015ba:	4bc6      	ldr	r3, [pc, #792]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80015bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015c0:	fb02 f303 	mul.w	r3, r2, r3
 80015c4:	139b      	asrs	r3, r3, #14
 80015c6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    t_fine = var1 + var2;
 80015ca:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80015ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80015d2:	441a      	add	r2, r3
 80015d4:	4bc0      	ldr	r3, [pc, #768]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 80015d6:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 80015d8:	4bbf      	ldr	r3, [pc, #764]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	3380      	adds	r3, #128	@ 0x80
 80015e4:	121b      	asrs	r3, r3, #8
 80015e6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    *temp = T / 100.0f;
 80015ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 80018dc <BMP280_ReadTemperaturePressure+0x3d4>
 80015fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001602:	edc3 7a00 	vstr	s15, [r3]

    // --- Pressure Compensation
    int64_t p_var1, p_var2, p;
    p_var1 = (int64_t)t_fine - 128000;
 8001606:	4bb4      	ldr	r3, [pc, #720]	@ (80018d8 <BMP280_ReadTemperaturePressure+0x3d0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	17da      	asrs	r2, r3, #31
 800160c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001610:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001614:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001618:	460b      	mov	r3, r1
 800161a:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 800161e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001620:	4613      	mov	r3, r2
 8001622:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001628:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800162c:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = p_var1 * p_var1 * (int64_t)calibData.dig_P6;
 8001630:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001634:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001638:	fb03 f102 	mul.w	r1, r3, r2
 800163c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001640:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001644:	fb02 f303 	mul.w	r3, r2, r3
 8001648:	18ca      	adds	r2, r1, r3
 800164a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800164e:	fba3 4503 	umull	r4, r5, r3, r3
 8001652:	1953      	adds	r3, r2, r5
 8001654:	461d      	mov	r5, r3
 8001656:	4b9f      	ldr	r3, [pc, #636]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001658:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800165c:	b21b      	sxth	r3, r3
 800165e:	17da      	asrs	r2, r3, #31
 8001660:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001664:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001668:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800166c:	4603      	mov	r3, r0
 800166e:	fb03 f205 	mul.w	r2, r3, r5
 8001672:	460b      	mov	r3, r1
 8001674:	fb04 f303 	mul.w	r3, r4, r3
 8001678:	4413      	add	r3, r2
 800167a:	4602      	mov	r2, r0
 800167c:	fba4 1202 	umull	r1, r2, r4, r2
 8001680:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001684:	460a      	mov	r2, r1
 8001686:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800168a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800168e:	4413      	add	r3, r2
 8001690:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001694:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 8001698:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
 800169c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + ((p_var1 * (int64_t)calibData.dig_P5) << 17);
 80016a0:	4b8c      	ldr	r3, [pc, #560]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80016a2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	17da      	asrs	r2, r3, #31
 80016aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80016ae:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80016b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b6:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80016ba:	462a      	mov	r2, r5
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80016c4:	4621      	mov	r1, r4
 80016c6:	fb01 f303 	mul.w	r3, r1, r3
 80016ca:	441a      	add	r2, r3
 80016cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016d0:	4621      	mov	r1, r4
 80016d2:	fba3 ab01 	umull	sl, fp, r3, r1
 80016d6:	eb02 030b 	add.w	r3, r2, fp
 80016da:	469b      	mov	fp, r3
 80016dc:	f04f 0000 	mov.w	r0, #0
 80016e0:	f04f 0100 	mov.w	r1, #0
 80016e4:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80016e8:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80016ec:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80016f0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80016f4:	1814      	adds	r4, r2, r0
 80016f6:	643c      	str	r4, [r7, #64]	@ 0x40
 80016f8:	414b      	adcs	r3, r1
 80016fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80016fc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001700:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var2 = p_var2 + (((int64_t)calibData.dig_P4) << 35);
 8001704:	4b73      	ldr	r3, [pc, #460]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001706:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800170a:	b21b      	sxth	r3, r3
 800170c:	17da      	asrs	r2, r3, #31
 800170e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001712:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001722:	00d9      	lsls	r1, r3, #3
 8001724:	2000      	movs	r0, #0
 8001726:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800172a:	1814      	adds	r4, r2, r0
 800172c:	63bc      	str	r4, [r7, #56]	@ 0x38
 800172e:	414b      	adcs	r3, r1
 8001730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001732:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001736:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var1 = ((p_var1 * p_var1 * (int64_t)calibData.dig_P3) >> 8) + ((p_var1 * (int64_t)calibData.dig_P2) << 12);
 800173a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800173e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001742:	fb03 f102 	mul.w	r1, r3, r2
 8001746:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800174a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800174e:	fb02 f303 	mul.w	r3, r2, r3
 8001752:	18ca      	adds	r2, r1, r3
 8001754:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001758:	fba3 8903 	umull	r8, r9, r3, r3
 800175c:	eb02 0309 	add.w	r3, r2, r9
 8001760:	4699      	mov	r9, r3
 8001762:	4b5c      	ldr	r3, [pc, #368]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001764:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001768:	b21b      	sxth	r3, r3
 800176a:	17da      	asrs	r2, r3, #31
 800176c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001770:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001774:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001778:	4603      	mov	r3, r0
 800177a:	fb03 f209 	mul.w	r2, r3, r9
 800177e:	460b      	mov	r3, r1
 8001780:	fb08 f303 	mul.w	r3, r8, r3
 8001784:	4413      	add	r3, r2
 8001786:	4602      	mov	r2, r0
 8001788:	fba8 1202 	umull	r1, r2, r8, r2
 800178c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001790:	460a      	mov	r2, r1
 8001792:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001796:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800179a:	4413      	add	r3, r2
 800179c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80017a0:	f04f 0000 	mov.w	r0, #0
 80017a4:	f04f 0100 	mov.w	r1, #0
 80017a8:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80017ac:	4623      	mov	r3, r4
 80017ae:	0a18      	lsrs	r0, r3, #8
 80017b0:	462b      	mov	r3, r5
 80017b2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80017b6:	462b      	mov	r3, r5
 80017b8:	1219      	asrs	r1, r3, #8
 80017ba:	4b46      	ldr	r3, [pc, #280]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 80017bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	17da      	asrs	r2, r3, #31
 80017c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017c8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017cc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017d0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80017d4:	464a      	mov	r2, r9
 80017d6:	fb02 f203 	mul.w	r2, r2, r3
 80017da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80017de:	4644      	mov	r4, r8
 80017e0:	fb04 f303 	mul.w	r3, r4, r3
 80017e4:	441a      	add	r2, r3
 80017e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017ea:	4644      	mov	r4, r8
 80017ec:	fba3 4304 	umull	r4, r3, r3, r4
 80017f0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80017f4:	4623      	mov	r3, r4
 80017f6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80017fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80017fe:	18d3      	adds	r3, r2, r3
 8001800:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001810:	464c      	mov	r4, r9
 8001812:	0323      	lsls	r3, r4, #12
 8001814:	4644      	mov	r4, r8
 8001816:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800181a:	4644      	mov	r4, r8
 800181c:	0322      	lsls	r2, r4, #12
 800181e:	1884      	adds	r4, r0, r2
 8001820:	633c      	str	r4, [r7, #48]	@ 0x30
 8001822:	eb41 0303 	adc.w	r3, r1, r3
 8001826:	637b      	str	r3, [r7, #52]	@ 0x34
 8001828:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800182c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
    p_var1 = (((((int64_t)1) << 47) + p_var1)) * ((int64_t)calibData.dig_P1) >> 33;
 8001830:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001834:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001838:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 800183c:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001840:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <BMP280_ReadTemperaturePressure+0x3cc>)
 8001842:	88db      	ldrh	r3, [r3, #6]
 8001844:	b29b      	uxth	r3, r3
 8001846:	2200      	movs	r2, #0
 8001848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800184c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001850:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001854:	462b      	mov	r3, r5
 8001856:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800185a:	4642      	mov	r2, r8
 800185c:	fb02 f203 	mul.w	r2, r2, r3
 8001860:	464b      	mov	r3, r9
 8001862:	4621      	mov	r1, r4
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	4413      	add	r3, r2
 800186a:	4622      	mov	r2, r4
 800186c:	4641      	mov	r1, r8
 800186e:	fba2 1201 	umull	r1, r2, r2, r1
 8001872:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001876:	460a      	mov	r2, r1
 8001878:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800187c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001880:	4413      	add	r3, r2
 8001882:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	f04f 0300 	mov.w	r3, #0
 800188e:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001892:	4629      	mov	r1, r5
 8001894:	104a      	asrs	r2, r1, #1
 8001896:	4629      	mov	r1, r5
 8001898:	17cb      	asrs	r3, r1, #31
 800189a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p = 1048576 - adc_P;
 800189e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80018a2:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80018a6:	17da      	asrs	r2, r3, #31
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80018ac:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80018b0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p = (((p << 31) - p_var2) * 3125) / p_var1;
 80018b4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018b8:	105b      	asrs	r3, r3, #1
 80018ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80018be:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018c2:	07db      	lsls	r3, r3, #31
 80018c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80018c8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018cc:	e008      	b.n	80018e0 <BMP280_ReadTemperaturePressure+0x3d8>
 80018ce:	bf00      	nop
 80018d0:	20000238 	.word	0x20000238
 80018d4:	200001f4 	.word	0x200001f4
 80018d8:	2000020c 	.word	0x2000020c
 80018dc:	42c80000 	.word	0x42c80000
 80018e0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 80018e4:	4621      	mov	r1, r4
 80018e6:	1a89      	subs	r1, r1, r2
 80018e8:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 80018ec:	4629      	mov	r1, r5
 80018ee:	eb61 0303 	sbc.w	r3, r1, r3
 80018f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80018f6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80018fa:	4622      	mov	r2, r4
 80018fc:	462b      	mov	r3, r5
 80018fe:	1891      	adds	r1, r2, r2
 8001900:	6239      	str	r1, [r7, #32]
 8001902:	415b      	adcs	r3, r3
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
 8001906:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800190a:	4621      	mov	r1, r4
 800190c:	1851      	adds	r1, r2, r1
 800190e:	61b9      	str	r1, [r7, #24]
 8001910:	4629      	mov	r1, r5
 8001912:	414b      	adcs	r3, r1
 8001914:	61fb      	str	r3, [r7, #28]
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001922:	4649      	mov	r1, r9
 8001924:	018b      	lsls	r3, r1, #6
 8001926:	4641      	mov	r1, r8
 8001928:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800192c:	4641      	mov	r1, r8
 800192e:	018a      	lsls	r2, r1, #6
 8001930:	4641      	mov	r1, r8
 8001932:	1889      	adds	r1, r1, r2
 8001934:	6139      	str	r1, [r7, #16]
 8001936:	4649      	mov	r1, r9
 8001938:	eb43 0101 	adc.w	r1, r3, r1
 800193c:	6179      	str	r1, [r7, #20]
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800194a:	4649      	mov	r1, r9
 800194c:	008b      	lsls	r3, r1, #2
 800194e:	4641      	mov	r1, r8
 8001950:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001954:	4641      	mov	r1, r8
 8001956:	008a      	lsls	r2, r1, #2
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	4603      	mov	r3, r0
 800195e:	4622      	mov	r2, r4
 8001960:	189b      	adds	r3, r3, r2
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	460b      	mov	r3, r1
 8001966:	462a      	mov	r2, r5
 8001968:	eb42 0303 	adc.w	r3, r2, r3
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800197a:	4649      	mov	r1, r9
 800197c:	008b      	lsls	r3, r1, #2
 800197e:	4641      	mov	r1, r8
 8001980:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001984:	4641      	mov	r1, r8
 8001986:	008a      	lsls	r2, r1, #2
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	4603      	mov	r3, r0
 800198e:	4622      	mov	r2, r4
 8001990:	189b      	adds	r3, r3, r2
 8001992:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001994:	462b      	mov	r3, r5
 8001996:	460a      	mov	r2, r1
 8001998:	eb42 0303 	adc.w	r3, r2, r3
 800199c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800199e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80019a2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80019a6:	f7ff faad 	bl	8000f04 <__aeabi_ldivmod>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p_var1 = (((int64_t)calibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80019b2:	4b6d      	ldr	r3, [pc, #436]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 80019b4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	17da      	asrs	r2, r3, #31
 80019bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80019be:	677a      	str	r2, [r7, #116]	@ 0x74
 80019c0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80019c4:	f04f 0000 	mov.w	r0, #0
 80019c8:	f04f 0100 	mov.w	r1, #0
 80019cc:	0b50      	lsrs	r0, r2, #13
 80019ce:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019d2:	1359      	asrs	r1, r3, #13
 80019d4:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80019d8:	462b      	mov	r3, r5
 80019da:	fb00 f203 	mul.w	r2, r0, r3
 80019de:	4623      	mov	r3, r4
 80019e0:	fb03 f301 	mul.w	r3, r3, r1
 80019e4:	4413      	add	r3, r2
 80019e6:	4622      	mov	r2, r4
 80019e8:	fba2 1200 	umull	r1, r2, r2, r0
 80019ec:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80019f0:	460a      	mov	r2, r1
 80019f2:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80019f6:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80019fa:	4413      	add	r3, r2
 80019fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001a00:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001a04:	f04f 0000 	mov.w	r0, #0
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	0b50      	lsrs	r0, r2, #13
 8001a0e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a12:	1359      	asrs	r1, r3, #13
 8001a14:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a18:	462b      	mov	r3, r5
 8001a1a:	fb00 f203 	mul.w	r2, r0, r3
 8001a1e:	4623      	mov	r3, r4
 8001a20:	fb03 f301 	mul.w	r3, r3, r1
 8001a24:	4413      	add	r3, r2
 8001a26:	4622      	mov	r2, r4
 8001a28:	fba2 1200 	umull	r1, r2, r2, r0
 8001a2c:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001a30:	460a      	mov	r2, r1
 8001a32:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001a36:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	0e4a      	lsrs	r2, r1, #25
 8001a50:	4629      	mov	r1, r5
 8001a52:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001a56:	4629      	mov	r1, r5
 8001a58:	164b      	asrs	r3, r1, #25
 8001a5a:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
    p_var2 = (((int64_t)calibData.dig_P8) * p) >> 19;
 8001a5e:	4b42      	ldr	r3, [pc, #264]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 8001a60:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001a64:	b21b      	sxth	r3, r3
 8001a66:	17da      	asrs	r2, r3, #31
 8001a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a6c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001a70:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a74:	462a      	mov	r2, r5
 8001a76:	fb02 f203 	mul.w	r2, r2, r3
 8001a7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001a7e:	4621      	mov	r1, r4
 8001a80:	fb01 f303 	mul.w	r3, r1, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	fba2 1201 	umull	r1, r2, r2, r1
 8001a90:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a94:	460a      	mov	r2, r1
 8001a96:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a9a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	0cca      	lsrs	r2, r1, #19
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001aba:	4629      	mov	r1, r5
 8001abc:	14cb      	asrs	r3, r1, #19
 8001abe:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p = ((p + p_var1 + p_var2) >> 8) + (((int64_t)calibData.dig_P7) << 4);
 8001ac2:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001ac6:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001aca:	1884      	adds	r4, r0, r2
 8001acc:	663c      	str	r4, [r7, #96]	@ 0x60
 8001ace:	eb41 0303 	adc.w	r3, r1, r3
 8001ad2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ad4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ad8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001adc:	4621      	mov	r1, r4
 8001ade:	1889      	adds	r1, r1, r2
 8001ae0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	eb43 0101 	adc.w	r1, r3, r1
 8001ae8:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8001aea:	f04f 0000 	mov.w	r0, #0
 8001aee:	f04f 0100 	mov.w	r1, #0
 8001af2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001af6:	4623      	mov	r3, r4
 8001af8:	0a18      	lsrs	r0, r3, #8
 8001afa:	462b      	mov	r3, r5
 8001afc:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b00:	462b      	mov	r3, r5
 8001b02:	1219      	asrs	r1, r3, #8
 8001b04:	4b18      	ldr	r3, [pc, #96]	@ (8001b68 <BMP280_ReadTemperaturePressure+0x660>)
 8001b06:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b10:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	f04f 0300 	mov.w	r3, #0
 8001b1a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b1e:	464c      	mov	r4, r9
 8001b20:	0123      	lsls	r3, r4, #4
 8001b22:	4644      	mov	r4, r8
 8001b24:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b28:	4644      	mov	r4, r8
 8001b2a:	0122      	lsls	r2, r4, #4
 8001b2c:	1884      	adds	r4, r0, r2
 8001b2e:	603c      	str	r4, [r7, #0]
 8001b30:	eb41 0303 	adc.w	r3, r1, r3
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b3a:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    *press = (float)p / 256.0f;
 8001b3e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8001b42:	f7ff f9a1 	bl	8000e88 <__aeabi_l2f>
 8001b46:	ee06 0a90 	vmov	s13, r0
 8001b4a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001b6c <BMP280_ReadTemperaturePressure+0x664>
 8001b4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b52:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001b56:	edc3 7a00 	vstr	s15, [r3]
}
 8001b5a:	bf00      	nop
 8001b5c:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001b60:	46bd      	mov	sp, r7
 8001b62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b66:	bf00      	nop
 8001b68:	200001f4 	.word	0x200001f4
 8001b6c:	43800000 	.word	0x43800000

08001b70 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b74:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b76:	4a18      	ldr	r2, [pc, #96]	@ (8001bd8 <MX_CAN1_Init+0x68>)
 8001b78:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001b7a:	4b16      	ldr	r3, [pc, #88]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b7c:	2206      	movs	r2, #6
 8001b7e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b80:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b86:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b8e:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001b92:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b96:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001b9a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bae:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bb4:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bba:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bc0:	4804      	ldr	r0, [pc, #16]	@ (8001bd4 <MX_CAN1_Init+0x64>)
 8001bc2:	f000 ff85 	bl	8002ad0 <HAL_CAN_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001bcc:	f000 fb98 	bl	8002300 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000210 	.word	0x20000210
 8001bd8:	40006400 	.word	0x40006400

08001bdc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a19      	ldr	r2, [pc, #100]	@ (8001c60 <HAL_CAN_MspInit+0x84>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d12c      	bne.n	8001c58 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b18      	ldr	r3, [pc, #96]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	4a17      	ldr	r2, [pc, #92]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a10      	ldr	r2, [pc, #64]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_CAN_MspInit+0x88>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c44:	2303      	movs	r3, #3
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001c48:	2309      	movs	r3, #9
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <HAL_CAN_MspInit+0x8c>)
 8001c54:	f001 faf0 	bl	8003238 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3728      	adds	r7, #40	@ 0x28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40006400 	.word	0x40006400
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020400 	.word	0x40020400

08001c6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
 8001c86:	4b2d      	ldr	r3, [pc, #180]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b2a      	ldr	r3, [pc, #168]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a25      	ldr	r2, [pc, #148]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b23      	ldr	r3, [pc, #140]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a17      	ldr	r2, [pc, #92]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <MX_GPIO_Init+0xd0>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	607b      	str	r3, [r7, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2120      	movs	r1, #32
 8001cf6:	4812      	ldr	r0, [pc, #72]	@ (8001d40 <MX_GPIO_Init+0xd4>)
 8001cf8:	f001 fc32 	bl	8003560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d02:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	480c      	ldr	r0, [pc, #48]	@ (8001d44 <MX_GPIO_Init+0xd8>)
 8001d14:	f001 fa90 	bl	8003238 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2300      	movs	r3, #0
 8001d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4804      	ldr	r0, [pc, #16]	@ (8001d40 <MX_GPIO_Init+0xd4>)
 8001d30:	f001 fa82 	bl	8003238 <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3728      	adds	r7, #40	@ 0x28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000
 8001d44:	40020800 	.word	0x40020800

08001d48 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <MX_I2C1_Init+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <MX_I2C1_Init+0x58>)
 8001d56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d6a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d78:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d84:	4804      	ldr	r0, [pc, #16]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d86:	f001 fc05 	bl	8003594 <HAL_I2C_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d90:	f000 fab6 	bl	8002300 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000238 	.word	0x20000238
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	000186a0 	.word	0x000186a0

08001da4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a19      	ldr	r2, [pc, #100]	@ (8001e28 <HAL_I2C_MspInit+0x84>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d12b      	bne.n	8001e1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a17      	ldr	r2, [pc, #92]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001de2:	23c0      	movs	r3, #192	@ 0xc0
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de6:	2312      	movs	r3, #18
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	2303      	movs	r3, #3
 8001df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001df2:	2304      	movs	r3, #4
 8001df4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df6:	f107 0314 	add.w	r3, r7, #20
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <HAL_I2C_MspInit+0x8c>)
 8001dfe:	f001 fa1b 	bl	8003238 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b09      	ldr	r3, [pc, #36]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	4a08      	ldr	r2, [pc, #32]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_I2C_MspInit+0x88>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e1e:	bf00      	nop
 8001e20:	3728      	adds	r7, #40	@ 0x28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40005400 	.word	0x40005400
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020400 	.word	0x40020400

08001e34 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001e3c:	1d39      	adds	r1, r7, #4
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	2201      	movs	r2, #1
 8001e44:	4803      	ldr	r0, [pc, #12]	@ (8001e54 <__io_putchar+0x20>)
 8001e46:	f003 fe81 	bl	8005b4c <HAL_UART_Transmit>
	return ch;
 8001e4a:	687b      	ldr	r3, [r7, #4]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000310 	.word	0x20000310

08001e58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_UART_RxCpltCallback+0x74>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d12c      	bne.n	8001ec4 <HAL_UART_RxCpltCallback+0x6c>
  {
    if (rxByte == '\n' || rxByte == '\r')
 8001e6a:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b0a      	cmp	r3, #10
 8001e70:	d003      	beq.n	8001e7a <HAL_UART_RxCpltCallback+0x22>
 8001e72:	4b17      	ldr	r3, [pc, #92]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b0d      	cmp	r3, #13
 8001e78:	d110      	bne.n	8001e9c <HAL_UART_RxCpltCallback+0x44>
    {
      rxBuffer[rxIndex] = '\0';
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <HAL_UART_RxCpltCallback+0x80>)
 8001e82:	2100      	movs	r1, #0
 8001e84:	5499      	strb	r1, [r3, r2]
      if (rxIndex > 0)
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d002      	beq.n	8001e94 <HAL_UART_RxCpltCallback+0x3c>
      {
          cmdReceived = 1;
 8001e8e:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <HAL_UART_RxCpltCallback+0x84>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	701a      	strb	r2, [r3, #0]
      }
      rxIndex = 0;
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	e00e      	b.n	8001eba <HAL_UART_RxCpltCallback+0x62>
    }
    else
    {
      if (rxIndex < 31)
 8001e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b1e      	cmp	r3, #30
 8001ea2:	d80a      	bhi.n	8001eba <HAL_UART_RxCpltCallback+0x62>
      {
        rxBuffer[rxIndex++] = (char)rxByte;
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	b2d1      	uxtb	r1, r2
 8001eac:	4a09      	ldr	r2, [pc, #36]	@ (8001ed4 <HAL_UART_RxCpltCallback+0x7c>)
 8001eae:	7011      	strb	r1, [r2, #0]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b07      	ldr	r3, [pc, #28]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001eb4:	7819      	ldrb	r1, [r3, #0]
 8001eb6:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <HAL_UART_RxCpltCallback+0x80>)
 8001eb8:	5499      	strb	r1, [r3, r2]
      }
    }
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4904      	ldr	r1, [pc, #16]	@ (8001ed0 <HAL_UART_RxCpltCallback+0x78>)
 8001ebe:	4808      	ldr	r0, [pc, #32]	@ (8001ee0 <HAL_UART_RxCpltCallback+0x88>)
 8001ec0:	f003 fecf 	bl	8005c62 <HAL_UART_Receive_IT>
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40011000 	.word	0x40011000
 8001ed0:	2000028c 	.word	0x2000028c
 8001ed4:	200002b0 	.word	0x200002b0
 8001ed8:	20000290 	.word	0x20000290
 8001edc:	200002b1 	.word	0x200002b1
 8001ee0:	200002c8 	.word	0x200002c8

08001ee4 <ProcessCommand>:

void ProcessCommand(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	ed2d 8b02 	vpush	{d8}
 8001eea:	b096      	sub	sp, #88	@ 0x58
 8001eec:	af00      	add	r7, sp, #0
	char txBuffer[64];
	
    printf("CMD_RX: %s\r\n", rxBuffer);
 8001eee:	4981      	ldr	r1, [pc, #516]	@ (80020f4 <ProcessCommand+0x210>)
 8001ef0:	4881      	ldr	r0, [pc, #516]	@ (80020f8 <ProcessCommand+0x214>)
 8001ef2:	f005 fd6d 	bl	80079d0 <iprintf>

	if (strcmp(rxBuffer, "GET_T") == 0)
 8001ef6:	4981      	ldr	r1, [pc, #516]	@ (80020fc <ProcessCommand+0x218>)
 8001ef8:	487e      	ldr	r0, [pc, #504]	@ (80020f4 <ProcessCommand+0x210>)
 8001efa:	f7fe f989 	bl	8000210 <strcmp>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d11e      	bne.n	8001f42 <ProcessCommand+0x5e>
	{
		sprintf(txBuffer, "T=%+06.2f_C\n", current_temp);
 8001f04:	4b7e      	ldr	r3, [pc, #504]	@ (8002100 <ProcessCommand+0x21c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb4d 	bl	80005a8 <__aeabi_f2d>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	f107 0014 	add.w	r0, r7, #20
 8001f16:	497b      	ldr	r1, [pc, #492]	@ (8002104 <ProcessCommand+0x220>)
 8001f18:	f005 fd6c 	bl	80079f4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe f9d5 	bl	80002d0 <strlen>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	f107 0114 	add.w	r1, r7, #20
 8001f2e:	2364      	movs	r3, #100	@ 0x64
 8001f30:	4875      	ldr	r0, [pc, #468]	@ (8002108 <ProcessCommand+0x224>)
 8001f32:	f003 fe0b 	bl	8005b4c <HAL_UART_Transmit>
		printf(txBuffer);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f005 fd48 	bl	80079d0 <iprintf>
	}
    else 
    {
        HAL_UART_Transmit(&huart1, (uint8_t*)"ERR\n", 4, 100);
    }
}
 8001f40:	e0d1      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_P") == 0)
 8001f42:	4972      	ldr	r1, [pc, #456]	@ (800210c <ProcessCommand+0x228>)
 8001f44:	486b      	ldr	r0, [pc, #428]	@ (80020f4 <ProcessCommand+0x210>)
 8001f46:	f7fe f963 	bl	8000210 <strcmp>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d11e      	bne.n	8001f8e <ProcessCommand+0xaa>
		sprintf(txBuffer, "P=%06.0fPa\n", current_press);
 8001f50:	4b6f      	ldr	r3, [pc, #444]	@ (8002110 <ProcessCommand+0x22c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe fb27 	bl	80005a8 <__aeabi_f2d>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	f107 0014 	add.w	r0, r7, #20
 8001f62:	496c      	ldr	r1, [pc, #432]	@ (8002114 <ProcessCommand+0x230>)
 8001f64:	f005 fd46 	bl	80079f4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe f9af 	bl	80002d0 <strlen>
 8001f72:	4603      	mov	r3, r0
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	f107 0114 	add.w	r1, r7, #20
 8001f7a:	2364      	movs	r3, #100	@ 0x64
 8001f7c:	4862      	ldr	r0, [pc, #392]	@ (8002108 <ProcessCommand+0x224>)
 8001f7e:	f003 fde5 	bl	8005b4c <HAL_UART_Transmit>
		printf(txBuffer);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4618      	mov	r0, r3
 8001f88:	f005 fd22 	bl	80079d0 <iprintf>
}
 8001f8c:	e0ab      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strncmp(rxBuffer, "SET_K=", 6) == 0)
 8001f8e:	2206      	movs	r2, #6
 8001f90:	4961      	ldr	r1, [pc, #388]	@ (8002118 <ProcessCommand+0x234>)
 8001f92:	4858      	ldr	r0, [pc, #352]	@ (80020f4 <ProcessCommand+0x210>)
 8001f94:	f005 fdc9 	bl	8007b2a <strncmp>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d12c      	bne.n	8001ff8 <ProcessCommand+0x114>
		if (sscanf(rxBuffer + 6, "%f", &k_val_float) == 1)
 8001f9e:	485f      	ldr	r0, [pc, #380]	@ (800211c <ProcessCommand+0x238>)
 8001fa0:	f107 0310 	add.w	r3, r7, #16
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	495e      	ldr	r1, [pc, #376]	@ (8002120 <ProcessCommand+0x23c>)
 8001fa8:	f005 fd46 	bl	8007a38 <siscanf>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d109      	bne.n	8001fc6 <ProcessCommand+0xe2>
			K_coeff = k_val_float;
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4a5b      	ldr	r2, [pc, #364]	@ (8002124 <ProcessCommand+0x240>)
 8001fb6:	6013      	str	r3, [r2, #0]
			sprintf(txBuffer, "SET_K=OK\n");
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	495a      	ldr	r1, [pc, #360]	@ (8002128 <ProcessCommand+0x244>)
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f005 fd18 	bl	80079f4 <siprintf>
 8001fc4:	e005      	b.n	8001fd2 <ProcessCommand+0xee>
			sprintf(txBuffer, "SET_K=ERR\n");
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4958      	ldr	r1, [pc, #352]	@ (800212c <ProcessCommand+0x248>)
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f005 fd11 	bl	80079f4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 8001fd2:	f107 0314 	add.w	r3, r7, #20
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe f97a 	bl	80002d0 <strlen>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	f107 0114 	add.w	r1, r7, #20
 8001fe4:	2364      	movs	r3, #100	@ 0x64
 8001fe6:	4848      	ldr	r0, [pc, #288]	@ (8002108 <ProcessCommand+0x224>)
 8001fe8:	f003 fdb0 	bl	8005b4c <HAL_UART_Transmit>
		printf(txBuffer);
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f005 fced 	bl	80079d0 <iprintf>
}
 8001ff6:	e076      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_K") == 0)
 8001ff8:	494d      	ldr	r1, [pc, #308]	@ (8002130 <ProcessCommand+0x24c>)
 8001ffa:	483e      	ldr	r0, [pc, #248]	@ (80020f4 <ProcessCommand+0x210>)
 8001ffc:	f7fe f908 	bl	8000210 <strcmp>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d119      	bne.n	800203a <ProcessCommand+0x156>
		sprintf(txBuffer, "K=%06.2f\n", K_coeff);
 8002006:	4b47      	ldr	r3, [pc, #284]	@ (8002124 <ProcessCommand+0x240>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe facc 	bl	80005a8 <__aeabi_f2d>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	f107 0014 	add.w	r0, r7, #20
 8002018:	4946      	ldr	r1, [pc, #280]	@ (8002134 <ProcessCommand+0x250>)
 800201a:	f005 fceb 	bl	80079f4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 800201e:	f107 0314 	add.w	r3, r7, #20
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f954 	bl	80002d0 <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	b29a      	uxth	r2, r3
 800202c:	f107 0114 	add.w	r1, r7, #20
 8002030:	2364      	movs	r3, #100	@ 0x64
 8002032:	4835      	ldr	r0, [pc, #212]	@ (8002108 <ProcessCommand+0x224>)
 8002034:	f003 fd8a 	bl	8005b4c <HAL_UART_Transmit>
}
 8002038:	e055      	b.n	80020e6 <ProcessCommand+0x202>
	else if (strcmp(rxBuffer, "GET_A") == 0)
 800203a:	493f      	ldr	r1, [pc, #252]	@ (8002138 <ProcessCommand+0x254>)
 800203c:	482d      	ldr	r0, [pc, #180]	@ (80020f4 <ProcessCommand+0x210>)
 800203e:	f7fe f8e7 	bl	8000210 <strcmp>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d148      	bne.n	80020da <ProcessCommand+0x1f6>
		MPU9250_ReadAccel(&mpu);
 8002048:	1d3b      	adds	r3, r7, #4
 800204a:	4618      	mov	r0, r3
 800204c:	f000 f9b6 	bl	80023bc <MPU9250_ReadAccel>
		float angle = atan2f(mpu.Accel_X, sqrtf(mpu.Accel_Y * mpu.Accel_Y + mpu.Accel_Z * mpu.Accel_Z)) * 180.0f / 3.14159f;
 8002050:	ed97 8a01 	vldr	s16, [r7, #4]
 8002054:	ed97 7a02 	vldr	s14, [r7, #8]
 8002058:	edd7 7a02 	vldr	s15, [r7, #8]
 800205c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002060:	edd7 6a03 	vldr	s13, [r7, #12]
 8002064:	edd7 7a03 	vldr	s15, [r7, #12]
 8002068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002070:	eeb0 0a67 	vmov.f32	s0, s15
 8002074:	f009 fd36 	bl	800bae4 <sqrtf>
 8002078:	eef0 7a40 	vmov.f32	s15, s0
 800207c:	eef0 0a67 	vmov.f32	s1, s15
 8002080:	eeb0 0a48 	vmov.f32	s0, s16
 8002084:	f009 fd2c 	bl	800bae0 <atan2f>
 8002088:	eef0 7a40 	vmov.f32	s15, s0
 800208c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800213c <ProcessCommand+0x258>
 8002090:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002094:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8002140 <ProcessCommand+0x25c>
 8002098:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800209c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		sprintf(txBuffer, "A=%06.2f\n", angle);
 80020a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80020a2:	f7fe fa81 	bl	80005a8 <__aeabi_f2d>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	f107 0014 	add.w	r0, r7, #20
 80020ae:	4925      	ldr	r1, [pc, #148]	@ (8002144 <ProcessCommand+0x260>)
 80020b0:	f005 fca0 	bl	80079f4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)txBuffer, strlen(txBuffer), 100);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe f909 	bl	80002d0 <strlen>
 80020be:	4603      	mov	r3, r0
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	f107 0114 	add.w	r1, r7, #20
 80020c6:	2364      	movs	r3, #100	@ 0x64
 80020c8:	480f      	ldr	r0, [pc, #60]	@ (8002108 <ProcessCommand+0x224>)
 80020ca:	f003 fd3f 	bl	8005b4c <HAL_UART_Transmit>
		printf(txBuffer);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4618      	mov	r0, r3
 80020d4:	f005 fc7c 	bl	80079d0 <iprintf>
}
 80020d8:	e005      	b.n	80020e6 <ProcessCommand+0x202>
        HAL_UART_Transmit(&huart1, (uint8_t*)"ERR\n", 4, 100);
 80020da:	2364      	movs	r3, #100	@ 0x64
 80020dc:	2204      	movs	r2, #4
 80020de:	491a      	ldr	r1, [pc, #104]	@ (8002148 <ProcessCommand+0x264>)
 80020e0:	4809      	ldr	r0, [pc, #36]	@ (8002108 <ProcessCommand+0x224>)
 80020e2:	f003 fd33 	bl	8005b4c <HAL_UART_Transmit>
}
 80020e6:	bf00      	nop
 80020e8:	3758      	adds	r7, #88	@ 0x58
 80020ea:	46bd      	mov	sp, r7
 80020ec:	ecbd 8b02 	vpop	{d8}
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000290 	.word	0x20000290
 80020f8:	0800be64 	.word	0x0800be64
 80020fc:	0800be74 	.word	0x0800be74
 8002100:	200002b4 	.word	0x200002b4
 8002104:	0800be7c 	.word	0x0800be7c
 8002108:	200002c8 	.word	0x200002c8
 800210c:	0800be8c 	.word	0x0800be8c
 8002110:	200002b8 	.word	0x200002b8
 8002114:	0800be94 	.word	0x0800be94
 8002118:	0800bea0 	.word	0x0800bea0
 800211c:	20000296 	.word	0x20000296
 8002120:	0800bea8 	.word	0x0800bea8
 8002124:	20000000 	.word	0x20000000
 8002128:	0800beac 	.word	0x0800beac
 800212c:	0800beb8 	.word	0x0800beb8
 8002130:	0800bec4 	.word	0x0800bec4
 8002134:	0800becc 	.word	0x0800becc
 8002138:	0800bed8 	.word	0x0800bed8
 800213c:	43340000 	.word	0x43340000
 8002140:	40490fd0 	.word	0x40490fd0
 8002144:	0800bee0 	.word	0x0800bee0
 8002148:	0800beec 	.word	0x0800beec

0800214c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002152:	f000 fc27 	bl	80029a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002156:	f000 f865 	bl	8002224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800215a:	f7ff fd87 	bl	8001c6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800215e:	f000 fb49 	bl	80027f4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002162:	f7ff fdf1 	bl	8001d48 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002166:	f000 fb1b 	bl	80027a0 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 800216a:	f7ff fd01 	bl	8001b70 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  BMP280_Init();
 800216e:	f7ff f9b5 	bl	80014dc <BMP280_Init>
  HAL_Delay(100); 
 8002172:	2064      	movs	r0, #100	@ 0x64
 8002174:	f000 fc88 	bl	8002a88 <HAL_Delay>
  MPU9250_Init();
 8002178:	f000 f8e2 	bl	8002340 <MPU9250_Init>

  HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 800217c:	2201      	movs	r2, #1
 800217e:	4921      	ldr	r1, [pc, #132]	@ (8002204 <main+0xb8>)
 8002180:	4821      	ldr	r0, [pc, #132]	@ (8002208 <main+0xbc>)
 8002182:	f003 fd6e 	bl	8005c62 <HAL_UART_Receive_IT>
  Stepper_Init(&hcan1);
 8002186:	4821      	ldr	r0, [pc, #132]	@ (800220c <main+0xc0>)
 8002188:	f000 f972 	bl	8002470 <Stepper_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  uint32_t lastTick = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	61fb      	str	r3, [r7, #28]
  uint8_t stepper_angle;
  const float TEMP_TARGET = 30.0f;
 8002190:	4b1f      	ldr	r3, [pc, #124]	@ (8002210 <main+0xc4>)
 8002192:	61bb      	str	r3, [r7, #24]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (cmdReceived)
 8002194:	4b1f      	ldr	r3, [pc, #124]	@ (8002214 <main+0xc8>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d004      	beq.n	80021a8 <main+0x5c>
    {
        ProcessCommand();
 800219e:	f7ff fea1 	bl	8001ee4 <ProcessCommand>
        cmdReceived = 0;
 80021a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <main+0xc8>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_GetTick() - lastTick >= 100)
 80021a8:	f000 fc62 	bl	8002a70 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b63      	cmp	r3, #99	@ 0x63
 80021b4:	d9ee      	bls.n	8002194 <main+0x48>
    {
        lastTick = HAL_GetTick();
 80021b6:	f000 fc5b 	bl	8002a70 <HAL_GetTick>
 80021ba:	61f8      	str	r0, [r7, #28]

        // Read Sensor
        BMP280_ReadTemperaturePressure(&current_temp, &current_press);
 80021bc:	4916      	ldr	r1, [pc, #88]	@ (8002218 <main+0xcc>)
 80021be:	4817      	ldr	r0, [pc, #92]	@ (800221c <main+0xd0>)
 80021c0:	f7ff f9a2 	bl	8001508 <BMP280_ReadTemperaturePressure>

        float error = TEMP_TARGET - current_temp;
 80021c4:	4b15      	ldr	r3, [pc, #84]	@ (800221c <main+0xd0>)
 80021c6:	edd3 7a00 	vldr	s15, [r3]
 80021ca:	ed97 7a06 	vldr	s14, [r7, #24]
 80021ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021d2:	edc7 7a05 	vstr	s15, [r7, #20]
        float calculated_angle = error * K_coeff;
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <main+0xd4>)
 80021d8:	edd3 7a00 	vldr	s15, [r3]
 80021dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80021e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e4:	edc7 7a04 	vstr	s15, [r7, #16]

        stepper_angle = (uint8_t)(calculated_angle);
 80021e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80021ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021f0:	edc7 7a01 	vstr	s15, [r7, #4]
 80021f4:	793b      	ldrb	r3, [r7, #4]
 80021f6:	73fb      	strb	r3, [r7, #15]

        //printf("T:%.2f | P:%.0f | Err:%.2f | K:%.1f | Angle:%d\r\n", current_temp, current_press, error, K_coeff, stepper_angle);

        // Send CAN Message
        Stepper_SetAngle(stepper_angle, STEPPER_SIGN_POS);
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 f965 	bl	80024cc <Stepper_SetAngle>
    if (cmdReceived)
 8002202:	e7c7      	b.n	8002194 <main+0x48>
 8002204:	2000028c 	.word	0x2000028c
 8002208:	200002c8 	.word	0x200002c8
 800220c:	20000210 	.word	0x20000210
 8002210:	41f00000 	.word	0x41f00000
 8002214:	200002b1 	.word	0x200002b1
 8002218:	200002b8 	.word	0x200002b8
 800221c:	200002b4 	.word	0x200002b4
 8002220:	20000000 	.word	0x20000000

08002224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b094      	sub	sp, #80	@ 0x50
 8002228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800222a:	f107 031c 	add.w	r3, r7, #28
 800222e:	2234      	movs	r2, #52	@ 0x34
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f005 fc71 	bl	8007b1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002248:	2300      	movs	r3, #0
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	4b2a      	ldr	r3, [pc, #168]	@ (80022f8 <SystemClock_Config+0xd4>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	4a29      	ldr	r2, [pc, #164]	@ (80022f8 <SystemClock_Config+0xd4>)
 8002252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002256:	6413      	str	r3, [r2, #64]	@ 0x40
 8002258:	4b27      	ldr	r3, [pc, #156]	@ (80022f8 <SystemClock_Config+0xd4>)
 800225a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002264:	2300      	movs	r3, #0
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	4b24      	ldr	r3, [pc, #144]	@ (80022fc <SystemClock_Config+0xd8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002270:	4a22      	ldr	r2, [pc, #136]	@ (80022fc <SystemClock_Config+0xd8>)
 8002272:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	4b20      	ldr	r3, [pc, #128]	@ (80022fc <SystemClock_Config+0xd8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002280:	603b      	str	r3, [r7, #0]
 8002282:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002284:	2302      	movs	r3, #2
 8002286:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002288:	2301      	movs	r3, #1
 800228a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800228c:	2310      	movs	r3, #16
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002290:	2302      	movs	r3, #2
 8002292:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002294:	2300      	movs	r3, #0
 8002296:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002298:	2310      	movs	r3, #16
 800229a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800229c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80022a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80022a2:	2304      	movs	r3, #4
 80022a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80022a6:	2302      	movs	r3, #2
 80022a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022aa:	2302      	movs	r3, #2
 80022ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022ae:	f107 031c 	add.w	r3, r7, #28
 80022b2:	4618      	mov	r0, r3
 80022b4:	f003 f95c 	bl	8005570 <HAL_RCC_OscConfig>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80022be:	f000 f81f 	bl	8002300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022c2:	230f      	movs	r3, #15
 80022c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022c6:	2302      	movs	r3, #2
 80022c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022d8:	f107 0308 	add.w	r3, r7, #8
 80022dc:	2102      	movs	r1, #2
 80022de:	4618      	mov	r0, r3
 80022e0:	f002 fdfc 	bl	8004edc <HAL_RCC_ClockConfig>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80022ea:	f000 f809 	bl	8002300 <Error_Handler>
  }
}
 80022ee:	bf00      	nop
 80022f0:	3750      	adds	r7, #80	@ 0x50
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40007000 	.word	0x40007000

08002300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002304:	b672      	cpsid	i
}
 8002306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002308:	bf00      	nop
 800230a:	e7fd      	b.n	8002308 <Error_Handler+0x8>

0800230c <MPU9250_ReadID>:
#include <stdio.h>

extern I2C_HandleTypeDef hi2c1;

uint8_t MPU9250_ReadID(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af04      	add	r7, sp, #16
    uint8_t rx_data = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_WHO_AM_I, 1, &rx_data, 1, HAL_MAX_DELAY);
 8002316:	f04f 33ff 	mov.w	r3, #4294967295
 800231a:	9302      	str	r3, [sp, #8]
 800231c:	2301      	movs	r3, #1
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	2301      	movs	r3, #1
 8002326:	2275      	movs	r2, #117	@ 0x75
 8002328:	21d0      	movs	r1, #208	@ 0xd0
 800232a:	4804      	ldr	r0, [pc, #16]	@ (800233c <MPU9250_ReadID+0x30>)
 800232c:	f001 fea0 	bl	8004070 <HAL_I2C_Mem_Read>
    return rx_data;
 8002330:	79fb      	ldrb	r3, [r7, #7]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20000238 	.word	0x20000238

08002340 <MPU9250_Init>:

void MPU9250_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af04      	add	r7, sp, #16
    uint8_t id = MPU9250_ReadID();
 8002346:	f7ff ffe1 	bl	800230c <MPU9250_ReadID>
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
    if (id == MPU9250_WHO_AM_I_VAL)
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	2b71      	cmp	r3, #113	@ 0x71
 8002352:	d123      	bne.n	800239c <MPU9250_Init+0x5c>
    {
        printf("MPU9250 found (ID: 0x%02X). Waking up...\r\n", id);
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	4619      	mov	r1, r3
 8002358:	4815      	ldr	r0, [pc, #84]	@ (80023b0 <MPU9250_Init+0x70>)
 800235a:	f005 fb39 	bl	80079d0 <iprintf>
        // Wake up MPU9250 (Clear SLEEP bit in PWR_MGMT_1)
        uint8_t data = 0x00;
 800235e:	2300      	movs	r3, #0
 8002360:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 8002362:	f04f 33ff 	mov.w	r3, #4294967295
 8002366:	9302      	str	r3, [sp, #8]
 8002368:	2301      	movs	r3, #1
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	1dbb      	adds	r3, r7, #6
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2301      	movs	r3, #1
 8002372:	226b      	movs	r2, #107	@ 0x6b
 8002374:	21d0      	movs	r1, #208	@ 0xd0
 8002376:	480f      	ldr	r0, [pc, #60]	@ (80023b4 <MPU9250_Init+0x74>)
 8002378:	f001 fd80 	bl	8003e7c <HAL_I2C_Mem_Write>
        data = 0x07; // 0000 0111
 800237c:	2307      	movs	r3, #7
 800237e:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_PWR_MGMT_2, 1, &data, 1, HAL_MAX_DELAY);
 8002380:	f04f 33ff 	mov.w	r3, #4294967295
 8002384:	9302      	str	r3, [sp, #8]
 8002386:	2301      	movs	r3, #1
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	1dbb      	adds	r3, r7, #6
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2301      	movs	r3, #1
 8002390:	226c      	movs	r2, #108	@ 0x6c
 8002392:	21d0      	movs	r1, #208	@ 0xd0
 8002394:	4807      	ldr	r0, [pc, #28]	@ (80023b4 <MPU9250_Init+0x74>)
 8002396:	f001 fd71 	bl	8003e7c <HAL_I2C_Mem_Write>
    }
    else
    {
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
    }
}
 800239a:	e004      	b.n	80023a6 <MPU9250_Init+0x66>
        printf("Error: MPU9250 not found (ID: 0x%02X)\r\n", id);
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	4619      	mov	r1, r3
 80023a0:	4805      	ldr	r0, [pc, #20]	@ (80023b8 <MPU9250_Init+0x78>)
 80023a2:	f005 fb15 	bl	80079d0 <iprintf>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800bef4 	.word	0x0800bef4
 80023b4:	20000238 	.word	0x20000238
 80023b8:	0800bf20 	.word	0x0800bf20

080023bc <MPU9250_ReadAccel>:

void MPU9250_ReadAccel(MPU9250_Data *data)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08a      	sub	sp, #40	@ 0x28
 80023c0:	af04      	add	r7, sp, #16
 80023c2:	6078      	str	r0, [r7, #4]
    uint8_t rx_data[6];
    int16_t raw_x, raw_y, raw_z;

    HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, MPU9250_REG_ACCEL_XOUT_H, 1, rx_data, 6, HAL_MAX_DELAY);
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
 80023c8:	9302      	str	r3, [sp, #8]
 80023ca:	2306      	movs	r3, #6
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	f107 030c 	add.w	r3, r7, #12
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	2301      	movs	r3, #1
 80023d6:	223b      	movs	r2, #59	@ 0x3b
 80023d8:	21d0      	movs	r1, #208	@ 0xd0
 80023da:	4823      	ldr	r0, [pc, #140]	@ (8002468 <MPU9250_ReadAccel+0xac>)
 80023dc:	f001 fe48 	bl	8004070 <HAL_I2C_Mem_Read>

    raw_x = (int16_t)((rx_data[0] << 8) | rx_data[1]);
 80023e0:	7b3b      	ldrb	r3, [r7, #12]
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	b21a      	sxth	r2, r3
 80023e8:	7b7b      	ldrb	r3, [r7, #13]
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	82fb      	strh	r3, [r7, #22]
    raw_y = (int16_t)((rx_data[2] << 8) | rx_data[3]);
 80023f0:	7bbb      	ldrb	r3, [r7, #14]
 80023f2:	b21b      	sxth	r3, r3
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	b21a      	sxth	r2, r3
 80023f8:	7bfb      	ldrb	r3, [r7, #15]
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	4313      	orrs	r3, r2
 80023fe:	82bb      	strh	r3, [r7, #20]
    raw_z = (int16_t)((rx_data[4] << 8) | rx_data[5]);
 8002400:	7c3b      	ldrb	r3, [r7, #16]
 8002402:	b21b      	sxth	r3, r3
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	b21a      	sxth	r2, r3
 8002408:	7c7b      	ldrb	r3, [r7, #17]
 800240a:	b21b      	sxth	r3, r3
 800240c:	4313      	orrs	r3, r2
 800240e:	827b      	strh	r3, [r7, #18]

    data->Accel_X = raw_x / 16384.0f;
 8002410:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002414:	ee07 3a90 	vmov	s15, r3
 8002418:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800241c:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800246c <MPU9250_ReadAccel+0xb0>
 8002420:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	edc3 7a00 	vstr	s15, [r3]
    data->Accel_Y = raw_y / 16384.0f;
 800242a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800242e:	ee07 3a90 	vmov	s15, r3
 8002432:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002436:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800246c <MPU9250_ReadAccel+0xb0>
 800243a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	edc3 7a01 	vstr	s15, [r3, #4]
    data->Accel_Z = raw_z / 16384.0f;
 8002444:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002448:	ee07 3a90 	vmov	s15, r3
 800244c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002450:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800246c <MPU9250_ReadAccel+0xb0>
 8002454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000238 	.word	0x20000238
 800246c:	46800000 	.word	0x46800000

08002470 <Stepper_Init>:

static CAN_HandleTypeDef *phcan;
static uint32_t TxMailbox;

void Stepper_Init(CAN_HandleTypeDef *hcan)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b08a      	sub	sp, #40	@ 0x28
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
    phcan = hcan;
 8002478:	4a12      	ldr	r2, [pc, #72]	@ (80024c4 <Stepper_Init+0x54>)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6013      	str	r3, [r2, #0]
    HAL_CAN_Start(phcan);
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <Stepper_Init+0x54>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f000 fc1f 	bl	8002cc6 <HAL_CAN_Start>

    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_CONFIG; // 0x62
 8002488:	2362      	movs	r3, #98	@ 0x62
 800248a:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 8002490:	2300      	movs	r3, #0
 8002492:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 8002494:	2300      	movs	r3, #0
 8002496:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 0; // No data
 8002498:	2300      	movs	r3, #0
 800249a:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 800249c:	2300      	movs	r3, #0
 800249e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 80024a2:	4b08      	ldr	r3, [pc, #32]	@ (80024c4 <Stepper_Init+0x54>)
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	f107 0208 	add.w	r2, r7, #8
 80024aa:	f107 0110 	add.w	r1, r7, #16
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <Stepper_Init+0x58>)
 80024b0:	f000 fc4d 	bl	8002d4e <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 80024b4:	2064      	movs	r0, #100	@ 0x64
 80024b6:	f000 fae7 	bl	8002a88 <HAL_Delay>
}
 80024ba:	bf00      	nop
 80024bc:	3728      	adds	r7, #40	@ 0x28
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200002bc 	.word	0x200002bc
 80024c8:	200002c0 	.word	0x200002c0

080024cc <Stepper_SetAngle>:

void Stepper_SetAngle(uint8_t angle, uint8_t sign)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	@ 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	460a      	mov	r2, r1
 80024d6:	71fb      	strb	r3, [r7, #7]
 80024d8:	4613      	mov	r3, r2
 80024da:	71bb      	strb	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint8_t TxData[8];

    TxHeader.StdId = STEPPER_CAN_ID_ANGLE;
 80024dc:	2361      	movs	r3, #97	@ 0x61
 80024de:	613b      	str	r3, [r7, #16]
    TxHeader.ExtId = 0;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
    TxHeader.IDE = CAN_ID_STD;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61bb      	str	r3, [r7, #24]
    TxHeader.RTR = CAN_RTR_DATA;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = 3;
 80024ec:	2303      	movs	r3, #3
 80024ee:	623b      	str	r3, [r7, #32]
    TxHeader.TransmitGlobalTime = DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    TxData[0] = angle;
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	723b      	strb	r3, [r7, #8]
    TxData[1] = sign;
 80024fa:	79bb      	ldrb	r3, [r7, #6]
 80024fc:	727b      	strb	r3, [r7, #9]
    TxData[2] = 0x00;
 80024fe:	2300      	movs	r3, #0
 8002500:	72bb      	strb	r3, [r7, #10]

    HAL_CAN_AddTxMessage(phcan, &TxHeader, TxData, &TxMailbox);
 8002502:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <Stepper_SetAngle+0x58>)
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	f107 0208 	add.w	r2, r7, #8
 800250a:	f107 0110 	add.w	r1, r7, #16
 800250e:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <Stepper_SetAngle+0x5c>)
 8002510:	f000 fc1d 	bl	8002d4e <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 8002514:	2064      	movs	r0, #100	@ 0x64
 8002516:	f000 fab7 	bl	8002a88 <HAL_Delay>
}
 800251a:	bf00      	nop
 800251c:	3728      	adds	r7, #40	@ 0x28
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200002bc 	.word	0x200002bc
 8002528:	200002c0 	.word	0x200002c0

0800252c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <HAL_MspInit+0x4c>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	4a0f      	ldr	r2, [pc, #60]	@ (8002578 <HAL_MspInit+0x4c>)
 800253c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002540:	6453      	str	r3, [r2, #68]	@ 0x44
 8002542:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <HAL_MspInit+0x4c>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	603b      	str	r3, [r7, #0]
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <HAL_MspInit+0x4c>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	4a08      	ldr	r2, [pc, #32]	@ (8002578 <HAL_MspInit+0x4c>)
 8002558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800255c:	6413      	str	r3, [r2, #64]	@ 0x40
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <HAL_MspInit+0x4c>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800256a:	2007      	movs	r0, #7
 800256c:	f000 fd90 	bl	8003090 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40023800 	.word	0x40023800

0800257c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <NMI_Handler+0x4>

08002584 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002588:	bf00      	nop
 800258a:	e7fd      	b.n	8002588 <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <MemManage_Handler+0x4>

08002594 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	bf00      	nop
 80025a2:	e7fd      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b2:	b480      	push	{r7}
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025d2:	f000 fa39 	bl	8002a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025e0:	4802      	ldr	r0, [pc, #8]	@ (80025ec <USART1_IRQHandler+0x10>)
 80025e2:	f003 fb63 	bl	8005cac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200002c8 	.word	0x200002c8

080025f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return 1;
 80025f4:	2301      	movs	r3, #1
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_kill>:

int _kill(int pid, int sig)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800260a:	f005 faeb 	bl	8007be4 <__errno>
 800260e:	4603      	mov	r3, r0
 8002610:	2216      	movs	r2, #22
 8002612:	601a      	str	r2, [r3, #0]
  return -1;
 8002614:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_exit>:

void _exit (int status)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002628:	f04f 31ff 	mov.w	r1, #4294967295
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ffe7 	bl	8002600 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002632:	bf00      	nop
 8002634:	e7fd      	b.n	8002632 <_exit+0x12>

08002636 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b086      	sub	sp, #24
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e00a      	b.n	800265e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002648:	f3af 8000 	nop.w
 800264c:	4601      	mov	r1, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	60ba      	str	r2, [r7, #8]
 8002654:	b2ca      	uxtb	r2, r1
 8002656:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	3301      	adds	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	429a      	cmp	r2, r3
 8002664:	dbf0      	blt.n	8002648 <_read+0x12>
  }

  return len;
 8002666:	687b      	ldr	r3, [r7, #4]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	e009      	b.n	8002696 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	1c5a      	adds	r2, r3, #1
 8002686:	60ba      	str	r2, [r7, #8]
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fbd2 	bl	8001e34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	3301      	adds	r3, #1
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	429a      	cmp	r2, r3
 800269c:	dbf1      	blt.n	8002682 <_write+0x12>
  }
  return len;
 800269e:	687b      	ldr	r3, [r7, #4]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <_close>:

int _close(int file)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026d0:	605a      	str	r2, [r3, #4]
  return 0;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <_isatty>:

int _isatty(int file)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026e8:	2301      	movs	r3, #1
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr

080026f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b085      	sub	sp, #20
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	60f8      	str	r0, [r7, #12]
 80026fe:	60b9      	str	r1, [r7, #8]
 8002700:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002718:	4a14      	ldr	r2, [pc, #80]	@ (800276c <_sbrk+0x5c>)
 800271a:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <_sbrk+0x60>)
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002724:	4b13      	ldr	r3, [pc, #76]	@ (8002774 <_sbrk+0x64>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d102      	bne.n	8002732 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800272c:	4b11      	ldr	r3, [pc, #68]	@ (8002774 <_sbrk+0x64>)
 800272e:	4a12      	ldr	r2, [pc, #72]	@ (8002778 <_sbrk+0x68>)
 8002730:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002732:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <_sbrk+0x64>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4413      	add	r3, r2
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	429a      	cmp	r2, r3
 800273e:	d207      	bcs.n	8002750 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002740:	f005 fa50 	bl	8007be4 <__errno>
 8002744:	4603      	mov	r3, r0
 8002746:	220c      	movs	r2, #12
 8002748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800274a:	f04f 33ff 	mov.w	r3, #4294967295
 800274e:	e009      	b.n	8002764 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002750:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002756:	4b07      	ldr	r3, [pc, #28]	@ (8002774 <_sbrk+0x64>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	4a05      	ldr	r2, [pc, #20]	@ (8002774 <_sbrk+0x64>)
 8002760:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002762:	68fb      	ldr	r3, [r7, #12]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20020000 	.word	0x20020000
 8002770:	00000400 	.word	0x00000400
 8002774:	200002c4 	.word	0x200002c4
 8002778:	200004a8 	.word	0x200004a8

0800277c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002780:	4b06      	ldr	r3, [pc, #24]	@ (800279c <SystemInit+0x20>)
 8002782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002786:	4a05      	ldr	r2, [pc, #20]	@ (800279c <SystemInit+0x20>)
 8002788:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800278c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	e000ed00 	.word	0xe000ed00

080027a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027a4:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027a6:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <MX_USART1_UART_Init+0x50>)
 80027a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027be:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027c4:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027c6:	220c      	movs	r2, #12
 80027c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ca:	4b08      	ldr	r3, [pc, #32]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d0:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027d6:	4805      	ldr	r0, [pc, #20]	@ (80027ec <MX_USART1_UART_Init+0x4c>)
 80027d8:	f003 f968 	bl	8005aac <HAL_UART_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80027e2:	f7ff fd8d 	bl	8002300 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200002c8 	.word	0x200002c8
 80027f0:	40011000 	.word	0x40011000

080027f4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027f8:	4b11      	ldr	r3, [pc, #68]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 80027fa:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <MX_USART2_UART_Init+0x50>)
 80027fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027fe:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 8002800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 8002808:	2200      	movs	r2, #0
 800280a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 800280e:	2200      	movs	r2, #0
 8002810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002812:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002818:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 800281a:	220c      	movs	r2, #12
 800281c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800281e:	4b08      	ldr	r3, [pc, #32]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800282a:	4805      	ldr	r0, [pc, #20]	@ (8002840 <MX_USART2_UART_Init+0x4c>)
 800282c:	f003 f93e 	bl	8005aac <HAL_UART_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002836:	f7ff fd63 	bl	8002300 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000310 	.word	0x20000310
 8002844:	40004400 	.word	0x40004400

08002848 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08c      	sub	sp, #48	@ 0x30
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002850:	f107 031c 	add.w	r3, r7, #28
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
 800285e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a36      	ldr	r2, [pc, #216]	@ (8002940 <HAL_UART_MspInit+0xf8>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d135      	bne.n	80028d6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	4b35      	ldr	r3, [pc, #212]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	4a34      	ldr	r2, [pc, #208]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002874:	f043 0310 	orr.w	r3, r3, #16
 8002878:	6453      	str	r3, [r2, #68]	@ 0x44
 800287a:	4b32      	ldr	r3, [pc, #200]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	4b2e      	ldr	r3, [pc, #184]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	4a2d      	ldr	r2, [pc, #180]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	6313      	str	r3, [r2, #48]	@ 0x30
 8002896:	4b2b      	ldr	r3, [pc, #172]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80028a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ac:	2300      	movs	r3, #0
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028b0:	2303      	movs	r3, #3
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028b4:	2307      	movs	r3, #7
 80028b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b8:	f107 031c 	add.w	r3, r7, #28
 80028bc:	4619      	mov	r1, r3
 80028be:	4822      	ldr	r0, [pc, #136]	@ (8002948 <HAL_UART_MspInit+0x100>)
 80028c0:	f000 fcba 	bl	8003238 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028c4:	2200      	movs	r2, #0
 80028c6:	2100      	movs	r1, #0
 80028c8:	2025      	movs	r0, #37	@ 0x25
 80028ca:	f000 fbec 	bl	80030a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028ce:	2025      	movs	r0, #37	@ 0x25
 80028d0:	f000 fc05 	bl	80030de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80028d4:	e030      	b.n	8002938 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a1c      	ldr	r2, [pc, #112]	@ (800294c <HAL_UART_MspInit+0x104>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d12b      	bne.n	8002938 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028e0:	2300      	movs	r3, #0
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	4b17      	ldr	r3, [pc, #92]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	4a16      	ldr	r2, [pc, #88]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 80028ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80028f0:	4b14      	ldr	r3, [pc, #80]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	2300      	movs	r3, #0
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002904:	4a0f      	ldr	r2, [pc, #60]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	6313      	str	r3, [r2, #48]	@ 0x30
 800290c:	4b0d      	ldr	r3, [pc, #52]	@ (8002944 <HAL_UART_MspInit+0xfc>)
 800290e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002918:	230c      	movs	r3, #12
 800291a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291c:	2302      	movs	r3, #2
 800291e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002920:	2300      	movs	r3, #0
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002924:	2303      	movs	r3, #3
 8002926:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002928:	2307      	movs	r3, #7
 800292a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292c:	f107 031c 	add.w	r3, r7, #28
 8002930:	4619      	mov	r1, r3
 8002932:	4805      	ldr	r0, [pc, #20]	@ (8002948 <HAL_UART_MspInit+0x100>)
 8002934:	f000 fc80 	bl	8003238 <HAL_GPIO_Init>
}
 8002938:	bf00      	nop
 800293a:	3730      	adds	r7, #48	@ 0x30
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40011000 	.word	0x40011000
 8002944:	40023800 	.word	0x40023800
 8002948:	40020000 	.word	0x40020000
 800294c:	40004400 	.word	0x40004400

08002950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002950:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002988 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002954:	f7ff ff12 	bl	800277c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002958:	480c      	ldr	r0, [pc, #48]	@ (800298c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800295a:	490d      	ldr	r1, [pc, #52]	@ (8002990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800295e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002960:	e002      	b.n	8002968 <LoopCopyDataInit>

08002962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002966:	3304      	adds	r3, #4

08002968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800296a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800296c:	d3f9      	bcc.n	8002962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800296e:	4a0a      	ldr	r2, [pc, #40]	@ (8002998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002970:	4c0a      	ldr	r4, [pc, #40]	@ (800299c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002974:	e001      	b.n	800297a <LoopFillZerobss>

08002976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002978:	3204      	adds	r2, #4

0800297a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800297a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800297c:	d3fb      	bcc.n	8002976 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800297e:	f005 f937 	bl	8007bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002982:	f7ff fbe3 	bl	800214c <main>
  bx  lr    
 8002986:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002988:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800298c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002990:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002994:	0800c3f4 	.word	0x0800c3f4
  ldr r2, =_sbss
 8002998:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800299c:	200004a8 	.word	0x200004a8

080029a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a0:	e7fe      	b.n	80029a0 <ADC_IRQHandler>
	...

080029a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029a8:	4b0e      	ldr	r3, [pc, #56]	@ (80029e4 <HAL_Init+0x40>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	@ (80029e4 <HAL_Init+0x40>)
 80029ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_Init+0x40>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_Init+0x40>)
 80029ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <HAL_Init+0x40>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a07      	ldr	r2, [pc, #28]	@ (80029e4 <HAL_Init+0x40>)
 80029c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029cc:	2003      	movs	r0, #3
 80029ce:	f000 fb5f 	bl	8003090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029d2:	2000      	movs	r0, #0
 80029d4:	f000 f808 	bl	80029e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029d8:	f7ff fda8 	bl	800252c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40023c00 	.word	0x40023c00

080029e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029f0:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_InitTick+0x54>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_InitTick+0x58>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4619      	mov	r1, r3
 80029fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 fb77 	bl	80030fa <HAL_SYSTICK_Config>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e00e      	b.n	8002a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b0f      	cmp	r3, #15
 8002a1a:	d80a      	bhi.n	8002a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	f000 fb3f 	bl	80030a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a28:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <HAL_InitTick+0x5c>)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e000      	b.n	8002a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000004 	.word	0x20000004
 8002a40:	2000000c 	.word	0x2000000c
 8002a44:	20000008 	.word	0x20000008

08002a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_IncTick+0x20>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	461a      	mov	r2, r3
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4413      	add	r3, r2
 8002a58:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <HAL_IncTick+0x24>)
 8002a5a:	6013      	str	r3, [r2, #0]
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	2000000c 	.word	0x2000000c
 8002a6c:	20000358 	.word	0x20000358

08002a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return uwTick;
 8002a74:	4b03      	ldr	r3, [pc, #12]	@ (8002a84 <HAL_GetTick+0x14>)
 8002a76:	681b      	ldr	r3, [r3, #0]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	20000358 	.word	0x20000358

08002a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a90:	f7ff ffee 	bl	8002a70 <HAL_GetTick>
 8002a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa0:	d005      	beq.n	8002aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <HAL_Delay+0x44>)
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002aae:	bf00      	nop
 8002ab0:	f7ff ffde 	bl	8002a70 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d8f7      	bhi.n	8002ab0 <HAL_Delay+0x28>
  {
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	bf00      	nop
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	2000000c 	.word	0x2000000c

08002ad0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e0ed      	b.n	8002cbe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d102      	bne.n	8002af4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f7ff f874 	bl	8001bdc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0201 	orr.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b04:	f7ff ffb4 	bl	8002a70 <HAL_GetTick>
 8002b08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b0a:	e012      	b.n	8002b32 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b0c:	f7ff ffb0 	bl	8002a70 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b0a      	cmp	r3, #10
 8002b18:	d90b      	bls.n	8002b32 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2205      	movs	r2, #5
 8002b2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e0c5      	b.n	8002cbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d0e5      	beq.n	8002b0c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0202 	bic.w	r2, r2, #2
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b50:	f7ff ff8e 	bl	8002a70 <HAL_GetTick>
 8002b54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b56:	e012      	b.n	8002b7e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b58:	f7ff ff8a 	bl	8002a70 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b0a      	cmp	r3, #10
 8002b64:	d90b      	bls.n	8002b7e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2205      	movs	r2, #5
 8002b76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e09f      	b.n	8002cbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e5      	bne.n	8002b58 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	7e1b      	ldrb	r3, [r3, #24]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d108      	bne.n	8002ba6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	e007      	b.n	8002bb6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7e5b      	ldrb	r3, [r3, #25]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d108      	bne.n	8002bd0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	e007      	b.n	8002be0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	7e9b      	ldrb	r3, [r3, #26]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d108      	bne.n	8002bfa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0220 	orr.w	r2, r2, #32
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	e007      	b.n	8002c0a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0220 	bic.w	r2, r2, #32
 8002c08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	7edb      	ldrb	r3, [r3, #27]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d108      	bne.n	8002c24 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0210 	bic.w	r2, r2, #16
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	e007      	b.n	8002c34 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0210 	orr.w	r2, r2, #16
 8002c32:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	7f1b      	ldrb	r3, [r3, #28]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d108      	bne.n	8002c4e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0208 	orr.w	r2, r2, #8
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	e007      	b.n	8002c5e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0208 	bic.w	r2, r2, #8
 8002c5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	7f5b      	ldrb	r3, [r3, #29]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d108      	bne.n	8002c78 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0204 	orr.w	r2, r2, #4
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e007      	b.n	8002c88 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0204 	bic.w	r2, r2, #4
 8002c86:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	ea42 0103 	orr.w	r1, r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	1e5a      	subs	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b084      	sub	sp, #16
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d12e      	bne.n	8002d38 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2202      	movs	r2, #2
 8002cde:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0201 	bic.w	r2, r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cf2:	f7ff febd 	bl	8002a70 <HAL_GetTick>
 8002cf6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cf8:	e012      	b.n	8002d20 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cfa:	f7ff feb9 	bl	8002a70 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b0a      	cmp	r3, #10
 8002d06:	d90b      	bls.n	8002d20 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2205      	movs	r2, #5
 8002d18:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e012      	b.n	8002d46 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1e5      	bne.n	8002cfa <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	e006      	b.n	8002d46 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
  }
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b089      	sub	sp, #36	@ 0x24
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	60f8      	str	r0, [r7, #12]
 8002d56:	60b9      	str	r1, [r7, #8]
 8002d58:	607a      	str	r2, [r7, #4]
 8002d5a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d62:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d6c:	7ffb      	ldrb	r3, [r7, #31]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d003      	beq.n	8002d7a <HAL_CAN_AddTxMessage+0x2c>
 8002d72:	7ffb      	ldrb	r3, [r7, #31]
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	f040 80ad 	bne.w	8002ed4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10a      	bne.n	8002d9a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d105      	bne.n	8002d9a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 8095 	beq.w	8002ec4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	0e1b      	lsrs	r3, r3, #24
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002da4:	2201      	movs	r2, #1
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	409a      	lsls	r2, r3
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10d      	bne.n	8002dd2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dc0:	68f9      	ldr	r1, [r7, #12]
 8002dc2:	6809      	ldr	r1, [r1, #0]
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	3318      	adds	r3, #24
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	440b      	add	r3, r1
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	e00f      	b.n	8002df2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ddc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002de2:	68f9      	ldr	r1, [r7, #12]
 8002de4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002de6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	3318      	adds	r3, #24
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	440b      	add	r3, r1
 8002df0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6819      	ldr	r1, [r3, #0]
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	691a      	ldr	r2, [r3, #16]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	3318      	adds	r3, #24
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	440b      	add	r3, r1
 8002e02:	3304      	adds	r3, #4
 8002e04:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	7d1b      	ldrb	r3, [r3, #20]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d111      	bne.n	8002e32 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	3318      	adds	r3, #24
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	4413      	add	r3, r2
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	6811      	ldr	r1, [r2, #0]
 8002e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	3318      	adds	r3, #24
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	440b      	add	r3, r1
 8002e2e:	3304      	adds	r3, #4
 8002e30:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	3307      	adds	r3, #7
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	061a      	lsls	r2, r3, #24
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3306      	adds	r3, #6
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	041b      	lsls	r3, r3, #16
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3305      	adds	r3, #5
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	021b      	lsls	r3, r3, #8
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	3204      	adds	r2, #4
 8002e52:	7812      	ldrb	r2, [r2, #0]
 8002e54:	4610      	mov	r0, r2
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	6811      	ldr	r1, [r2, #0]
 8002e5a:	ea43 0200 	orr.w	r2, r3, r0
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	440b      	add	r3, r1
 8002e64:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e68:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3303      	adds	r3, #3
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	061a      	lsls	r2, r3, #24
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3302      	adds	r3, #2
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	4313      	orrs	r3, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	7812      	ldrb	r2, [r2, #0]
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	6811      	ldr	r1, [r2, #0]
 8002e90:	ea43 0200 	orr.w	r2, r3, r0
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	440b      	add	r3, r1
 8002e9a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002e9e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	3318      	adds	r3, #24
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4413      	add	r3, r2
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	6811      	ldr	r1, [r2, #0]
 8002eb2:	f043 0201 	orr.w	r2, r3, #1
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	3318      	adds	r3, #24
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	440b      	add	r3, r1
 8002ebe:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	e00e      	b.n	8002ee2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e006      	b.n	8002ee2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
  }
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3724      	adds	r7, #36	@ 0x24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
	...

08002ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f00:	4b0c      	ldr	r3, [pc, #48]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f3c:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <__NVIC_GetPriorityGrouping+0x18>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0307 	and.w	r3, r3, #7
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	db0b      	blt.n	8002f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 021f 	and.w	r2, r3, #31
 8002f6c:	4907      	ldr	r1, [pc, #28]	@ (8002f8c <__NVIC_EnableIRQ+0x38>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2001      	movs	r0, #1
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000e100 	.word	0xe000e100

08002f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	6039      	str	r1, [r7, #0]
 8002f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db0a      	blt.n	8002fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	490c      	ldr	r1, [pc, #48]	@ (8002fdc <__NVIC_SetPriority+0x4c>)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb8:	e00a      	b.n	8002fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	4908      	ldr	r1, [pc, #32]	@ (8002fe0 <__NVIC_SetPriority+0x50>)
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	3b04      	subs	r3, #4
 8002fc8:	0112      	lsls	r2, r2, #4
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	440b      	add	r3, r1
 8002fce:	761a      	strb	r2, [r3, #24]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000e100 	.word	0xe000e100
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b089      	sub	sp, #36	@ 0x24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f1c3 0307 	rsb	r3, r3, #7
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	bf28      	it	cs
 8003002:	2304      	movcs	r3, #4
 8003004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3304      	adds	r3, #4
 800300a:	2b06      	cmp	r3, #6
 800300c:	d902      	bls.n	8003014 <NVIC_EncodePriority+0x30>
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3b03      	subs	r3, #3
 8003012:	e000      	b.n	8003016 <NVIC_EncodePriority+0x32>
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	f04f 32ff 	mov.w	r2, #4294967295
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	401a      	ands	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800302c:	f04f 31ff 	mov.w	r1, #4294967295
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	43d9      	mvns	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	4313      	orrs	r3, r2
         );
}
 800303e:	4618      	mov	r0, r3
 8003040:	3724      	adds	r7, #36	@ 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
	...

0800304c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800305c:	d301      	bcc.n	8003062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800305e:	2301      	movs	r3, #1
 8003060:	e00f      	b.n	8003082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003062:	4a0a      	ldr	r2, [pc, #40]	@ (800308c <SysTick_Config+0x40>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800306a:	210f      	movs	r1, #15
 800306c:	f04f 30ff 	mov.w	r0, #4294967295
 8003070:	f7ff ff8e 	bl	8002f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003074:	4b05      	ldr	r3, [pc, #20]	@ (800308c <SysTick_Config+0x40>)
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307a:	4b04      	ldr	r3, [pc, #16]	@ (800308c <SysTick_Config+0x40>)
 800307c:	2207      	movs	r2, #7
 800307e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	e000e010 	.word	0xe000e010

08003090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ff29 	bl	8002ef0 <__NVIC_SetPriorityGrouping>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	4603      	mov	r3, r0
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
 80030b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b8:	f7ff ff3e 	bl	8002f38 <__NVIC_GetPriorityGrouping>
 80030bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68b9      	ldr	r1, [r7, #8]
 80030c2:	6978      	ldr	r0, [r7, #20]
 80030c4:	f7ff ff8e 	bl	8002fe4 <NVIC_EncodePriority>
 80030c8:	4602      	mov	r2, r0
 80030ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ce:	4611      	mov	r1, r2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff5d 	bl	8002f90 <__NVIC_SetPriority>
}
 80030d6:	bf00      	nop
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b082      	sub	sp, #8
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	4603      	mov	r3, r0
 80030e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff ff31 	bl	8002f54 <__NVIC_EnableIRQ>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ffa2 	bl	800304c <SysTick_Config>
 8003108:	4603      	mov	r3, r0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003120:	f7ff fca6 	bl	8002a70 <HAL_GetTick>
 8003124:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d008      	beq.n	8003144 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2280      	movs	r2, #128	@ 0x80
 8003136:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e052      	b.n	80031ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0216 	bic.w	r2, r2, #22
 8003152:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695a      	ldr	r2, [r3, #20]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003162:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	2b00      	cmp	r3, #0
 800316a:	d103      	bne.n	8003174 <HAL_DMA_Abort+0x62>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0208 	bic.w	r2, r2, #8
 8003182:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0201 	bic.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003194:	e013      	b.n	80031be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003196:	f7ff fc6b 	bl	8002a70 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b05      	cmp	r3, #5
 80031a2:	d90c      	bls.n	80031be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2220      	movs	r2, #32
 80031a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2203      	movs	r2, #3
 80031ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e015      	b.n	80031ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1e4      	bne.n	8003196 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d0:	223f      	movs	r2, #63	@ 0x3f
 80031d2:	409a      	lsls	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b083      	sub	sp, #12
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b02      	cmp	r3, #2
 8003204:	d004      	beq.n	8003210 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2280      	movs	r2, #128	@ 0x80
 800320a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e00c      	b.n	800322a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2205      	movs	r2, #5
 8003214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0201 	bic.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
	...

08003238 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003238:	b480      	push	{r7}
 800323a:	b089      	sub	sp, #36	@ 0x24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800324a:	2300      	movs	r3, #0
 800324c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	e165      	b.n	8003520 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003254:	2201      	movs	r2, #1
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4013      	ands	r3, r2
 8003266:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	429a      	cmp	r2, r3
 800326e:	f040 8154 	bne.w	800351a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b01      	cmp	r3, #1
 800327c:	d005      	beq.n	800328a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003286:	2b02      	cmp	r3, #2
 8003288:	d130      	bne.n	80032ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	2203      	movs	r2, #3
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	fa02 f303 	lsl.w	r3, r2, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032c0:	2201      	movs	r2, #1
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4013      	ands	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	091b      	lsrs	r3, r3, #4
 80032d6:	f003 0201 	and.w	r2, r3, #1
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b03      	cmp	r3, #3
 80032f6:	d017      	beq.n	8003328 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	2203      	movs	r2, #3
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d123      	bne.n	800337c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	08da      	lsrs	r2, r3, #3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3208      	adds	r2, #8
 800333c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003340:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	220f      	movs	r2, #15
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	08da      	lsrs	r2, r3, #3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3208      	adds	r2, #8
 8003376:	69b9      	ldr	r1, [r7, #24]
 8003378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	2203      	movs	r2, #3
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0203 	and.w	r2, r3, #3
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 80ae 	beq.w	800351a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003538 <HAL_GPIO_Init+0x300>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c6:	4a5c      	ldr	r2, [pc, #368]	@ (8003538 <HAL_GPIO_Init+0x300>)
 80033c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003538 <HAL_GPIO_Init+0x300>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033da:	4a58      	ldr	r2, [pc, #352]	@ (800353c <HAL_GPIO_Init+0x304>)
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	089b      	lsrs	r3, r3, #2
 80033e0:	3302      	adds	r3, #2
 80033e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	220f      	movs	r2, #15
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4013      	ands	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a4f      	ldr	r2, [pc, #316]	@ (8003540 <HAL_GPIO_Init+0x308>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d025      	beq.n	8003452 <HAL_GPIO_Init+0x21a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a4e      	ldr	r2, [pc, #312]	@ (8003544 <HAL_GPIO_Init+0x30c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d01f      	beq.n	800344e <HAL_GPIO_Init+0x216>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a4d      	ldr	r2, [pc, #308]	@ (8003548 <HAL_GPIO_Init+0x310>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d019      	beq.n	800344a <HAL_GPIO_Init+0x212>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a4c      	ldr	r2, [pc, #304]	@ (800354c <HAL_GPIO_Init+0x314>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d013      	beq.n	8003446 <HAL_GPIO_Init+0x20e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a4b      	ldr	r2, [pc, #300]	@ (8003550 <HAL_GPIO_Init+0x318>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d00d      	beq.n	8003442 <HAL_GPIO_Init+0x20a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a4a      	ldr	r2, [pc, #296]	@ (8003554 <HAL_GPIO_Init+0x31c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d007      	beq.n	800343e <HAL_GPIO_Init+0x206>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a49      	ldr	r2, [pc, #292]	@ (8003558 <HAL_GPIO_Init+0x320>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d101      	bne.n	800343a <HAL_GPIO_Init+0x202>
 8003436:	2306      	movs	r3, #6
 8003438:	e00c      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 800343a:	2307      	movs	r3, #7
 800343c:	e00a      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 800343e:	2305      	movs	r3, #5
 8003440:	e008      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 8003442:	2304      	movs	r3, #4
 8003444:	e006      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 8003446:	2303      	movs	r3, #3
 8003448:	e004      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 800344a:	2302      	movs	r3, #2
 800344c:	e002      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 800344e:	2301      	movs	r3, #1
 8003450:	e000      	b.n	8003454 <HAL_GPIO_Init+0x21c>
 8003452:	2300      	movs	r3, #0
 8003454:	69fa      	ldr	r2, [r7, #28]
 8003456:	f002 0203 	and.w	r2, r2, #3
 800345a:	0092      	lsls	r2, r2, #2
 800345c:	4093      	lsls	r3, r2
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4313      	orrs	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003464:	4935      	ldr	r1, [pc, #212]	@ (800353c <HAL_GPIO_Init+0x304>)
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	089b      	lsrs	r3, r3, #2
 800346a:	3302      	adds	r3, #2
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003472:	4b3a      	ldr	r3, [pc, #232]	@ (800355c <HAL_GPIO_Init+0x324>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	43db      	mvns	r3, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4013      	ands	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	4313      	orrs	r3, r2
 8003494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003496:	4a31      	ldr	r2, [pc, #196]	@ (800355c <HAL_GPIO_Init+0x324>)
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800349c:	4b2f      	ldr	r3, [pc, #188]	@ (800355c <HAL_GPIO_Init+0x324>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034c0:	4a26      	ldr	r2, [pc, #152]	@ (800355c <HAL_GPIO_Init+0x324>)
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034c6:	4b25      	ldr	r3, [pc, #148]	@ (800355c <HAL_GPIO_Init+0x324>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	43db      	mvns	r3, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	4013      	ands	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034ea:	4a1c      	ldr	r2, [pc, #112]	@ (800355c <HAL_GPIO_Init+0x324>)
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034f0:	4b1a      	ldr	r3, [pc, #104]	@ (800355c <HAL_GPIO_Init+0x324>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	43db      	mvns	r3, r3
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	4013      	ands	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d003      	beq.n	8003514 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003514:	4a11      	ldr	r2, [pc, #68]	@ (800355c <HAL_GPIO_Init+0x324>)
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	3301      	adds	r3, #1
 800351e:	61fb      	str	r3, [r7, #28]
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	2b0f      	cmp	r3, #15
 8003524:	f67f ae96 	bls.w	8003254 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003528:	bf00      	nop
 800352a:	bf00      	nop
 800352c:	3724      	adds	r7, #36	@ 0x24
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800
 800353c:	40013800 	.word	0x40013800
 8003540:	40020000 	.word	0x40020000
 8003544:	40020400 	.word	0x40020400
 8003548:	40020800 	.word	0x40020800
 800354c:	40020c00 	.word	0x40020c00
 8003550:	40021000 	.word	0x40021000
 8003554:	40021400 	.word	0x40021400
 8003558:	40021800 	.word	0x40021800
 800355c:	40013c00 	.word	0x40013c00

08003560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	460b      	mov	r3, r1
 800356a:	807b      	strh	r3, [r7, #2]
 800356c:	4613      	mov	r3, r2
 800356e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003570:	787b      	ldrb	r3, [r7, #1]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003576:	887a      	ldrh	r2, [r7, #2]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800357c:	e003      	b.n	8003586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800357e:	887b      	ldrh	r3, [r7, #2]
 8003580:	041a      	lsls	r2, r3, #16
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	619a      	str	r2, [r3, #24]
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
	...

08003594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e12b      	b.n	80037fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d106      	bne.n	80035c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7fe fbf2 	bl	8001da4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2224      	movs	r2, #36	@ 0x24
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f8:	f001 fd62 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 80035fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4a81      	ldr	r2, [pc, #516]	@ (8003808 <HAL_I2C_Init+0x274>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d807      	bhi.n	8003618 <HAL_I2C_Init+0x84>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a80      	ldr	r2, [pc, #512]	@ (800380c <HAL_I2C_Init+0x278>)
 800360c:	4293      	cmp	r3, r2
 800360e:	bf94      	ite	ls
 8003610:	2301      	movls	r3, #1
 8003612:	2300      	movhi	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	e006      	b.n	8003626 <HAL_I2C_Init+0x92>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4a7d      	ldr	r2, [pc, #500]	@ (8003810 <HAL_I2C_Init+0x27c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	bf94      	ite	ls
 8003620:	2301      	movls	r3, #1
 8003622:	2300      	movhi	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0e7      	b.n	80037fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4a78      	ldr	r2, [pc, #480]	@ (8003814 <HAL_I2C_Init+0x280>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	0c9b      	lsrs	r3, r3, #18
 8003638:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	4a6a      	ldr	r2, [pc, #424]	@ (8003808 <HAL_I2C_Init+0x274>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d802      	bhi.n	8003668 <HAL_I2C_Init+0xd4>
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	3301      	adds	r3, #1
 8003666:	e009      	b.n	800367c <HAL_I2C_Init+0xe8>
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800366e:	fb02 f303 	mul.w	r3, r2, r3
 8003672:	4a69      	ldr	r2, [pc, #420]	@ (8003818 <HAL_I2C_Init+0x284>)
 8003674:	fba2 2303 	umull	r2, r3, r2, r3
 8003678:	099b      	lsrs	r3, r3, #6
 800367a:	3301      	adds	r3, #1
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	430b      	orrs	r3, r1
 8003682:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800368e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	495c      	ldr	r1, [pc, #368]	@ (8003808 <HAL_I2C_Init+0x274>)
 8003698:	428b      	cmp	r3, r1
 800369a:	d819      	bhi.n	80036d0 <HAL_I2C_Init+0x13c>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1e59      	subs	r1, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036aa:	1c59      	adds	r1, r3, #1
 80036ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036b0:	400b      	ands	r3, r1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <HAL_I2C_Init+0x138>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1e59      	subs	r1, r3, #1
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c4:	3301      	adds	r3, #1
 80036c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ca:	e051      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 80036cc:	2304      	movs	r3, #4
 80036ce:	e04f      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d111      	bne.n	80036fc <HAL_I2C_Init+0x168>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	1e58      	subs	r0, r3, #1
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6859      	ldr	r1, [r3, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	440b      	add	r3, r1
 80036e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ea:	3301      	adds	r3, #1
 80036ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e012      	b.n	8003722 <HAL_I2C_Init+0x18e>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	0099      	lsls	r1, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_Init+0x196>
 8003726:	2301      	movs	r3, #1
 8003728:	e022      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10e      	bne.n	8003750 <HAL_I2C_Init+0x1bc>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	1e58      	subs	r0, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6859      	ldr	r1, [r3, #4]
 800373a:	460b      	mov	r3, r1
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	440b      	add	r3, r1
 8003740:	fbb0 f3f3 	udiv	r3, r0, r3
 8003744:	3301      	adds	r3, #1
 8003746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800374e:	e00f      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	1e58      	subs	r0, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	0099      	lsls	r1, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	fbb0 f3f3 	udiv	r3, r0, r3
 8003766:	3301      	adds	r3, #1
 8003768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	6809      	ldr	r1, [r1, #0]
 8003774:	4313      	orrs	r3, r2
 8003776:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69da      	ldr	r2, [r3, #28]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800379e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6911      	ldr	r1, [r2, #16]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68d2      	ldr	r2, [r2, #12]
 80037aa:	4311      	orrs	r1, r2
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	430b      	orrs	r3, r1
 80037b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695a      	ldr	r2, [r3, #20]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	000186a0 	.word	0x000186a0
 800380c:	001e847f 	.word	0x001e847f
 8003810:	003d08ff 	.word	0x003d08ff
 8003814:	431bde83 	.word	0x431bde83
 8003818:	10624dd3 	.word	0x10624dd3

0800381c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	461a      	mov	r2, r3
 8003828:	460b      	mov	r3, r1
 800382a:	817b      	strh	r3, [r7, #10]
 800382c:	4613      	mov	r3, r2
 800382e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003830:	f7ff f91e 	bl	8002a70 <HAL_GetTick>
 8003834:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b20      	cmp	r3, #32
 8003840:	f040 80e0 	bne.w	8003a04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	2319      	movs	r3, #25
 800384a:	2201      	movs	r2, #1
 800384c:	4970      	ldr	r1, [pc, #448]	@ (8003a10 <HAL_I2C_Master_Transmit+0x1f4>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f001 f90e 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800385a:	2302      	movs	r3, #2
 800385c:	e0d3      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_I2C_Master_Transmit+0x50>
 8003868:	2302      	movs	r3, #2
 800386a:	e0cc      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b01      	cmp	r3, #1
 8003880:	d007      	beq.n	8003892 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2221      	movs	r2, #33	@ 0x21
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2210      	movs	r2, #16
 80038ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	893a      	ldrh	r2, [r7, #8]
 80038c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4a50      	ldr	r2, [pc, #320]	@ (8003a14 <HAL_I2C_Master_Transmit+0x1f8>)
 80038d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038d4:	8979      	ldrh	r1, [r7, #10]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	6a3a      	ldr	r2, [r7, #32]
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f000 fdfa 	bl	80044d4 <I2C_MasterRequestWrite>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e08d      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003900:	e066      	b.n	80039d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	6a39      	ldr	r1, [r7, #32]
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f001 f9cc 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003916:	2b04      	cmp	r3, #4
 8003918:	d107      	bne.n	800392a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003928:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e06b      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	781a      	ldrb	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b04      	cmp	r3, #4
 800396a:	d11b      	bne.n	80039a4 <HAL_I2C_Master_Transmit+0x188>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d017      	beq.n	80039a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	781a      	ldrb	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	6a39      	ldr	r1, [r7, #32]
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f001 f9c3 	bl	8004d34 <I2C_WaitOnBTFFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d107      	bne.n	80039cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e01a      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d194      	bne.n	8003902 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	e000      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a04:	2302      	movs	r3, #2
  }
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	00100002 	.word	0x00100002
 8003a14:	ffff0000 	.word	0xffff0000

08003a18 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08c      	sub	sp, #48	@ 0x30
 8003a1c:	af02      	add	r7, sp, #8
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	461a      	mov	r2, r3
 8003a24:	460b      	mov	r3, r1
 8003a26:	817b      	strh	r3, [r7, #10]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7ff f820 	bl	8002a70 <HAL_GetTick>
 8003a30:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b20      	cmp	r3, #32
 8003a3c:	f040 8217 	bne.w	8003e6e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	2319      	movs	r3, #25
 8003a46:	2201      	movs	r2, #1
 8003a48:	497c      	ldr	r1, [pc, #496]	@ (8003c3c <HAL_I2C_Master_Receive+0x224>)
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f001 f810 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003a56:	2302      	movs	r3, #2
 8003a58:	e20a      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_I2C_Master_Receive+0x50>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e203      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d007      	beq.n	8003a8e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2222      	movs	r2, #34	@ 0x22
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	893a      	ldrh	r2, [r7, #8]
 8003abe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	4a5c      	ldr	r2, [pc, #368]	@ (8003c40 <HAL_I2C_Master_Receive+0x228>)
 8003ace:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ad0:	8979      	ldrh	r1, [r7, #10]
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 fd7e 	bl	80045d8 <I2C_MasterRequestRead>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e1c4      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d113      	bne.n	8003b16 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aee:	2300      	movs	r3, #0
 8003af0:	623b      	str	r3, [r7, #32]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	623b      	str	r3, [r7, #32]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	623b      	str	r3, [r7, #32]
 8003b02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e198      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d11b      	bne.n	8003b56 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	61fb      	str	r3, [r7, #28]
 8003b42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	e178      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d11b      	bne.n	8003b96 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61bb      	str	r3, [r7, #24]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	61bb      	str	r3, [r7, #24]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	61bb      	str	r3, [r7, #24]
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	e158      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ba4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bbc:	e144      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	f200 80f1 	bhi.w	8003daa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d123      	bne.n	8003c18 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f001 f8f5 	bl	8004dc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e145      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	691a      	ldr	r2, [r3, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c16:	e117      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d14e      	bne.n	8003cbe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c26:	2200      	movs	r2, #0
 8003c28:	4906      	ldr	r1, [pc, #24]	@ (8003c44 <HAL_I2C_Master_Receive+0x22c>)
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 ff20 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d008      	beq.n	8003c48 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e11a      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
 8003c3a:	bf00      	nop
 8003c3c:	00100002 	.word	0x00100002
 8003c40:	ffff0000 	.word	0xffff0000
 8003c44:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691a      	ldr	r2, [r3, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cbc:	e0c4      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	496c      	ldr	r1, [pc, #432]	@ (8003e78 <HAL_I2C_Master_Receive+0x460>)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fed1 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0cb      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	691a      	ldr	r2, [r3, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d04:	3b01      	subs	r3, #1
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d20:	2200      	movs	r2, #0
 8003d22:	4955      	ldr	r1, [pc, #340]	@ (8003e78 <HAL_I2C_Master_Receive+0x460>)
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 fea3 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e09d      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	691a      	ldr	r2, [r3, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	3b01      	subs	r3, #1
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003da8:	e04e      	b.n	8003e48 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f001 f808 	bl	8004dc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e058      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	691a      	ldr	r2, [r3, #16]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d124      	bne.n	8003e48 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d107      	bne.n	8003e16 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e14:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f47f aeb6 	bne.w	8003bbe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e000      	b.n	8003e70 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e6e:	2302      	movs	r3, #2
  }
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3728      	adds	r7, #40	@ 0x28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	00010004 	.word	0x00010004

08003e7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	4608      	mov	r0, r1
 8003e86:	4611      	mov	r1, r2
 8003e88:	461a      	mov	r2, r3
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	817b      	strh	r3, [r7, #10]
 8003e8e:	460b      	mov	r3, r1
 8003e90:	813b      	strh	r3, [r7, #8]
 8003e92:	4613      	mov	r3, r2
 8003e94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e96:	f7fe fdeb 	bl	8002a70 <HAL_GetTick>
 8003e9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b20      	cmp	r3, #32
 8003ea6:	f040 80d9 	bne.w	800405c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	9300      	str	r3, [sp, #0]
 8003eae:	2319      	movs	r3, #25
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	496d      	ldr	r1, [pc, #436]	@ (8004068 <HAL_I2C_Mem_Write+0x1ec>)
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 fddb 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e0cc      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_I2C_Mem_Write+0x56>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e0c5      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d007      	beq.n	8003ef8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2221      	movs	r2, #33	@ 0x21
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2240      	movs	r2, #64	@ 0x40
 8003f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6a3a      	ldr	r2, [r7, #32]
 8003f22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4a4d      	ldr	r2, [pc, #308]	@ (800406c <HAL_I2C_Mem_Write+0x1f0>)
 8003f38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f3a:	88f8      	ldrh	r0, [r7, #6]
 8003f3c:	893a      	ldrh	r2, [r7, #8]
 8003f3e:	8979      	ldrh	r1, [r7, #10]
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	9301      	str	r3, [sp, #4]
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	4603      	mov	r3, r0
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 fc12 	bl	8004774 <I2C_RequestMemoryWrite>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d052      	beq.n	8003ffc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e081      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 fea0 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00d      	beq.n	8003f86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d107      	bne.n	8003f82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e06b      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8a:	781a      	ldrb	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b04      	cmp	r3, #4
 8003fc2:	d11b      	bne.n	8003ffc <HAL_I2C_Mem_Write+0x180>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d017      	beq.n	8003ffc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd0:	781a      	ldrb	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1aa      	bne.n	8003f5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 fe93 	bl	8004d34 <I2C_WaitOnBTFFlagUntilTimeout>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00d      	beq.n	8004030 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004018:	2b04      	cmp	r3, #4
 800401a:	d107      	bne.n	800402c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800402a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e016      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800403e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	e000      	b.n	800405e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
  }
}
 800405e:	4618      	mov	r0, r3
 8004060:	3718      	adds	r7, #24
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	00100002 	.word	0x00100002
 800406c:	ffff0000 	.word	0xffff0000

08004070 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08c      	sub	sp, #48	@ 0x30
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	4608      	mov	r0, r1
 800407a:	4611      	mov	r1, r2
 800407c:	461a      	mov	r2, r3
 800407e:	4603      	mov	r3, r0
 8004080:	817b      	strh	r3, [r7, #10]
 8004082:	460b      	mov	r3, r1
 8004084:	813b      	strh	r3, [r7, #8]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800408a:	f7fe fcf1 	bl	8002a70 <HAL_GetTick>
 800408e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b20      	cmp	r3, #32
 800409a:	f040 8214 	bne.w	80044c6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	2319      	movs	r3, #25
 80040a4:	2201      	movs	r2, #1
 80040a6:	497b      	ldr	r1, [pc, #492]	@ (8004294 <HAL_I2C_Mem_Read+0x224>)
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fce1 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80040b4:	2302      	movs	r3, #2
 80040b6:	e207      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_I2C_Mem_Read+0x56>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e200      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d007      	beq.n	80040ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2222      	movs	r2, #34	@ 0x22
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2240      	movs	r2, #64	@ 0x40
 8004108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004116:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800411c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004122:	b29a      	uxth	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4a5b      	ldr	r2, [pc, #364]	@ (8004298 <HAL_I2C_Mem_Read+0x228>)
 800412c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800412e:	88f8      	ldrh	r0, [r7, #6]
 8004130:	893a      	ldrh	r2, [r7, #8]
 8004132:	8979      	ldrh	r1, [r7, #10]
 8004134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	4603      	mov	r3, r0
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 fbae 	bl	80048a0 <I2C_RequestMemoryRead>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e1bc      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004152:	2b00      	cmp	r3, #0
 8004154:	d113      	bne.n	800417e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	623b      	str	r3, [r7, #32]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	623b      	str	r3, [r7, #32]
 800416a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e190      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004182:	2b01      	cmp	r3, #1
 8004184:	d11b      	bne.n	80041be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004194:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	e170      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d11b      	bne.n	80041fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e6:	2300      	movs	r3, #0
 80041e8:	61bb      	str	r3, [r7, #24]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	61bb      	str	r3, [r7, #24]
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	e150      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041fe:	2300      	movs	r3, #0
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004214:	e144      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421a:	2b03      	cmp	r3, #3
 800421c:	f200 80f1 	bhi.w	8004402 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004224:	2b01      	cmp	r3, #1
 8004226:	d123      	bne.n	8004270 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800422a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fdc9 	bl	8004dc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d001      	beq.n	800423c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e145      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004264:	b29b      	uxth	r3, r3
 8004266:	3b01      	subs	r3, #1
 8004268:	b29a      	uxth	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800426e:	e117      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004274:	2b02      	cmp	r3, #2
 8004276:	d14e      	bne.n	8004316 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427e:	2200      	movs	r2, #0
 8004280:	4906      	ldr	r1, [pc, #24]	@ (800429c <HAL_I2C_Mem_Read+0x22c>)
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 fbf4 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d008      	beq.n	80042a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e11a      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
 8004292:	bf00      	nop
 8004294:	00100002 	.word	0x00100002
 8004298:	ffff0000 	.word	0xffff0000
 800429c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	691a      	ldr	r2, [r3, #16]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d8:	b29b      	uxth	r3, r3
 80042da:	3b01      	subs	r3, #1
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004314:	e0c4      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431c:	2200      	movs	r2, #0
 800431e:	496c      	ldr	r1, [pc, #432]	@ (80044d0 <HAL_I2C_Mem_Read+0x460>)
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fba5 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e0cb      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	691a      	ldr	r2, [r3, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	2200      	movs	r2, #0
 800437a:	4955      	ldr	r1, [pc, #340]	@ (80044d0 <HAL_I2C_Mem_Read+0x460>)
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fb77 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e09d      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800439a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691a      	ldr	r2, [r3, #16]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	b2d2      	uxtb	r2, r2
 80043da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	3b01      	subs	r3, #1
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004400:	e04e      	b.n	80044a0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004404:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fcdc 	bl	8004dc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e058      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	1c5a      	adds	r2, r3, #1
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004432:	3b01      	subs	r3, #1
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29a      	uxth	r2, r3
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b04      	cmp	r3, #4
 8004454:	d124      	bne.n	80044a0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445a:	2b03      	cmp	r3, #3
 800445c:	d107      	bne.n	800446e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800446c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	691a      	ldr	r2, [r3, #16]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	b2d2      	uxtb	r2, r2
 800447a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448a:	3b01      	subs	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f47f aeb6 	bne.w	8004216 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	e000      	b.n	80044c8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80044c6:	2302      	movs	r3, #2
  }
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3728      	adds	r7, #40	@ 0x28
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	00010004 	.word	0x00010004

080044d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af02      	add	r7, sp, #8
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	607a      	str	r2, [r7, #4]
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	460b      	mov	r3, r1
 80044e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d006      	beq.n	80044fe <I2C_MasterRequestWrite+0x2a>
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d003      	beq.n	80044fe <I2C_MasterRequestWrite+0x2a>
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044fc:	d108      	bne.n	8004510 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	e00b      	b.n	8004528 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004514:	2b12      	cmp	r3, #18
 8004516:	d107      	bne.n	8004528 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004526:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 fa9b 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00d      	beq.n	800455c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800454e:	d103      	bne.n	8004558 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004556:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e035      	b.n	80045c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004564:	d108      	bne.n	8004578 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004566:	897b      	ldrh	r3, [r7, #10]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	461a      	mov	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004574:	611a      	str	r2, [r3, #16]
 8004576:	e01b      	b.n	80045b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004578:	897b      	ldrh	r3, [r7, #10]
 800457a:	11db      	asrs	r3, r3, #7
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f003 0306 	and.w	r3, r3, #6
 8004582:	b2db      	uxtb	r3, r3
 8004584:	f063 030f 	orn	r3, r3, #15
 8004588:	b2da      	uxtb	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	490e      	ldr	r1, [pc, #56]	@ (80045d0 <I2C_MasterRequestWrite+0xfc>)
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 fae4 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e010      	b.n	80045c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045a6:	897b      	ldrh	r3, [r7, #10]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	4907      	ldr	r1, [pc, #28]	@ (80045d4 <I2C_MasterRequestWrite+0x100>)
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 fad4 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3718      	adds	r7, #24
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	00010008 	.word	0x00010008
 80045d4:	00010002 	.word	0x00010002

080045d8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b088      	sub	sp, #32
 80045dc:	af02      	add	r7, sp, #8
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	607a      	str	r2, [r7, #4]
 80045e2:	603b      	str	r3, [r7, #0]
 80045e4:	460b      	mov	r3, r1
 80045e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045fc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2b08      	cmp	r3, #8
 8004602:	d006      	beq.n	8004612 <I2C_MasterRequestRead+0x3a>
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d003      	beq.n	8004612 <I2C_MasterRequestRead+0x3a>
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004610:	d108      	bne.n	8004624 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	e00b      	b.n	800463c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004628:	2b11      	cmp	r3, #17
 800462a:	d107      	bne.n	800463c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800463a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fa11 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00d      	beq.n	8004670 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004662:	d103      	bne.n	800466c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800466a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e079      	b.n	8004764 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004678:	d108      	bne.n	800468c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800467a:	897b      	ldrh	r3, [r7, #10]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	f043 0301 	orr.w	r3, r3, #1
 8004682:	b2da      	uxtb	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	611a      	str	r2, [r3, #16]
 800468a:	e05f      	b.n	800474c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800468c:	897b      	ldrh	r3, [r7, #10]
 800468e:	11db      	asrs	r3, r3, #7
 8004690:	b2db      	uxtb	r3, r3
 8004692:	f003 0306 	and.w	r3, r3, #6
 8004696:	b2db      	uxtb	r3, r3
 8004698:	f063 030f 	orn	r3, r3, #15
 800469c:	b2da      	uxtb	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	4930      	ldr	r1, [pc, #192]	@ (800476c <I2C_MasterRequestRead+0x194>)
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 fa5a 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e054      	b.n	8004764 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046ba:	897b      	ldrh	r3, [r7, #10]
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	4929      	ldr	r1, [pc, #164]	@ (8004770 <I2C_MasterRequestRead+0x198>)
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f000 fa4a 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e044      	b.n	8004764 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046da:	2300      	movs	r3, #0
 80046dc:	613b      	str	r3, [r7, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046fe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f9af 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00d      	beq.n	8004734 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004726:	d103      	bne.n	8004730 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800472e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e017      	b.n	8004764 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004734:	897b      	ldrh	r3, [r7, #10]
 8004736:	11db      	asrs	r3, r3, #7
 8004738:	b2db      	uxtb	r3, r3
 800473a:	f003 0306 	and.w	r3, r3, #6
 800473e:	b2db      	uxtb	r3, r3
 8004740:	f063 030e 	orn	r3, r3, #14
 8004744:	b2da      	uxtb	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	4907      	ldr	r1, [pc, #28]	@ (8004770 <I2C_MasterRequestRead+0x198>)
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f000 fa06 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	00010008 	.word	0x00010008
 8004770:	00010002 	.word	0x00010002

08004774 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b088      	sub	sp, #32
 8004778:	af02      	add	r7, sp, #8
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	4608      	mov	r0, r1
 800477e:	4611      	mov	r1, r2
 8004780:	461a      	mov	r2, r3
 8004782:	4603      	mov	r3, r0
 8004784:	817b      	strh	r3, [r7, #10]
 8004786:	460b      	mov	r3, r1
 8004788:	813b      	strh	r3, [r7, #8]
 800478a:	4613      	mov	r3, r2
 800478c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800479c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800479e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	6a3b      	ldr	r3, [r7, #32]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 f960 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00d      	beq.n	80047d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047c4:	d103      	bne.n	80047ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e05f      	b.n	8004892 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047d2:	897b      	ldrh	r3, [r7, #10]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	461a      	mov	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e4:	6a3a      	ldr	r2, [r7, #32]
 80047e6:	492d      	ldr	r1, [pc, #180]	@ (800489c <I2C_RequestMemoryWrite+0x128>)
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f9bb 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e04c      	b.n	8004892 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f8:	2300      	movs	r3, #0
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	617b      	str	r3, [r7, #20]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	617b      	str	r3, [r7, #20]
 800480c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800480e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004810:	6a39      	ldr	r1, [r7, #32]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 fa46 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00d      	beq.n	800483a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004822:	2b04      	cmp	r3, #4
 8004824:	d107      	bne.n	8004836 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004834:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e02b      	b.n	8004892 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800483a:	88fb      	ldrh	r3, [r7, #6]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d105      	bne.n	800484c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004840:	893b      	ldrh	r3, [r7, #8]
 8004842:	b2da      	uxtb	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	611a      	str	r2, [r3, #16]
 800484a:	e021      	b.n	8004890 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800484c:	893b      	ldrh	r3, [r7, #8]
 800484e:	0a1b      	lsrs	r3, r3, #8
 8004850:	b29b      	uxth	r3, r3
 8004852:	b2da      	uxtb	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800485a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800485c:	6a39      	ldr	r1, [r7, #32]
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 fa20 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00d      	beq.n	8004886 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	2b04      	cmp	r3, #4
 8004870:	d107      	bne.n	8004882 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004880:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e005      	b.n	8004892 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004886:	893b      	ldrh	r3, [r7, #8]
 8004888:	b2da      	uxtb	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	00010002 	.word	0x00010002

080048a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	4608      	mov	r0, r1
 80048aa:	4611      	mov	r1, r2
 80048ac:	461a      	mov	r2, r3
 80048ae:	4603      	mov	r3, r0
 80048b0:	817b      	strh	r3, [r7, #10]
 80048b2:	460b      	mov	r3, r1
 80048b4:	813b      	strh	r3, [r7, #8]
 80048b6:	4613      	mov	r3, r2
 80048b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 f8c2 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00d      	beq.n	800490e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004900:	d103      	bne.n	800490a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004908:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e0aa      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800490e:	897b      	ldrh	r3, [r7, #10]
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800491c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	6a3a      	ldr	r2, [r7, #32]
 8004922:	4952      	ldr	r1, [pc, #328]	@ (8004a6c <I2C_RequestMemoryRead+0x1cc>)
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 f91d 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e097      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004934:	2300      	movs	r3, #0
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800494a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494c:	6a39      	ldr	r1, [r7, #32]
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 f9a8 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00d      	beq.n	8004976 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	2b04      	cmp	r3, #4
 8004960:	d107      	bne.n	8004972 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004970:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e076      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004976:	88fb      	ldrh	r3, [r7, #6]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d105      	bne.n	8004988 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800497c:	893b      	ldrh	r3, [r7, #8]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	611a      	str	r2, [r3, #16]
 8004986:	e021      	b.n	80049cc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004988:	893b      	ldrh	r3, [r7, #8]
 800498a:	0a1b      	lsrs	r3, r3, #8
 800498c:	b29b      	uxth	r3, r3
 800498e:	b2da      	uxtb	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004998:	6a39      	ldr	r1, [r7, #32]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 f982 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00d      	beq.n	80049c2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	d107      	bne.n	80049be <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e050      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049c2:	893b      	ldrh	r3, [r7, #8]
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ce:	6a39      	ldr	r1, [r7, #32]
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 f967 	bl	8004ca4 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00d      	beq.n	80049f8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e0:	2b04      	cmp	r3, #4
 80049e2:	d107      	bne.n	80049f4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e035      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a06:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f82b 	bl	8004a70 <I2C_WaitOnFlagUntilTimeout>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00d      	beq.n	8004a3c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a2e:	d103      	bne.n	8004a38 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e013      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a3c:	897b      	ldrh	r3, [r7, #10]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	f043 0301 	orr.w	r3, r3, #1
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	6a3a      	ldr	r2, [r7, #32]
 8004a50:	4906      	ldr	r1, [pc, #24]	@ (8004a6c <I2C_RequestMemoryRead+0x1cc>)
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 f886 	bl	8004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e000      	b.n	8004a64 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	00010002 	.word	0x00010002

08004a70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	603b      	str	r3, [r7, #0]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a80:	e048      	b.n	8004b14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a88:	d044      	beq.n	8004b14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8a:	f7fd fff1 	bl	8002a70 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d302      	bcc.n	8004aa0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d139      	bne.n	8004b14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	0c1b      	lsrs	r3, r3, #16
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d10d      	bne.n	8004ac6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	43da      	mvns	r2, r3
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	e00c      	b.n	8004ae0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	43da      	mvns	r2, r3
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	bf0c      	ite	eq
 8004ad8:	2301      	moveq	r3, #1
 8004ada:	2300      	movne	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	461a      	mov	r2, r3
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d116      	bne.n	8004b14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b00:	f043 0220 	orr.w	r2, r3, #32
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e023      	b.n	8004b5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	0c1b      	lsrs	r3, r3, #16
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d10d      	bne.n	8004b3a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	43da      	mvns	r2, r3
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	bf0c      	ite	eq
 8004b30:	2301      	moveq	r3, #1
 8004b32:	2300      	movne	r3, #0
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	461a      	mov	r2, r3
 8004b38:	e00c      	b.n	8004b54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	43da      	mvns	r2, r3
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	4013      	ands	r3, r2
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	bf0c      	ite	eq
 8004b4c:	2301      	moveq	r3, #1
 8004b4e:	2300      	movne	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	461a      	mov	r2, r3
 8004b54:	79fb      	ldrb	r3, [r7, #7]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d093      	beq.n	8004a82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b72:	e071      	b.n	8004c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b82:	d123      	bne.n	8004bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb8:	f043 0204 	orr.w	r2, r3, #4
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e067      	b.n	8004c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd2:	d041      	beq.n	8004c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd4:	f7fd ff4c 	bl	8002a70 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d302      	bcc.n	8004bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d136      	bne.n	8004c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	0c1b      	lsrs	r3, r3, #16
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d10c      	bne.n	8004c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	43da      	mvns	r2, r3
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	4013      	ands	r3, r2
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	bf14      	ite	ne
 8004c06:	2301      	movne	r3, #1
 8004c08:	2300      	moveq	r3, #0
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	e00b      	b.n	8004c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	43da      	mvns	r2, r3
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	bf14      	ite	ne
 8004c20:	2301      	movne	r3, #1
 8004c22:	2300      	moveq	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d016      	beq.n	8004c58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c44:	f043 0220 	orr.w	r2, r3, #32
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e021      	b.n	8004c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	0c1b      	lsrs	r3, r3, #16
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d10c      	bne.n	8004c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	43da      	mvns	r2, r3
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	bf14      	ite	ne
 8004c74:	2301      	movne	r3, #1
 8004c76:	2300      	moveq	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	e00b      	b.n	8004c94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	43da      	mvns	r2, r3
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	4013      	ands	r3, r2
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	bf14      	ite	ne
 8004c8e:	2301      	movne	r3, #1
 8004c90:	2300      	moveq	r3, #0
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f47f af6d 	bne.w	8004b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cb0:	e034      	b.n	8004d1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cb2:	68f8      	ldr	r0, [r7, #12]
 8004cb4:	f000 f8e3 	bl	8004e7e <I2C_IsAcknowledgeFailed>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e034      	b.n	8004d2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc8:	d028      	beq.n	8004d1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cca:	f7fd fed1 	bl	8002a70 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	68ba      	ldr	r2, [r7, #8]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d302      	bcc.n	8004ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d11d      	bne.n	8004d1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cea:	2b80      	cmp	r3, #128	@ 0x80
 8004cec:	d016      	beq.n	8004d1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d08:	f043 0220 	orr.w	r2, r3, #32
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e007      	b.n	8004d2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d26:	2b80      	cmp	r3, #128	@ 0x80
 8004d28:	d1c3      	bne.n	8004cb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d40:	e034      	b.n	8004dac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 f89b 	bl	8004e7e <I2C_IsAcknowledgeFailed>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e034      	b.n	8004dbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d58:	d028      	beq.n	8004dac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5a:	f7fd fe89 	bl	8002a70 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d302      	bcc.n	8004d70 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d11d      	bne.n	8004dac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	d016      	beq.n	8004dac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d98:	f043 0220 	orr.w	r2, r3, #32
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e007      	b.n	8004dbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	f003 0304 	and.w	r3, r3, #4
 8004db6:	2b04      	cmp	r3, #4
 8004db8:	d1c3      	bne.n	8004d42 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004dd0:	e049      	b.n	8004e66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	695b      	ldr	r3, [r3, #20]
 8004dd8:	f003 0310 	and.w	r3, r3, #16
 8004ddc:	2b10      	cmp	r3, #16
 8004dde:	d119      	bne.n	8004e14 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0210 	mvn.w	r2, #16
 8004de8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e030      	b.n	8004e76 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e14:	f7fd fe2c 	bl	8002a70 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	68ba      	ldr	r2, [r7, #8]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d302      	bcc.n	8004e2a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d11d      	bne.n	8004e66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e34:	2b40      	cmp	r3, #64	@ 0x40
 8004e36:	d016      	beq.n	8004e66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e52:	f043 0220 	orr.w	r2, r3, #32
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e007      	b.n	8004e76 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e70:	2b40      	cmp	r3, #64	@ 0x40
 8004e72:	d1ae      	bne.n	8004dd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e94:	d11b      	bne.n	8004ece <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e9e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eba:	f043 0204 	orr.w	r2, r3, #4
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e0cc      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef0:	4b68      	ldr	r3, [pc, #416]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d90c      	bls.n	8004f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efe:	4b65      	ldr	r3, [pc, #404]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f06:	4b63      	ldr	r3, [pc, #396]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d001      	beq.n	8004f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e0b8      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0302 	and.w	r3, r3, #2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d020      	beq.n	8004f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d005      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f30:	4b59      	ldr	r3, [pc, #356]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	4a58      	ldr	r2, [pc, #352]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0308 	and.w	r3, r3, #8
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f48:	4b53      	ldr	r3, [pc, #332]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	4a52      	ldr	r2, [pc, #328]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f54:	4b50      	ldr	r3, [pc, #320]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	494d      	ldr	r1, [pc, #308]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d044      	beq.n	8004ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d107      	bne.n	8004f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f7a:	4b47      	ldr	r3, [pc, #284]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d119      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e07f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d003      	beq.n	8004f9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d107      	bne.n	8004faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e06f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004faa:	4b3b      	ldr	r3, [pc, #236]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e067      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fba:	4b37      	ldr	r3, [pc, #220]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 0203 	bic.w	r2, r3, #3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	4934      	ldr	r1, [pc, #208]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fcc:	f7fd fd50 	bl	8002a70 <HAL_GetTick>
 8004fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd2:	e00a      	b.n	8004fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd4:	f7fd fd4c 	bl	8002a70 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e04f      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	4b2b      	ldr	r3, [pc, #172]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 020c 	and.w	r2, r3, #12
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d1eb      	bne.n	8004fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ffc:	4b25      	ldr	r3, [pc, #148]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 030f 	and.w	r3, r3, #15
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	429a      	cmp	r2, r3
 8005008:	d20c      	bcs.n	8005024 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500a:	4b22      	ldr	r3, [pc, #136]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005012:	4b20      	ldr	r3, [pc, #128]	@ (8005094 <HAL_RCC_ClockConfig+0x1b8>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 030f 	and.w	r3, r3, #15
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d001      	beq.n	8005024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e032      	b.n	800508a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d008      	beq.n	8005042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005030:	4b19      	ldr	r3, [pc, #100]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4916      	ldr	r1, [pc, #88]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0308 	and.w	r3, r3, #8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d009      	beq.n	8005062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800504e:	4b12      	ldr	r3, [pc, #72]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	490e      	ldr	r1, [pc, #56]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	4313      	orrs	r3, r2
 8005060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005062:	f000 f855 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8005066:	4602      	mov	r2, r0
 8005068:	4b0b      	ldr	r3, [pc, #44]	@ (8005098 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	091b      	lsrs	r3, r3, #4
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	490a      	ldr	r1, [pc, #40]	@ (800509c <HAL_RCC_ClockConfig+0x1c0>)
 8005074:	5ccb      	ldrb	r3, [r1, r3]
 8005076:	fa22 f303 	lsr.w	r3, r2, r3
 800507a:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <HAL_RCC_ClockConfig+0x1c4>)
 800507c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800507e:	4b09      	ldr	r3, [pc, #36]	@ (80050a4 <HAL_RCC_ClockConfig+0x1c8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f7fd fcb0 	bl	80029e8 <HAL_InitTick>

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40023c00 	.word	0x40023c00
 8005098:	40023800 	.word	0x40023800
 800509c:	0800bf54 	.word	0x0800bf54
 80050a0:	20000004 	.word	0x20000004
 80050a4:	20000008 	.word	0x20000008

080050a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050ac:	4b03      	ldr	r3, [pc, #12]	@ (80050bc <HAL_RCC_GetHCLKFreq+0x14>)
 80050ae:	681b      	ldr	r3, [r3, #0]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20000004 	.word	0x20000004

080050c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050c4:	f7ff fff0 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b05      	ldr	r3, [pc, #20]	@ (80050e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	0a9b      	lsrs	r3, r3, #10
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4903      	ldr	r1, [pc, #12]	@ (80050e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050dc:	4618      	mov	r0, r3
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40023800 	.word	0x40023800
 80050e4:	0800bf64 	.word	0x0800bf64

080050e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050ec:	f7ff ffdc 	bl	80050a8 <HAL_RCC_GetHCLKFreq>
 80050f0:	4602      	mov	r2, r0
 80050f2:	4b05      	ldr	r3, [pc, #20]	@ (8005108 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	0b5b      	lsrs	r3, r3, #13
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	4903      	ldr	r1, [pc, #12]	@ (800510c <HAL_RCC_GetPCLK2Freq+0x24>)
 80050fe:	5ccb      	ldrb	r3, [r1, r3]
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005104:	4618      	mov	r0, r3
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40023800 	.word	0x40023800
 800510c:	0800bf64 	.word	0x0800bf64

08005110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005114:	b0ae      	sub	sp, #184	@ 0xb8
 8005116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005118:	2300      	movs	r3, #0
 800511a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005136:	4bcb      	ldr	r3, [pc, #812]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f003 030c 	and.w	r3, r3, #12
 800513e:	2b0c      	cmp	r3, #12
 8005140:	f200 8206 	bhi.w	8005550 <HAL_RCC_GetSysClockFreq+0x440>
 8005144:	a201      	add	r2, pc, #4	@ (adr r2, 800514c <HAL_RCC_GetSysClockFreq+0x3c>)
 8005146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514a:	bf00      	nop
 800514c:	08005181 	.word	0x08005181
 8005150:	08005551 	.word	0x08005551
 8005154:	08005551 	.word	0x08005551
 8005158:	08005551 	.word	0x08005551
 800515c:	08005189 	.word	0x08005189
 8005160:	08005551 	.word	0x08005551
 8005164:	08005551 	.word	0x08005551
 8005168:	08005551 	.word	0x08005551
 800516c:	08005191 	.word	0x08005191
 8005170:	08005551 	.word	0x08005551
 8005174:	08005551 	.word	0x08005551
 8005178:	08005551 	.word	0x08005551
 800517c:	08005381 	.word	0x08005381
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005180:	4bb9      	ldr	r3, [pc, #740]	@ (8005468 <HAL_RCC_GetSysClockFreq+0x358>)
 8005182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005186:	e1e7      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005188:	4bb8      	ldr	r3, [pc, #736]	@ (800546c <HAL_RCC_GetSysClockFreq+0x35c>)
 800518a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800518e:	e1e3      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005190:	4bb4      	ldr	r3, [pc, #720]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005198:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800519c:	4bb1      	ldr	r3, [pc, #708]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d071      	beq.n	800528c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051a8:	4bae      	ldr	r3, [pc, #696]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	099b      	lsrs	r3, r3, #6
 80051ae:	2200      	movs	r2, #0
 80051b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051b4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80051b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051c4:	2300      	movs	r3, #0
 80051c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051ce:	4622      	mov	r2, r4
 80051d0:	462b      	mov	r3, r5
 80051d2:	f04f 0000 	mov.w	r0, #0
 80051d6:	f04f 0100 	mov.w	r1, #0
 80051da:	0159      	lsls	r1, r3, #5
 80051dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051e0:	0150      	lsls	r0, r2, #5
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4621      	mov	r1, r4
 80051e8:	1a51      	subs	r1, r2, r1
 80051ea:	6439      	str	r1, [r7, #64]	@ 0x40
 80051ec:	4629      	mov	r1, r5
 80051ee:	eb63 0301 	sbc.w	r3, r3, r1
 80051f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80051f4:	f04f 0200 	mov.w	r2, #0
 80051f8:	f04f 0300 	mov.w	r3, #0
 80051fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005200:	4649      	mov	r1, r9
 8005202:	018b      	lsls	r3, r1, #6
 8005204:	4641      	mov	r1, r8
 8005206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800520a:	4641      	mov	r1, r8
 800520c:	018a      	lsls	r2, r1, #6
 800520e:	4641      	mov	r1, r8
 8005210:	1a51      	subs	r1, r2, r1
 8005212:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005214:	4649      	mov	r1, r9
 8005216:	eb63 0301 	sbc.w	r3, r3, r1
 800521a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005228:	4649      	mov	r1, r9
 800522a:	00cb      	lsls	r3, r1, #3
 800522c:	4641      	mov	r1, r8
 800522e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005232:	4641      	mov	r1, r8
 8005234:	00ca      	lsls	r2, r1, #3
 8005236:	4610      	mov	r0, r2
 8005238:	4619      	mov	r1, r3
 800523a:	4603      	mov	r3, r0
 800523c:	4622      	mov	r2, r4
 800523e:	189b      	adds	r3, r3, r2
 8005240:	633b      	str	r3, [r7, #48]	@ 0x30
 8005242:	462b      	mov	r3, r5
 8005244:	460a      	mov	r2, r1
 8005246:	eb42 0303 	adc.w	r3, r2, r3
 800524a:	637b      	str	r3, [r7, #52]	@ 0x34
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005258:	4629      	mov	r1, r5
 800525a:	024b      	lsls	r3, r1, #9
 800525c:	4621      	mov	r1, r4
 800525e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005262:	4621      	mov	r1, r4
 8005264:	024a      	lsls	r2, r1, #9
 8005266:	4610      	mov	r0, r2
 8005268:	4619      	mov	r1, r3
 800526a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800526e:	2200      	movs	r2, #0
 8005270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005274:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005278:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800527c:	f7fb fe92 	bl	8000fa4 <__aeabi_uldivmod>
 8005280:	4602      	mov	r2, r0
 8005282:	460b      	mov	r3, r1
 8005284:	4613      	mov	r3, r2
 8005286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800528a:	e067      	b.n	800535c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800528c:	4b75      	ldr	r3, [pc, #468]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	099b      	lsrs	r3, r3, #6
 8005292:	2200      	movs	r2, #0
 8005294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005298:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800529c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80052a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052a6:	2300      	movs	r3, #0
 80052a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80052ae:	4622      	mov	r2, r4
 80052b0:	462b      	mov	r3, r5
 80052b2:	f04f 0000 	mov.w	r0, #0
 80052b6:	f04f 0100 	mov.w	r1, #0
 80052ba:	0159      	lsls	r1, r3, #5
 80052bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052c0:	0150      	lsls	r0, r2, #5
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4621      	mov	r1, r4
 80052c8:	1a51      	subs	r1, r2, r1
 80052ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 80052cc:	4629      	mov	r1, r5
 80052ce:	eb63 0301 	sbc.w	r3, r3, r1
 80052d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80052e0:	4649      	mov	r1, r9
 80052e2:	018b      	lsls	r3, r1, #6
 80052e4:	4641      	mov	r1, r8
 80052e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052ea:	4641      	mov	r1, r8
 80052ec:	018a      	lsls	r2, r1, #6
 80052ee:	4641      	mov	r1, r8
 80052f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80052f4:	4649      	mov	r1, r9
 80052f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80052fa:	f04f 0200 	mov.w	r2, #0
 80052fe:	f04f 0300 	mov.w	r3, #0
 8005302:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005306:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800530a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800530e:	4692      	mov	sl, r2
 8005310:	469b      	mov	fp, r3
 8005312:	4623      	mov	r3, r4
 8005314:	eb1a 0303 	adds.w	r3, sl, r3
 8005318:	623b      	str	r3, [r7, #32]
 800531a:	462b      	mov	r3, r5
 800531c:	eb4b 0303 	adc.w	r3, fp, r3
 8005320:	627b      	str	r3, [r7, #36]	@ 0x24
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800532e:	4629      	mov	r1, r5
 8005330:	028b      	lsls	r3, r1, #10
 8005332:	4621      	mov	r1, r4
 8005334:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005338:	4621      	mov	r1, r4
 800533a:	028a      	lsls	r2, r1, #10
 800533c:	4610      	mov	r0, r2
 800533e:	4619      	mov	r1, r3
 8005340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005344:	2200      	movs	r2, #0
 8005346:	673b      	str	r3, [r7, #112]	@ 0x70
 8005348:	677a      	str	r2, [r7, #116]	@ 0x74
 800534a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800534e:	f7fb fe29 	bl	8000fa4 <__aeabi_uldivmod>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	4613      	mov	r3, r2
 8005358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800535c:	4b41      	ldr	r3, [pc, #260]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	0c1b      	lsrs	r3, r3, #16
 8005362:	f003 0303 	and.w	r3, r3, #3
 8005366:	3301      	adds	r3, #1
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800536e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005372:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005376:	fbb2 f3f3 	udiv	r3, r2, r3
 800537a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800537e:	e0eb      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005380:	4b38      	ldr	r3, [pc, #224]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800538c:	4b35      	ldr	r3, [pc, #212]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d06b      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005398:	4b32      	ldr	r3, [pc, #200]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x354>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	099b      	lsrs	r3, r3, #6
 800539e:	2200      	movs	r2, #0
 80053a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80053ac:	2300      	movs	r3, #0
 80053ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80053b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80053b4:	4622      	mov	r2, r4
 80053b6:	462b      	mov	r3, r5
 80053b8:	f04f 0000 	mov.w	r0, #0
 80053bc:	f04f 0100 	mov.w	r1, #0
 80053c0:	0159      	lsls	r1, r3, #5
 80053c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053c6:	0150      	lsls	r0, r2, #5
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	4621      	mov	r1, r4
 80053ce:	1a51      	subs	r1, r2, r1
 80053d0:	61b9      	str	r1, [r7, #24]
 80053d2:	4629      	mov	r1, r5
 80053d4:	eb63 0301 	sbc.w	r3, r3, r1
 80053d8:	61fb      	str	r3, [r7, #28]
 80053da:	f04f 0200 	mov.w	r2, #0
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80053e6:	4659      	mov	r1, fp
 80053e8:	018b      	lsls	r3, r1, #6
 80053ea:	4651      	mov	r1, sl
 80053ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053f0:	4651      	mov	r1, sl
 80053f2:	018a      	lsls	r2, r1, #6
 80053f4:	4651      	mov	r1, sl
 80053f6:	ebb2 0801 	subs.w	r8, r2, r1
 80053fa:	4659      	mov	r1, fp
 80053fc:	eb63 0901 	sbc.w	r9, r3, r1
 8005400:	f04f 0200 	mov.w	r2, #0
 8005404:	f04f 0300 	mov.w	r3, #0
 8005408:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800540c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005410:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005414:	4690      	mov	r8, r2
 8005416:	4699      	mov	r9, r3
 8005418:	4623      	mov	r3, r4
 800541a:	eb18 0303 	adds.w	r3, r8, r3
 800541e:	613b      	str	r3, [r7, #16]
 8005420:	462b      	mov	r3, r5
 8005422:	eb49 0303 	adc.w	r3, r9, r3
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	f04f 0200 	mov.w	r2, #0
 800542c:	f04f 0300 	mov.w	r3, #0
 8005430:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005434:	4629      	mov	r1, r5
 8005436:	024b      	lsls	r3, r1, #9
 8005438:	4621      	mov	r1, r4
 800543a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800543e:	4621      	mov	r1, r4
 8005440:	024a      	lsls	r2, r1, #9
 8005442:	4610      	mov	r0, r2
 8005444:	4619      	mov	r1, r3
 8005446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800544a:	2200      	movs	r2, #0
 800544c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800544e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005450:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005454:	f7fb fda6 	bl	8000fa4 <__aeabi_uldivmod>
 8005458:	4602      	mov	r2, r0
 800545a:	460b      	mov	r3, r1
 800545c:	4613      	mov	r3, r2
 800545e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005462:	e065      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x420>
 8005464:	40023800 	.word	0x40023800
 8005468:	00f42400 	.word	0x00f42400
 800546c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005470:	4b3d      	ldr	r3, [pc, #244]	@ (8005568 <HAL_RCC_GetSysClockFreq+0x458>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	099b      	lsrs	r3, r3, #6
 8005476:	2200      	movs	r2, #0
 8005478:	4618      	mov	r0, r3
 800547a:	4611      	mov	r1, r2
 800547c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005480:	653b      	str	r3, [r7, #80]	@ 0x50
 8005482:	2300      	movs	r3, #0
 8005484:	657b      	str	r3, [r7, #84]	@ 0x54
 8005486:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800548a:	4642      	mov	r2, r8
 800548c:	464b      	mov	r3, r9
 800548e:	f04f 0000 	mov.w	r0, #0
 8005492:	f04f 0100 	mov.w	r1, #0
 8005496:	0159      	lsls	r1, r3, #5
 8005498:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800549c:	0150      	lsls	r0, r2, #5
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4641      	mov	r1, r8
 80054a4:	1a51      	subs	r1, r2, r1
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	4649      	mov	r1, r9
 80054aa:	eb63 0301 	sbc.w	r3, r3, r1
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	f04f 0200 	mov.w	r2, #0
 80054b4:	f04f 0300 	mov.w	r3, #0
 80054b8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80054bc:	4659      	mov	r1, fp
 80054be:	018b      	lsls	r3, r1, #6
 80054c0:	4651      	mov	r1, sl
 80054c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054c6:	4651      	mov	r1, sl
 80054c8:	018a      	lsls	r2, r1, #6
 80054ca:	4651      	mov	r1, sl
 80054cc:	1a54      	subs	r4, r2, r1
 80054ce:	4659      	mov	r1, fp
 80054d0:	eb63 0501 	sbc.w	r5, r3, r1
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	00eb      	lsls	r3, r5, #3
 80054de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054e2:	00e2      	lsls	r2, r4, #3
 80054e4:	4614      	mov	r4, r2
 80054e6:	461d      	mov	r5, r3
 80054e8:	4643      	mov	r3, r8
 80054ea:	18e3      	adds	r3, r4, r3
 80054ec:	603b      	str	r3, [r7, #0]
 80054ee:	464b      	mov	r3, r9
 80054f0:	eb45 0303 	adc.w	r3, r5, r3
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	f04f 0200 	mov.w	r2, #0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005502:	4629      	mov	r1, r5
 8005504:	028b      	lsls	r3, r1, #10
 8005506:	4621      	mov	r1, r4
 8005508:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800550c:	4621      	mov	r1, r4
 800550e:	028a      	lsls	r2, r1, #10
 8005510:	4610      	mov	r0, r2
 8005512:	4619      	mov	r1, r3
 8005514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005518:	2200      	movs	r2, #0
 800551a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800551c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800551e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005522:	f7fb fd3f 	bl	8000fa4 <__aeabi_uldivmod>
 8005526:	4602      	mov	r2, r0
 8005528:	460b      	mov	r3, r1
 800552a:	4613      	mov	r3, r2
 800552c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005530:	4b0d      	ldr	r3, [pc, #52]	@ (8005568 <HAL_RCC_GetSysClockFreq+0x458>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	0f1b      	lsrs	r3, r3, #28
 8005536:	f003 0307 	and.w	r3, r3, #7
 800553a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800553e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005542:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005546:	fbb2 f3f3 	udiv	r3, r2, r3
 800554a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800554e:	e003      	b.n	8005558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005550:	4b06      	ldr	r3, [pc, #24]	@ (800556c <HAL_RCC_GetSysClockFreq+0x45c>)
 8005552:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005556:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005558:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800555c:	4618      	mov	r0, r3
 800555e:	37b8      	adds	r7, #184	@ 0xb8
 8005560:	46bd      	mov	sp, r7
 8005562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800
 800556c:	00f42400 	.word	0x00f42400

08005570 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e28d      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 8083 	beq.w	8005696 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005590:	4b94      	ldr	r3, [pc, #592]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f003 030c 	and.w	r3, r3, #12
 8005598:	2b04      	cmp	r3, #4
 800559a:	d019      	beq.n	80055d0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800559c:	4b91      	ldr	r3, [pc, #580]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 030c 	and.w	r3, r3, #12
        || \
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d106      	bne.n	80055b6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055a8:	4b8e      	ldr	r3, [pc, #568]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055b4:	d00c      	beq.n	80055d0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055b6:	4b8b      	ldr	r3, [pc, #556]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055be:	2b0c      	cmp	r3, #12
 80055c0:	d112      	bne.n	80055e8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055c2:	4b88      	ldr	r3, [pc, #544]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055ce:	d10b      	bne.n	80055e8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055d0:	4b84      	ldr	r3, [pc, #528]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d05b      	beq.n	8005694 <HAL_RCC_OscConfig+0x124>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d157      	bne.n	8005694 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e25a      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055f0:	d106      	bne.n	8005600 <HAL_RCC_OscConfig+0x90>
 80055f2:	4b7c      	ldr	r3, [pc, #496]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a7b      	ldr	r2, [pc, #492]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80055f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fc:	6013      	str	r3, [r2, #0]
 80055fe:	e01d      	b.n	800563c <HAL_RCC_OscConfig+0xcc>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005608:	d10c      	bne.n	8005624 <HAL_RCC_OscConfig+0xb4>
 800560a:	4b76      	ldr	r3, [pc, #472]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a75      	ldr	r2, [pc, #468]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005614:	6013      	str	r3, [r2, #0]
 8005616:	4b73      	ldr	r3, [pc, #460]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a72      	ldr	r2, [pc, #456]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 800561c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	e00b      	b.n	800563c <HAL_RCC_OscConfig+0xcc>
 8005624:	4b6f      	ldr	r3, [pc, #444]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a6e      	ldr	r2, [pc, #440]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 800562a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	4b6c      	ldr	r3, [pc, #432]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a6b      	ldr	r2, [pc, #428]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800563a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d013      	beq.n	800566c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005644:	f7fd fa14 	bl	8002a70 <HAL_GetTick>
 8005648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800564a:	e008      	b.n	800565e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800564c:	f7fd fa10 	bl	8002a70 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b64      	cmp	r3, #100	@ 0x64
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e21f      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800565e:	4b61      	ldr	r3, [pc, #388]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d0f0      	beq.n	800564c <HAL_RCC_OscConfig+0xdc>
 800566a:	e014      	b.n	8005696 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800566c:	f7fd fa00 	bl	8002a70 <HAL_GetTick>
 8005670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005672:	e008      	b.n	8005686 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005674:	f7fd f9fc 	bl	8002a70 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b64      	cmp	r3, #100	@ 0x64
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e20b      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005686:	4b57      	ldr	r3, [pc, #348]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1f0      	bne.n	8005674 <HAL_RCC_OscConfig+0x104>
 8005692:	e000      	b.n	8005696 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d06f      	beq.n	8005782 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80056a2:	4b50      	ldr	r3, [pc, #320]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f003 030c 	and.w	r3, r3, #12
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d017      	beq.n	80056de <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056ae:	4b4d      	ldr	r3, [pc, #308]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 030c 	and.w	r3, r3, #12
        || \
 80056b6:	2b08      	cmp	r3, #8
 80056b8:	d105      	bne.n	80056c6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056ba:	4b4a      	ldr	r3, [pc, #296]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00b      	beq.n	80056de <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056c6:	4b47      	ldr	r3, [pc, #284]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056ce:	2b0c      	cmp	r3, #12
 80056d0:	d11c      	bne.n	800570c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056d2:	4b44      	ldr	r3, [pc, #272]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d116      	bne.n	800570c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056de:	4b41      	ldr	r3, [pc, #260]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d005      	beq.n	80056f6 <HAL_RCC_OscConfig+0x186>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d001      	beq.n	80056f6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e1d3      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056f6:	4b3b      	ldr	r3, [pc, #236]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	4937      	ldr	r1, [pc, #220]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005706:	4313      	orrs	r3, r2
 8005708:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800570a:	e03a      	b.n	8005782 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d020      	beq.n	8005756 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005714:	4b34      	ldr	r3, [pc, #208]	@ (80057e8 <HAL_RCC_OscConfig+0x278>)
 8005716:	2201      	movs	r2, #1
 8005718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571a:	f7fd f9a9 	bl	8002a70 <HAL_GetTick>
 800571e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005720:	e008      	b.n	8005734 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005722:	f7fd f9a5 	bl	8002a70 <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b02      	cmp	r3, #2
 800572e:	d901      	bls.n	8005734 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e1b4      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005734:	4b2b      	ldr	r3, [pc, #172]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d0f0      	beq.n	8005722 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005740:	4b28      	ldr	r3, [pc, #160]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	4925      	ldr	r1, [pc, #148]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005750:	4313      	orrs	r3, r2
 8005752:	600b      	str	r3, [r1, #0]
 8005754:	e015      	b.n	8005782 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005756:	4b24      	ldr	r3, [pc, #144]	@ (80057e8 <HAL_RCC_OscConfig+0x278>)
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800575c:	f7fd f988 	bl	8002a70 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005764:	f7fd f984 	bl	8002a70 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e193      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005776:	4b1b      	ldr	r3, [pc, #108]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f0      	bne.n	8005764 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d036      	beq.n	80057fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d016      	beq.n	80057c4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005796:	4b15      	ldr	r3, [pc, #84]	@ (80057ec <HAL_RCC_OscConfig+0x27c>)
 8005798:	2201      	movs	r2, #1
 800579a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800579c:	f7fd f968 	bl	8002a70 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057a4:	f7fd f964 	bl	8002a70 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e173      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057b6:	4b0b      	ldr	r3, [pc, #44]	@ (80057e4 <HAL_RCC_OscConfig+0x274>)
 80057b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0f0      	beq.n	80057a4 <HAL_RCC_OscConfig+0x234>
 80057c2:	e01b      	b.n	80057fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057c4:	4b09      	ldr	r3, [pc, #36]	@ (80057ec <HAL_RCC_OscConfig+0x27c>)
 80057c6:	2200      	movs	r2, #0
 80057c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ca:	f7fd f951 	bl	8002a70 <HAL_GetTick>
 80057ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057d0:	e00e      	b.n	80057f0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057d2:	f7fd f94d 	bl	8002a70 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d907      	bls.n	80057f0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e15c      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
 80057e4:	40023800 	.word	0x40023800
 80057e8:	42470000 	.word	0x42470000
 80057ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057f0:	4b8a      	ldr	r3, [pc, #552]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80057f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1ea      	bne.n	80057d2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 8097 	beq.w	8005938 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800580a:	2300      	movs	r3, #0
 800580c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800580e:	4b83      	ldr	r3, [pc, #524]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10f      	bne.n	800583a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800581a:	2300      	movs	r3, #0
 800581c:	60bb      	str	r3, [r7, #8]
 800581e:	4b7f      	ldr	r3, [pc, #508]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	4a7e      	ldr	r2, [pc, #504]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005828:	6413      	str	r3, [r2, #64]	@ 0x40
 800582a:	4b7c      	ldr	r3, [pc, #496]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005832:	60bb      	str	r3, [r7, #8]
 8005834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005836:	2301      	movs	r3, #1
 8005838:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800583a:	4b79      	ldr	r3, [pc, #484]	@ (8005a20 <HAL_RCC_OscConfig+0x4b0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005842:	2b00      	cmp	r3, #0
 8005844:	d118      	bne.n	8005878 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005846:	4b76      	ldr	r3, [pc, #472]	@ (8005a20 <HAL_RCC_OscConfig+0x4b0>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a75      	ldr	r2, [pc, #468]	@ (8005a20 <HAL_RCC_OscConfig+0x4b0>)
 800584c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005852:	f7fd f90d 	bl	8002a70 <HAL_GetTick>
 8005856:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005858:	e008      	b.n	800586c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800585a:	f7fd f909 	bl	8002a70 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	2b02      	cmp	r3, #2
 8005866:	d901      	bls.n	800586c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e118      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800586c:	4b6c      	ldr	r3, [pc, #432]	@ (8005a20 <HAL_RCC_OscConfig+0x4b0>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0f0      	beq.n	800585a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d106      	bne.n	800588e <HAL_RCC_OscConfig+0x31e>
 8005880:	4b66      	ldr	r3, [pc, #408]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005884:	4a65      	ldr	r2, [pc, #404]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005886:	f043 0301 	orr.w	r3, r3, #1
 800588a:	6713      	str	r3, [r2, #112]	@ 0x70
 800588c:	e01c      	b.n	80058c8 <HAL_RCC_OscConfig+0x358>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	2b05      	cmp	r3, #5
 8005894:	d10c      	bne.n	80058b0 <HAL_RCC_OscConfig+0x340>
 8005896:	4b61      	ldr	r3, [pc, #388]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589a:	4a60      	ldr	r2, [pc, #384]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 800589c:	f043 0304 	orr.w	r3, r3, #4
 80058a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80058a2:	4b5e      	ldr	r3, [pc, #376]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a6:	4a5d      	ldr	r2, [pc, #372]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058a8:	f043 0301 	orr.w	r3, r3, #1
 80058ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80058ae:	e00b      	b.n	80058c8 <HAL_RCC_OscConfig+0x358>
 80058b0:	4b5a      	ldr	r3, [pc, #360]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b4:	4a59      	ldr	r2, [pc, #356]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058b6:	f023 0301 	bic.w	r3, r3, #1
 80058ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80058bc:	4b57      	ldr	r3, [pc, #348]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c0:	4a56      	ldr	r2, [pc, #344]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058c2:	f023 0304 	bic.w	r3, r3, #4
 80058c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d015      	beq.n	80058fc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d0:	f7fd f8ce 	bl	8002a70 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058d6:	e00a      	b.n	80058ee <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d8:	f7fd f8ca 	bl	8002a70 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e0d7      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ee:	4b4b      	ldr	r3, [pc, #300]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80058f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d0ee      	beq.n	80058d8 <HAL_RCC_OscConfig+0x368>
 80058fa:	e014      	b.n	8005926 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058fc:	f7fd f8b8 	bl	8002a70 <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005902:	e00a      	b.n	800591a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005904:	f7fd f8b4 	bl	8002a70 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005912:	4293      	cmp	r3, r2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e0c1      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800591a:	4b40      	ldr	r3, [pc, #256]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1ee      	bne.n	8005904 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005926:	7dfb      	ldrb	r3, [r7, #23]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d105      	bne.n	8005938 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800592c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 800592e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005930:	4a3a      	ldr	r2, [pc, #232]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005936:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 80ad 	beq.w	8005a9c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005942:	4b36      	ldr	r3, [pc, #216]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
 800594a:	2b08      	cmp	r3, #8
 800594c:	d060      	beq.n	8005a10 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	2b02      	cmp	r3, #2
 8005954:	d145      	bne.n	80059e2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005956:	4b33      	ldr	r3, [pc, #204]	@ (8005a24 <HAL_RCC_OscConfig+0x4b4>)
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800595c:	f7fd f888 	bl	8002a70 <HAL_GetTick>
 8005960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005964:	f7fd f884 	bl	8002a70 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b02      	cmp	r3, #2
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e093      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005976:	4b29      	ldr	r3, [pc, #164]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f0      	bne.n	8005964 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69da      	ldr	r2, [r3, #28]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	431a      	orrs	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	019b      	lsls	r3, r3, #6
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	085b      	lsrs	r3, r3, #1
 800599a:	3b01      	subs	r3, #1
 800599c:	041b      	lsls	r3, r3, #16
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a4:	061b      	lsls	r3, r3, #24
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	071b      	lsls	r3, r3, #28
 80059ae:	491b      	ldr	r1, [pc, #108]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005a24 <HAL_RCC_OscConfig+0x4b4>)
 80059b6:	2201      	movs	r2, #1
 80059b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ba:	f7fd f859 	bl	8002a70 <HAL_GetTick>
 80059be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c0:	e008      	b.n	80059d4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c2:	f7fd f855 	bl	8002a70 <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d901      	bls.n	80059d4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e064      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059d4:	4b11      	ldr	r3, [pc, #68]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d0f0      	beq.n	80059c2 <HAL_RCC_OscConfig+0x452>
 80059e0:	e05c      	b.n	8005a9c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059e2:	4b10      	ldr	r3, [pc, #64]	@ (8005a24 <HAL_RCC_OscConfig+0x4b4>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059e8:	f7fd f842 	bl	8002a70 <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059f0:	f7fd f83e 	bl	8002a70 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e04d      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a02:	4b06      	ldr	r3, [pc, #24]	@ (8005a1c <HAL_RCC_OscConfig+0x4ac>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f0      	bne.n	80059f0 <HAL_RCC_OscConfig+0x480>
 8005a0e:	e045      	b.n	8005a9c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d107      	bne.n	8005a28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e040      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
 8005a1c:	40023800 	.word	0x40023800
 8005a20:	40007000 	.word	0x40007000
 8005a24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a28:	4b1f      	ldr	r3, [pc, #124]	@ (8005aa8 <HAL_RCC_OscConfig+0x538>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d030      	beq.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d129      	bne.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d122      	bne.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a58:	4013      	ands	r3, r2
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d119      	bne.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	085b      	lsrs	r3, r3, #1
 8005a70:	3b01      	subs	r3, #1
 8005a72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d10f      	bne.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d107      	bne.n	8005a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a92:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d001      	beq.n	8005a9c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e000      	b.n	8005a9e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	40023800 	.word	0x40023800

08005aac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b082      	sub	sp, #8
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e042      	b.n	8005b44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d106      	bne.n	8005ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fc feb8 	bl	8002848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	@ 0x24
 8005adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 fdd3 	bl	800669c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	695a      	ldr	r2, [r3, #20]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68da      	ldr	r2, [r3, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08a      	sub	sp, #40	@ 0x28
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d175      	bne.n	8005c58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d002      	beq.n	8005b78 <HAL_UART_Transmit+0x2c>
 8005b72:	88fb      	ldrh	r3, [r7, #6]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e06e      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2221      	movs	r2, #33	@ 0x21
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b8a:	f7fc ff71 	bl	8002a70 <HAL_GetTick>
 8005b8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	88fa      	ldrh	r2, [r7, #6]
 8005b94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	88fa      	ldrh	r2, [r7, #6]
 8005b9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba4:	d108      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d104      	bne.n	8005bb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	61bb      	str	r3, [r7, #24]
 8005bb6:	e003      	b.n	8005bc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bc0:	e02e      	b.n	8005c20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2180      	movs	r1, #128	@ 0x80
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f000 fb37 	bl	8006240 <UART_WaitOnFlagUntilTimeout>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e03a      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	461a      	mov	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	3302      	adds	r3, #2
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	e007      	b.n	8005c12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	781a      	ldrb	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1cb      	bne.n	8005bc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2140      	movs	r1, #64	@ 0x40
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fb03 	bl	8006240 <UART_WaitOnFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e006      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c54:	2300      	movs	r3, #0
 8005c56:	e000      	b.n	8005c5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c58:	2302      	movs	r3, #2
  }
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3720      	adds	r7, #32
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c62:	b580      	push	{r7, lr}
 8005c64:	b084      	sub	sp, #16
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	60f8      	str	r0, [r7, #12]
 8005c6a:	60b9      	str	r1, [r7, #8]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	2b20      	cmp	r3, #32
 8005c7a:	d112      	bne.n	8005ca2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d002      	beq.n	8005c88 <HAL_UART_Receive_IT+0x26>
 8005c82:	88fb      	ldrh	r3, [r7, #6]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e00b      	b.n	8005ca4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c92:	88fb      	ldrh	r3, [r7, #6]
 8005c94:	461a      	mov	r2, r3
 8005c96:	68b9      	ldr	r1, [r7, #8]
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 fb2a 	bl	80062f2 <UART_Start_Receive_IT>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	e000      	b.n	8005ca4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005ca2:	2302      	movs	r3, #2
  }
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b0ba      	sub	sp, #232	@ 0xe8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ce2:	f003 030f 	and.w	r3, r3, #15
 8005ce6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005cea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10f      	bne.n	8005d12 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cf6:	f003 0320 	and.w	r3, r3, #32
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <HAL_UART_IRQHandler+0x66>
 8005cfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d02:	f003 0320 	and.w	r3, r3, #32
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 fc07 	bl	800651e <UART_Receive_IT>
      return;
 8005d10:	e273      	b.n	80061fa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 80de 	beq.w	8005ed8 <HAL_UART_IRQHandler+0x22c>
 8005d1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d106      	bne.n	8005d36 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d2c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80d1 	beq.w	8005ed8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00b      	beq.n	8005d5a <HAL_UART_IRQHandler+0xae>
 8005d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d005      	beq.n	8005d5a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d52:	f043 0201 	orr.w	r2, r3, #1
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d5e:	f003 0304 	and.w	r3, r3, #4
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00b      	beq.n	8005d7e <HAL_UART_IRQHandler+0xd2>
 8005d66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d76:	f043 0202 	orr.w	r2, r3, #2
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00b      	beq.n	8005da2 <HAL_UART_IRQHandler+0xf6>
 8005d8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d005      	beq.n	8005da2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d9a:	f043 0204 	orr.w	r2, r3, #4
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da6:	f003 0308 	and.w	r3, r3, #8
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d011      	beq.n	8005dd2 <HAL_UART_IRQHandler+0x126>
 8005dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d105      	bne.n	8005dc6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005dba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d005      	beq.n	8005dd2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dca:	f043 0208 	orr.w	r2, r3, #8
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 820a 	beq.w	80061f0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005de0:	f003 0320 	and.w	r3, r3, #32
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d008      	beq.n	8005dfa <HAL_UART_IRQHandler+0x14e>
 8005de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dec:	f003 0320 	and.w	r3, r3, #32
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d002      	beq.n	8005dfa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 fb92 	bl	800651e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e04:	2b40      	cmp	r3, #64	@ 0x40
 8005e06:	bf0c      	ite	eq
 8005e08:	2301      	moveq	r3, #1
 8005e0a:	2300      	movne	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d103      	bne.n	8005e26 <HAL_UART_IRQHandler+0x17a>
 8005e1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d04f      	beq.n	8005ec6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fa9d 	bl	8006366 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e36:	2b40      	cmp	r3, #64	@ 0x40
 8005e38:	d141      	bne.n	8005ebe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3314      	adds	r3, #20
 8005e40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3314      	adds	r3, #20
 8005e62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005e66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005e72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005e7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1d9      	bne.n	8005e3a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d013      	beq.n	8005eb6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e92:	4a8a      	ldr	r2, [pc, #552]	@ (80060bc <HAL_UART_IRQHandler+0x410>)
 8005e94:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fd f9a9 	bl	80031f2 <HAL_DMA_Abort_IT>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d016      	beq.n	8005ed4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb4:	e00e      	b.n	8005ed4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f9ac 	bl	8006214 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ebc:	e00a      	b.n	8005ed4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f9a8 	bl	8006214 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec4:	e006      	b.n	8005ed4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f9a4 	bl	8006214 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005ed2:	e18d      	b.n	80061f0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed4:	bf00      	nop
    return;
 8005ed6:	e18b      	b.n	80061f0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	f040 8167 	bne.w	80061b0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ee6:	f003 0310 	and.w	r3, r3, #16
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f000 8160 	beq.w	80061b0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ef4:	f003 0310 	and.w	r3, r3, #16
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 8159 	beq.w	80061b0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	60bb      	str	r3, [r7, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	60bb      	str	r3, [r7, #8]
 8005f12:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f1e:	2b40      	cmp	r3, #64	@ 0x40
 8005f20:	f040 80ce 	bne.w	80060c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	f000 80a9 	beq.w	800608c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f42:	429a      	cmp	r2, r3
 8005f44:	f080 80a2 	bcs.w	800608c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f54:	69db      	ldr	r3, [r3, #28]
 8005f56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f5a:	f000 8088 	beq.w	800606e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	330c      	adds	r3, #12
 8005f64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f6c:	e853 3f00 	ldrex	r3, [r3]
 8005f70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005f74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	330c      	adds	r3, #12
 8005f86:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005f8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005f96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005f9a:	e841 2300 	strex	r3, r2, [r1]
 8005f9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005fa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d1d9      	bne.n	8005f5e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3314      	adds	r3, #20
 8005fb0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fb4:	e853 3f00 	ldrex	r3, [r3]
 8005fb8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005fba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005fbc:	f023 0301 	bic.w	r3, r3, #1
 8005fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	3314      	adds	r3, #20
 8005fca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005fce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005fd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005fd6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005fe0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e1      	bne.n	8005faa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	3314      	adds	r3, #20
 8005fec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ff0:	e853 3f00 	ldrex	r3, [r3]
 8005ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ff8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ffc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3314      	adds	r3, #20
 8006006:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800600a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800600c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006010:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006012:	e841 2300 	strex	r3, r2, [r1]
 8006016:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1e3      	bne.n	8005fe6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	330c      	adds	r3, #12
 8006032:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006036:	e853 3f00 	ldrex	r3, [r3]
 800603a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800603c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800603e:	f023 0310 	bic.w	r3, r3, #16
 8006042:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	330c      	adds	r3, #12
 800604c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006050:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006052:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006054:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006056:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006058:	e841 2300 	strex	r3, r2, [r1]
 800605c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800605e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1e3      	bne.n	800602c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006068:	4618      	mov	r0, r3
 800606a:	f7fd f852 	bl	8003112 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2202      	movs	r2, #2
 8006072:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800607c:	b29b      	uxth	r3, r3
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	b29b      	uxth	r3, r3
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 f8cf 	bl	8006228 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800608a:	e0b3      	b.n	80061f4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006090:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006094:	429a      	cmp	r2, r3
 8006096:	f040 80ad 	bne.w	80061f4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060a4:	f040 80a6 	bne.w	80061f4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060b2:	4619      	mov	r1, r3
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f8b7 	bl	8006228 <HAL_UARTEx_RxEventCallback>
      return;
 80060ba:	e09b      	b.n	80061f4 <HAL_UART_IRQHandler+0x548>
 80060bc:	0800642d 	.word	0x0800642d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f000 808e 	beq.w	80061f8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80060dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 8089 	beq.w	80061f8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	330c      	adds	r3, #12
 80060ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f0:	e853 3f00 	ldrex	r3, [r3]
 80060f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	330c      	adds	r3, #12
 8006106:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800610a:	647a      	str	r2, [r7, #68]	@ 0x44
 800610c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006110:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006112:	e841 2300 	strex	r3, r2, [r1]
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1e3      	bne.n	80060e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3314      	adds	r3, #20
 8006124:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	623b      	str	r3, [r7, #32]
   return(result);
 800612e:	6a3b      	ldr	r3, [r7, #32]
 8006130:	f023 0301 	bic.w	r3, r3, #1
 8006134:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3314      	adds	r3, #20
 800613e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006142:	633a      	str	r2, [r7, #48]	@ 0x30
 8006144:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006146:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1e3      	bne.n	800611e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2220      	movs	r2, #32
 800615a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	330c      	adds	r3, #12
 800616a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	e853 3f00 	ldrex	r3, [r3]
 8006172:	60fb      	str	r3, [r7, #12]
   return(result);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 0310 	bic.w	r3, r3, #16
 800617a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	330c      	adds	r3, #12
 8006184:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006188:	61fa      	str	r2, [r7, #28]
 800618a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618c:	69b9      	ldr	r1, [r7, #24]
 800618e:	69fa      	ldr	r2, [r7, #28]
 8006190:	e841 2300 	strex	r3, r2, [r1]
 8006194:	617b      	str	r3, [r7, #20]
   return(result);
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e3      	bne.n	8006164 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 f83d 	bl	8006228 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061ae:	e023      	b.n	80061f8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d009      	beq.n	80061d0 <HAL_UART_IRQHandler+0x524>
 80061bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f940 	bl	800644e <UART_Transmit_IT>
    return;
 80061ce:	e014      	b.n	80061fa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00e      	beq.n	80061fa <HAL_UART_IRQHandler+0x54e>
 80061dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d008      	beq.n	80061fa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f980 	bl	80064ee <UART_EndTransmit_IT>
    return;
 80061ee:	e004      	b.n	80061fa <HAL_UART_IRQHandler+0x54e>
    return;
 80061f0:	bf00      	nop
 80061f2:	e002      	b.n	80061fa <HAL_UART_IRQHandler+0x54e>
      return;
 80061f4:	bf00      	nop
 80061f6:	e000      	b.n	80061fa <HAL_UART_IRQHandler+0x54e>
      return;
 80061f8:	bf00      	nop
  }
}
 80061fa:	37e8      	adds	r7, #232	@ 0xe8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	460b      	mov	r3, r1
 8006232:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	4613      	mov	r3, r2
 800624e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006250:	e03b      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006258:	d037      	beq.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800625a:	f7fc fc09 	bl	8002a70 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	6a3a      	ldr	r2, [r7, #32]
 8006266:	429a      	cmp	r2, r3
 8006268:	d302      	bcc.n	8006270 <UART_WaitOnFlagUntilTimeout+0x30>
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e03a      	b.n	80062ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f003 0304 	and.w	r3, r3, #4
 800627e:	2b00      	cmp	r3, #0
 8006280:	d023      	beq.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2b80      	cmp	r3, #128	@ 0x80
 8006286:	d020      	beq.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	2b40      	cmp	r3, #64	@ 0x40
 800628c:	d01d      	beq.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0308 	and.w	r3, r3, #8
 8006298:	2b08      	cmp	r3, #8
 800629a:	d116      	bne.n	80062ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800629c:	2300      	movs	r3, #0
 800629e:	617b      	str	r3, [r7, #20]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	617b      	str	r3, [r7, #20]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	617b      	str	r3, [r7, #20]
 80062b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f000 f857 	bl	8006366 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2208      	movs	r2, #8
 80062bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e00f      	b.n	80062ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	4013      	ands	r3, r2
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	bf0c      	ite	eq
 80062da:	2301      	moveq	r3, #1
 80062dc:	2300      	movne	r3, #0
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	79fb      	ldrb	r3, [r7, #7]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d0b4      	beq.n	8006252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b085      	sub	sp, #20
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	4613      	mov	r3, r2
 80062fe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	88fa      	ldrh	r2, [r7, #6]
 800630a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	88fa      	ldrh	r2, [r7, #6]
 8006310:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2222      	movs	r2, #34	@ 0x22
 800631c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d007      	beq.n	8006338 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006336:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695a      	ldr	r2, [r3, #20]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0201 	orr.w	r2, r2, #1
 8006346:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0220 	orr.w	r2, r2, #32
 8006356:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006366:	b480      	push	{r7}
 8006368:	b095      	sub	sp, #84	@ 0x54
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	330c      	adds	r3, #12
 8006374:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006378:	e853 3f00 	ldrex	r3, [r3]
 800637c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006384:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	330c      	adds	r3, #12
 800638c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800638e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006390:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006392:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006396:	e841 2300 	strex	r3, r2, [r1]
 800639a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800639c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1e5      	bne.n	800636e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	3314      	adds	r3, #20
 80063a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063aa:	6a3b      	ldr	r3, [r7, #32]
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	f023 0301 	bic.w	r3, r3, #1
 80063b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3314      	adds	r3, #20
 80063c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1e5      	bne.n	80063a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d119      	bne.n	8006412 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	330c      	adds	r3, #12
 80063e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	e853 3f00 	ldrex	r3, [r3]
 80063ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	f023 0310 	bic.w	r3, r3, #16
 80063f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	330c      	adds	r3, #12
 80063fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063fe:	61ba      	str	r2, [r7, #24]
 8006400:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006402:	6979      	ldr	r1, [r7, #20]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	e841 2300 	strex	r3, r2, [r1]
 800640a:	613b      	str	r3, [r7, #16]
   return(result);
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1e5      	bne.n	80063de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006420:	bf00      	nop
 8006422:	3754      	adds	r7, #84	@ 0x54
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006438:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f7ff fee7 	bl	8006214 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006446:	bf00      	nop
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800644e:	b480      	push	{r7}
 8006450:	b085      	sub	sp, #20
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b21      	cmp	r3, #33	@ 0x21
 8006460:	d13e      	bne.n	80064e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646a:	d114      	bne.n	8006496 <UART_Transmit_IT+0x48>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d110      	bne.n	8006496 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	881b      	ldrh	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006488:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	1c9a      	adds	r2, r3, #2
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	621a      	str	r2, [r3, #32]
 8006494:	e008      	b.n	80064a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	1c59      	adds	r1, r3, #1
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6211      	str	r1, [r2, #32]
 80064a0:	781a      	ldrb	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	4619      	mov	r1, r3
 80064b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10f      	bne.n	80064dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80064da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	e000      	b.n	80064e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064e0:	2302      	movs	r3, #2
  }
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr

080064ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b082      	sub	sp, #8
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68da      	ldr	r2, [r3, #12]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006504:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7ff fe76 	bl	8006200 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b08c      	sub	sp, #48	@ 0x30
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006526:	2300      	movs	r3, #0
 8006528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800652a:	2300      	movs	r3, #0
 800652c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b22      	cmp	r3, #34	@ 0x22
 8006538:	f040 80aa 	bne.w	8006690 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006544:	d115      	bne.n	8006572 <UART_Receive_IT+0x54>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d111      	bne.n	8006572 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006552:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	b29b      	uxth	r3, r3
 800655c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006560:	b29a      	uxth	r2, r3
 8006562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006564:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656a:	1c9a      	adds	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006570:	e024      	b.n	80065bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006576:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006580:	d007      	beq.n	8006592 <UART_Receive_IT+0x74>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10a      	bne.n	80065a0 <UART_Receive_IT+0x82>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d106      	bne.n	80065a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	b2da      	uxtb	r2, r3
 800659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659c:	701a      	strb	r2, [r3, #0]
 800659e:	e008      	b.n	80065b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b01      	subs	r3, #1
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	4619      	mov	r1, r3
 80065ca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d15d      	bne.n	800668c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68da      	ldr	r2, [r3, #12]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0220 	bic.w	r2, r2, #32
 80065de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	695a      	ldr	r2, [r3, #20]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0201 	bic.w	r2, r2, #1
 80065fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2220      	movs	r2, #32
 8006604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006612:	2b01      	cmp	r3, #1
 8006614:	d135      	bne.n	8006682 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	330c      	adds	r3, #12
 8006622:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	e853 3f00 	ldrex	r3, [r3]
 800662a:	613b      	str	r3, [r7, #16]
   return(result);
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f023 0310 	bic.w	r3, r3, #16
 8006632:	627b      	str	r3, [r7, #36]	@ 0x24
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	330c      	adds	r3, #12
 800663a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800663c:	623a      	str	r2, [r7, #32]
 800663e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006640:	69f9      	ldr	r1, [r7, #28]
 8006642:	6a3a      	ldr	r2, [r7, #32]
 8006644:	e841 2300 	strex	r3, r2, [r1]
 8006648:	61bb      	str	r3, [r7, #24]
   return(result);
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e5      	bne.n	800661c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0310 	and.w	r3, r3, #16
 800665a:	2b10      	cmp	r3, #16
 800665c:	d10a      	bne.n	8006674 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	60fb      	str	r3, [r7, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	60fb      	str	r3, [r7, #12]
 8006672:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006678:	4619      	mov	r1, r3
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7ff fdd4 	bl	8006228 <HAL_UARTEx_RxEventCallback>
 8006680:	e002      	b.n	8006688 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f7fb fbe8 	bl	8001e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006688:	2300      	movs	r3, #0
 800668a:	e002      	b.n	8006692 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	e000      	b.n	8006692 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006690:	2302      	movs	r3, #2
  }
}
 8006692:	4618      	mov	r0, r3
 8006694:	3730      	adds	r7, #48	@ 0x30
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
	...

0800669c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800669c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066a0:	b0c0      	sub	sp, #256	@ 0x100
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80066b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b8:	68d9      	ldr	r1, [r3, #12]
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	ea40 0301 	orr.w	r3, r0, r1
 80066c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ca:	689a      	ldr	r2, [r3, #8]
 80066cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	431a      	orrs	r2, r3
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	431a      	orrs	r2, r3
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80066e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80066f4:	f021 010c 	bic.w	r1, r1, #12
 80066f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006702:	430b      	orrs	r3, r1
 8006704:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006716:	6999      	ldr	r1, [r3, #24]
 8006718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	ea40 0301 	orr.w	r3, r0, r1
 8006722:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	4b8f      	ldr	r3, [pc, #572]	@ (8006968 <UART_SetConfig+0x2cc>)
 800672c:	429a      	cmp	r2, r3
 800672e:	d005      	beq.n	800673c <UART_SetConfig+0xa0>
 8006730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	4b8d      	ldr	r3, [pc, #564]	@ (800696c <UART_SetConfig+0x2d0>)
 8006738:	429a      	cmp	r2, r3
 800673a:	d104      	bne.n	8006746 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800673c:	f7fe fcd4 	bl	80050e8 <HAL_RCC_GetPCLK2Freq>
 8006740:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006744:	e003      	b.n	800674e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006746:	f7fe fcbb 	bl	80050c0 <HAL_RCC_GetPCLK1Freq>
 800674a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800674e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006752:	69db      	ldr	r3, [r3, #28]
 8006754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006758:	f040 810c 	bne.w	8006974 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800675c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006760:	2200      	movs	r2, #0
 8006762:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006766:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800676a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800676e:	4622      	mov	r2, r4
 8006770:	462b      	mov	r3, r5
 8006772:	1891      	adds	r1, r2, r2
 8006774:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006776:	415b      	adcs	r3, r3
 8006778:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800677a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800677e:	4621      	mov	r1, r4
 8006780:	eb12 0801 	adds.w	r8, r2, r1
 8006784:	4629      	mov	r1, r5
 8006786:	eb43 0901 	adc.w	r9, r3, r1
 800678a:	f04f 0200 	mov.w	r2, #0
 800678e:	f04f 0300 	mov.w	r3, #0
 8006792:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006796:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800679a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800679e:	4690      	mov	r8, r2
 80067a0:	4699      	mov	r9, r3
 80067a2:	4623      	mov	r3, r4
 80067a4:	eb18 0303 	adds.w	r3, r8, r3
 80067a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80067ac:	462b      	mov	r3, r5
 80067ae:	eb49 0303 	adc.w	r3, r9, r3
 80067b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80067c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80067ca:	460b      	mov	r3, r1
 80067cc:	18db      	adds	r3, r3, r3
 80067ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80067d0:	4613      	mov	r3, r2
 80067d2:	eb42 0303 	adc.w	r3, r2, r3
 80067d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80067d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80067dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80067e0:	f7fa fbe0 	bl	8000fa4 <__aeabi_uldivmod>
 80067e4:	4602      	mov	r2, r0
 80067e6:	460b      	mov	r3, r1
 80067e8:	4b61      	ldr	r3, [pc, #388]	@ (8006970 <UART_SetConfig+0x2d4>)
 80067ea:	fba3 2302 	umull	r2, r3, r3, r2
 80067ee:	095b      	lsrs	r3, r3, #5
 80067f0:	011c      	lsls	r4, r3, #4
 80067f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006800:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006804:	4642      	mov	r2, r8
 8006806:	464b      	mov	r3, r9
 8006808:	1891      	adds	r1, r2, r2
 800680a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800680c:	415b      	adcs	r3, r3
 800680e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006810:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006814:	4641      	mov	r1, r8
 8006816:	eb12 0a01 	adds.w	sl, r2, r1
 800681a:	4649      	mov	r1, r9
 800681c:	eb43 0b01 	adc.w	fp, r3, r1
 8006820:	f04f 0200 	mov.w	r2, #0
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800682c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006830:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006834:	4692      	mov	sl, r2
 8006836:	469b      	mov	fp, r3
 8006838:	4643      	mov	r3, r8
 800683a:	eb1a 0303 	adds.w	r3, sl, r3
 800683e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006842:	464b      	mov	r3, r9
 8006844:	eb4b 0303 	adc.w	r3, fp, r3
 8006848:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800684c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006858:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800685c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006860:	460b      	mov	r3, r1
 8006862:	18db      	adds	r3, r3, r3
 8006864:	643b      	str	r3, [r7, #64]	@ 0x40
 8006866:	4613      	mov	r3, r2
 8006868:	eb42 0303 	adc.w	r3, r2, r3
 800686c:	647b      	str	r3, [r7, #68]	@ 0x44
 800686e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006872:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006876:	f7fa fb95 	bl	8000fa4 <__aeabi_uldivmod>
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	4611      	mov	r1, r2
 8006880:	4b3b      	ldr	r3, [pc, #236]	@ (8006970 <UART_SetConfig+0x2d4>)
 8006882:	fba3 2301 	umull	r2, r3, r3, r1
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	2264      	movs	r2, #100	@ 0x64
 800688a:	fb02 f303 	mul.w	r3, r2, r3
 800688e:	1acb      	subs	r3, r1, r3
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006896:	4b36      	ldr	r3, [pc, #216]	@ (8006970 <UART_SetConfig+0x2d4>)
 8006898:	fba3 2302 	umull	r2, r3, r3, r2
 800689c:	095b      	lsrs	r3, r3, #5
 800689e:	005b      	lsls	r3, r3, #1
 80068a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068a4:	441c      	add	r4, r3
 80068a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068aa:	2200      	movs	r2, #0
 80068ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80068b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80068b8:	4642      	mov	r2, r8
 80068ba:	464b      	mov	r3, r9
 80068bc:	1891      	adds	r1, r2, r2
 80068be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80068c0:	415b      	adcs	r3, r3
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80068c8:	4641      	mov	r1, r8
 80068ca:	1851      	adds	r1, r2, r1
 80068cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80068ce:	4649      	mov	r1, r9
 80068d0:	414b      	adcs	r3, r1
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d4:	f04f 0200 	mov.w	r2, #0
 80068d8:	f04f 0300 	mov.w	r3, #0
 80068dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80068e0:	4659      	mov	r1, fp
 80068e2:	00cb      	lsls	r3, r1, #3
 80068e4:	4651      	mov	r1, sl
 80068e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068ea:	4651      	mov	r1, sl
 80068ec:	00ca      	lsls	r2, r1, #3
 80068ee:	4610      	mov	r0, r2
 80068f0:	4619      	mov	r1, r3
 80068f2:	4603      	mov	r3, r0
 80068f4:	4642      	mov	r2, r8
 80068f6:	189b      	adds	r3, r3, r2
 80068f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068fc:	464b      	mov	r3, r9
 80068fe:	460a      	mov	r2, r1
 8006900:	eb42 0303 	adc.w	r3, r2, r3
 8006904:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006914:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006918:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800691c:	460b      	mov	r3, r1
 800691e:	18db      	adds	r3, r3, r3
 8006920:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006922:	4613      	mov	r3, r2
 8006924:	eb42 0303 	adc.w	r3, r2, r3
 8006928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800692a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800692e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006932:	f7fa fb37 	bl	8000fa4 <__aeabi_uldivmod>
 8006936:	4602      	mov	r2, r0
 8006938:	460b      	mov	r3, r1
 800693a:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <UART_SetConfig+0x2d4>)
 800693c:	fba3 1302 	umull	r1, r3, r3, r2
 8006940:	095b      	lsrs	r3, r3, #5
 8006942:	2164      	movs	r1, #100	@ 0x64
 8006944:	fb01 f303 	mul.w	r3, r1, r3
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	00db      	lsls	r3, r3, #3
 800694c:	3332      	adds	r3, #50	@ 0x32
 800694e:	4a08      	ldr	r2, [pc, #32]	@ (8006970 <UART_SetConfig+0x2d4>)
 8006950:	fba2 2303 	umull	r2, r3, r2, r3
 8006954:	095b      	lsrs	r3, r3, #5
 8006956:	f003 0207 	and.w	r2, r3, #7
 800695a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4422      	add	r2, r4
 8006962:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006964:	e106      	b.n	8006b74 <UART_SetConfig+0x4d8>
 8006966:	bf00      	nop
 8006968:	40011000 	.word	0x40011000
 800696c:	40011400 	.word	0x40011400
 8006970:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006974:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006978:	2200      	movs	r2, #0
 800697a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800697e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006982:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006986:	4642      	mov	r2, r8
 8006988:	464b      	mov	r3, r9
 800698a:	1891      	adds	r1, r2, r2
 800698c:	6239      	str	r1, [r7, #32]
 800698e:	415b      	adcs	r3, r3
 8006990:	627b      	str	r3, [r7, #36]	@ 0x24
 8006992:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006996:	4641      	mov	r1, r8
 8006998:	1854      	adds	r4, r2, r1
 800699a:	4649      	mov	r1, r9
 800699c:	eb43 0501 	adc.w	r5, r3, r1
 80069a0:	f04f 0200 	mov.w	r2, #0
 80069a4:	f04f 0300 	mov.w	r3, #0
 80069a8:	00eb      	lsls	r3, r5, #3
 80069aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069ae:	00e2      	lsls	r2, r4, #3
 80069b0:	4614      	mov	r4, r2
 80069b2:	461d      	mov	r5, r3
 80069b4:	4643      	mov	r3, r8
 80069b6:	18e3      	adds	r3, r4, r3
 80069b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069bc:	464b      	mov	r3, r9
 80069be:	eb45 0303 	adc.w	r3, r5, r3
 80069c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80069d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80069d6:	f04f 0200 	mov.w	r2, #0
 80069da:	f04f 0300 	mov.w	r3, #0
 80069de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80069e2:	4629      	mov	r1, r5
 80069e4:	008b      	lsls	r3, r1, #2
 80069e6:	4621      	mov	r1, r4
 80069e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069ec:	4621      	mov	r1, r4
 80069ee:	008a      	lsls	r2, r1, #2
 80069f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80069f4:	f7fa fad6 	bl	8000fa4 <__aeabi_uldivmod>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4b60      	ldr	r3, [pc, #384]	@ (8006b80 <UART_SetConfig+0x4e4>)
 80069fe:	fba3 2302 	umull	r2, r3, r3, r2
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	011c      	lsls	r4, r3, #4
 8006a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a18:	4642      	mov	r2, r8
 8006a1a:	464b      	mov	r3, r9
 8006a1c:	1891      	adds	r1, r2, r2
 8006a1e:	61b9      	str	r1, [r7, #24]
 8006a20:	415b      	adcs	r3, r3
 8006a22:	61fb      	str	r3, [r7, #28]
 8006a24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a28:	4641      	mov	r1, r8
 8006a2a:	1851      	adds	r1, r2, r1
 8006a2c:	6139      	str	r1, [r7, #16]
 8006a2e:	4649      	mov	r1, r9
 8006a30:	414b      	adcs	r3, r1
 8006a32:	617b      	str	r3, [r7, #20]
 8006a34:	f04f 0200 	mov.w	r2, #0
 8006a38:	f04f 0300 	mov.w	r3, #0
 8006a3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a40:	4659      	mov	r1, fp
 8006a42:	00cb      	lsls	r3, r1, #3
 8006a44:	4651      	mov	r1, sl
 8006a46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a4a:	4651      	mov	r1, sl
 8006a4c:	00ca      	lsls	r2, r1, #3
 8006a4e:	4610      	mov	r0, r2
 8006a50:	4619      	mov	r1, r3
 8006a52:	4603      	mov	r3, r0
 8006a54:	4642      	mov	r2, r8
 8006a56:	189b      	adds	r3, r3, r2
 8006a58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a5c:	464b      	mov	r3, r9
 8006a5e:	460a      	mov	r2, r1
 8006a60:	eb42 0303 	adc.w	r3, r2, r3
 8006a64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a74:	f04f 0200 	mov.w	r2, #0
 8006a78:	f04f 0300 	mov.w	r3, #0
 8006a7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a80:	4649      	mov	r1, r9
 8006a82:	008b      	lsls	r3, r1, #2
 8006a84:	4641      	mov	r1, r8
 8006a86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a8a:	4641      	mov	r1, r8
 8006a8c:	008a      	lsls	r2, r1, #2
 8006a8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a92:	f7fa fa87 	bl	8000fa4 <__aeabi_uldivmod>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	4b38      	ldr	r3, [pc, #224]	@ (8006b80 <UART_SetConfig+0x4e4>)
 8006a9e:	fba3 2301 	umull	r2, r3, r3, r1
 8006aa2:	095b      	lsrs	r3, r3, #5
 8006aa4:	2264      	movs	r2, #100	@ 0x64
 8006aa6:	fb02 f303 	mul.w	r3, r2, r3
 8006aaa:	1acb      	subs	r3, r1, r3
 8006aac:	011b      	lsls	r3, r3, #4
 8006aae:	3332      	adds	r3, #50	@ 0x32
 8006ab0:	4a33      	ldr	r2, [pc, #204]	@ (8006b80 <UART_SetConfig+0x4e4>)
 8006ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab6:	095b      	lsrs	r3, r3, #5
 8006ab8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006abc:	441c      	add	r4, r3
 8006abe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ac6:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ac8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	1891      	adds	r1, r2, r2
 8006ad2:	60b9      	str	r1, [r7, #8]
 8006ad4:	415b      	adcs	r3, r3
 8006ad6:	60fb      	str	r3, [r7, #12]
 8006ad8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006adc:	4641      	mov	r1, r8
 8006ade:	1851      	adds	r1, r2, r1
 8006ae0:	6039      	str	r1, [r7, #0]
 8006ae2:	4649      	mov	r1, r9
 8006ae4:	414b      	adcs	r3, r1
 8006ae6:	607b      	str	r3, [r7, #4]
 8006ae8:	f04f 0200 	mov.w	r2, #0
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006af4:	4659      	mov	r1, fp
 8006af6:	00cb      	lsls	r3, r1, #3
 8006af8:	4651      	mov	r1, sl
 8006afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006afe:	4651      	mov	r1, sl
 8006b00:	00ca      	lsls	r2, r1, #3
 8006b02:	4610      	mov	r0, r2
 8006b04:	4619      	mov	r1, r3
 8006b06:	4603      	mov	r3, r0
 8006b08:	4642      	mov	r2, r8
 8006b0a:	189b      	adds	r3, r3, r2
 8006b0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b0e:	464b      	mov	r3, r9
 8006b10:	460a      	mov	r2, r1
 8006b12:	eb42 0303 	adc.w	r3, r2, r3
 8006b16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b22:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b24:	f04f 0200 	mov.w	r2, #0
 8006b28:	f04f 0300 	mov.w	r3, #0
 8006b2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b30:	4649      	mov	r1, r9
 8006b32:	008b      	lsls	r3, r1, #2
 8006b34:	4641      	mov	r1, r8
 8006b36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b3a:	4641      	mov	r1, r8
 8006b3c:	008a      	lsls	r2, r1, #2
 8006b3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b42:	f7fa fa2f 	bl	8000fa4 <__aeabi_uldivmod>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b80 <UART_SetConfig+0x4e4>)
 8006b4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b50:	095b      	lsrs	r3, r3, #5
 8006b52:	2164      	movs	r1, #100	@ 0x64
 8006b54:	fb01 f303 	mul.w	r3, r1, r3
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	011b      	lsls	r3, r3, #4
 8006b5c:	3332      	adds	r3, #50	@ 0x32
 8006b5e:	4a08      	ldr	r2, [pc, #32]	@ (8006b80 <UART_SetConfig+0x4e4>)
 8006b60:	fba2 2303 	umull	r2, r3, r2, r3
 8006b64:	095b      	lsrs	r3, r3, #5
 8006b66:	f003 020f 	and.w	r2, r3, #15
 8006b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4422      	add	r2, r4
 8006b72:	609a      	str	r2, [r3, #8]
}
 8006b74:	bf00      	nop
 8006b76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b80:	51eb851f 	.word	0x51eb851f

08006b84 <__cvt>:
 8006b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b88:	ec57 6b10 	vmov	r6, r7, d0
 8006b8c:	2f00      	cmp	r7, #0
 8006b8e:	460c      	mov	r4, r1
 8006b90:	4619      	mov	r1, r3
 8006b92:	463b      	mov	r3, r7
 8006b94:	bfbb      	ittet	lt
 8006b96:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006b9a:	461f      	movlt	r7, r3
 8006b9c:	2300      	movge	r3, #0
 8006b9e:	232d      	movlt	r3, #45	@ 0x2d
 8006ba0:	700b      	strb	r3, [r1, #0]
 8006ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ba4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006ba8:	4691      	mov	r9, r2
 8006baa:	f023 0820 	bic.w	r8, r3, #32
 8006bae:	bfbc      	itt	lt
 8006bb0:	4632      	movlt	r2, r6
 8006bb2:	4616      	movlt	r6, r2
 8006bb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006bb8:	d005      	beq.n	8006bc6 <__cvt+0x42>
 8006bba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006bbe:	d100      	bne.n	8006bc2 <__cvt+0x3e>
 8006bc0:	3401      	adds	r4, #1
 8006bc2:	2102      	movs	r1, #2
 8006bc4:	e000      	b.n	8006bc8 <__cvt+0x44>
 8006bc6:	2103      	movs	r1, #3
 8006bc8:	ab03      	add	r3, sp, #12
 8006bca:	9301      	str	r3, [sp, #4]
 8006bcc:	ab02      	add	r3, sp, #8
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	ec47 6b10 	vmov	d0, r6, r7
 8006bd4:	4653      	mov	r3, sl
 8006bd6:	4622      	mov	r2, r4
 8006bd8:	f001 f8c2 	bl	8007d60 <_dtoa_r>
 8006bdc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006be0:	4605      	mov	r5, r0
 8006be2:	d119      	bne.n	8006c18 <__cvt+0x94>
 8006be4:	f019 0f01 	tst.w	r9, #1
 8006be8:	d00e      	beq.n	8006c08 <__cvt+0x84>
 8006bea:	eb00 0904 	add.w	r9, r0, r4
 8006bee:	2200      	movs	r2, #0
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	4639      	mov	r1, r7
 8006bf6:	f7f9 ff97 	bl	8000b28 <__aeabi_dcmpeq>
 8006bfa:	b108      	cbz	r0, 8006c00 <__cvt+0x7c>
 8006bfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c00:	2230      	movs	r2, #48	@ 0x30
 8006c02:	9b03      	ldr	r3, [sp, #12]
 8006c04:	454b      	cmp	r3, r9
 8006c06:	d31e      	bcc.n	8006c46 <__cvt+0xc2>
 8006c08:	9b03      	ldr	r3, [sp, #12]
 8006c0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c0c:	1b5b      	subs	r3, r3, r5
 8006c0e:	4628      	mov	r0, r5
 8006c10:	6013      	str	r3, [r2, #0]
 8006c12:	b004      	add	sp, #16
 8006c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c1c:	eb00 0904 	add.w	r9, r0, r4
 8006c20:	d1e5      	bne.n	8006bee <__cvt+0x6a>
 8006c22:	7803      	ldrb	r3, [r0, #0]
 8006c24:	2b30      	cmp	r3, #48	@ 0x30
 8006c26:	d10a      	bne.n	8006c3e <__cvt+0xba>
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	4630      	mov	r0, r6
 8006c2e:	4639      	mov	r1, r7
 8006c30:	f7f9 ff7a 	bl	8000b28 <__aeabi_dcmpeq>
 8006c34:	b918      	cbnz	r0, 8006c3e <__cvt+0xba>
 8006c36:	f1c4 0401 	rsb	r4, r4, #1
 8006c3a:	f8ca 4000 	str.w	r4, [sl]
 8006c3e:	f8da 3000 	ldr.w	r3, [sl]
 8006c42:	4499      	add	r9, r3
 8006c44:	e7d3      	b.n	8006bee <__cvt+0x6a>
 8006c46:	1c59      	adds	r1, r3, #1
 8006c48:	9103      	str	r1, [sp, #12]
 8006c4a:	701a      	strb	r2, [r3, #0]
 8006c4c:	e7d9      	b.n	8006c02 <__cvt+0x7e>

08006c4e <__exponent>:
 8006c4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c50:	2900      	cmp	r1, #0
 8006c52:	bfba      	itte	lt
 8006c54:	4249      	neglt	r1, r1
 8006c56:	232d      	movlt	r3, #45	@ 0x2d
 8006c58:	232b      	movge	r3, #43	@ 0x2b
 8006c5a:	2909      	cmp	r1, #9
 8006c5c:	7002      	strb	r2, [r0, #0]
 8006c5e:	7043      	strb	r3, [r0, #1]
 8006c60:	dd29      	ble.n	8006cb6 <__exponent+0x68>
 8006c62:	f10d 0307 	add.w	r3, sp, #7
 8006c66:	461d      	mov	r5, r3
 8006c68:	270a      	movs	r7, #10
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006c70:	fb07 1416 	mls	r4, r7, r6, r1
 8006c74:	3430      	adds	r4, #48	@ 0x30
 8006c76:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c7a:	460c      	mov	r4, r1
 8006c7c:	2c63      	cmp	r4, #99	@ 0x63
 8006c7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c82:	4631      	mov	r1, r6
 8006c84:	dcf1      	bgt.n	8006c6a <__exponent+0x1c>
 8006c86:	3130      	adds	r1, #48	@ 0x30
 8006c88:	1e94      	subs	r4, r2, #2
 8006c8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c8e:	1c41      	adds	r1, r0, #1
 8006c90:	4623      	mov	r3, r4
 8006c92:	42ab      	cmp	r3, r5
 8006c94:	d30a      	bcc.n	8006cac <__exponent+0x5e>
 8006c96:	f10d 0309 	add.w	r3, sp, #9
 8006c9a:	1a9b      	subs	r3, r3, r2
 8006c9c:	42ac      	cmp	r4, r5
 8006c9e:	bf88      	it	hi
 8006ca0:	2300      	movhi	r3, #0
 8006ca2:	3302      	adds	r3, #2
 8006ca4:	4403      	add	r3, r0
 8006ca6:	1a18      	subs	r0, r3, r0
 8006ca8:	b003      	add	sp, #12
 8006caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cac:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006cb0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006cb4:	e7ed      	b.n	8006c92 <__exponent+0x44>
 8006cb6:	2330      	movs	r3, #48	@ 0x30
 8006cb8:	3130      	adds	r1, #48	@ 0x30
 8006cba:	7083      	strb	r3, [r0, #2]
 8006cbc:	70c1      	strb	r1, [r0, #3]
 8006cbe:	1d03      	adds	r3, r0, #4
 8006cc0:	e7f1      	b.n	8006ca6 <__exponent+0x58>
	...

08006cc4 <_printf_float>:
 8006cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc8:	b08d      	sub	sp, #52	@ 0x34
 8006cca:	460c      	mov	r4, r1
 8006ccc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006cd0:	4616      	mov	r6, r2
 8006cd2:	461f      	mov	r7, r3
 8006cd4:	4605      	mov	r5, r0
 8006cd6:	f000 ff3b 	bl	8007b50 <_localeconv_r>
 8006cda:	6803      	ldr	r3, [r0, #0]
 8006cdc:	9304      	str	r3, [sp, #16]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7f9 faf6 	bl	80002d0 <strlen>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce8:	f8d8 3000 	ldr.w	r3, [r8]
 8006cec:	9005      	str	r0, [sp, #20]
 8006cee:	3307      	adds	r3, #7
 8006cf0:	f023 0307 	bic.w	r3, r3, #7
 8006cf4:	f103 0208 	add.w	r2, r3, #8
 8006cf8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006cfc:	f8d4 b000 	ldr.w	fp, [r4]
 8006d00:	f8c8 2000 	str.w	r2, [r8]
 8006d04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d08:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d0c:	9307      	str	r3, [sp, #28]
 8006d0e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d12:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d1a:	4b9c      	ldr	r3, [pc, #624]	@ (8006f8c <_printf_float+0x2c8>)
 8006d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d20:	f7f9 ff34 	bl	8000b8c <__aeabi_dcmpun>
 8006d24:	bb70      	cbnz	r0, 8006d84 <_printf_float+0xc0>
 8006d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d2a:	4b98      	ldr	r3, [pc, #608]	@ (8006f8c <_printf_float+0x2c8>)
 8006d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006d30:	f7f9 ff0e 	bl	8000b50 <__aeabi_dcmple>
 8006d34:	bb30      	cbnz	r0, 8006d84 <_printf_float+0xc0>
 8006d36:	2200      	movs	r2, #0
 8006d38:	2300      	movs	r3, #0
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	f7f9 fefd 	bl	8000b3c <__aeabi_dcmplt>
 8006d42:	b110      	cbz	r0, 8006d4a <_printf_float+0x86>
 8006d44:	232d      	movs	r3, #45	@ 0x2d
 8006d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d4a:	4a91      	ldr	r2, [pc, #580]	@ (8006f90 <_printf_float+0x2cc>)
 8006d4c:	4b91      	ldr	r3, [pc, #580]	@ (8006f94 <_printf_float+0x2d0>)
 8006d4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006d52:	bf8c      	ite	hi
 8006d54:	4690      	movhi	r8, r2
 8006d56:	4698      	movls	r8, r3
 8006d58:	2303      	movs	r3, #3
 8006d5a:	6123      	str	r3, [r4, #16]
 8006d5c:	f02b 0304 	bic.w	r3, fp, #4
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	f04f 0900 	mov.w	r9, #0
 8006d66:	9700      	str	r7, [sp, #0]
 8006d68:	4633      	mov	r3, r6
 8006d6a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f000 f9d2 	bl	8007118 <_printf_common>
 8006d74:	3001      	adds	r0, #1
 8006d76:	f040 808d 	bne.w	8006e94 <_printf_float+0x1d0>
 8006d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d7e:	b00d      	add	sp, #52	@ 0x34
 8006d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d84:	4642      	mov	r2, r8
 8006d86:	464b      	mov	r3, r9
 8006d88:	4640      	mov	r0, r8
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	f7f9 fefe 	bl	8000b8c <__aeabi_dcmpun>
 8006d90:	b140      	cbz	r0, 8006da4 <_printf_float+0xe0>
 8006d92:	464b      	mov	r3, r9
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	bfbc      	itt	lt
 8006d98:	232d      	movlt	r3, #45	@ 0x2d
 8006d9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d9e:	4a7e      	ldr	r2, [pc, #504]	@ (8006f98 <_printf_float+0x2d4>)
 8006da0:	4b7e      	ldr	r3, [pc, #504]	@ (8006f9c <_printf_float+0x2d8>)
 8006da2:	e7d4      	b.n	8006d4e <_printf_float+0x8a>
 8006da4:	6863      	ldr	r3, [r4, #4]
 8006da6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006daa:	9206      	str	r2, [sp, #24]
 8006dac:	1c5a      	adds	r2, r3, #1
 8006dae:	d13b      	bne.n	8006e28 <_printf_float+0x164>
 8006db0:	2306      	movs	r3, #6
 8006db2:	6063      	str	r3, [r4, #4]
 8006db4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006db8:	2300      	movs	r3, #0
 8006dba:	6022      	str	r2, [r4, #0]
 8006dbc:	9303      	str	r3, [sp, #12]
 8006dbe:	ab0a      	add	r3, sp, #40	@ 0x28
 8006dc0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006dc4:	ab09      	add	r3, sp, #36	@ 0x24
 8006dc6:	9300      	str	r3, [sp, #0]
 8006dc8:	6861      	ldr	r1, [r4, #4]
 8006dca:	ec49 8b10 	vmov	d0, r8, r9
 8006dce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	f7ff fed6 	bl	8006b84 <__cvt>
 8006dd8:	9b06      	ldr	r3, [sp, #24]
 8006dda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ddc:	2b47      	cmp	r3, #71	@ 0x47
 8006dde:	4680      	mov	r8, r0
 8006de0:	d129      	bne.n	8006e36 <_printf_float+0x172>
 8006de2:	1cc8      	adds	r0, r1, #3
 8006de4:	db02      	blt.n	8006dec <_printf_float+0x128>
 8006de6:	6863      	ldr	r3, [r4, #4]
 8006de8:	4299      	cmp	r1, r3
 8006dea:	dd41      	ble.n	8006e70 <_printf_float+0x1ac>
 8006dec:	f1aa 0a02 	sub.w	sl, sl, #2
 8006df0:	fa5f fa8a 	uxtb.w	sl, sl
 8006df4:	3901      	subs	r1, #1
 8006df6:	4652      	mov	r2, sl
 8006df8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006dfc:	9109      	str	r1, [sp, #36]	@ 0x24
 8006dfe:	f7ff ff26 	bl	8006c4e <__exponent>
 8006e02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e04:	1813      	adds	r3, r2, r0
 8006e06:	2a01      	cmp	r2, #1
 8006e08:	4681      	mov	r9, r0
 8006e0a:	6123      	str	r3, [r4, #16]
 8006e0c:	dc02      	bgt.n	8006e14 <_printf_float+0x150>
 8006e0e:	6822      	ldr	r2, [r4, #0]
 8006e10:	07d2      	lsls	r2, r2, #31
 8006e12:	d501      	bpl.n	8006e18 <_printf_float+0x154>
 8006e14:	3301      	adds	r3, #1
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0a2      	beq.n	8006d66 <_printf_float+0xa2>
 8006e20:	232d      	movs	r3, #45	@ 0x2d
 8006e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e26:	e79e      	b.n	8006d66 <_printf_float+0xa2>
 8006e28:	9a06      	ldr	r2, [sp, #24]
 8006e2a:	2a47      	cmp	r2, #71	@ 0x47
 8006e2c:	d1c2      	bne.n	8006db4 <_printf_float+0xf0>
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1c0      	bne.n	8006db4 <_printf_float+0xf0>
 8006e32:	2301      	movs	r3, #1
 8006e34:	e7bd      	b.n	8006db2 <_printf_float+0xee>
 8006e36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e3a:	d9db      	bls.n	8006df4 <_printf_float+0x130>
 8006e3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e40:	d118      	bne.n	8006e74 <_printf_float+0x1b0>
 8006e42:	2900      	cmp	r1, #0
 8006e44:	6863      	ldr	r3, [r4, #4]
 8006e46:	dd0b      	ble.n	8006e60 <_printf_float+0x19c>
 8006e48:	6121      	str	r1, [r4, #16]
 8006e4a:	b913      	cbnz	r3, 8006e52 <_printf_float+0x18e>
 8006e4c:	6822      	ldr	r2, [r4, #0]
 8006e4e:	07d0      	lsls	r0, r2, #31
 8006e50:	d502      	bpl.n	8006e58 <_printf_float+0x194>
 8006e52:	3301      	adds	r3, #1
 8006e54:	440b      	add	r3, r1
 8006e56:	6123      	str	r3, [r4, #16]
 8006e58:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006e5a:	f04f 0900 	mov.w	r9, #0
 8006e5e:	e7db      	b.n	8006e18 <_printf_float+0x154>
 8006e60:	b913      	cbnz	r3, 8006e68 <_printf_float+0x1a4>
 8006e62:	6822      	ldr	r2, [r4, #0]
 8006e64:	07d2      	lsls	r2, r2, #31
 8006e66:	d501      	bpl.n	8006e6c <_printf_float+0x1a8>
 8006e68:	3302      	adds	r3, #2
 8006e6a:	e7f4      	b.n	8006e56 <_printf_float+0x192>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	e7f2      	b.n	8006e56 <_printf_float+0x192>
 8006e70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e76:	4299      	cmp	r1, r3
 8006e78:	db05      	blt.n	8006e86 <_printf_float+0x1c2>
 8006e7a:	6823      	ldr	r3, [r4, #0]
 8006e7c:	6121      	str	r1, [r4, #16]
 8006e7e:	07d8      	lsls	r0, r3, #31
 8006e80:	d5ea      	bpl.n	8006e58 <_printf_float+0x194>
 8006e82:	1c4b      	adds	r3, r1, #1
 8006e84:	e7e7      	b.n	8006e56 <_printf_float+0x192>
 8006e86:	2900      	cmp	r1, #0
 8006e88:	bfd4      	ite	le
 8006e8a:	f1c1 0202 	rsble	r2, r1, #2
 8006e8e:	2201      	movgt	r2, #1
 8006e90:	4413      	add	r3, r2
 8006e92:	e7e0      	b.n	8006e56 <_printf_float+0x192>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	055a      	lsls	r2, r3, #21
 8006e98:	d407      	bmi.n	8006eaa <_printf_float+0x1e6>
 8006e9a:	6923      	ldr	r3, [r4, #16]
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	d12b      	bne.n	8006f00 <_printf_float+0x23c>
 8006ea8:	e767      	b.n	8006d7a <_printf_float+0xb6>
 8006eaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006eae:	f240 80dd 	bls.w	800706c <_printf_float+0x3a8>
 8006eb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f7f9 fe35 	bl	8000b28 <__aeabi_dcmpeq>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d033      	beq.n	8006f2a <_printf_float+0x266>
 8006ec2:	4a37      	ldr	r2, [pc, #220]	@ (8006fa0 <_printf_float+0x2dc>)
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4628      	mov	r0, r5
 8006eca:	47b8      	blx	r7
 8006ecc:	3001      	adds	r0, #1
 8006ece:	f43f af54 	beq.w	8006d7a <_printf_float+0xb6>
 8006ed2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ed6:	4543      	cmp	r3, r8
 8006ed8:	db02      	blt.n	8006ee0 <_printf_float+0x21c>
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	07d8      	lsls	r0, r3, #31
 8006ede:	d50f      	bpl.n	8006f00 <_printf_float+0x23c>
 8006ee0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b8      	blx	r7
 8006eea:	3001      	adds	r0, #1
 8006eec:	f43f af45 	beq.w	8006d7a <_printf_float+0xb6>
 8006ef0:	f04f 0900 	mov.w	r9, #0
 8006ef4:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ef8:	f104 0a1a 	add.w	sl, r4, #26
 8006efc:	45c8      	cmp	r8, r9
 8006efe:	dc09      	bgt.n	8006f14 <_printf_float+0x250>
 8006f00:	6823      	ldr	r3, [r4, #0]
 8006f02:	079b      	lsls	r3, r3, #30
 8006f04:	f100 8103 	bmi.w	800710e <_printf_float+0x44a>
 8006f08:	68e0      	ldr	r0, [r4, #12]
 8006f0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f0c:	4298      	cmp	r0, r3
 8006f0e:	bfb8      	it	lt
 8006f10:	4618      	movlt	r0, r3
 8006f12:	e734      	b.n	8006d7e <_printf_float+0xba>
 8006f14:	2301      	movs	r3, #1
 8006f16:	4652      	mov	r2, sl
 8006f18:	4631      	mov	r1, r6
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	47b8      	blx	r7
 8006f1e:	3001      	adds	r0, #1
 8006f20:	f43f af2b 	beq.w	8006d7a <_printf_float+0xb6>
 8006f24:	f109 0901 	add.w	r9, r9, #1
 8006f28:	e7e8      	b.n	8006efc <_printf_float+0x238>
 8006f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	dc39      	bgt.n	8006fa4 <_printf_float+0x2e0>
 8006f30:	4a1b      	ldr	r2, [pc, #108]	@ (8006fa0 <_printf_float+0x2dc>)
 8006f32:	2301      	movs	r3, #1
 8006f34:	4631      	mov	r1, r6
 8006f36:	4628      	mov	r0, r5
 8006f38:	47b8      	blx	r7
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	f43f af1d 	beq.w	8006d7a <_printf_float+0xb6>
 8006f40:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f44:	ea59 0303 	orrs.w	r3, r9, r3
 8006f48:	d102      	bne.n	8006f50 <_printf_float+0x28c>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	07d9      	lsls	r1, r3, #31
 8006f4e:	d5d7      	bpl.n	8006f00 <_printf_float+0x23c>
 8006f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f54:	4631      	mov	r1, r6
 8006f56:	4628      	mov	r0, r5
 8006f58:	47b8      	blx	r7
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	f43f af0d 	beq.w	8006d7a <_printf_float+0xb6>
 8006f60:	f04f 0a00 	mov.w	sl, #0
 8006f64:	f104 0b1a 	add.w	fp, r4, #26
 8006f68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f6a:	425b      	negs	r3, r3
 8006f6c:	4553      	cmp	r3, sl
 8006f6e:	dc01      	bgt.n	8006f74 <_printf_float+0x2b0>
 8006f70:	464b      	mov	r3, r9
 8006f72:	e793      	b.n	8006e9c <_printf_float+0x1d8>
 8006f74:	2301      	movs	r3, #1
 8006f76:	465a      	mov	r2, fp
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f43f aefb 	beq.w	8006d7a <_printf_float+0xb6>
 8006f84:	f10a 0a01 	add.w	sl, sl, #1
 8006f88:	e7ee      	b.n	8006f68 <_printf_float+0x2a4>
 8006f8a:	bf00      	nop
 8006f8c:	7fefffff 	.word	0x7fefffff
 8006f90:	0800bf70 	.word	0x0800bf70
 8006f94:	0800bf6c 	.word	0x0800bf6c
 8006f98:	0800bf78 	.word	0x0800bf78
 8006f9c:	0800bf74 	.word	0x0800bf74
 8006fa0:	0800c0b2 	.word	0x0800c0b2
 8006fa4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fa6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006faa:	4553      	cmp	r3, sl
 8006fac:	bfa8      	it	ge
 8006fae:	4653      	movge	r3, sl
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	4699      	mov	r9, r3
 8006fb4:	dc36      	bgt.n	8007024 <_printf_float+0x360>
 8006fb6:	f04f 0b00 	mov.w	fp, #0
 8006fba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fbe:	f104 021a 	add.w	r2, r4, #26
 8006fc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006fc4:	9306      	str	r3, [sp, #24]
 8006fc6:	eba3 0309 	sub.w	r3, r3, r9
 8006fca:	455b      	cmp	r3, fp
 8006fcc:	dc31      	bgt.n	8007032 <_printf_float+0x36e>
 8006fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd0:	459a      	cmp	sl, r3
 8006fd2:	dc3a      	bgt.n	800704a <_printf_float+0x386>
 8006fd4:	6823      	ldr	r3, [r4, #0]
 8006fd6:	07da      	lsls	r2, r3, #31
 8006fd8:	d437      	bmi.n	800704a <_printf_float+0x386>
 8006fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fdc:	ebaa 0903 	sub.w	r9, sl, r3
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	ebaa 0303 	sub.w	r3, sl, r3
 8006fe6:	4599      	cmp	r9, r3
 8006fe8:	bfa8      	it	ge
 8006fea:	4699      	movge	r9, r3
 8006fec:	f1b9 0f00 	cmp.w	r9, #0
 8006ff0:	dc33      	bgt.n	800705a <_printf_float+0x396>
 8006ff2:	f04f 0800 	mov.w	r8, #0
 8006ff6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ffa:	f104 0b1a 	add.w	fp, r4, #26
 8006ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007000:	ebaa 0303 	sub.w	r3, sl, r3
 8007004:	eba3 0309 	sub.w	r3, r3, r9
 8007008:	4543      	cmp	r3, r8
 800700a:	f77f af79 	ble.w	8006f00 <_printf_float+0x23c>
 800700e:	2301      	movs	r3, #1
 8007010:	465a      	mov	r2, fp
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	f43f aeae 	beq.w	8006d7a <_printf_float+0xb6>
 800701e:	f108 0801 	add.w	r8, r8, #1
 8007022:	e7ec      	b.n	8006ffe <_printf_float+0x33a>
 8007024:	4642      	mov	r2, r8
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	d1c2      	bne.n	8006fb6 <_printf_float+0x2f2>
 8007030:	e6a3      	b.n	8006d7a <_printf_float+0xb6>
 8007032:	2301      	movs	r3, #1
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	9206      	str	r2, [sp, #24]
 800703a:	47b8      	blx	r7
 800703c:	3001      	adds	r0, #1
 800703e:	f43f ae9c 	beq.w	8006d7a <_printf_float+0xb6>
 8007042:	9a06      	ldr	r2, [sp, #24]
 8007044:	f10b 0b01 	add.w	fp, fp, #1
 8007048:	e7bb      	b.n	8006fc2 <_printf_float+0x2fe>
 800704a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800704e:	4631      	mov	r1, r6
 8007050:	4628      	mov	r0, r5
 8007052:	47b8      	blx	r7
 8007054:	3001      	adds	r0, #1
 8007056:	d1c0      	bne.n	8006fda <_printf_float+0x316>
 8007058:	e68f      	b.n	8006d7a <_printf_float+0xb6>
 800705a:	9a06      	ldr	r2, [sp, #24]
 800705c:	464b      	mov	r3, r9
 800705e:	4442      	add	r2, r8
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	d1c3      	bne.n	8006ff2 <_printf_float+0x32e>
 800706a:	e686      	b.n	8006d7a <_printf_float+0xb6>
 800706c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007070:	f1ba 0f01 	cmp.w	sl, #1
 8007074:	dc01      	bgt.n	800707a <_printf_float+0x3b6>
 8007076:	07db      	lsls	r3, r3, #31
 8007078:	d536      	bpl.n	80070e8 <_printf_float+0x424>
 800707a:	2301      	movs	r3, #1
 800707c:	4642      	mov	r2, r8
 800707e:	4631      	mov	r1, r6
 8007080:	4628      	mov	r0, r5
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	f43f ae78 	beq.w	8006d7a <_printf_float+0xb6>
 800708a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800708e:	4631      	mov	r1, r6
 8007090:	4628      	mov	r0, r5
 8007092:	47b8      	blx	r7
 8007094:	3001      	adds	r0, #1
 8007096:	f43f ae70 	beq.w	8006d7a <_printf_float+0xb6>
 800709a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800709e:	2200      	movs	r2, #0
 80070a0:	2300      	movs	r3, #0
 80070a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070a6:	f7f9 fd3f 	bl	8000b28 <__aeabi_dcmpeq>
 80070aa:	b9c0      	cbnz	r0, 80070de <_printf_float+0x41a>
 80070ac:	4653      	mov	r3, sl
 80070ae:	f108 0201 	add.w	r2, r8, #1
 80070b2:	4631      	mov	r1, r6
 80070b4:	4628      	mov	r0, r5
 80070b6:	47b8      	blx	r7
 80070b8:	3001      	adds	r0, #1
 80070ba:	d10c      	bne.n	80070d6 <_printf_float+0x412>
 80070bc:	e65d      	b.n	8006d7a <_printf_float+0xb6>
 80070be:	2301      	movs	r3, #1
 80070c0:	465a      	mov	r2, fp
 80070c2:	4631      	mov	r1, r6
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b8      	blx	r7
 80070c8:	3001      	adds	r0, #1
 80070ca:	f43f ae56 	beq.w	8006d7a <_printf_float+0xb6>
 80070ce:	f108 0801 	add.w	r8, r8, #1
 80070d2:	45d0      	cmp	r8, sl
 80070d4:	dbf3      	blt.n	80070be <_printf_float+0x3fa>
 80070d6:	464b      	mov	r3, r9
 80070d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80070dc:	e6df      	b.n	8006e9e <_printf_float+0x1da>
 80070de:	f04f 0800 	mov.w	r8, #0
 80070e2:	f104 0b1a 	add.w	fp, r4, #26
 80070e6:	e7f4      	b.n	80070d2 <_printf_float+0x40e>
 80070e8:	2301      	movs	r3, #1
 80070ea:	4642      	mov	r2, r8
 80070ec:	e7e1      	b.n	80070b2 <_printf_float+0x3ee>
 80070ee:	2301      	movs	r3, #1
 80070f0:	464a      	mov	r2, r9
 80070f2:	4631      	mov	r1, r6
 80070f4:	4628      	mov	r0, r5
 80070f6:	47b8      	blx	r7
 80070f8:	3001      	adds	r0, #1
 80070fa:	f43f ae3e 	beq.w	8006d7a <_printf_float+0xb6>
 80070fe:	f108 0801 	add.w	r8, r8, #1
 8007102:	68e3      	ldr	r3, [r4, #12]
 8007104:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007106:	1a5b      	subs	r3, r3, r1
 8007108:	4543      	cmp	r3, r8
 800710a:	dcf0      	bgt.n	80070ee <_printf_float+0x42a>
 800710c:	e6fc      	b.n	8006f08 <_printf_float+0x244>
 800710e:	f04f 0800 	mov.w	r8, #0
 8007112:	f104 0919 	add.w	r9, r4, #25
 8007116:	e7f4      	b.n	8007102 <_printf_float+0x43e>

08007118 <_printf_common>:
 8007118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800711c:	4616      	mov	r6, r2
 800711e:	4698      	mov	r8, r3
 8007120:	688a      	ldr	r2, [r1, #8]
 8007122:	690b      	ldr	r3, [r1, #16]
 8007124:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007128:	4293      	cmp	r3, r2
 800712a:	bfb8      	it	lt
 800712c:	4613      	movlt	r3, r2
 800712e:	6033      	str	r3, [r6, #0]
 8007130:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007134:	4607      	mov	r7, r0
 8007136:	460c      	mov	r4, r1
 8007138:	b10a      	cbz	r2, 800713e <_printf_common+0x26>
 800713a:	3301      	adds	r3, #1
 800713c:	6033      	str	r3, [r6, #0]
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	0699      	lsls	r1, r3, #26
 8007142:	bf42      	ittt	mi
 8007144:	6833      	ldrmi	r3, [r6, #0]
 8007146:	3302      	addmi	r3, #2
 8007148:	6033      	strmi	r3, [r6, #0]
 800714a:	6825      	ldr	r5, [r4, #0]
 800714c:	f015 0506 	ands.w	r5, r5, #6
 8007150:	d106      	bne.n	8007160 <_printf_common+0x48>
 8007152:	f104 0a19 	add.w	sl, r4, #25
 8007156:	68e3      	ldr	r3, [r4, #12]
 8007158:	6832      	ldr	r2, [r6, #0]
 800715a:	1a9b      	subs	r3, r3, r2
 800715c:	42ab      	cmp	r3, r5
 800715e:	dc26      	bgt.n	80071ae <_printf_common+0x96>
 8007160:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007164:	6822      	ldr	r2, [r4, #0]
 8007166:	3b00      	subs	r3, #0
 8007168:	bf18      	it	ne
 800716a:	2301      	movne	r3, #1
 800716c:	0692      	lsls	r2, r2, #26
 800716e:	d42b      	bmi.n	80071c8 <_printf_common+0xb0>
 8007170:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007174:	4641      	mov	r1, r8
 8007176:	4638      	mov	r0, r7
 8007178:	47c8      	blx	r9
 800717a:	3001      	adds	r0, #1
 800717c:	d01e      	beq.n	80071bc <_printf_common+0xa4>
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	6922      	ldr	r2, [r4, #16]
 8007182:	f003 0306 	and.w	r3, r3, #6
 8007186:	2b04      	cmp	r3, #4
 8007188:	bf02      	ittt	eq
 800718a:	68e5      	ldreq	r5, [r4, #12]
 800718c:	6833      	ldreq	r3, [r6, #0]
 800718e:	1aed      	subeq	r5, r5, r3
 8007190:	68a3      	ldr	r3, [r4, #8]
 8007192:	bf0c      	ite	eq
 8007194:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007198:	2500      	movne	r5, #0
 800719a:	4293      	cmp	r3, r2
 800719c:	bfc4      	itt	gt
 800719e:	1a9b      	subgt	r3, r3, r2
 80071a0:	18ed      	addgt	r5, r5, r3
 80071a2:	2600      	movs	r6, #0
 80071a4:	341a      	adds	r4, #26
 80071a6:	42b5      	cmp	r5, r6
 80071a8:	d11a      	bne.n	80071e0 <_printf_common+0xc8>
 80071aa:	2000      	movs	r0, #0
 80071ac:	e008      	b.n	80071c0 <_printf_common+0xa8>
 80071ae:	2301      	movs	r3, #1
 80071b0:	4652      	mov	r2, sl
 80071b2:	4641      	mov	r1, r8
 80071b4:	4638      	mov	r0, r7
 80071b6:	47c8      	blx	r9
 80071b8:	3001      	adds	r0, #1
 80071ba:	d103      	bne.n	80071c4 <_printf_common+0xac>
 80071bc:	f04f 30ff 	mov.w	r0, #4294967295
 80071c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c4:	3501      	adds	r5, #1
 80071c6:	e7c6      	b.n	8007156 <_printf_common+0x3e>
 80071c8:	18e1      	adds	r1, r4, r3
 80071ca:	1c5a      	adds	r2, r3, #1
 80071cc:	2030      	movs	r0, #48	@ 0x30
 80071ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071d2:	4422      	add	r2, r4
 80071d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071dc:	3302      	adds	r3, #2
 80071de:	e7c7      	b.n	8007170 <_printf_common+0x58>
 80071e0:	2301      	movs	r3, #1
 80071e2:	4622      	mov	r2, r4
 80071e4:	4641      	mov	r1, r8
 80071e6:	4638      	mov	r0, r7
 80071e8:	47c8      	blx	r9
 80071ea:	3001      	adds	r0, #1
 80071ec:	d0e6      	beq.n	80071bc <_printf_common+0xa4>
 80071ee:	3601      	adds	r6, #1
 80071f0:	e7d9      	b.n	80071a6 <_printf_common+0x8e>
	...

080071f4 <_printf_i>:
 80071f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071f8:	7e0f      	ldrb	r7, [r1, #24]
 80071fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071fc:	2f78      	cmp	r7, #120	@ 0x78
 80071fe:	4691      	mov	r9, r2
 8007200:	4680      	mov	r8, r0
 8007202:	460c      	mov	r4, r1
 8007204:	469a      	mov	sl, r3
 8007206:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800720a:	d807      	bhi.n	800721c <_printf_i+0x28>
 800720c:	2f62      	cmp	r7, #98	@ 0x62
 800720e:	d80a      	bhi.n	8007226 <_printf_i+0x32>
 8007210:	2f00      	cmp	r7, #0
 8007212:	f000 80d1 	beq.w	80073b8 <_printf_i+0x1c4>
 8007216:	2f58      	cmp	r7, #88	@ 0x58
 8007218:	f000 80b8 	beq.w	800738c <_printf_i+0x198>
 800721c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007220:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007224:	e03a      	b.n	800729c <_printf_i+0xa8>
 8007226:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800722a:	2b15      	cmp	r3, #21
 800722c:	d8f6      	bhi.n	800721c <_printf_i+0x28>
 800722e:	a101      	add	r1, pc, #4	@ (adr r1, 8007234 <_printf_i+0x40>)
 8007230:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007234:	0800728d 	.word	0x0800728d
 8007238:	080072a1 	.word	0x080072a1
 800723c:	0800721d 	.word	0x0800721d
 8007240:	0800721d 	.word	0x0800721d
 8007244:	0800721d 	.word	0x0800721d
 8007248:	0800721d 	.word	0x0800721d
 800724c:	080072a1 	.word	0x080072a1
 8007250:	0800721d 	.word	0x0800721d
 8007254:	0800721d 	.word	0x0800721d
 8007258:	0800721d 	.word	0x0800721d
 800725c:	0800721d 	.word	0x0800721d
 8007260:	0800739f 	.word	0x0800739f
 8007264:	080072cb 	.word	0x080072cb
 8007268:	08007359 	.word	0x08007359
 800726c:	0800721d 	.word	0x0800721d
 8007270:	0800721d 	.word	0x0800721d
 8007274:	080073c1 	.word	0x080073c1
 8007278:	0800721d 	.word	0x0800721d
 800727c:	080072cb 	.word	0x080072cb
 8007280:	0800721d 	.word	0x0800721d
 8007284:	0800721d 	.word	0x0800721d
 8007288:	08007361 	.word	0x08007361
 800728c:	6833      	ldr	r3, [r6, #0]
 800728e:	1d1a      	adds	r2, r3, #4
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	6032      	str	r2, [r6, #0]
 8007294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007298:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800729c:	2301      	movs	r3, #1
 800729e:	e09c      	b.n	80073da <_printf_i+0x1e6>
 80072a0:	6833      	ldr	r3, [r6, #0]
 80072a2:	6820      	ldr	r0, [r4, #0]
 80072a4:	1d19      	adds	r1, r3, #4
 80072a6:	6031      	str	r1, [r6, #0]
 80072a8:	0606      	lsls	r6, r0, #24
 80072aa:	d501      	bpl.n	80072b0 <_printf_i+0xbc>
 80072ac:	681d      	ldr	r5, [r3, #0]
 80072ae:	e003      	b.n	80072b8 <_printf_i+0xc4>
 80072b0:	0645      	lsls	r5, r0, #25
 80072b2:	d5fb      	bpl.n	80072ac <_printf_i+0xb8>
 80072b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80072b8:	2d00      	cmp	r5, #0
 80072ba:	da03      	bge.n	80072c4 <_printf_i+0xd0>
 80072bc:	232d      	movs	r3, #45	@ 0x2d
 80072be:	426d      	negs	r5, r5
 80072c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072c4:	4858      	ldr	r0, [pc, #352]	@ (8007428 <_printf_i+0x234>)
 80072c6:	230a      	movs	r3, #10
 80072c8:	e011      	b.n	80072ee <_printf_i+0xfa>
 80072ca:	6821      	ldr	r1, [r4, #0]
 80072cc:	6833      	ldr	r3, [r6, #0]
 80072ce:	0608      	lsls	r0, r1, #24
 80072d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80072d4:	d402      	bmi.n	80072dc <_printf_i+0xe8>
 80072d6:	0649      	lsls	r1, r1, #25
 80072d8:	bf48      	it	mi
 80072da:	b2ad      	uxthmi	r5, r5
 80072dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80072de:	4852      	ldr	r0, [pc, #328]	@ (8007428 <_printf_i+0x234>)
 80072e0:	6033      	str	r3, [r6, #0]
 80072e2:	bf14      	ite	ne
 80072e4:	230a      	movne	r3, #10
 80072e6:	2308      	moveq	r3, #8
 80072e8:	2100      	movs	r1, #0
 80072ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072ee:	6866      	ldr	r6, [r4, #4]
 80072f0:	60a6      	str	r6, [r4, #8]
 80072f2:	2e00      	cmp	r6, #0
 80072f4:	db05      	blt.n	8007302 <_printf_i+0x10e>
 80072f6:	6821      	ldr	r1, [r4, #0]
 80072f8:	432e      	orrs	r6, r5
 80072fa:	f021 0104 	bic.w	r1, r1, #4
 80072fe:	6021      	str	r1, [r4, #0]
 8007300:	d04b      	beq.n	800739a <_printf_i+0x1a6>
 8007302:	4616      	mov	r6, r2
 8007304:	fbb5 f1f3 	udiv	r1, r5, r3
 8007308:	fb03 5711 	mls	r7, r3, r1, r5
 800730c:	5dc7      	ldrb	r7, [r0, r7]
 800730e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007312:	462f      	mov	r7, r5
 8007314:	42bb      	cmp	r3, r7
 8007316:	460d      	mov	r5, r1
 8007318:	d9f4      	bls.n	8007304 <_printf_i+0x110>
 800731a:	2b08      	cmp	r3, #8
 800731c:	d10b      	bne.n	8007336 <_printf_i+0x142>
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	07df      	lsls	r7, r3, #31
 8007322:	d508      	bpl.n	8007336 <_printf_i+0x142>
 8007324:	6923      	ldr	r3, [r4, #16]
 8007326:	6861      	ldr	r1, [r4, #4]
 8007328:	4299      	cmp	r1, r3
 800732a:	bfde      	ittt	le
 800732c:	2330      	movle	r3, #48	@ 0x30
 800732e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007332:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007336:	1b92      	subs	r2, r2, r6
 8007338:	6122      	str	r2, [r4, #16]
 800733a:	f8cd a000 	str.w	sl, [sp]
 800733e:	464b      	mov	r3, r9
 8007340:	aa03      	add	r2, sp, #12
 8007342:	4621      	mov	r1, r4
 8007344:	4640      	mov	r0, r8
 8007346:	f7ff fee7 	bl	8007118 <_printf_common>
 800734a:	3001      	adds	r0, #1
 800734c:	d14a      	bne.n	80073e4 <_printf_i+0x1f0>
 800734e:	f04f 30ff 	mov.w	r0, #4294967295
 8007352:	b004      	add	sp, #16
 8007354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	f043 0320 	orr.w	r3, r3, #32
 800735e:	6023      	str	r3, [r4, #0]
 8007360:	4832      	ldr	r0, [pc, #200]	@ (800742c <_printf_i+0x238>)
 8007362:	2778      	movs	r7, #120	@ 0x78
 8007364:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	6831      	ldr	r1, [r6, #0]
 800736c:	061f      	lsls	r7, r3, #24
 800736e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007372:	d402      	bmi.n	800737a <_printf_i+0x186>
 8007374:	065f      	lsls	r7, r3, #25
 8007376:	bf48      	it	mi
 8007378:	b2ad      	uxthmi	r5, r5
 800737a:	6031      	str	r1, [r6, #0]
 800737c:	07d9      	lsls	r1, r3, #31
 800737e:	bf44      	itt	mi
 8007380:	f043 0320 	orrmi.w	r3, r3, #32
 8007384:	6023      	strmi	r3, [r4, #0]
 8007386:	b11d      	cbz	r5, 8007390 <_printf_i+0x19c>
 8007388:	2310      	movs	r3, #16
 800738a:	e7ad      	b.n	80072e8 <_printf_i+0xf4>
 800738c:	4826      	ldr	r0, [pc, #152]	@ (8007428 <_printf_i+0x234>)
 800738e:	e7e9      	b.n	8007364 <_printf_i+0x170>
 8007390:	6823      	ldr	r3, [r4, #0]
 8007392:	f023 0320 	bic.w	r3, r3, #32
 8007396:	6023      	str	r3, [r4, #0]
 8007398:	e7f6      	b.n	8007388 <_printf_i+0x194>
 800739a:	4616      	mov	r6, r2
 800739c:	e7bd      	b.n	800731a <_printf_i+0x126>
 800739e:	6833      	ldr	r3, [r6, #0]
 80073a0:	6825      	ldr	r5, [r4, #0]
 80073a2:	6961      	ldr	r1, [r4, #20]
 80073a4:	1d18      	adds	r0, r3, #4
 80073a6:	6030      	str	r0, [r6, #0]
 80073a8:	062e      	lsls	r6, r5, #24
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	d501      	bpl.n	80073b2 <_printf_i+0x1be>
 80073ae:	6019      	str	r1, [r3, #0]
 80073b0:	e002      	b.n	80073b8 <_printf_i+0x1c4>
 80073b2:	0668      	lsls	r0, r5, #25
 80073b4:	d5fb      	bpl.n	80073ae <_printf_i+0x1ba>
 80073b6:	8019      	strh	r1, [r3, #0]
 80073b8:	2300      	movs	r3, #0
 80073ba:	6123      	str	r3, [r4, #16]
 80073bc:	4616      	mov	r6, r2
 80073be:	e7bc      	b.n	800733a <_printf_i+0x146>
 80073c0:	6833      	ldr	r3, [r6, #0]
 80073c2:	1d1a      	adds	r2, r3, #4
 80073c4:	6032      	str	r2, [r6, #0]
 80073c6:	681e      	ldr	r6, [r3, #0]
 80073c8:	6862      	ldr	r2, [r4, #4]
 80073ca:	2100      	movs	r1, #0
 80073cc:	4630      	mov	r0, r6
 80073ce:	f7f8 ff2f 	bl	8000230 <memchr>
 80073d2:	b108      	cbz	r0, 80073d8 <_printf_i+0x1e4>
 80073d4:	1b80      	subs	r0, r0, r6
 80073d6:	6060      	str	r0, [r4, #4]
 80073d8:	6863      	ldr	r3, [r4, #4]
 80073da:	6123      	str	r3, [r4, #16]
 80073dc:	2300      	movs	r3, #0
 80073de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073e2:	e7aa      	b.n	800733a <_printf_i+0x146>
 80073e4:	6923      	ldr	r3, [r4, #16]
 80073e6:	4632      	mov	r2, r6
 80073e8:	4649      	mov	r1, r9
 80073ea:	4640      	mov	r0, r8
 80073ec:	47d0      	blx	sl
 80073ee:	3001      	adds	r0, #1
 80073f0:	d0ad      	beq.n	800734e <_printf_i+0x15a>
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	079b      	lsls	r3, r3, #30
 80073f6:	d413      	bmi.n	8007420 <_printf_i+0x22c>
 80073f8:	68e0      	ldr	r0, [r4, #12]
 80073fa:	9b03      	ldr	r3, [sp, #12]
 80073fc:	4298      	cmp	r0, r3
 80073fe:	bfb8      	it	lt
 8007400:	4618      	movlt	r0, r3
 8007402:	e7a6      	b.n	8007352 <_printf_i+0x15e>
 8007404:	2301      	movs	r3, #1
 8007406:	4632      	mov	r2, r6
 8007408:	4649      	mov	r1, r9
 800740a:	4640      	mov	r0, r8
 800740c:	47d0      	blx	sl
 800740e:	3001      	adds	r0, #1
 8007410:	d09d      	beq.n	800734e <_printf_i+0x15a>
 8007412:	3501      	adds	r5, #1
 8007414:	68e3      	ldr	r3, [r4, #12]
 8007416:	9903      	ldr	r1, [sp, #12]
 8007418:	1a5b      	subs	r3, r3, r1
 800741a:	42ab      	cmp	r3, r5
 800741c:	dcf2      	bgt.n	8007404 <_printf_i+0x210>
 800741e:	e7eb      	b.n	80073f8 <_printf_i+0x204>
 8007420:	2500      	movs	r5, #0
 8007422:	f104 0619 	add.w	r6, r4, #25
 8007426:	e7f5      	b.n	8007414 <_printf_i+0x220>
 8007428:	0800bf7c 	.word	0x0800bf7c
 800742c:	0800bf8d 	.word	0x0800bf8d

08007430 <_scanf_float>:
 8007430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007434:	b087      	sub	sp, #28
 8007436:	4691      	mov	r9, r2
 8007438:	9303      	str	r3, [sp, #12]
 800743a:	688b      	ldr	r3, [r1, #8]
 800743c:	1e5a      	subs	r2, r3, #1
 800743e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007442:	bf81      	itttt	hi
 8007444:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007448:	eb03 0b05 	addhi.w	fp, r3, r5
 800744c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007450:	608b      	strhi	r3, [r1, #8]
 8007452:	680b      	ldr	r3, [r1, #0]
 8007454:	460a      	mov	r2, r1
 8007456:	f04f 0500 	mov.w	r5, #0
 800745a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800745e:	f842 3b1c 	str.w	r3, [r2], #28
 8007462:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007466:	4680      	mov	r8, r0
 8007468:	460c      	mov	r4, r1
 800746a:	bf98      	it	ls
 800746c:	f04f 0b00 	movls.w	fp, #0
 8007470:	9201      	str	r2, [sp, #4]
 8007472:	4616      	mov	r6, r2
 8007474:	46aa      	mov	sl, r5
 8007476:	462f      	mov	r7, r5
 8007478:	9502      	str	r5, [sp, #8]
 800747a:	68a2      	ldr	r2, [r4, #8]
 800747c:	b15a      	cbz	r2, 8007496 <_scanf_float+0x66>
 800747e:	f8d9 3000 	ldr.w	r3, [r9]
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	2b4e      	cmp	r3, #78	@ 0x4e
 8007486:	d863      	bhi.n	8007550 <_scanf_float+0x120>
 8007488:	2b40      	cmp	r3, #64	@ 0x40
 800748a:	d83b      	bhi.n	8007504 <_scanf_float+0xd4>
 800748c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007490:	b2c8      	uxtb	r0, r1
 8007492:	280e      	cmp	r0, #14
 8007494:	d939      	bls.n	800750a <_scanf_float+0xda>
 8007496:	b11f      	cbz	r7, 80074a0 <_scanf_float+0x70>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800749e:	6023      	str	r3, [r4, #0]
 80074a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074a4:	f1ba 0f01 	cmp.w	sl, #1
 80074a8:	f200 8114 	bhi.w	80076d4 <_scanf_float+0x2a4>
 80074ac:	9b01      	ldr	r3, [sp, #4]
 80074ae:	429e      	cmp	r6, r3
 80074b0:	f200 8105 	bhi.w	80076be <_scanf_float+0x28e>
 80074b4:	2001      	movs	r0, #1
 80074b6:	b007      	add	sp, #28
 80074b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074bc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80074c0:	2a0d      	cmp	r2, #13
 80074c2:	d8e8      	bhi.n	8007496 <_scanf_float+0x66>
 80074c4:	a101      	add	r1, pc, #4	@ (adr r1, 80074cc <_scanf_float+0x9c>)
 80074c6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80074ca:	bf00      	nop
 80074cc:	08007615 	.word	0x08007615
 80074d0:	08007497 	.word	0x08007497
 80074d4:	08007497 	.word	0x08007497
 80074d8:	08007497 	.word	0x08007497
 80074dc:	08007671 	.word	0x08007671
 80074e0:	0800764b 	.word	0x0800764b
 80074e4:	08007497 	.word	0x08007497
 80074e8:	08007497 	.word	0x08007497
 80074ec:	08007623 	.word	0x08007623
 80074f0:	08007497 	.word	0x08007497
 80074f4:	08007497 	.word	0x08007497
 80074f8:	08007497 	.word	0x08007497
 80074fc:	08007497 	.word	0x08007497
 8007500:	080075df 	.word	0x080075df
 8007504:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007508:	e7da      	b.n	80074c0 <_scanf_float+0x90>
 800750a:	290e      	cmp	r1, #14
 800750c:	d8c3      	bhi.n	8007496 <_scanf_float+0x66>
 800750e:	a001      	add	r0, pc, #4	@ (adr r0, 8007514 <_scanf_float+0xe4>)
 8007510:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007514:	080075cf 	.word	0x080075cf
 8007518:	08007497 	.word	0x08007497
 800751c:	080075cf 	.word	0x080075cf
 8007520:	0800765f 	.word	0x0800765f
 8007524:	08007497 	.word	0x08007497
 8007528:	08007571 	.word	0x08007571
 800752c:	080075b5 	.word	0x080075b5
 8007530:	080075b5 	.word	0x080075b5
 8007534:	080075b5 	.word	0x080075b5
 8007538:	080075b5 	.word	0x080075b5
 800753c:	080075b5 	.word	0x080075b5
 8007540:	080075b5 	.word	0x080075b5
 8007544:	080075b5 	.word	0x080075b5
 8007548:	080075b5 	.word	0x080075b5
 800754c:	080075b5 	.word	0x080075b5
 8007550:	2b6e      	cmp	r3, #110	@ 0x6e
 8007552:	d809      	bhi.n	8007568 <_scanf_float+0x138>
 8007554:	2b60      	cmp	r3, #96	@ 0x60
 8007556:	d8b1      	bhi.n	80074bc <_scanf_float+0x8c>
 8007558:	2b54      	cmp	r3, #84	@ 0x54
 800755a:	d07b      	beq.n	8007654 <_scanf_float+0x224>
 800755c:	2b59      	cmp	r3, #89	@ 0x59
 800755e:	d19a      	bne.n	8007496 <_scanf_float+0x66>
 8007560:	2d07      	cmp	r5, #7
 8007562:	d198      	bne.n	8007496 <_scanf_float+0x66>
 8007564:	2508      	movs	r5, #8
 8007566:	e02f      	b.n	80075c8 <_scanf_float+0x198>
 8007568:	2b74      	cmp	r3, #116	@ 0x74
 800756a:	d073      	beq.n	8007654 <_scanf_float+0x224>
 800756c:	2b79      	cmp	r3, #121	@ 0x79
 800756e:	e7f6      	b.n	800755e <_scanf_float+0x12e>
 8007570:	6821      	ldr	r1, [r4, #0]
 8007572:	05c8      	lsls	r0, r1, #23
 8007574:	d51e      	bpl.n	80075b4 <_scanf_float+0x184>
 8007576:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800757a:	6021      	str	r1, [r4, #0]
 800757c:	3701      	adds	r7, #1
 800757e:	f1bb 0f00 	cmp.w	fp, #0
 8007582:	d003      	beq.n	800758c <_scanf_float+0x15c>
 8007584:	3201      	adds	r2, #1
 8007586:	f10b 3bff 	add.w	fp, fp, #4294967295
 800758a:	60a2      	str	r2, [r4, #8]
 800758c:	68a3      	ldr	r3, [r4, #8]
 800758e:	3b01      	subs	r3, #1
 8007590:	60a3      	str	r3, [r4, #8]
 8007592:	6923      	ldr	r3, [r4, #16]
 8007594:	3301      	adds	r3, #1
 8007596:	6123      	str	r3, [r4, #16]
 8007598:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800759c:	3b01      	subs	r3, #1
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f8c9 3004 	str.w	r3, [r9, #4]
 80075a4:	f340 8082 	ble.w	80076ac <_scanf_float+0x27c>
 80075a8:	f8d9 3000 	ldr.w	r3, [r9]
 80075ac:	3301      	adds	r3, #1
 80075ae:	f8c9 3000 	str.w	r3, [r9]
 80075b2:	e762      	b.n	800747a <_scanf_float+0x4a>
 80075b4:	eb1a 0105 	adds.w	r1, sl, r5
 80075b8:	f47f af6d 	bne.w	8007496 <_scanf_float+0x66>
 80075bc:	6822      	ldr	r2, [r4, #0]
 80075be:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80075c2:	6022      	str	r2, [r4, #0]
 80075c4:	460d      	mov	r5, r1
 80075c6:	468a      	mov	sl, r1
 80075c8:	f806 3b01 	strb.w	r3, [r6], #1
 80075cc:	e7de      	b.n	800758c <_scanf_float+0x15c>
 80075ce:	6822      	ldr	r2, [r4, #0]
 80075d0:	0610      	lsls	r0, r2, #24
 80075d2:	f57f af60 	bpl.w	8007496 <_scanf_float+0x66>
 80075d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075da:	6022      	str	r2, [r4, #0]
 80075dc:	e7f4      	b.n	80075c8 <_scanf_float+0x198>
 80075de:	f1ba 0f00 	cmp.w	sl, #0
 80075e2:	d10c      	bne.n	80075fe <_scanf_float+0x1ce>
 80075e4:	b977      	cbnz	r7, 8007604 <_scanf_float+0x1d4>
 80075e6:	6822      	ldr	r2, [r4, #0]
 80075e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075f0:	d108      	bne.n	8007604 <_scanf_float+0x1d4>
 80075f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075f6:	6022      	str	r2, [r4, #0]
 80075f8:	f04f 0a01 	mov.w	sl, #1
 80075fc:	e7e4      	b.n	80075c8 <_scanf_float+0x198>
 80075fe:	f1ba 0f02 	cmp.w	sl, #2
 8007602:	d050      	beq.n	80076a6 <_scanf_float+0x276>
 8007604:	2d01      	cmp	r5, #1
 8007606:	d002      	beq.n	800760e <_scanf_float+0x1de>
 8007608:	2d04      	cmp	r5, #4
 800760a:	f47f af44 	bne.w	8007496 <_scanf_float+0x66>
 800760e:	3501      	adds	r5, #1
 8007610:	b2ed      	uxtb	r5, r5
 8007612:	e7d9      	b.n	80075c8 <_scanf_float+0x198>
 8007614:	f1ba 0f01 	cmp.w	sl, #1
 8007618:	f47f af3d 	bne.w	8007496 <_scanf_float+0x66>
 800761c:	f04f 0a02 	mov.w	sl, #2
 8007620:	e7d2      	b.n	80075c8 <_scanf_float+0x198>
 8007622:	b975      	cbnz	r5, 8007642 <_scanf_float+0x212>
 8007624:	2f00      	cmp	r7, #0
 8007626:	f47f af37 	bne.w	8007498 <_scanf_float+0x68>
 800762a:	6822      	ldr	r2, [r4, #0]
 800762c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007630:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007634:	f040 8103 	bne.w	800783e <_scanf_float+0x40e>
 8007638:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800763c:	6022      	str	r2, [r4, #0]
 800763e:	2501      	movs	r5, #1
 8007640:	e7c2      	b.n	80075c8 <_scanf_float+0x198>
 8007642:	2d03      	cmp	r5, #3
 8007644:	d0e3      	beq.n	800760e <_scanf_float+0x1de>
 8007646:	2d05      	cmp	r5, #5
 8007648:	e7df      	b.n	800760a <_scanf_float+0x1da>
 800764a:	2d02      	cmp	r5, #2
 800764c:	f47f af23 	bne.w	8007496 <_scanf_float+0x66>
 8007650:	2503      	movs	r5, #3
 8007652:	e7b9      	b.n	80075c8 <_scanf_float+0x198>
 8007654:	2d06      	cmp	r5, #6
 8007656:	f47f af1e 	bne.w	8007496 <_scanf_float+0x66>
 800765a:	2507      	movs	r5, #7
 800765c:	e7b4      	b.n	80075c8 <_scanf_float+0x198>
 800765e:	6822      	ldr	r2, [r4, #0]
 8007660:	0591      	lsls	r1, r2, #22
 8007662:	f57f af18 	bpl.w	8007496 <_scanf_float+0x66>
 8007666:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800766a:	6022      	str	r2, [r4, #0]
 800766c:	9702      	str	r7, [sp, #8]
 800766e:	e7ab      	b.n	80075c8 <_scanf_float+0x198>
 8007670:	6822      	ldr	r2, [r4, #0]
 8007672:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007676:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800767a:	d005      	beq.n	8007688 <_scanf_float+0x258>
 800767c:	0550      	lsls	r0, r2, #21
 800767e:	f57f af0a 	bpl.w	8007496 <_scanf_float+0x66>
 8007682:	2f00      	cmp	r7, #0
 8007684:	f000 80db 	beq.w	800783e <_scanf_float+0x40e>
 8007688:	0591      	lsls	r1, r2, #22
 800768a:	bf58      	it	pl
 800768c:	9902      	ldrpl	r1, [sp, #8]
 800768e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007692:	bf58      	it	pl
 8007694:	1a79      	subpl	r1, r7, r1
 8007696:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800769a:	bf58      	it	pl
 800769c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80076a0:	6022      	str	r2, [r4, #0]
 80076a2:	2700      	movs	r7, #0
 80076a4:	e790      	b.n	80075c8 <_scanf_float+0x198>
 80076a6:	f04f 0a03 	mov.w	sl, #3
 80076aa:	e78d      	b.n	80075c8 <_scanf_float+0x198>
 80076ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80076b0:	4649      	mov	r1, r9
 80076b2:	4640      	mov	r0, r8
 80076b4:	4798      	blx	r3
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f43f aedf 	beq.w	800747a <_scanf_float+0x4a>
 80076bc:	e6eb      	b.n	8007496 <_scanf_float+0x66>
 80076be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076c6:	464a      	mov	r2, r9
 80076c8:	4640      	mov	r0, r8
 80076ca:	4798      	blx	r3
 80076cc:	6923      	ldr	r3, [r4, #16]
 80076ce:	3b01      	subs	r3, #1
 80076d0:	6123      	str	r3, [r4, #16]
 80076d2:	e6eb      	b.n	80074ac <_scanf_float+0x7c>
 80076d4:	1e6b      	subs	r3, r5, #1
 80076d6:	2b06      	cmp	r3, #6
 80076d8:	d824      	bhi.n	8007724 <_scanf_float+0x2f4>
 80076da:	2d02      	cmp	r5, #2
 80076dc:	d836      	bhi.n	800774c <_scanf_float+0x31c>
 80076de:	9b01      	ldr	r3, [sp, #4]
 80076e0:	429e      	cmp	r6, r3
 80076e2:	f67f aee7 	bls.w	80074b4 <_scanf_float+0x84>
 80076e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076ee:	464a      	mov	r2, r9
 80076f0:	4640      	mov	r0, r8
 80076f2:	4798      	blx	r3
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	6123      	str	r3, [r4, #16]
 80076fa:	e7f0      	b.n	80076de <_scanf_float+0x2ae>
 80076fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007700:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007704:	464a      	mov	r2, r9
 8007706:	4640      	mov	r0, r8
 8007708:	4798      	blx	r3
 800770a:	6923      	ldr	r3, [r4, #16]
 800770c:	3b01      	subs	r3, #1
 800770e:	6123      	str	r3, [r4, #16]
 8007710:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007714:	fa5f fa8a 	uxtb.w	sl, sl
 8007718:	f1ba 0f02 	cmp.w	sl, #2
 800771c:	d1ee      	bne.n	80076fc <_scanf_float+0x2cc>
 800771e:	3d03      	subs	r5, #3
 8007720:	b2ed      	uxtb	r5, r5
 8007722:	1b76      	subs	r6, r6, r5
 8007724:	6823      	ldr	r3, [r4, #0]
 8007726:	05da      	lsls	r2, r3, #23
 8007728:	d530      	bpl.n	800778c <_scanf_float+0x35c>
 800772a:	055b      	lsls	r3, r3, #21
 800772c:	d511      	bpl.n	8007752 <_scanf_float+0x322>
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	429e      	cmp	r6, r3
 8007732:	f67f aebf 	bls.w	80074b4 <_scanf_float+0x84>
 8007736:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800773a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800773e:	464a      	mov	r2, r9
 8007740:	4640      	mov	r0, r8
 8007742:	4798      	blx	r3
 8007744:	6923      	ldr	r3, [r4, #16]
 8007746:	3b01      	subs	r3, #1
 8007748:	6123      	str	r3, [r4, #16]
 800774a:	e7f0      	b.n	800772e <_scanf_float+0x2fe>
 800774c:	46aa      	mov	sl, r5
 800774e:	46b3      	mov	fp, r6
 8007750:	e7de      	b.n	8007710 <_scanf_float+0x2e0>
 8007752:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007756:	6923      	ldr	r3, [r4, #16]
 8007758:	2965      	cmp	r1, #101	@ 0x65
 800775a:	f103 33ff 	add.w	r3, r3, #4294967295
 800775e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	d00c      	beq.n	8007780 <_scanf_float+0x350>
 8007766:	2945      	cmp	r1, #69	@ 0x45
 8007768:	d00a      	beq.n	8007780 <_scanf_float+0x350>
 800776a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800776e:	464a      	mov	r2, r9
 8007770:	4640      	mov	r0, r8
 8007772:	4798      	blx	r3
 8007774:	6923      	ldr	r3, [r4, #16]
 8007776:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800777a:	3b01      	subs	r3, #1
 800777c:	1eb5      	subs	r5, r6, #2
 800777e:	6123      	str	r3, [r4, #16]
 8007780:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007784:	464a      	mov	r2, r9
 8007786:	4640      	mov	r0, r8
 8007788:	4798      	blx	r3
 800778a:	462e      	mov	r6, r5
 800778c:	6822      	ldr	r2, [r4, #0]
 800778e:	f012 0210 	ands.w	r2, r2, #16
 8007792:	d001      	beq.n	8007798 <_scanf_float+0x368>
 8007794:	2000      	movs	r0, #0
 8007796:	e68e      	b.n	80074b6 <_scanf_float+0x86>
 8007798:	7032      	strb	r2, [r6, #0]
 800779a:	6823      	ldr	r3, [r4, #0]
 800779c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80077a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077a4:	d125      	bne.n	80077f2 <_scanf_float+0x3c2>
 80077a6:	9b02      	ldr	r3, [sp, #8]
 80077a8:	429f      	cmp	r7, r3
 80077aa:	d00a      	beq.n	80077c2 <_scanf_float+0x392>
 80077ac:	1bda      	subs	r2, r3, r7
 80077ae:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80077b2:	429e      	cmp	r6, r3
 80077b4:	bf28      	it	cs
 80077b6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80077ba:	4922      	ldr	r1, [pc, #136]	@ (8007844 <_scanf_float+0x414>)
 80077bc:	4630      	mov	r0, r6
 80077be:	f000 f919 	bl	80079f4 <siprintf>
 80077c2:	9901      	ldr	r1, [sp, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	4640      	mov	r0, r8
 80077c8:	f002 fc46 	bl	800a058 <_strtod_r>
 80077cc:	9b03      	ldr	r3, [sp, #12]
 80077ce:	6821      	ldr	r1, [r4, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f011 0f02 	tst.w	r1, #2
 80077d6:	ec57 6b10 	vmov	r6, r7, d0
 80077da:	f103 0204 	add.w	r2, r3, #4
 80077de:	d015      	beq.n	800780c <_scanf_float+0x3dc>
 80077e0:	9903      	ldr	r1, [sp, #12]
 80077e2:	600a      	str	r2, [r1, #0]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	e9c3 6700 	strd	r6, r7, [r3]
 80077ea:	68e3      	ldr	r3, [r4, #12]
 80077ec:	3301      	adds	r3, #1
 80077ee:	60e3      	str	r3, [r4, #12]
 80077f0:	e7d0      	b.n	8007794 <_scanf_float+0x364>
 80077f2:	9b04      	ldr	r3, [sp, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0e4      	beq.n	80077c2 <_scanf_float+0x392>
 80077f8:	9905      	ldr	r1, [sp, #20]
 80077fa:	230a      	movs	r3, #10
 80077fc:	3101      	adds	r1, #1
 80077fe:	4640      	mov	r0, r8
 8007800:	f002 fcaa 	bl	800a158 <_strtol_r>
 8007804:	9b04      	ldr	r3, [sp, #16]
 8007806:	9e05      	ldr	r6, [sp, #20]
 8007808:	1ac2      	subs	r2, r0, r3
 800780a:	e7d0      	b.n	80077ae <_scanf_float+0x37e>
 800780c:	f011 0f04 	tst.w	r1, #4
 8007810:	9903      	ldr	r1, [sp, #12]
 8007812:	600a      	str	r2, [r1, #0]
 8007814:	d1e6      	bne.n	80077e4 <_scanf_float+0x3b4>
 8007816:	681d      	ldr	r5, [r3, #0]
 8007818:	4632      	mov	r2, r6
 800781a:	463b      	mov	r3, r7
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7f9 f9b4 	bl	8000b8c <__aeabi_dcmpun>
 8007824:	b128      	cbz	r0, 8007832 <_scanf_float+0x402>
 8007826:	4808      	ldr	r0, [pc, #32]	@ (8007848 <_scanf_float+0x418>)
 8007828:	f000 fa0a 	bl	8007c40 <nanf>
 800782c:	ed85 0a00 	vstr	s0, [r5]
 8007830:	e7db      	b.n	80077ea <_scanf_float+0x3ba>
 8007832:	4630      	mov	r0, r6
 8007834:	4639      	mov	r1, r7
 8007836:	f7f9 fa07 	bl	8000c48 <__aeabi_d2f>
 800783a:	6028      	str	r0, [r5, #0]
 800783c:	e7d5      	b.n	80077ea <_scanf_float+0x3ba>
 800783e:	2700      	movs	r7, #0
 8007840:	e62e      	b.n	80074a0 <_scanf_float+0x70>
 8007842:	bf00      	nop
 8007844:	0800bf9e 	.word	0x0800bf9e
 8007848:	0800c0fa 	.word	0x0800c0fa

0800784c <std>:
 800784c:	2300      	movs	r3, #0
 800784e:	b510      	push	{r4, lr}
 8007850:	4604      	mov	r4, r0
 8007852:	e9c0 3300 	strd	r3, r3, [r0]
 8007856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800785a:	6083      	str	r3, [r0, #8]
 800785c:	8181      	strh	r1, [r0, #12]
 800785e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007860:	81c2      	strh	r2, [r0, #14]
 8007862:	6183      	str	r3, [r0, #24]
 8007864:	4619      	mov	r1, r3
 8007866:	2208      	movs	r2, #8
 8007868:	305c      	adds	r0, #92	@ 0x5c
 800786a:	f000 f956 	bl	8007b1a <memset>
 800786e:	4b0d      	ldr	r3, [pc, #52]	@ (80078a4 <std+0x58>)
 8007870:	6263      	str	r3, [r4, #36]	@ 0x24
 8007872:	4b0d      	ldr	r3, [pc, #52]	@ (80078a8 <std+0x5c>)
 8007874:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007876:	4b0d      	ldr	r3, [pc, #52]	@ (80078ac <std+0x60>)
 8007878:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800787a:	4b0d      	ldr	r3, [pc, #52]	@ (80078b0 <std+0x64>)
 800787c:	6323      	str	r3, [r4, #48]	@ 0x30
 800787e:	4b0d      	ldr	r3, [pc, #52]	@ (80078b4 <std+0x68>)
 8007880:	6224      	str	r4, [r4, #32]
 8007882:	429c      	cmp	r4, r3
 8007884:	d006      	beq.n	8007894 <std+0x48>
 8007886:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800788a:	4294      	cmp	r4, r2
 800788c:	d002      	beq.n	8007894 <std+0x48>
 800788e:	33d0      	adds	r3, #208	@ 0xd0
 8007890:	429c      	cmp	r4, r3
 8007892:	d105      	bne.n	80078a0 <std+0x54>
 8007894:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800789c:	f000 b9cc 	b.w	8007c38 <__retarget_lock_init_recursive>
 80078a0:	bd10      	pop	{r4, pc}
 80078a2:	bf00      	nop
 80078a4:	08007a91 	.word	0x08007a91
 80078a8:	08007ab7 	.word	0x08007ab7
 80078ac:	08007aef 	.word	0x08007aef
 80078b0:	08007b13 	.word	0x08007b13
 80078b4:	2000035c 	.word	0x2000035c

080078b8 <stdio_exit_handler>:
 80078b8:	4a02      	ldr	r2, [pc, #8]	@ (80078c4 <stdio_exit_handler+0xc>)
 80078ba:	4903      	ldr	r1, [pc, #12]	@ (80078c8 <stdio_exit_handler+0x10>)
 80078bc:	4803      	ldr	r0, [pc, #12]	@ (80078cc <stdio_exit_handler+0x14>)
 80078be:	f000 b869 	b.w	8007994 <_fwalk_sglue>
 80078c2:	bf00      	nop
 80078c4:	20000010 	.word	0x20000010
 80078c8:	0800add5 	.word	0x0800add5
 80078cc:	20000020 	.word	0x20000020

080078d0 <cleanup_stdio>:
 80078d0:	6841      	ldr	r1, [r0, #4]
 80078d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007904 <cleanup_stdio+0x34>)
 80078d4:	4299      	cmp	r1, r3
 80078d6:	b510      	push	{r4, lr}
 80078d8:	4604      	mov	r4, r0
 80078da:	d001      	beq.n	80078e0 <cleanup_stdio+0x10>
 80078dc:	f003 fa7a 	bl	800add4 <_fflush_r>
 80078e0:	68a1      	ldr	r1, [r4, #8]
 80078e2:	4b09      	ldr	r3, [pc, #36]	@ (8007908 <cleanup_stdio+0x38>)
 80078e4:	4299      	cmp	r1, r3
 80078e6:	d002      	beq.n	80078ee <cleanup_stdio+0x1e>
 80078e8:	4620      	mov	r0, r4
 80078ea:	f003 fa73 	bl	800add4 <_fflush_r>
 80078ee:	68e1      	ldr	r1, [r4, #12]
 80078f0:	4b06      	ldr	r3, [pc, #24]	@ (800790c <cleanup_stdio+0x3c>)
 80078f2:	4299      	cmp	r1, r3
 80078f4:	d004      	beq.n	8007900 <cleanup_stdio+0x30>
 80078f6:	4620      	mov	r0, r4
 80078f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078fc:	f003 ba6a 	b.w	800add4 <_fflush_r>
 8007900:	bd10      	pop	{r4, pc}
 8007902:	bf00      	nop
 8007904:	2000035c 	.word	0x2000035c
 8007908:	200003c4 	.word	0x200003c4
 800790c:	2000042c 	.word	0x2000042c

08007910 <global_stdio_init.part.0>:
 8007910:	b510      	push	{r4, lr}
 8007912:	4b0b      	ldr	r3, [pc, #44]	@ (8007940 <global_stdio_init.part.0+0x30>)
 8007914:	4c0b      	ldr	r4, [pc, #44]	@ (8007944 <global_stdio_init.part.0+0x34>)
 8007916:	4a0c      	ldr	r2, [pc, #48]	@ (8007948 <global_stdio_init.part.0+0x38>)
 8007918:	601a      	str	r2, [r3, #0]
 800791a:	4620      	mov	r0, r4
 800791c:	2200      	movs	r2, #0
 800791e:	2104      	movs	r1, #4
 8007920:	f7ff ff94 	bl	800784c <std>
 8007924:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007928:	2201      	movs	r2, #1
 800792a:	2109      	movs	r1, #9
 800792c:	f7ff ff8e 	bl	800784c <std>
 8007930:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007934:	2202      	movs	r2, #2
 8007936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800793a:	2112      	movs	r1, #18
 800793c:	f7ff bf86 	b.w	800784c <std>
 8007940:	20000494 	.word	0x20000494
 8007944:	2000035c 	.word	0x2000035c
 8007948:	080078b9 	.word	0x080078b9

0800794c <__sfp_lock_acquire>:
 800794c:	4801      	ldr	r0, [pc, #4]	@ (8007954 <__sfp_lock_acquire+0x8>)
 800794e:	f000 b974 	b.w	8007c3a <__retarget_lock_acquire_recursive>
 8007952:	bf00      	nop
 8007954:	2000049d 	.word	0x2000049d

08007958 <__sfp_lock_release>:
 8007958:	4801      	ldr	r0, [pc, #4]	@ (8007960 <__sfp_lock_release+0x8>)
 800795a:	f000 b96f 	b.w	8007c3c <__retarget_lock_release_recursive>
 800795e:	bf00      	nop
 8007960:	2000049d 	.word	0x2000049d

08007964 <__sinit>:
 8007964:	b510      	push	{r4, lr}
 8007966:	4604      	mov	r4, r0
 8007968:	f7ff fff0 	bl	800794c <__sfp_lock_acquire>
 800796c:	6a23      	ldr	r3, [r4, #32]
 800796e:	b11b      	cbz	r3, 8007978 <__sinit+0x14>
 8007970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007974:	f7ff bff0 	b.w	8007958 <__sfp_lock_release>
 8007978:	4b04      	ldr	r3, [pc, #16]	@ (800798c <__sinit+0x28>)
 800797a:	6223      	str	r3, [r4, #32]
 800797c:	4b04      	ldr	r3, [pc, #16]	@ (8007990 <__sinit+0x2c>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1f5      	bne.n	8007970 <__sinit+0xc>
 8007984:	f7ff ffc4 	bl	8007910 <global_stdio_init.part.0>
 8007988:	e7f2      	b.n	8007970 <__sinit+0xc>
 800798a:	bf00      	nop
 800798c:	080078d1 	.word	0x080078d1
 8007990:	20000494 	.word	0x20000494

08007994 <_fwalk_sglue>:
 8007994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007998:	4607      	mov	r7, r0
 800799a:	4688      	mov	r8, r1
 800799c:	4614      	mov	r4, r2
 800799e:	2600      	movs	r6, #0
 80079a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079a4:	f1b9 0901 	subs.w	r9, r9, #1
 80079a8:	d505      	bpl.n	80079b6 <_fwalk_sglue+0x22>
 80079aa:	6824      	ldr	r4, [r4, #0]
 80079ac:	2c00      	cmp	r4, #0
 80079ae:	d1f7      	bne.n	80079a0 <_fwalk_sglue+0xc>
 80079b0:	4630      	mov	r0, r6
 80079b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b6:	89ab      	ldrh	r3, [r5, #12]
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d907      	bls.n	80079cc <_fwalk_sglue+0x38>
 80079bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079c0:	3301      	adds	r3, #1
 80079c2:	d003      	beq.n	80079cc <_fwalk_sglue+0x38>
 80079c4:	4629      	mov	r1, r5
 80079c6:	4638      	mov	r0, r7
 80079c8:	47c0      	blx	r8
 80079ca:	4306      	orrs	r6, r0
 80079cc:	3568      	adds	r5, #104	@ 0x68
 80079ce:	e7e9      	b.n	80079a4 <_fwalk_sglue+0x10>

080079d0 <iprintf>:
 80079d0:	b40f      	push	{r0, r1, r2, r3}
 80079d2:	b507      	push	{r0, r1, r2, lr}
 80079d4:	4906      	ldr	r1, [pc, #24]	@ (80079f0 <iprintf+0x20>)
 80079d6:	ab04      	add	r3, sp, #16
 80079d8:	6808      	ldr	r0, [r1, #0]
 80079da:	f853 2b04 	ldr.w	r2, [r3], #4
 80079de:	6881      	ldr	r1, [r0, #8]
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	f002 ff0d 	bl	800a800 <_vfiprintf_r>
 80079e6:	b003      	add	sp, #12
 80079e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079ec:	b004      	add	sp, #16
 80079ee:	4770      	bx	lr
 80079f0:	2000001c 	.word	0x2000001c

080079f4 <siprintf>:
 80079f4:	b40e      	push	{r1, r2, r3}
 80079f6:	b510      	push	{r4, lr}
 80079f8:	b09d      	sub	sp, #116	@ 0x74
 80079fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80079fc:	9002      	str	r0, [sp, #8]
 80079fe:	9006      	str	r0, [sp, #24]
 8007a00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007a04:	480a      	ldr	r0, [pc, #40]	@ (8007a30 <siprintf+0x3c>)
 8007a06:	9107      	str	r1, [sp, #28]
 8007a08:	9104      	str	r1, [sp, #16]
 8007a0a:	490a      	ldr	r1, [pc, #40]	@ (8007a34 <siprintf+0x40>)
 8007a0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a10:	9105      	str	r1, [sp, #20]
 8007a12:	2400      	movs	r4, #0
 8007a14:	a902      	add	r1, sp, #8
 8007a16:	6800      	ldr	r0, [r0, #0]
 8007a18:	9301      	str	r3, [sp, #4]
 8007a1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007a1c:	f002 fbfa 	bl	800a214 <_svfiprintf_r>
 8007a20:	9b02      	ldr	r3, [sp, #8]
 8007a22:	701c      	strb	r4, [r3, #0]
 8007a24:	b01d      	add	sp, #116	@ 0x74
 8007a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2a:	b003      	add	sp, #12
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	2000001c 	.word	0x2000001c
 8007a34:	ffff0208 	.word	0xffff0208

08007a38 <siscanf>:
 8007a38:	b40e      	push	{r1, r2, r3}
 8007a3a:	b570      	push	{r4, r5, r6, lr}
 8007a3c:	b09d      	sub	sp, #116	@ 0x74
 8007a3e:	ac21      	add	r4, sp, #132	@ 0x84
 8007a40:	2500      	movs	r5, #0
 8007a42:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007a46:	f854 6b04 	ldr.w	r6, [r4], #4
 8007a4a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007a4e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007a50:	9002      	str	r0, [sp, #8]
 8007a52:	9006      	str	r0, [sp, #24]
 8007a54:	f7f8 fc3c 	bl	80002d0 <strlen>
 8007a58:	4b0b      	ldr	r3, [pc, #44]	@ (8007a88 <siscanf+0x50>)
 8007a5a:	9003      	str	r0, [sp, #12]
 8007a5c:	9007      	str	r0, [sp, #28]
 8007a5e:	480b      	ldr	r0, [pc, #44]	@ (8007a8c <siscanf+0x54>)
 8007a60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a66:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a6a:	4632      	mov	r2, r6
 8007a6c:	4623      	mov	r3, r4
 8007a6e:	a902      	add	r1, sp, #8
 8007a70:	6800      	ldr	r0, [r0, #0]
 8007a72:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007a74:	9514      	str	r5, [sp, #80]	@ 0x50
 8007a76:	9401      	str	r4, [sp, #4]
 8007a78:	f002 fd22 	bl	800a4c0 <__ssvfiscanf_r>
 8007a7c:	b01d      	add	sp, #116	@ 0x74
 8007a7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a82:	b003      	add	sp, #12
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	08007ab3 	.word	0x08007ab3
 8007a8c:	2000001c 	.word	0x2000001c

08007a90 <__sread>:
 8007a90:	b510      	push	{r4, lr}
 8007a92:	460c      	mov	r4, r1
 8007a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a98:	f000 f880 	bl	8007b9c <_read_r>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	bfab      	itete	ge
 8007aa0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007aa2:	89a3      	ldrhlt	r3, [r4, #12]
 8007aa4:	181b      	addge	r3, r3, r0
 8007aa6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007aaa:	bfac      	ite	ge
 8007aac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007aae:	81a3      	strhlt	r3, [r4, #12]
 8007ab0:	bd10      	pop	{r4, pc}

08007ab2 <__seofread>:
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	4770      	bx	lr

08007ab6 <__swrite>:
 8007ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aba:	461f      	mov	r7, r3
 8007abc:	898b      	ldrh	r3, [r1, #12]
 8007abe:	05db      	lsls	r3, r3, #23
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	4616      	mov	r6, r2
 8007ac6:	d505      	bpl.n	8007ad4 <__swrite+0x1e>
 8007ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007acc:	2302      	movs	r3, #2
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f000 f852 	bl	8007b78 <_lseek_r>
 8007ad4:	89a3      	ldrh	r3, [r4, #12]
 8007ad6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ada:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ade:	81a3      	strh	r3, [r4, #12]
 8007ae0:	4632      	mov	r2, r6
 8007ae2:	463b      	mov	r3, r7
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007aea:	f000 b869 	b.w	8007bc0 <_write_r>

08007aee <__sseek>:
 8007aee:	b510      	push	{r4, lr}
 8007af0:	460c      	mov	r4, r1
 8007af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af6:	f000 f83f 	bl	8007b78 <_lseek_r>
 8007afa:	1c43      	adds	r3, r0, #1
 8007afc:	89a3      	ldrh	r3, [r4, #12]
 8007afe:	bf15      	itete	ne
 8007b00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b0a:	81a3      	strheq	r3, [r4, #12]
 8007b0c:	bf18      	it	ne
 8007b0e:	81a3      	strhne	r3, [r4, #12]
 8007b10:	bd10      	pop	{r4, pc}

08007b12 <__sclose>:
 8007b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b16:	f000 b81f 	b.w	8007b58 <_close_r>

08007b1a <memset>:
 8007b1a:	4402      	add	r2, r0
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d100      	bne.n	8007b24 <memset+0xa>
 8007b22:	4770      	bx	lr
 8007b24:	f803 1b01 	strb.w	r1, [r3], #1
 8007b28:	e7f9      	b.n	8007b1e <memset+0x4>

08007b2a <strncmp>:
 8007b2a:	b510      	push	{r4, lr}
 8007b2c:	b16a      	cbz	r2, 8007b4a <strncmp+0x20>
 8007b2e:	3901      	subs	r1, #1
 8007b30:	1884      	adds	r4, r0, r2
 8007b32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b36:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d103      	bne.n	8007b46 <strncmp+0x1c>
 8007b3e:	42a0      	cmp	r0, r4
 8007b40:	d001      	beq.n	8007b46 <strncmp+0x1c>
 8007b42:	2a00      	cmp	r2, #0
 8007b44:	d1f5      	bne.n	8007b32 <strncmp+0x8>
 8007b46:	1ad0      	subs	r0, r2, r3
 8007b48:	bd10      	pop	{r4, pc}
 8007b4a:	4610      	mov	r0, r2
 8007b4c:	e7fc      	b.n	8007b48 <strncmp+0x1e>
	...

08007b50 <_localeconv_r>:
 8007b50:	4800      	ldr	r0, [pc, #0]	@ (8007b54 <_localeconv_r+0x4>)
 8007b52:	4770      	bx	lr
 8007b54:	2000015c 	.word	0x2000015c

08007b58 <_close_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	4d06      	ldr	r5, [pc, #24]	@ (8007b74 <_close_r+0x1c>)
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	4604      	mov	r4, r0
 8007b60:	4608      	mov	r0, r1
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	f7fa fda0 	bl	80026a8 <_close>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d102      	bne.n	8007b72 <_close_r+0x1a>
 8007b6c:	682b      	ldr	r3, [r5, #0]
 8007b6e:	b103      	cbz	r3, 8007b72 <_close_r+0x1a>
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	20000498 	.word	0x20000498

08007b78 <_lseek_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4d07      	ldr	r5, [pc, #28]	@ (8007b98 <_lseek_r+0x20>)
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	4608      	mov	r0, r1
 8007b80:	4611      	mov	r1, r2
 8007b82:	2200      	movs	r2, #0
 8007b84:	602a      	str	r2, [r5, #0]
 8007b86:	461a      	mov	r2, r3
 8007b88:	f7fa fdb5 	bl	80026f6 <_lseek>
 8007b8c:	1c43      	adds	r3, r0, #1
 8007b8e:	d102      	bne.n	8007b96 <_lseek_r+0x1e>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	b103      	cbz	r3, 8007b96 <_lseek_r+0x1e>
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	bd38      	pop	{r3, r4, r5, pc}
 8007b98:	20000498 	.word	0x20000498

08007b9c <_read_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4d07      	ldr	r5, [pc, #28]	@ (8007bbc <_read_r+0x20>)
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	4608      	mov	r0, r1
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	602a      	str	r2, [r5, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	f7fa fd43 	bl	8002636 <_read>
 8007bb0:	1c43      	adds	r3, r0, #1
 8007bb2:	d102      	bne.n	8007bba <_read_r+0x1e>
 8007bb4:	682b      	ldr	r3, [r5, #0]
 8007bb6:	b103      	cbz	r3, 8007bba <_read_r+0x1e>
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
 8007bbc:	20000498 	.word	0x20000498

08007bc0 <_write_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4d07      	ldr	r5, [pc, #28]	@ (8007be0 <_write_r+0x20>)
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	4608      	mov	r0, r1
 8007bc8:	4611      	mov	r1, r2
 8007bca:	2200      	movs	r2, #0
 8007bcc:	602a      	str	r2, [r5, #0]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	f7fa fd4e 	bl	8002670 <_write>
 8007bd4:	1c43      	adds	r3, r0, #1
 8007bd6:	d102      	bne.n	8007bde <_write_r+0x1e>
 8007bd8:	682b      	ldr	r3, [r5, #0]
 8007bda:	b103      	cbz	r3, 8007bde <_write_r+0x1e>
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	bd38      	pop	{r3, r4, r5, pc}
 8007be0:	20000498 	.word	0x20000498

08007be4 <__errno>:
 8007be4:	4b01      	ldr	r3, [pc, #4]	@ (8007bec <__errno+0x8>)
 8007be6:	6818      	ldr	r0, [r3, #0]
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	2000001c 	.word	0x2000001c

08007bf0 <__libc_init_array>:
 8007bf0:	b570      	push	{r4, r5, r6, lr}
 8007bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8007c28 <__libc_init_array+0x38>)
 8007bf4:	4c0d      	ldr	r4, [pc, #52]	@ (8007c2c <__libc_init_array+0x3c>)
 8007bf6:	1b64      	subs	r4, r4, r5
 8007bf8:	10a4      	asrs	r4, r4, #2
 8007bfa:	2600      	movs	r6, #0
 8007bfc:	42a6      	cmp	r6, r4
 8007bfe:	d109      	bne.n	8007c14 <__libc_init_array+0x24>
 8007c00:	4d0b      	ldr	r5, [pc, #44]	@ (8007c30 <__libc_init_array+0x40>)
 8007c02:	4c0c      	ldr	r4, [pc, #48]	@ (8007c34 <__libc_init_array+0x44>)
 8007c04:	f004 f90c 	bl	800be20 <_init>
 8007c08:	1b64      	subs	r4, r4, r5
 8007c0a:	10a4      	asrs	r4, r4, #2
 8007c0c:	2600      	movs	r6, #0
 8007c0e:	42a6      	cmp	r6, r4
 8007c10:	d105      	bne.n	8007c1e <__libc_init_array+0x2e>
 8007c12:	bd70      	pop	{r4, r5, r6, pc}
 8007c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c18:	4798      	blx	r3
 8007c1a:	3601      	adds	r6, #1
 8007c1c:	e7ee      	b.n	8007bfc <__libc_init_array+0xc>
 8007c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c22:	4798      	blx	r3
 8007c24:	3601      	adds	r6, #1
 8007c26:	e7f2      	b.n	8007c0e <__libc_init_array+0x1e>
 8007c28:	0800c3ec 	.word	0x0800c3ec
 8007c2c:	0800c3ec 	.word	0x0800c3ec
 8007c30:	0800c3ec 	.word	0x0800c3ec
 8007c34:	0800c3f0 	.word	0x0800c3f0

08007c38 <__retarget_lock_init_recursive>:
 8007c38:	4770      	bx	lr

08007c3a <__retarget_lock_acquire_recursive>:
 8007c3a:	4770      	bx	lr

08007c3c <__retarget_lock_release_recursive>:
 8007c3c:	4770      	bx	lr
	...

08007c40 <nanf>:
 8007c40:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007c48 <nanf+0x8>
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	7fc00000 	.word	0x7fc00000

08007c4c <quorem>:
 8007c4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c50:	6903      	ldr	r3, [r0, #16]
 8007c52:	690c      	ldr	r4, [r1, #16]
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	4607      	mov	r7, r0
 8007c58:	db7e      	blt.n	8007d58 <quorem+0x10c>
 8007c5a:	3c01      	subs	r4, #1
 8007c5c:	f101 0814 	add.w	r8, r1, #20
 8007c60:	00a3      	lsls	r3, r4, #2
 8007c62:	f100 0514 	add.w	r5, r0, #20
 8007c66:	9300      	str	r3, [sp, #0]
 8007c68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c6c:	9301      	str	r3, [sp, #4]
 8007c6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c76:	3301      	adds	r3, #1
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c7e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c82:	d32e      	bcc.n	8007ce2 <quorem+0x96>
 8007c84:	f04f 0a00 	mov.w	sl, #0
 8007c88:	46c4      	mov	ip, r8
 8007c8a:	46ae      	mov	lr, r5
 8007c8c:	46d3      	mov	fp, sl
 8007c8e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c92:	b298      	uxth	r0, r3
 8007c94:	fb06 a000 	mla	r0, r6, r0, sl
 8007c98:	0c02      	lsrs	r2, r0, #16
 8007c9a:	0c1b      	lsrs	r3, r3, #16
 8007c9c:	fb06 2303 	mla	r3, r6, r3, r2
 8007ca0:	f8de 2000 	ldr.w	r2, [lr]
 8007ca4:	b280      	uxth	r0, r0
 8007ca6:	b292      	uxth	r2, r2
 8007ca8:	1a12      	subs	r2, r2, r0
 8007caa:	445a      	add	r2, fp
 8007cac:	f8de 0000 	ldr.w	r0, [lr]
 8007cb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007cba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007cbe:	b292      	uxth	r2, r2
 8007cc0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007cc4:	45e1      	cmp	r9, ip
 8007cc6:	f84e 2b04 	str.w	r2, [lr], #4
 8007cca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007cce:	d2de      	bcs.n	8007c8e <quorem+0x42>
 8007cd0:	9b00      	ldr	r3, [sp, #0]
 8007cd2:	58eb      	ldr	r3, [r5, r3]
 8007cd4:	b92b      	cbnz	r3, 8007ce2 <quorem+0x96>
 8007cd6:	9b01      	ldr	r3, [sp, #4]
 8007cd8:	3b04      	subs	r3, #4
 8007cda:	429d      	cmp	r5, r3
 8007cdc:	461a      	mov	r2, r3
 8007cde:	d32f      	bcc.n	8007d40 <quorem+0xf4>
 8007ce0:	613c      	str	r4, [r7, #16]
 8007ce2:	4638      	mov	r0, r7
 8007ce4:	f001 f9c8 	bl	8009078 <__mcmp>
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	db25      	blt.n	8007d38 <quorem+0xec>
 8007cec:	4629      	mov	r1, r5
 8007cee:	2000      	movs	r0, #0
 8007cf0:	f858 2b04 	ldr.w	r2, [r8], #4
 8007cf4:	f8d1 c000 	ldr.w	ip, [r1]
 8007cf8:	fa1f fe82 	uxth.w	lr, r2
 8007cfc:	fa1f f38c 	uxth.w	r3, ip
 8007d00:	eba3 030e 	sub.w	r3, r3, lr
 8007d04:	4403      	add	r3, r0
 8007d06:	0c12      	lsrs	r2, r2, #16
 8007d08:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d0c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d16:	45c1      	cmp	r9, r8
 8007d18:	f841 3b04 	str.w	r3, [r1], #4
 8007d1c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d20:	d2e6      	bcs.n	8007cf0 <quorem+0xa4>
 8007d22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d2a:	b922      	cbnz	r2, 8007d36 <quorem+0xea>
 8007d2c:	3b04      	subs	r3, #4
 8007d2e:	429d      	cmp	r5, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	d30b      	bcc.n	8007d4c <quorem+0x100>
 8007d34:	613c      	str	r4, [r7, #16]
 8007d36:	3601      	adds	r6, #1
 8007d38:	4630      	mov	r0, r6
 8007d3a:	b003      	add	sp, #12
 8007d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d40:	6812      	ldr	r2, [r2, #0]
 8007d42:	3b04      	subs	r3, #4
 8007d44:	2a00      	cmp	r2, #0
 8007d46:	d1cb      	bne.n	8007ce0 <quorem+0x94>
 8007d48:	3c01      	subs	r4, #1
 8007d4a:	e7c6      	b.n	8007cda <quorem+0x8e>
 8007d4c:	6812      	ldr	r2, [r2, #0]
 8007d4e:	3b04      	subs	r3, #4
 8007d50:	2a00      	cmp	r2, #0
 8007d52:	d1ef      	bne.n	8007d34 <quorem+0xe8>
 8007d54:	3c01      	subs	r4, #1
 8007d56:	e7ea      	b.n	8007d2e <quorem+0xe2>
 8007d58:	2000      	movs	r0, #0
 8007d5a:	e7ee      	b.n	8007d3a <quorem+0xee>
 8007d5c:	0000      	movs	r0, r0
	...

08007d60 <_dtoa_r>:
 8007d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	69c7      	ldr	r7, [r0, #28]
 8007d66:	b097      	sub	sp, #92	@ 0x5c
 8007d68:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007d6c:	ec55 4b10 	vmov	r4, r5, d0
 8007d70:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007d72:	9107      	str	r1, [sp, #28]
 8007d74:	4681      	mov	r9, r0
 8007d76:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d78:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d7a:	b97f      	cbnz	r7, 8007d9c <_dtoa_r+0x3c>
 8007d7c:	2010      	movs	r0, #16
 8007d7e:	f000 fe09 	bl	8008994 <malloc>
 8007d82:	4602      	mov	r2, r0
 8007d84:	f8c9 001c 	str.w	r0, [r9, #28]
 8007d88:	b920      	cbnz	r0, 8007d94 <_dtoa_r+0x34>
 8007d8a:	4ba9      	ldr	r3, [pc, #676]	@ (8008030 <_dtoa_r+0x2d0>)
 8007d8c:	21ef      	movs	r1, #239	@ 0xef
 8007d8e:	48a9      	ldr	r0, [pc, #676]	@ (8008034 <_dtoa_r+0x2d4>)
 8007d90:	f003 f992 	bl	800b0b8 <__assert_func>
 8007d94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d98:	6007      	str	r7, [r0, #0]
 8007d9a:	60c7      	str	r7, [r0, #12]
 8007d9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007da0:	6819      	ldr	r1, [r3, #0]
 8007da2:	b159      	cbz	r1, 8007dbc <_dtoa_r+0x5c>
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	604a      	str	r2, [r1, #4]
 8007da8:	2301      	movs	r3, #1
 8007daa:	4093      	lsls	r3, r2
 8007dac:	608b      	str	r3, [r1, #8]
 8007dae:	4648      	mov	r0, r9
 8007db0:	f000 fee6 	bl	8008b80 <_Bfree>
 8007db4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007db8:	2200      	movs	r2, #0
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	1e2b      	subs	r3, r5, #0
 8007dbe:	bfb9      	ittee	lt
 8007dc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007dc4:	9305      	strlt	r3, [sp, #20]
 8007dc6:	2300      	movge	r3, #0
 8007dc8:	6033      	strge	r3, [r6, #0]
 8007dca:	9f05      	ldr	r7, [sp, #20]
 8007dcc:	4b9a      	ldr	r3, [pc, #616]	@ (8008038 <_dtoa_r+0x2d8>)
 8007dce:	bfbc      	itt	lt
 8007dd0:	2201      	movlt	r2, #1
 8007dd2:	6032      	strlt	r2, [r6, #0]
 8007dd4:	43bb      	bics	r3, r7
 8007dd6:	d112      	bne.n	8007dfe <_dtoa_r+0x9e>
 8007dd8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007dda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007de4:	4323      	orrs	r3, r4
 8007de6:	f000 855a 	beq.w	800889e <_dtoa_r+0xb3e>
 8007dea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800804c <_dtoa_r+0x2ec>
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 855c 	beq.w	80088ae <_dtoa_r+0xb4e>
 8007df6:	f10a 0303 	add.w	r3, sl, #3
 8007dfa:	f000 bd56 	b.w	80088aa <_dtoa_r+0xb4a>
 8007dfe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007e02:	2200      	movs	r2, #0
 8007e04:	ec51 0b17 	vmov	r0, r1, d7
 8007e08:	2300      	movs	r3, #0
 8007e0a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007e0e:	f7f8 fe8b 	bl	8000b28 <__aeabi_dcmpeq>
 8007e12:	4680      	mov	r8, r0
 8007e14:	b158      	cbz	r0, 8007e2e <_dtoa_r+0xce>
 8007e16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e18:	2301      	movs	r3, #1
 8007e1a:	6013      	str	r3, [r2, #0]
 8007e1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e1e:	b113      	cbz	r3, 8007e26 <_dtoa_r+0xc6>
 8007e20:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007e22:	4b86      	ldr	r3, [pc, #536]	@ (800803c <_dtoa_r+0x2dc>)
 8007e24:	6013      	str	r3, [r2, #0]
 8007e26:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008050 <_dtoa_r+0x2f0>
 8007e2a:	f000 bd40 	b.w	80088ae <_dtoa_r+0xb4e>
 8007e2e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007e32:	aa14      	add	r2, sp, #80	@ 0x50
 8007e34:	a915      	add	r1, sp, #84	@ 0x54
 8007e36:	4648      	mov	r0, r9
 8007e38:	f001 fa3e 	bl	80092b8 <__d2b>
 8007e3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007e40:	9002      	str	r0, [sp, #8]
 8007e42:	2e00      	cmp	r6, #0
 8007e44:	d078      	beq.n	8007f38 <_dtoa_r+0x1d8>
 8007e46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e48:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007e58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007e5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007e60:	4619      	mov	r1, r3
 8007e62:	2200      	movs	r2, #0
 8007e64:	4b76      	ldr	r3, [pc, #472]	@ (8008040 <_dtoa_r+0x2e0>)
 8007e66:	f7f8 fa3f 	bl	80002e8 <__aeabi_dsub>
 8007e6a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008018 <_dtoa_r+0x2b8>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f7f8 fbf2 	bl	8000658 <__aeabi_dmul>
 8007e74:	a36a      	add	r3, pc, #424	@ (adr r3, 8008020 <_dtoa_r+0x2c0>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	f7f8 fa37 	bl	80002ec <__adddf3>
 8007e7e:	4604      	mov	r4, r0
 8007e80:	4630      	mov	r0, r6
 8007e82:	460d      	mov	r5, r1
 8007e84:	f7f8 fb7e 	bl	8000584 <__aeabi_i2d>
 8007e88:	a367      	add	r3, pc, #412	@ (adr r3, 8008028 <_dtoa_r+0x2c8>)
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	f7f8 fbe3 	bl	8000658 <__aeabi_dmul>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4620      	mov	r0, r4
 8007e98:	4629      	mov	r1, r5
 8007e9a:	f7f8 fa27 	bl	80002ec <__adddf3>
 8007e9e:	4604      	mov	r4, r0
 8007ea0:	460d      	mov	r5, r1
 8007ea2:	f7f8 fe89 	bl	8000bb8 <__aeabi_d2iz>
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	4607      	mov	r7, r0
 8007eaa:	2300      	movs	r3, #0
 8007eac:	4620      	mov	r0, r4
 8007eae:	4629      	mov	r1, r5
 8007eb0:	f7f8 fe44 	bl	8000b3c <__aeabi_dcmplt>
 8007eb4:	b140      	cbz	r0, 8007ec8 <_dtoa_r+0x168>
 8007eb6:	4638      	mov	r0, r7
 8007eb8:	f7f8 fb64 	bl	8000584 <__aeabi_i2d>
 8007ebc:	4622      	mov	r2, r4
 8007ebe:	462b      	mov	r3, r5
 8007ec0:	f7f8 fe32 	bl	8000b28 <__aeabi_dcmpeq>
 8007ec4:	b900      	cbnz	r0, 8007ec8 <_dtoa_r+0x168>
 8007ec6:	3f01      	subs	r7, #1
 8007ec8:	2f16      	cmp	r7, #22
 8007eca:	d852      	bhi.n	8007f72 <_dtoa_r+0x212>
 8007ecc:	4b5d      	ldr	r3, [pc, #372]	@ (8008044 <_dtoa_r+0x2e4>)
 8007ece:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007eda:	f7f8 fe2f 	bl	8000b3c <__aeabi_dcmplt>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d049      	beq.n	8007f76 <_dtoa_r+0x216>
 8007ee2:	3f01      	subs	r7, #1
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ee8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007eea:	1b9b      	subs	r3, r3, r6
 8007eec:	1e5a      	subs	r2, r3, #1
 8007eee:	bf45      	ittet	mi
 8007ef0:	f1c3 0301 	rsbmi	r3, r3, #1
 8007ef4:	9300      	strmi	r3, [sp, #0]
 8007ef6:	2300      	movpl	r3, #0
 8007ef8:	2300      	movmi	r3, #0
 8007efa:	9206      	str	r2, [sp, #24]
 8007efc:	bf54      	ite	pl
 8007efe:	9300      	strpl	r3, [sp, #0]
 8007f00:	9306      	strmi	r3, [sp, #24]
 8007f02:	2f00      	cmp	r7, #0
 8007f04:	db39      	blt.n	8007f7a <_dtoa_r+0x21a>
 8007f06:	9b06      	ldr	r3, [sp, #24]
 8007f08:	970d      	str	r7, [sp, #52]	@ 0x34
 8007f0a:	443b      	add	r3, r7
 8007f0c:	9306      	str	r3, [sp, #24]
 8007f0e:	2300      	movs	r3, #0
 8007f10:	9308      	str	r3, [sp, #32]
 8007f12:	9b07      	ldr	r3, [sp, #28]
 8007f14:	2b09      	cmp	r3, #9
 8007f16:	d863      	bhi.n	8007fe0 <_dtoa_r+0x280>
 8007f18:	2b05      	cmp	r3, #5
 8007f1a:	bfc4      	itt	gt
 8007f1c:	3b04      	subgt	r3, #4
 8007f1e:	9307      	strgt	r3, [sp, #28]
 8007f20:	9b07      	ldr	r3, [sp, #28]
 8007f22:	f1a3 0302 	sub.w	r3, r3, #2
 8007f26:	bfcc      	ite	gt
 8007f28:	2400      	movgt	r4, #0
 8007f2a:	2401      	movle	r4, #1
 8007f2c:	2b03      	cmp	r3, #3
 8007f2e:	d863      	bhi.n	8007ff8 <_dtoa_r+0x298>
 8007f30:	e8df f003 	tbb	[pc, r3]
 8007f34:	2b375452 	.word	0x2b375452
 8007f38:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007f3c:	441e      	add	r6, r3
 8007f3e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007f42:	2b20      	cmp	r3, #32
 8007f44:	bfc1      	itttt	gt
 8007f46:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007f4a:	409f      	lslgt	r7, r3
 8007f4c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007f50:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007f54:	bfd6      	itet	le
 8007f56:	f1c3 0320 	rsble	r3, r3, #32
 8007f5a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007f5e:	fa04 f003 	lslle.w	r0, r4, r3
 8007f62:	f7f8 faff 	bl	8000564 <__aeabi_ui2d>
 8007f66:	2201      	movs	r2, #1
 8007f68:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007f6c:	3e01      	subs	r6, #1
 8007f6e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007f70:	e776      	b.n	8007e60 <_dtoa_r+0x100>
 8007f72:	2301      	movs	r3, #1
 8007f74:	e7b7      	b.n	8007ee6 <_dtoa_r+0x186>
 8007f76:	9010      	str	r0, [sp, #64]	@ 0x40
 8007f78:	e7b6      	b.n	8007ee8 <_dtoa_r+0x188>
 8007f7a:	9b00      	ldr	r3, [sp, #0]
 8007f7c:	1bdb      	subs	r3, r3, r7
 8007f7e:	9300      	str	r3, [sp, #0]
 8007f80:	427b      	negs	r3, r7
 8007f82:	9308      	str	r3, [sp, #32]
 8007f84:	2300      	movs	r3, #0
 8007f86:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f88:	e7c3      	b.n	8007f12 <_dtoa_r+0x1b2>
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f90:	eb07 0b03 	add.w	fp, r7, r3
 8007f94:	f10b 0301 	add.w	r3, fp, #1
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	9303      	str	r3, [sp, #12]
 8007f9c:	bfb8      	it	lt
 8007f9e:	2301      	movlt	r3, #1
 8007fa0:	e006      	b.n	8007fb0 <_dtoa_r+0x250>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	dd28      	ble.n	8007ffe <_dtoa_r+0x29e>
 8007fac:	469b      	mov	fp, r3
 8007fae:	9303      	str	r3, [sp, #12]
 8007fb0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	2204      	movs	r2, #4
 8007fb8:	f102 0514 	add.w	r5, r2, #20
 8007fbc:	429d      	cmp	r5, r3
 8007fbe:	d926      	bls.n	800800e <_dtoa_r+0x2ae>
 8007fc0:	6041      	str	r1, [r0, #4]
 8007fc2:	4648      	mov	r0, r9
 8007fc4:	f000 fd9c 	bl	8008b00 <_Balloc>
 8007fc8:	4682      	mov	sl, r0
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d142      	bne.n	8008054 <_dtoa_r+0x2f4>
 8007fce:	4b1e      	ldr	r3, [pc, #120]	@ (8008048 <_dtoa_r+0x2e8>)
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007fd6:	e6da      	b.n	8007d8e <_dtoa_r+0x2e>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	e7e3      	b.n	8007fa4 <_dtoa_r+0x244>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	e7d5      	b.n	8007f8c <_dtoa_r+0x22c>
 8007fe0:	2401      	movs	r4, #1
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	9307      	str	r3, [sp, #28]
 8007fe6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007fe8:	f04f 3bff 	mov.w	fp, #4294967295
 8007fec:	2200      	movs	r2, #0
 8007fee:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ff2:	2312      	movs	r3, #18
 8007ff4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ff6:	e7db      	b.n	8007fb0 <_dtoa_r+0x250>
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ffc:	e7f4      	b.n	8007fe8 <_dtoa_r+0x288>
 8007ffe:	f04f 0b01 	mov.w	fp, #1
 8008002:	f8cd b00c 	str.w	fp, [sp, #12]
 8008006:	465b      	mov	r3, fp
 8008008:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800800c:	e7d0      	b.n	8007fb0 <_dtoa_r+0x250>
 800800e:	3101      	adds	r1, #1
 8008010:	0052      	lsls	r2, r2, #1
 8008012:	e7d1      	b.n	8007fb8 <_dtoa_r+0x258>
 8008014:	f3af 8000 	nop.w
 8008018:	636f4361 	.word	0x636f4361
 800801c:	3fd287a7 	.word	0x3fd287a7
 8008020:	8b60c8b3 	.word	0x8b60c8b3
 8008024:	3fc68a28 	.word	0x3fc68a28
 8008028:	509f79fb 	.word	0x509f79fb
 800802c:	3fd34413 	.word	0x3fd34413
 8008030:	0800bfb0 	.word	0x0800bfb0
 8008034:	0800bfc7 	.word	0x0800bfc7
 8008038:	7ff00000 	.word	0x7ff00000
 800803c:	0800c0b3 	.word	0x0800c0b3
 8008040:	3ff80000 	.word	0x3ff80000
 8008044:	0800c190 	.word	0x0800c190
 8008048:	0800c01f 	.word	0x0800c01f
 800804c:	0800bfac 	.word	0x0800bfac
 8008050:	0800c0b2 	.word	0x0800c0b2
 8008054:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008058:	6018      	str	r0, [r3, #0]
 800805a:	9b03      	ldr	r3, [sp, #12]
 800805c:	2b0e      	cmp	r3, #14
 800805e:	f200 80a1 	bhi.w	80081a4 <_dtoa_r+0x444>
 8008062:	2c00      	cmp	r4, #0
 8008064:	f000 809e 	beq.w	80081a4 <_dtoa_r+0x444>
 8008068:	2f00      	cmp	r7, #0
 800806a:	dd33      	ble.n	80080d4 <_dtoa_r+0x374>
 800806c:	4b9c      	ldr	r3, [pc, #624]	@ (80082e0 <_dtoa_r+0x580>)
 800806e:	f007 020f 	and.w	r2, r7, #15
 8008072:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008076:	ed93 7b00 	vldr	d7, [r3]
 800807a:	05f8      	lsls	r0, r7, #23
 800807c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008080:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008084:	d516      	bpl.n	80080b4 <_dtoa_r+0x354>
 8008086:	4b97      	ldr	r3, [pc, #604]	@ (80082e4 <_dtoa_r+0x584>)
 8008088:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800808c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008090:	f7f8 fc0c 	bl	80008ac <__aeabi_ddiv>
 8008094:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008098:	f004 040f 	and.w	r4, r4, #15
 800809c:	2603      	movs	r6, #3
 800809e:	4d91      	ldr	r5, [pc, #580]	@ (80082e4 <_dtoa_r+0x584>)
 80080a0:	b954      	cbnz	r4, 80080b8 <_dtoa_r+0x358>
 80080a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080aa:	f7f8 fbff 	bl	80008ac <__aeabi_ddiv>
 80080ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080b2:	e028      	b.n	8008106 <_dtoa_r+0x3a6>
 80080b4:	2602      	movs	r6, #2
 80080b6:	e7f2      	b.n	800809e <_dtoa_r+0x33e>
 80080b8:	07e1      	lsls	r1, r4, #31
 80080ba:	d508      	bpl.n	80080ce <_dtoa_r+0x36e>
 80080bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080c4:	f7f8 fac8 	bl	8000658 <__aeabi_dmul>
 80080c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80080cc:	3601      	adds	r6, #1
 80080ce:	1064      	asrs	r4, r4, #1
 80080d0:	3508      	adds	r5, #8
 80080d2:	e7e5      	b.n	80080a0 <_dtoa_r+0x340>
 80080d4:	f000 80af 	beq.w	8008236 <_dtoa_r+0x4d6>
 80080d8:	427c      	negs	r4, r7
 80080da:	4b81      	ldr	r3, [pc, #516]	@ (80082e0 <_dtoa_r+0x580>)
 80080dc:	4d81      	ldr	r5, [pc, #516]	@ (80082e4 <_dtoa_r+0x584>)
 80080de:	f004 020f 	and.w	r2, r4, #15
 80080e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080ee:	f7f8 fab3 	bl	8000658 <__aeabi_dmul>
 80080f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080f6:	1124      	asrs	r4, r4, #4
 80080f8:	2300      	movs	r3, #0
 80080fa:	2602      	movs	r6, #2
 80080fc:	2c00      	cmp	r4, #0
 80080fe:	f040 808f 	bne.w	8008220 <_dtoa_r+0x4c0>
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1d3      	bne.n	80080ae <_dtoa_r+0x34e>
 8008106:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008108:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8094 	beq.w	800823a <_dtoa_r+0x4da>
 8008112:	4b75      	ldr	r3, [pc, #468]	@ (80082e8 <_dtoa_r+0x588>)
 8008114:	2200      	movs	r2, #0
 8008116:	4620      	mov	r0, r4
 8008118:	4629      	mov	r1, r5
 800811a:	f7f8 fd0f 	bl	8000b3c <__aeabi_dcmplt>
 800811e:	2800      	cmp	r0, #0
 8008120:	f000 808b 	beq.w	800823a <_dtoa_r+0x4da>
 8008124:	9b03      	ldr	r3, [sp, #12]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 8087 	beq.w	800823a <_dtoa_r+0x4da>
 800812c:	f1bb 0f00 	cmp.w	fp, #0
 8008130:	dd34      	ble.n	800819c <_dtoa_r+0x43c>
 8008132:	4620      	mov	r0, r4
 8008134:	4b6d      	ldr	r3, [pc, #436]	@ (80082ec <_dtoa_r+0x58c>)
 8008136:	2200      	movs	r2, #0
 8008138:	4629      	mov	r1, r5
 800813a:	f7f8 fa8d 	bl	8000658 <__aeabi_dmul>
 800813e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008142:	f107 38ff 	add.w	r8, r7, #4294967295
 8008146:	3601      	adds	r6, #1
 8008148:	465c      	mov	r4, fp
 800814a:	4630      	mov	r0, r6
 800814c:	f7f8 fa1a 	bl	8000584 <__aeabi_i2d>
 8008150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008154:	f7f8 fa80 	bl	8000658 <__aeabi_dmul>
 8008158:	4b65      	ldr	r3, [pc, #404]	@ (80082f0 <_dtoa_r+0x590>)
 800815a:	2200      	movs	r2, #0
 800815c:	f7f8 f8c6 	bl	80002ec <__adddf3>
 8008160:	4605      	mov	r5, r0
 8008162:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008166:	2c00      	cmp	r4, #0
 8008168:	d16a      	bne.n	8008240 <_dtoa_r+0x4e0>
 800816a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800816e:	4b61      	ldr	r3, [pc, #388]	@ (80082f4 <_dtoa_r+0x594>)
 8008170:	2200      	movs	r2, #0
 8008172:	f7f8 f8b9 	bl	80002e8 <__aeabi_dsub>
 8008176:	4602      	mov	r2, r0
 8008178:	460b      	mov	r3, r1
 800817a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800817e:	462a      	mov	r2, r5
 8008180:	4633      	mov	r3, r6
 8008182:	f7f8 fcf9 	bl	8000b78 <__aeabi_dcmpgt>
 8008186:	2800      	cmp	r0, #0
 8008188:	f040 8298 	bne.w	80086bc <_dtoa_r+0x95c>
 800818c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008190:	462a      	mov	r2, r5
 8008192:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008196:	f7f8 fcd1 	bl	8000b3c <__aeabi_dcmplt>
 800819a:	bb38      	cbnz	r0, 80081ec <_dtoa_r+0x48c>
 800819c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80081a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80081a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f2c0 8157 	blt.w	800845a <_dtoa_r+0x6fa>
 80081ac:	2f0e      	cmp	r7, #14
 80081ae:	f300 8154 	bgt.w	800845a <_dtoa_r+0x6fa>
 80081b2:	4b4b      	ldr	r3, [pc, #300]	@ (80082e0 <_dtoa_r+0x580>)
 80081b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80081b8:	ed93 7b00 	vldr	d7, [r3]
 80081bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081be:	2b00      	cmp	r3, #0
 80081c0:	ed8d 7b00 	vstr	d7, [sp]
 80081c4:	f280 80e5 	bge.w	8008392 <_dtoa_r+0x632>
 80081c8:	9b03      	ldr	r3, [sp, #12]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f300 80e1 	bgt.w	8008392 <_dtoa_r+0x632>
 80081d0:	d10c      	bne.n	80081ec <_dtoa_r+0x48c>
 80081d2:	4b48      	ldr	r3, [pc, #288]	@ (80082f4 <_dtoa_r+0x594>)
 80081d4:	2200      	movs	r2, #0
 80081d6:	ec51 0b17 	vmov	r0, r1, d7
 80081da:	f7f8 fa3d 	bl	8000658 <__aeabi_dmul>
 80081de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081e2:	f7f8 fcbf 	bl	8000b64 <__aeabi_dcmpge>
 80081e6:	2800      	cmp	r0, #0
 80081e8:	f000 8266 	beq.w	80086b8 <_dtoa_r+0x958>
 80081ec:	2400      	movs	r4, #0
 80081ee:	4625      	mov	r5, r4
 80081f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081f2:	4656      	mov	r6, sl
 80081f4:	ea6f 0803 	mvn.w	r8, r3
 80081f8:	2700      	movs	r7, #0
 80081fa:	4621      	mov	r1, r4
 80081fc:	4648      	mov	r0, r9
 80081fe:	f000 fcbf 	bl	8008b80 <_Bfree>
 8008202:	2d00      	cmp	r5, #0
 8008204:	f000 80bd 	beq.w	8008382 <_dtoa_r+0x622>
 8008208:	b12f      	cbz	r7, 8008216 <_dtoa_r+0x4b6>
 800820a:	42af      	cmp	r7, r5
 800820c:	d003      	beq.n	8008216 <_dtoa_r+0x4b6>
 800820e:	4639      	mov	r1, r7
 8008210:	4648      	mov	r0, r9
 8008212:	f000 fcb5 	bl	8008b80 <_Bfree>
 8008216:	4629      	mov	r1, r5
 8008218:	4648      	mov	r0, r9
 800821a:	f000 fcb1 	bl	8008b80 <_Bfree>
 800821e:	e0b0      	b.n	8008382 <_dtoa_r+0x622>
 8008220:	07e2      	lsls	r2, r4, #31
 8008222:	d505      	bpl.n	8008230 <_dtoa_r+0x4d0>
 8008224:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008228:	f7f8 fa16 	bl	8000658 <__aeabi_dmul>
 800822c:	3601      	adds	r6, #1
 800822e:	2301      	movs	r3, #1
 8008230:	1064      	asrs	r4, r4, #1
 8008232:	3508      	adds	r5, #8
 8008234:	e762      	b.n	80080fc <_dtoa_r+0x39c>
 8008236:	2602      	movs	r6, #2
 8008238:	e765      	b.n	8008106 <_dtoa_r+0x3a6>
 800823a:	9c03      	ldr	r4, [sp, #12]
 800823c:	46b8      	mov	r8, r7
 800823e:	e784      	b.n	800814a <_dtoa_r+0x3ea>
 8008240:	4b27      	ldr	r3, [pc, #156]	@ (80082e0 <_dtoa_r+0x580>)
 8008242:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008244:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008248:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800824c:	4454      	add	r4, sl
 800824e:	2900      	cmp	r1, #0
 8008250:	d054      	beq.n	80082fc <_dtoa_r+0x59c>
 8008252:	4929      	ldr	r1, [pc, #164]	@ (80082f8 <_dtoa_r+0x598>)
 8008254:	2000      	movs	r0, #0
 8008256:	f7f8 fb29 	bl	80008ac <__aeabi_ddiv>
 800825a:	4633      	mov	r3, r6
 800825c:	462a      	mov	r2, r5
 800825e:	f7f8 f843 	bl	80002e8 <__aeabi_dsub>
 8008262:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008266:	4656      	mov	r6, sl
 8008268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800826c:	f7f8 fca4 	bl	8000bb8 <__aeabi_d2iz>
 8008270:	4605      	mov	r5, r0
 8008272:	f7f8 f987 	bl	8000584 <__aeabi_i2d>
 8008276:	4602      	mov	r2, r0
 8008278:	460b      	mov	r3, r1
 800827a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800827e:	f7f8 f833 	bl	80002e8 <__aeabi_dsub>
 8008282:	3530      	adds	r5, #48	@ 0x30
 8008284:	4602      	mov	r2, r0
 8008286:	460b      	mov	r3, r1
 8008288:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800828c:	f806 5b01 	strb.w	r5, [r6], #1
 8008290:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008294:	f7f8 fc52 	bl	8000b3c <__aeabi_dcmplt>
 8008298:	2800      	cmp	r0, #0
 800829a:	d172      	bne.n	8008382 <_dtoa_r+0x622>
 800829c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082a0:	4911      	ldr	r1, [pc, #68]	@ (80082e8 <_dtoa_r+0x588>)
 80082a2:	2000      	movs	r0, #0
 80082a4:	f7f8 f820 	bl	80002e8 <__aeabi_dsub>
 80082a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082ac:	f7f8 fc46 	bl	8000b3c <__aeabi_dcmplt>
 80082b0:	2800      	cmp	r0, #0
 80082b2:	f040 80b4 	bne.w	800841e <_dtoa_r+0x6be>
 80082b6:	42a6      	cmp	r6, r4
 80082b8:	f43f af70 	beq.w	800819c <_dtoa_r+0x43c>
 80082bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082c0:	4b0a      	ldr	r3, [pc, #40]	@ (80082ec <_dtoa_r+0x58c>)
 80082c2:	2200      	movs	r2, #0
 80082c4:	f7f8 f9c8 	bl	8000658 <__aeabi_dmul>
 80082c8:	4b08      	ldr	r3, [pc, #32]	@ (80082ec <_dtoa_r+0x58c>)
 80082ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082ce:	2200      	movs	r2, #0
 80082d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082d4:	f7f8 f9c0 	bl	8000658 <__aeabi_dmul>
 80082d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082dc:	e7c4      	b.n	8008268 <_dtoa_r+0x508>
 80082de:	bf00      	nop
 80082e0:	0800c190 	.word	0x0800c190
 80082e4:	0800c168 	.word	0x0800c168
 80082e8:	3ff00000 	.word	0x3ff00000
 80082ec:	40240000 	.word	0x40240000
 80082f0:	401c0000 	.word	0x401c0000
 80082f4:	40140000 	.word	0x40140000
 80082f8:	3fe00000 	.word	0x3fe00000
 80082fc:	4631      	mov	r1, r6
 80082fe:	4628      	mov	r0, r5
 8008300:	f7f8 f9aa 	bl	8000658 <__aeabi_dmul>
 8008304:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008308:	9413      	str	r4, [sp, #76]	@ 0x4c
 800830a:	4656      	mov	r6, sl
 800830c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008310:	f7f8 fc52 	bl	8000bb8 <__aeabi_d2iz>
 8008314:	4605      	mov	r5, r0
 8008316:	f7f8 f935 	bl	8000584 <__aeabi_i2d>
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008322:	f7f7 ffe1 	bl	80002e8 <__aeabi_dsub>
 8008326:	3530      	adds	r5, #48	@ 0x30
 8008328:	f806 5b01 	strb.w	r5, [r6], #1
 800832c:	4602      	mov	r2, r0
 800832e:	460b      	mov	r3, r1
 8008330:	42a6      	cmp	r6, r4
 8008332:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008336:	f04f 0200 	mov.w	r2, #0
 800833a:	d124      	bne.n	8008386 <_dtoa_r+0x626>
 800833c:	4baf      	ldr	r3, [pc, #700]	@ (80085fc <_dtoa_r+0x89c>)
 800833e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008342:	f7f7 ffd3 	bl	80002ec <__adddf3>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800834e:	f7f8 fc13 	bl	8000b78 <__aeabi_dcmpgt>
 8008352:	2800      	cmp	r0, #0
 8008354:	d163      	bne.n	800841e <_dtoa_r+0x6be>
 8008356:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800835a:	49a8      	ldr	r1, [pc, #672]	@ (80085fc <_dtoa_r+0x89c>)
 800835c:	2000      	movs	r0, #0
 800835e:	f7f7 ffc3 	bl	80002e8 <__aeabi_dsub>
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800836a:	f7f8 fbe7 	bl	8000b3c <__aeabi_dcmplt>
 800836e:	2800      	cmp	r0, #0
 8008370:	f43f af14 	beq.w	800819c <_dtoa_r+0x43c>
 8008374:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008376:	1e73      	subs	r3, r6, #1
 8008378:	9313      	str	r3, [sp, #76]	@ 0x4c
 800837a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800837e:	2b30      	cmp	r3, #48	@ 0x30
 8008380:	d0f8      	beq.n	8008374 <_dtoa_r+0x614>
 8008382:	4647      	mov	r7, r8
 8008384:	e03b      	b.n	80083fe <_dtoa_r+0x69e>
 8008386:	4b9e      	ldr	r3, [pc, #632]	@ (8008600 <_dtoa_r+0x8a0>)
 8008388:	f7f8 f966 	bl	8000658 <__aeabi_dmul>
 800838c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008390:	e7bc      	b.n	800830c <_dtoa_r+0x5ac>
 8008392:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008396:	4656      	mov	r6, sl
 8008398:	e9dd 2300 	ldrd	r2, r3, [sp]
 800839c:	4620      	mov	r0, r4
 800839e:	4629      	mov	r1, r5
 80083a0:	f7f8 fa84 	bl	80008ac <__aeabi_ddiv>
 80083a4:	f7f8 fc08 	bl	8000bb8 <__aeabi_d2iz>
 80083a8:	4680      	mov	r8, r0
 80083aa:	f7f8 f8eb 	bl	8000584 <__aeabi_i2d>
 80083ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083b2:	f7f8 f951 	bl	8000658 <__aeabi_dmul>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	4620      	mov	r0, r4
 80083bc:	4629      	mov	r1, r5
 80083be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80083c2:	f7f7 ff91 	bl	80002e8 <__aeabi_dsub>
 80083c6:	f806 4b01 	strb.w	r4, [r6], #1
 80083ca:	9d03      	ldr	r5, [sp, #12]
 80083cc:	eba6 040a 	sub.w	r4, r6, sl
 80083d0:	42a5      	cmp	r5, r4
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	d133      	bne.n	8008440 <_dtoa_r+0x6e0>
 80083d8:	f7f7 ff88 	bl	80002ec <__adddf3>
 80083dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083e0:	4604      	mov	r4, r0
 80083e2:	460d      	mov	r5, r1
 80083e4:	f7f8 fbc8 	bl	8000b78 <__aeabi_dcmpgt>
 80083e8:	b9c0      	cbnz	r0, 800841c <_dtoa_r+0x6bc>
 80083ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083ee:	4620      	mov	r0, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	f7f8 fb99 	bl	8000b28 <__aeabi_dcmpeq>
 80083f6:	b110      	cbz	r0, 80083fe <_dtoa_r+0x69e>
 80083f8:	f018 0f01 	tst.w	r8, #1
 80083fc:	d10e      	bne.n	800841c <_dtoa_r+0x6bc>
 80083fe:	9902      	ldr	r1, [sp, #8]
 8008400:	4648      	mov	r0, r9
 8008402:	f000 fbbd 	bl	8008b80 <_Bfree>
 8008406:	2300      	movs	r3, #0
 8008408:	7033      	strb	r3, [r6, #0]
 800840a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800840c:	3701      	adds	r7, #1
 800840e:	601f      	str	r7, [r3, #0]
 8008410:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008412:	2b00      	cmp	r3, #0
 8008414:	f000 824b 	beq.w	80088ae <_dtoa_r+0xb4e>
 8008418:	601e      	str	r6, [r3, #0]
 800841a:	e248      	b.n	80088ae <_dtoa_r+0xb4e>
 800841c:	46b8      	mov	r8, r7
 800841e:	4633      	mov	r3, r6
 8008420:	461e      	mov	r6, r3
 8008422:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008426:	2a39      	cmp	r2, #57	@ 0x39
 8008428:	d106      	bne.n	8008438 <_dtoa_r+0x6d8>
 800842a:	459a      	cmp	sl, r3
 800842c:	d1f8      	bne.n	8008420 <_dtoa_r+0x6c0>
 800842e:	2230      	movs	r2, #48	@ 0x30
 8008430:	f108 0801 	add.w	r8, r8, #1
 8008434:	f88a 2000 	strb.w	r2, [sl]
 8008438:	781a      	ldrb	r2, [r3, #0]
 800843a:	3201      	adds	r2, #1
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e7a0      	b.n	8008382 <_dtoa_r+0x622>
 8008440:	4b6f      	ldr	r3, [pc, #444]	@ (8008600 <_dtoa_r+0x8a0>)
 8008442:	2200      	movs	r2, #0
 8008444:	f7f8 f908 	bl	8000658 <__aeabi_dmul>
 8008448:	2200      	movs	r2, #0
 800844a:	2300      	movs	r3, #0
 800844c:	4604      	mov	r4, r0
 800844e:	460d      	mov	r5, r1
 8008450:	f7f8 fb6a 	bl	8000b28 <__aeabi_dcmpeq>
 8008454:	2800      	cmp	r0, #0
 8008456:	d09f      	beq.n	8008398 <_dtoa_r+0x638>
 8008458:	e7d1      	b.n	80083fe <_dtoa_r+0x69e>
 800845a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800845c:	2a00      	cmp	r2, #0
 800845e:	f000 80ea 	beq.w	8008636 <_dtoa_r+0x8d6>
 8008462:	9a07      	ldr	r2, [sp, #28]
 8008464:	2a01      	cmp	r2, #1
 8008466:	f300 80cd 	bgt.w	8008604 <_dtoa_r+0x8a4>
 800846a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800846c:	2a00      	cmp	r2, #0
 800846e:	f000 80c1 	beq.w	80085f4 <_dtoa_r+0x894>
 8008472:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008476:	9c08      	ldr	r4, [sp, #32]
 8008478:	9e00      	ldr	r6, [sp, #0]
 800847a:	9a00      	ldr	r2, [sp, #0]
 800847c:	441a      	add	r2, r3
 800847e:	9200      	str	r2, [sp, #0]
 8008480:	9a06      	ldr	r2, [sp, #24]
 8008482:	2101      	movs	r1, #1
 8008484:	441a      	add	r2, r3
 8008486:	4648      	mov	r0, r9
 8008488:	9206      	str	r2, [sp, #24]
 800848a:	f000 fc77 	bl	8008d7c <__i2b>
 800848e:	4605      	mov	r5, r0
 8008490:	b166      	cbz	r6, 80084ac <_dtoa_r+0x74c>
 8008492:	9b06      	ldr	r3, [sp, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	dd09      	ble.n	80084ac <_dtoa_r+0x74c>
 8008498:	42b3      	cmp	r3, r6
 800849a:	9a00      	ldr	r2, [sp, #0]
 800849c:	bfa8      	it	ge
 800849e:	4633      	movge	r3, r6
 80084a0:	1ad2      	subs	r2, r2, r3
 80084a2:	9200      	str	r2, [sp, #0]
 80084a4:	9a06      	ldr	r2, [sp, #24]
 80084a6:	1af6      	subs	r6, r6, r3
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	9306      	str	r3, [sp, #24]
 80084ac:	9b08      	ldr	r3, [sp, #32]
 80084ae:	b30b      	cbz	r3, 80084f4 <_dtoa_r+0x794>
 80084b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f000 80c6 	beq.w	8008644 <_dtoa_r+0x8e4>
 80084b8:	2c00      	cmp	r4, #0
 80084ba:	f000 80c0 	beq.w	800863e <_dtoa_r+0x8de>
 80084be:	4629      	mov	r1, r5
 80084c0:	4622      	mov	r2, r4
 80084c2:	4648      	mov	r0, r9
 80084c4:	f000 fd12 	bl	8008eec <__pow5mult>
 80084c8:	9a02      	ldr	r2, [sp, #8]
 80084ca:	4601      	mov	r1, r0
 80084cc:	4605      	mov	r5, r0
 80084ce:	4648      	mov	r0, r9
 80084d0:	f000 fc6a 	bl	8008da8 <__multiply>
 80084d4:	9902      	ldr	r1, [sp, #8]
 80084d6:	4680      	mov	r8, r0
 80084d8:	4648      	mov	r0, r9
 80084da:	f000 fb51 	bl	8008b80 <_Bfree>
 80084de:	9b08      	ldr	r3, [sp, #32]
 80084e0:	1b1b      	subs	r3, r3, r4
 80084e2:	9308      	str	r3, [sp, #32]
 80084e4:	f000 80b1 	beq.w	800864a <_dtoa_r+0x8ea>
 80084e8:	9a08      	ldr	r2, [sp, #32]
 80084ea:	4641      	mov	r1, r8
 80084ec:	4648      	mov	r0, r9
 80084ee:	f000 fcfd 	bl	8008eec <__pow5mult>
 80084f2:	9002      	str	r0, [sp, #8]
 80084f4:	2101      	movs	r1, #1
 80084f6:	4648      	mov	r0, r9
 80084f8:	f000 fc40 	bl	8008d7c <__i2b>
 80084fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084fe:	4604      	mov	r4, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 81d8 	beq.w	80088b6 <_dtoa_r+0xb56>
 8008506:	461a      	mov	r2, r3
 8008508:	4601      	mov	r1, r0
 800850a:	4648      	mov	r0, r9
 800850c:	f000 fcee 	bl	8008eec <__pow5mult>
 8008510:	9b07      	ldr	r3, [sp, #28]
 8008512:	2b01      	cmp	r3, #1
 8008514:	4604      	mov	r4, r0
 8008516:	f300 809f 	bgt.w	8008658 <_dtoa_r+0x8f8>
 800851a:	9b04      	ldr	r3, [sp, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f040 8097 	bne.w	8008650 <_dtoa_r+0x8f0>
 8008522:	9b05      	ldr	r3, [sp, #20]
 8008524:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008528:	2b00      	cmp	r3, #0
 800852a:	f040 8093 	bne.w	8008654 <_dtoa_r+0x8f4>
 800852e:	9b05      	ldr	r3, [sp, #20]
 8008530:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008534:	0d1b      	lsrs	r3, r3, #20
 8008536:	051b      	lsls	r3, r3, #20
 8008538:	b133      	cbz	r3, 8008548 <_dtoa_r+0x7e8>
 800853a:	9b00      	ldr	r3, [sp, #0]
 800853c:	3301      	adds	r3, #1
 800853e:	9300      	str	r3, [sp, #0]
 8008540:	9b06      	ldr	r3, [sp, #24]
 8008542:	3301      	adds	r3, #1
 8008544:	9306      	str	r3, [sp, #24]
 8008546:	2301      	movs	r3, #1
 8008548:	9308      	str	r3, [sp, #32]
 800854a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 81b8 	beq.w	80088c2 <_dtoa_r+0xb62>
 8008552:	6923      	ldr	r3, [r4, #16]
 8008554:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008558:	6918      	ldr	r0, [r3, #16]
 800855a:	f000 fbc3 	bl	8008ce4 <__hi0bits>
 800855e:	f1c0 0020 	rsb	r0, r0, #32
 8008562:	9b06      	ldr	r3, [sp, #24]
 8008564:	4418      	add	r0, r3
 8008566:	f010 001f 	ands.w	r0, r0, #31
 800856a:	f000 8082 	beq.w	8008672 <_dtoa_r+0x912>
 800856e:	f1c0 0320 	rsb	r3, r0, #32
 8008572:	2b04      	cmp	r3, #4
 8008574:	dd73      	ble.n	800865e <_dtoa_r+0x8fe>
 8008576:	9b00      	ldr	r3, [sp, #0]
 8008578:	f1c0 001c 	rsb	r0, r0, #28
 800857c:	4403      	add	r3, r0
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	9b06      	ldr	r3, [sp, #24]
 8008582:	4403      	add	r3, r0
 8008584:	4406      	add	r6, r0
 8008586:	9306      	str	r3, [sp, #24]
 8008588:	9b00      	ldr	r3, [sp, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	dd05      	ble.n	800859a <_dtoa_r+0x83a>
 800858e:	9902      	ldr	r1, [sp, #8]
 8008590:	461a      	mov	r2, r3
 8008592:	4648      	mov	r0, r9
 8008594:	f000 fd04 	bl	8008fa0 <__lshift>
 8008598:	9002      	str	r0, [sp, #8]
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	2b00      	cmp	r3, #0
 800859e:	dd05      	ble.n	80085ac <_dtoa_r+0x84c>
 80085a0:	4621      	mov	r1, r4
 80085a2:	461a      	mov	r2, r3
 80085a4:	4648      	mov	r0, r9
 80085a6:	f000 fcfb 	bl	8008fa0 <__lshift>
 80085aa:	4604      	mov	r4, r0
 80085ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d061      	beq.n	8008676 <_dtoa_r+0x916>
 80085b2:	9802      	ldr	r0, [sp, #8]
 80085b4:	4621      	mov	r1, r4
 80085b6:	f000 fd5f 	bl	8009078 <__mcmp>
 80085ba:	2800      	cmp	r0, #0
 80085bc:	da5b      	bge.n	8008676 <_dtoa_r+0x916>
 80085be:	2300      	movs	r3, #0
 80085c0:	9902      	ldr	r1, [sp, #8]
 80085c2:	220a      	movs	r2, #10
 80085c4:	4648      	mov	r0, r9
 80085c6:	f000 fafd 	bl	8008bc4 <__multadd>
 80085ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085cc:	9002      	str	r0, [sp, #8]
 80085ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f000 8177 	beq.w	80088c6 <_dtoa_r+0xb66>
 80085d8:	4629      	mov	r1, r5
 80085da:	2300      	movs	r3, #0
 80085dc:	220a      	movs	r2, #10
 80085de:	4648      	mov	r0, r9
 80085e0:	f000 faf0 	bl	8008bc4 <__multadd>
 80085e4:	f1bb 0f00 	cmp.w	fp, #0
 80085e8:	4605      	mov	r5, r0
 80085ea:	dc6f      	bgt.n	80086cc <_dtoa_r+0x96c>
 80085ec:	9b07      	ldr	r3, [sp, #28]
 80085ee:	2b02      	cmp	r3, #2
 80085f0:	dc49      	bgt.n	8008686 <_dtoa_r+0x926>
 80085f2:	e06b      	b.n	80086cc <_dtoa_r+0x96c>
 80085f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80085fa:	e73c      	b.n	8008476 <_dtoa_r+0x716>
 80085fc:	3fe00000 	.word	0x3fe00000
 8008600:	40240000 	.word	0x40240000
 8008604:	9b03      	ldr	r3, [sp, #12]
 8008606:	1e5c      	subs	r4, r3, #1
 8008608:	9b08      	ldr	r3, [sp, #32]
 800860a:	42a3      	cmp	r3, r4
 800860c:	db09      	blt.n	8008622 <_dtoa_r+0x8c2>
 800860e:	1b1c      	subs	r4, r3, r4
 8008610:	9b03      	ldr	r3, [sp, #12]
 8008612:	2b00      	cmp	r3, #0
 8008614:	f6bf af30 	bge.w	8008478 <_dtoa_r+0x718>
 8008618:	9b00      	ldr	r3, [sp, #0]
 800861a:	9a03      	ldr	r2, [sp, #12]
 800861c:	1a9e      	subs	r6, r3, r2
 800861e:	2300      	movs	r3, #0
 8008620:	e72b      	b.n	800847a <_dtoa_r+0x71a>
 8008622:	9b08      	ldr	r3, [sp, #32]
 8008624:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008626:	9408      	str	r4, [sp, #32]
 8008628:	1ae3      	subs	r3, r4, r3
 800862a:	441a      	add	r2, r3
 800862c:	9e00      	ldr	r6, [sp, #0]
 800862e:	9b03      	ldr	r3, [sp, #12]
 8008630:	920d      	str	r2, [sp, #52]	@ 0x34
 8008632:	2400      	movs	r4, #0
 8008634:	e721      	b.n	800847a <_dtoa_r+0x71a>
 8008636:	9c08      	ldr	r4, [sp, #32]
 8008638:	9e00      	ldr	r6, [sp, #0]
 800863a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800863c:	e728      	b.n	8008490 <_dtoa_r+0x730>
 800863e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008642:	e751      	b.n	80084e8 <_dtoa_r+0x788>
 8008644:	9a08      	ldr	r2, [sp, #32]
 8008646:	9902      	ldr	r1, [sp, #8]
 8008648:	e750      	b.n	80084ec <_dtoa_r+0x78c>
 800864a:	f8cd 8008 	str.w	r8, [sp, #8]
 800864e:	e751      	b.n	80084f4 <_dtoa_r+0x794>
 8008650:	2300      	movs	r3, #0
 8008652:	e779      	b.n	8008548 <_dtoa_r+0x7e8>
 8008654:	9b04      	ldr	r3, [sp, #16]
 8008656:	e777      	b.n	8008548 <_dtoa_r+0x7e8>
 8008658:	2300      	movs	r3, #0
 800865a:	9308      	str	r3, [sp, #32]
 800865c:	e779      	b.n	8008552 <_dtoa_r+0x7f2>
 800865e:	d093      	beq.n	8008588 <_dtoa_r+0x828>
 8008660:	9a00      	ldr	r2, [sp, #0]
 8008662:	331c      	adds	r3, #28
 8008664:	441a      	add	r2, r3
 8008666:	9200      	str	r2, [sp, #0]
 8008668:	9a06      	ldr	r2, [sp, #24]
 800866a:	441a      	add	r2, r3
 800866c:	441e      	add	r6, r3
 800866e:	9206      	str	r2, [sp, #24]
 8008670:	e78a      	b.n	8008588 <_dtoa_r+0x828>
 8008672:	4603      	mov	r3, r0
 8008674:	e7f4      	b.n	8008660 <_dtoa_r+0x900>
 8008676:	9b03      	ldr	r3, [sp, #12]
 8008678:	2b00      	cmp	r3, #0
 800867a:	46b8      	mov	r8, r7
 800867c:	dc20      	bgt.n	80086c0 <_dtoa_r+0x960>
 800867e:	469b      	mov	fp, r3
 8008680:	9b07      	ldr	r3, [sp, #28]
 8008682:	2b02      	cmp	r3, #2
 8008684:	dd1e      	ble.n	80086c4 <_dtoa_r+0x964>
 8008686:	f1bb 0f00 	cmp.w	fp, #0
 800868a:	f47f adb1 	bne.w	80081f0 <_dtoa_r+0x490>
 800868e:	4621      	mov	r1, r4
 8008690:	465b      	mov	r3, fp
 8008692:	2205      	movs	r2, #5
 8008694:	4648      	mov	r0, r9
 8008696:	f000 fa95 	bl	8008bc4 <__multadd>
 800869a:	4601      	mov	r1, r0
 800869c:	4604      	mov	r4, r0
 800869e:	9802      	ldr	r0, [sp, #8]
 80086a0:	f000 fcea 	bl	8009078 <__mcmp>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	f77f ada3 	ble.w	80081f0 <_dtoa_r+0x490>
 80086aa:	4656      	mov	r6, sl
 80086ac:	2331      	movs	r3, #49	@ 0x31
 80086ae:	f806 3b01 	strb.w	r3, [r6], #1
 80086b2:	f108 0801 	add.w	r8, r8, #1
 80086b6:	e59f      	b.n	80081f8 <_dtoa_r+0x498>
 80086b8:	9c03      	ldr	r4, [sp, #12]
 80086ba:	46b8      	mov	r8, r7
 80086bc:	4625      	mov	r5, r4
 80086be:	e7f4      	b.n	80086aa <_dtoa_r+0x94a>
 80086c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80086c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f000 8101 	beq.w	80088ce <_dtoa_r+0xb6e>
 80086cc:	2e00      	cmp	r6, #0
 80086ce:	dd05      	ble.n	80086dc <_dtoa_r+0x97c>
 80086d0:	4629      	mov	r1, r5
 80086d2:	4632      	mov	r2, r6
 80086d4:	4648      	mov	r0, r9
 80086d6:	f000 fc63 	bl	8008fa0 <__lshift>
 80086da:	4605      	mov	r5, r0
 80086dc:	9b08      	ldr	r3, [sp, #32]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d05c      	beq.n	800879c <_dtoa_r+0xa3c>
 80086e2:	6869      	ldr	r1, [r5, #4]
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 fa0b 	bl	8008b00 <_Balloc>
 80086ea:	4606      	mov	r6, r0
 80086ec:	b928      	cbnz	r0, 80086fa <_dtoa_r+0x99a>
 80086ee:	4b82      	ldr	r3, [pc, #520]	@ (80088f8 <_dtoa_r+0xb98>)
 80086f0:	4602      	mov	r2, r0
 80086f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80086f6:	f7ff bb4a 	b.w	8007d8e <_dtoa_r+0x2e>
 80086fa:	692a      	ldr	r2, [r5, #16]
 80086fc:	3202      	adds	r2, #2
 80086fe:	0092      	lsls	r2, r2, #2
 8008700:	f105 010c 	add.w	r1, r5, #12
 8008704:	300c      	adds	r0, #12
 8008706:	f002 fcbf 	bl	800b088 <memcpy>
 800870a:	2201      	movs	r2, #1
 800870c:	4631      	mov	r1, r6
 800870e:	4648      	mov	r0, r9
 8008710:	f000 fc46 	bl	8008fa0 <__lshift>
 8008714:	f10a 0301 	add.w	r3, sl, #1
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	eb0a 030b 	add.w	r3, sl, fp
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	9b04      	ldr	r3, [sp, #16]
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	462f      	mov	r7, r5
 8008728:	9306      	str	r3, [sp, #24]
 800872a:	4605      	mov	r5, r0
 800872c:	9b00      	ldr	r3, [sp, #0]
 800872e:	9802      	ldr	r0, [sp, #8]
 8008730:	4621      	mov	r1, r4
 8008732:	f103 3bff 	add.w	fp, r3, #4294967295
 8008736:	f7ff fa89 	bl	8007c4c <quorem>
 800873a:	4603      	mov	r3, r0
 800873c:	3330      	adds	r3, #48	@ 0x30
 800873e:	9003      	str	r0, [sp, #12]
 8008740:	4639      	mov	r1, r7
 8008742:	9802      	ldr	r0, [sp, #8]
 8008744:	9309      	str	r3, [sp, #36]	@ 0x24
 8008746:	f000 fc97 	bl	8009078 <__mcmp>
 800874a:	462a      	mov	r2, r5
 800874c:	9004      	str	r0, [sp, #16]
 800874e:	4621      	mov	r1, r4
 8008750:	4648      	mov	r0, r9
 8008752:	f000 fcad 	bl	80090b0 <__mdiff>
 8008756:	68c2      	ldr	r2, [r0, #12]
 8008758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800875a:	4606      	mov	r6, r0
 800875c:	bb02      	cbnz	r2, 80087a0 <_dtoa_r+0xa40>
 800875e:	4601      	mov	r1, r0
 8008760:	9802      	ldr	r0, [sp, #8]
 8008762:	f000 fc89 	bl	8009078 <__mcmp>
 8008766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008768:	4602      	mov	r2, r0
 800876a:	4631      	mov	r1, r6
 800876c:	4648      	mov	r0, r9
 800876e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008770:	9309      	str	r3, [sp, #36]	@ 0x24
 8008772:	f000 fa05 	bl	8008b80 <_Bfree>
 8008776:	9b07      	ldr	r3, [sp, #28]
 8008778:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800877a:	9e00      	ldr	r6, [sp, #0]
 800877c:	ea42 0103 	orr.w	r1, r2, r3
 8008780:	9b06      	ldr	r3, [sp, #24]
 8008782:	4319      	orrs	r1, r3
 8008784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008786:	d10d      	bne.n	80087a4 <_dtoa_r+0xa44>
 8008788:	2b39      	cmp	r3, #57	@ 0x39
 800878a:	d027      	beq.n	80087dc <_dtoa_r+0xa7c>
 800878c:	9a04      	ldr	r2, [sp, #16]
 800878e:	2a00      	cmp	r2, #0
 8008790:	dd01      	ble.n	8008796 <_dtoa_r+0xa36>
 8008792:	9b03      	ldr	r3, [sp, #12]
 8008794:	3331      	adds	r3, #49	@ 0x31
 8008796:	f88b 3000 	strb.w	r3, [fp]
 800879a:	e52e      	b.n	80081fa <_dtoa_r+0x49a>
 800879c:	4628      	mov	r0, r5
 800879e:	e7b9      	b.n	8008714 <_dtoa_r+0x9b4>
 80087a0:	2201      	movs	r2, #1
 80087a2:	e7e2      	b.n	800876a <_dtoa_r+0xa0a>
 80087a4:	9904      	ldr	r1, [sp, #16]
 80087a6:	2900      	cmp	r1, #0
 80087a8:	db04      	blt.n	80087b4 <_dtoa_r+0xa54>
 80087aa:	9807      	ldr	r0, [sp, #28]
 80087ac:	4301      	orrs	r1, r0
 80087ae:	9806      	ldr	r0, [sp, #24]
 80087b0:	4301      	orrs	r1, r0
 80087b2:	d120      	bne.n	80087f6 <_dtoa_r+0xa96>
 80087b4:	2a00      	cmp	r2, #0
 80087b6:	ddee      	ble.n	8008796 <_dtoa_r+0xa36>
 80087b8:	9902      	ldr	r1, [sp, #8]
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	2201      	movs	r2, #1
 80087be:	4648      	mov	r0, r9
 80087c0:	f000 fbee 	bl	8008fa0 <__lshift>
 80087c4:	4621      	mov	r1, r4
 80087c6:	9002      	str	r0, [sp, #8]
 80087c8:	f000 fc56 	bl	8009078 <__mcmp>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	9b00      	ldr	r3, [sp, #0]
 80087d0:	dc02      	bgt.n	80087d8 <_dtoa_r+0xa78>
 80087d2:	d1e0      	bne.n	8008796 <_dtoa_r+0xa36>
 80087d4:	07da      	lsls	r2, r3, #31
 80087d6:	d5de      	bpl.n	8008796 <_dtoa_r+0xa36>
 80087d8:	2b39      	cmp	r3, #57	@ 0x39
 80087da:	d1da      	bne.n	8008792 <_dtoa_r+0xa32>
 80087dc:	2339      	movs	r3, #57	@ 0x39
 80087de:	f88b 3000 	strb.w	r3, [fp]
 80087e2:	4633      	mov	r3, r6
 80087e4:	461e      	mov	r6, r3
 80087e6:	3b01      	subs	r3, #1
 80087e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80087ec:	2a39      	cmp	r2, #57	@ 0x39
 80087ee:	d04e      	beq.n	800888e <_dtoa_r+0xb2e>
 80087f0:	3201      	adds	r2, #1
 80087f2:	701a      	strb	r2, [r3, #0]
 80087f4:	e501      	b.n	80081fa <_dtoa_r+0x49a>
 80087f6:	2a00      	cmp	r2, #0
 80087f8:	dd03      	ble.n	8008802 <_dtoa_r+0xaa2>
 80087fa:	2b39      	cmp	r3, #57	@ 0x39
 80087fc:	d0ee      	beq.n	80087dc <_dtoa_r+0xa7c>
 80087fe:	3301      	adds	r3, #1
 8008800:	e7c9      	b.n	8008796 <_dtoa_r+0xa36>
 8008802:	9a00      	ldr	r2, [sp, #0]
 8008804:	9908      	ldr	r1, [sp, #32]
 8008806:	f802 3c01 	strb.w	r3, [r2, #-1]
 800880a:	428a      	cmp	r2, r1
 800880c:	d028      	beq.n	8008860 <_dtoa_r+0xb00>
 800880e:	9902      	ldr	r1, [sp, #8]
 8008810:	2300      	movs	r3, #0
 8008812:	220a      	movs	r2, #10
 8008814:	4648      	mov	r0, r9
 8008816:	f000 f9d5 	bl	8008bc4 <__multadd>
 800881a:	42af      	cmp	r7, r5
 800881c:	9002      	str	r0, [sp, #8]
 800881e:	f04f 0300 	mov.w	r3, #0
 8008822:	f04f 020a 	mov.w	r2, #10
 8008826:	4639      	mov	r1, r7
 8008828:	4648      	mov	r0, r9
 800882a:	d107      	bne.n	800883c <_dtoa_r+0xadc>
 800882c:	f000 f9ca 	bl	8008bc4 <__multadd>
 8008830:	4607      	mov	r7, r0
 8008832:	4605      	mov	r5, r0
 8008834:	9b00      	ldr	r3, [sp, #0]
 8008836:	3301      	adds	r3, #1
 8008838:	9300      	str	r3, [sp, #0]
 800883a:	e777      	b.n	800872c <_dtoa_r+0x9cc>
 800883c:	f000 f9c2 	bl	8008bc4 <__multadd>
 8008840:	4629      	mov	r1, r5
 8008842:	4607      	mov	r7, r0
 8008844:	2300      	movs	r3, #0
 8008846:	220a      	movs	r2, #10
 8008848:	4648      	mov	r0, r9
 800884a:	f000 f9bb 	bl	8008bc4 <__multadd>
 800884e:	4605      	mov	r5, r0
 8008850:	e7f0      	b.n	8008834 <_dtoa_r+0xad4>
 8008852:	f1bb 0f00 	cmp.w	fp, #0
 8008856:	bfcc      	ite	gt
 8008858:	465e      	movgt	r6, fp
 800885a:	2601      	movle	r6, #1
 800885c:	4456      	add	r6, sl
 800885e:	2700      	movs	r7, #0
 8008860:	9902      	ldr	r1, [sp, #8]
 8008862:	9300      	str	r3, [sp, #0]
 8008864:	2201      	movs	r2, #1
 8008866:	4648      	mov	r0, r9
 8008868:	f000 fb9a 	bl	8008fa0 <__lshift>
 800886c:	4621      	mov	r1, r4
 800886e:	9002      	str	r0, [sp, #8]
 8008870:	f000 fc02 	bl	8009078 <__mcmp>
 8008874:	2800      	cmp	r0, #0
 8008876:	dcb4      	bgt.n	80087e2 <_dtoa_r+0xa82>
 8008878:	d102      	bne.n	8008880 <_dtoa_r+0xb20>
 800887a:	9b00      	ldr	r3, [sp, #0]
 800887c:	07db      	lsls	r3, r3, #31
 800887e:	d4b0      	bmi.n	80087e2 <_dtoa_r+0xa82>
 8008880:	4633      	mov	r3, r6
 8008882:	461e      	mov	r6, r3
 8008884:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008888:	2a30      	cmp	r2, #48	@ 0x30
 800888a:	d0fa      	beq.n	8008882 <_dtoa_r+0xb22>
 800888c:	e4b5      	b.n	80081fa <_dtoa_r+0x49a>
 800888e:	459a      	cmp	sl, r3
 8008890:	d1a8      	bne.n	80087e4 <_dtoa_r+0xa84>
 8008892:	2331      	movs	r3, #49	@ 0x31
 8008894:	f108 0801 	add.w	r8, r8, #1
 8008898:	f88a 3000 	strb.w	r3, [sl]
 800889c:	e4ad      	b.n	80081fa <_dtoa_r+0x49a>
 800889e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80088fc <_dtoa_r+0xb9c>
 80088a4:	b11b      	cbz	r3, 80088ae <_dtoa_r+0xb4e>
 80088a6:	f10a 0308 	add.w	r3, sl, #8
 80088aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80088ac:	6013      	str	r3, [r2, #0]
 80088ae:	4650      	mov	r0, sl
 80088b0:	b017      	add	sp, #92	@ 0x5c
 80088b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b6:	9b07      	ldr	r3, [sp, #28]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	f77f ae2e 	ble.w	800851a <_dtoa_r+0x7ba>
 80088be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088c0:	9308      	str	r3, [sp, #32]
 80088c2:	2001      	movs	r0, #1
 80088c4:	e64d      	b.n	8008562 <_dtoa_r+0x802>
 80088c6:	f1bb 0f00 	cmp.w	fp, #0
 80088ca:	f77f aed9 	ble.w	8008680 <_dtoa_r+0x920>
 80088ce:	4656      	mov	r6, sl
 80088d0:	9802      	ldr	r0, [sp, #8]
 80088d2:	4621      	mov	r1, r4
 80088d4:	f7ff f9ba 	bl	8007c4c <quorem>
 80088d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80088dc:	f806 3b01 	strb.w	r3, [r6], #1
 80088e0:	eba6 020a 	sub.w	r2, r6, sl
 80088e4:	4593      	cmp	fp, r2
 80088e6:	ddb4      	ble.n	8008852 <_dtoa_r+0xaf2>
 80088e8:	9902      	ldr	r1, [sp, #8]
 80088ea:	2300      	movs	r3, #0
 80088ec:	220a      	movs	r2, #10
 80088ee:	4648      	mov	r0, r9
 80088f0:	f000 f968 	bl	8008bc4 <__multadd>
 80088f4:	9002      	str	r0, [sp, #8]
 80088f6:	e7eb      	b.n	80088d0 <_dtoa_r+0xb70>
 80088f8:	0800c01f 	.word	0x0800c01f
 80088fc:	0800bfa3 	.word	0x0800bfa3

08008900 <_free_r>:
 8008900:	b538      	push	{r3, r4, r5, lr}
 8008902:	4605      	mov	r5, r0
 8008904:	2900      	cmp	r1, #0
 8008906:	d041      	beq.n	800898c <_free_r+0x8c>
 8008908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800890c:	1f0c      	subs	r4, r1, #4
 800890e:	2b00      	cmp	r3, #0
 8008910:	bfb8      	it	lt
 8008912:	18e4      	addlt	r4, r4, r3
 8008914:	f000 f8e8 	bl	8008ae8 <__malloc_lock>
 8008918:	4a1d      	ldr	r2, [pc, #116]	@ (8008990 <_free_r+0x90>)
 800891a:	6813      	ldr	r3, [r2, #0]
 800891c:	b933      	cbnz	r3, 800892c <_free_r+0x2c>
 800891e:	6063      	str	r3, [r4, #4]
 8008920:	6014      	str	r4, [r2, #0]
 8008922:	4628      	mov	r0, r5
 8008924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008928:	f000 b8e4 	b.w	8008af4 <__malloc_unlock>
 800892c:	42a3      	cmp	r3, r4
 800892e:	d908      	bls.n	8008942 <_free_r+0x42>
 8008930:	6820      	ldr	r0, [r4, #0]
 8008932:	1821      	adds	r1, r4, r0
 8008934:	428b      	cmp	r3, r1
 8008936:	bf01      	itttt	eq
 8008938:	6819      	ldreq	r1, [r3, #0]
 800893a:	685b      	ldreq	r3, [r3, #4]
 800893c:	1809      	addeq	r1, r1, r0
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	e7ed      	b.n	800891e <_free_r+0x1e>
 8008942:	461a      	mov	r2, r3
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	b10b      	cbz	r3, 800894c <_free_r+0x4c>
 8008948:	42a3      	cmp	r3, r4
 800894a:	d9fa      	bls.n	8008942 <_free_r+0x42>
 800894c:	6811      	ldr	r1, [r2, #0]
 800894e:	1850      	adds	r0, r2, r1
 8008950:	42a0      	cmp	r0, r4
 8008952:	d10b      	bne.n	800896c <_free_r+0x6c>
 8008954:	6820      	ldr	r0, [r4, #0]
 8008956:	4401      	add	r1, r0
 8008958:	1850      	adds	r0, r2, r1
 800895a:	4283      	cmp	r3, r0
 800895c:	6011      	str	r1, [r2, #0]
 800895e:	d1e0      	bne.n	8008922 <_free_r+0x22>
 8008960:	6818      	ldr	r0, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	6053      	str	r3, [r2, #4]
 8008966:	4408      	add	r0, r1
 8008968:	6010      	str	r0, [r2, #0]
 800896a:	e7da      	b.n	8008922 <_free_r+0x22>
 800896c:	d902      	bls.n	8008974 <_free_r+0x74>
 800896e:	230c      	movs	r3, #12
 8008970:	602b      	str	r3, [r5, #0]
 8008972:	e7d6      	b.n	8008922 <_free_r+0x22>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	1821      	adds	r1, r4, r0
 8008978:	428b      	cmp	r3, r1
 800897a:	bf04      	itt	eq
 800897c:	6819      	ldreq	r1, [r3, #0]
 800897e:	685b      	ldreq	r3, [r3, #4]
 8008980:	6063      	str	r3, [r4, #4]
 8008982:	bf04      	itt	eq
 8008984:	1809      	addeq	r1, r1, r0
 8008986:	6021      	streq	r1, [r4, #0]
 8008988:	6054      	str	r4, [r2, #4]
 800898a:	e7ca      	b.n	8008922 <_free_r+0x22>
 800898c:	bd38      	pop	{r3, r4, r5, pc}
 800898e:	bf00      	nop
 8008990:	200004a4 	.word	0x200004a4

08008994 <malloc>:
 8008994:	4b02      	ldr	r3, [pc, #8]	@ (80089a0 <malloc+0xc>)
 8008996:	4601      	mov	r1, r0
 8008998:	6818      	ldr	r0, [r3, #0]
 800899a:	f000 b825 	b.w	80089e8 <_malloc_r>
 800899e:	bf00      	nop
 80089a0:	2000001c 	.word	0x2000001c

080089a4 <sbrk_aligned>:
 80089a4:	b570      	push	{r4, r5, r6, lr}
 80089a6:	4e0f      	ldr	r6, [pc, #60]	@ (80089e4 <sbrk_aligned+0x40>)
 80089a8:	460c      	mov	r4, r1
 80089aa:	6831      	ldr	r1, [r6, #0]
 80089ac:	4605      	mov	r5, r0
 80089ae:	b911      	cbnz	r1, 80089b6 <sbrk_aligned+0x12>
 80089b0:	f002 fb5a 	bl	800b068 <_sbrk_r>
 80089b4:	6030      	str	r0, [r6, #0]
 80089b6:	4621      	mov	r1, r4
 80089b8:	4628      	mov	r0, r5
 80089ba:	f002 fb55 	bl	800b068 <_sbrk_r>
 80089be:	1c43      	adds	r3, r0, #1
 80089c0:	d103      	bne.n	80089ca <sbrk_aligned+0x26>
 80089c2:	f04f 34ff 	mov.w	r4, #4294967295
 80089c6:	4620      	mov	r0, r4
 80089c8:	bd70      	pop	{r4, r5, r6, pc}
 80089ca:	1cc4      	adds	r4, r0, #3
 80089cc:	f024 0403 	bic.w	r4, r4, #3
 80089d0:	42a0      	cmp	r0, r4
 80089d2:	d0f8      	beq.n	80089c6 <sbrk_aligned+0x22>
 80089d4:	1a21      	subs	r1, r4, r0
 80089d6:	4628      	mov	r0, r5
 80089d8:	f002 fb46 	bl	800b068 <_sbrk_r>
 80089dc:	3001      	adds	r0, #1
 80089de:	d1f2      	bne.n	80089c6 <sbrk_aligned+0x22>
 80089e0:	e7ef      	b.n	80089c2 <sbrk_aligned+0x1e>
 80089e2:	bf00      	nop
 80089e4:	200004a0 	.word	0x200004a0

080089e8 <_malloc_r>:
 80089e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089ec:	1ccd      	adds	r5, r1, #3
 80089ee:	f025 0503 	bic.w	r5, r5, #3
 80089f2:	3508      	adds	r5, #8
 80089f4:	2d0c      	cmp	r5, #12
 80089f6:	bf38      	it	cc
 80089f8:	250c      	movcc	r5, #12
 80089fa:	2d00      	cmp	r5, #0
 80089fc:	4606      	mov	r6, r0
 80089fe:	db01      	blt.n	8008a04 <_malloc_r+0x1c>
 8008a00:	42a9      	cmp	r1, r5
 8008a02:	d904      	bls.n	8008a0e <_malloc_r+0x26>
 8008a04:	230c      	movs	r3, #12
 8008a06:	6033      	str	r3, [r6, #0]
 8008a08:	2000      	movs	r0, #0
 8008a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ae4 <_malloc_r+0xfc>
 8008a12:	f000 f869 	bl	8008ae8 <__malloc_lock>
 8008a16:	f8d8 3000 	ldr.w	r3, [r8]
 8008a1a:	461c      	mov	r4, r3
 8008a1c:	bb44      	cbnz	r4, 8008a70 <_malloc_r+0x88>
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff ffbf 	bl	80089a4 <sbrk_aligned>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	4604      	mov	r4, r0
 8008a2a:	d158      	bne.n	8008ade <_malloc_r+0xf6>
 8008a2c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a30:	4627      	mov	r7, r4
 8008a32:	2f00      	cmp	r7, #0
 8008a34:	d143      	bne.n	8008abe <_malloc_r+0xd6>
 8008a36:	2c00      	cmp	r4, #0
 8008a38:	d04b      	beq.n	8008ad2 <_malloc_r+0xea>
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	4639      	mov	r1, r7
 8008a3e:	4630      	mov	r0, r6
 8008a40:	eb04 0903 	add.w	r9, r4, r3
 8008a44:	f002 fb10 	bl	800b068 <_sbrk_r>
 8008a48:	4581      	cmp	r9, r0
 8008a4a:	d142      	bne.n	8008ad2 <_malloc_r+0xea>
 8008a4c:	6821      	ldr	r1, [r4, #0]
 8008a4e:	1a6d      	subs	r5, r5, r1
 8008a50:	4629      	mov	r1, r5
 8008a52:	4630      	mov	r0, r6
 8008a54:	f7ff ffa6 	bl	80089a4 <sbrk_aligned>
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d03a      	beq.n	8008ad2 <_malloc_r+0xea>
 8008a5c:	6823      	ldr	r3, [r4, #0]
 8008a5e:	442b      	add	r3, r5
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	f8d8 3000 	ldr.w	r3, [r8]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	bb62      	cbnz	r2, 8008ac4 <_malloc_r+0xdc>
 8008a6a:	f8c8 7000 	str.w	r7, [r8]
 8008a6e:	e00f      	b.n	8008a90 <_malloc_r+0xa8>
 8008a70:	6822      	ldr	r2, [r4, #0]
 8008a72:	1b52      	subs	r2, r2, r5
 8008a74:	d420      	bmi.n	8008ab8 <_malloc_r+0xd0>
 8008a76:	2a0b      	cmp	r2, #11
 8008a78:	d917      	bls.n	8008aaa <_malloc_r+0xc2>
 8008a7a:	1961      	adds	r1, r4, r5
 8008a7c:	42a3      	cmp	r3, r4
 8008a7e:	6025      	str	r5, [r4, #0]
 8008a80:	bf18      	it	ne
 8008a82:	6059      	strne	r1, [r3, #4]
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	bf08      	it	eq
 8008a88:	f8c8 1000 	streq.w	r1, [r8]
 8008a8c:	5162      	str	r2, [r4, r5]
 8008a8e:	604b      	str	r3, [r1, #4]
 8008a90:	4630      	mov	r0, r6
 8008a92:	f000 f82f 	bl	8008af4 <__malloc_unlock>
 8008a96:	f104 000b 	add.w	r0, r4, #11
 8008a9a:	1d23      	adds	r3, r4, #4
 8008a9c:	f020 0007 	bic.w	r0, r0, #7
 8008aa0:	1ac2      	subs	r2, r0, r3
 8008aa2:	bf1c      	itt	ne
 8008aa4:	1a1b      	subne	r3, r3, r0
 8008aa6:	50a3      	strne	r3, [r4, r2]
 8008aa8:	e7af      	b.n	8008a0a <_malloc_r+0x22>
 8008aaa:	6862      	ldr	r2, [r4, #4]
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	bf0c      	ite	eq
 8008ab0:	f8c8 2000 	streq.w	r2, [r8]
 8008ab4:	605a      	strne	r2, [r3, #4]
 8008ab6:	e7eb      	b.n	8008a90 <_malloc_r+0xa8>
 8008ab8:	4623      	mov	r3, r4
 8008aba:	6864      	ldr	r4, [r4, #4]
 8008abc:	e7ae      	b.n	8008a1c <_malloc_r+0x34>
 8008abe:	463c      	mov	r4, r7
 8008ac0:	687f      	ldr	r7, [r7, #4]
 8008ac2:	e7b6      	b.n	8008a32 <_malloc_r+0x4a>
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	42a3      	cmp	r3, r4
 8008aca:	d1fb      	bne.n	8008ac4 <_malloc_r+0xdc>
 8008acc:	2300      	movs	r3, #0
 8008ace:	6053      	str	r3, [r2, #4]
 8008ad0:	e7de      	b.n	8008a90 <_malloc_r+0xa8>
 8008ad2:	230c      	movs	r3, #12
 8008ad4:	6033      	str	r3, [r6, #0]
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	f000 f80c 	bl	8008af4 <__malloc_unlock>
 8008adc:	e794      	b.n	8008a08 <_malloc_r+0x20>
 8008ade:	6005      	str	r5, [r0, #0]
 8008ae0:	e7d6      	b.n	8008a90 <_malloc_r+0xa8>
 8008ae2:	bf00      	nop
 8008ae4:	200004a4 	.word	0x200004a4

08008ae8 <__malloc_lock>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	@ (8008af0 <__malloc_lock+0x8>)
 8008aea:	f7ff b8a6 	b.w	8007c3a <__retarget_lock_acquire_recursive>
 8008aee:	bf00      	nop
 8008af0:	2000049c 	.word	0x2000049c

08008af4 <__malloc_unlock>:
 8008af4:	4801      	ldr	r0, [pc, #4]	@ (8008afc <__malloc_unlock+0x8>)
 8008af6:	f7ff b8a1 	b.w	8007c3c <__retarget_lock_release_recursive>
 8008afa:	bf00      	nop
 8008afc:	2000049c 	.word	0x2000049c

08008b00 <_Balloc>:
 8008b00:	b570      	push	{r4, r5, r6, lr}
 8008b02:	69c6      	ldr	r6, [r0, #28]
 8008b04:	4604      	mov	r4, r0
 8008b06:	460d      	mov	r5, r1
 8008b08:	b976      	cbnz	r6, 8008b28 <_Balloc+0x28>
 8008b0a:	2010      	movs	r0, #16
 8008b0c:	f7ff ff42 	bl	8008994 <malloc>
 8008b10:	4602      	mov	r2, r0
 8008b12:	61e0      	str	r0, [r4, #28]
 8008b14:	b920      	cbnz	r0, 8008b20 <_Balloc+0x20>
 8008b16:	4b18      	ldr	r3, [pc, #96]	@ (8008b78 <_Balloc+0x78>)
 8008b18:	4818      	ldr	r0, [pc, #96]	@ (8008b7c <_Balloc+0x7c>)
 8008b1a:	216b      	movs	r1, #107	@ 0x6b
 8008b1c:	f002 facc 	bl	800b0b8 <__assert_func>
 8008b20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b24:	6006      	str	r6, [r0, #0]
 8008b26:	60c6      	str	r6, [r0, #12]
 8008b28:	69e6      	ldr	r6, [r4, #28]
 8008b2a:	68f3      	ldr	r3, [r6, #12]
 8008b2c:	b183      	cbz	r3, 8008b50 <_Balloc+0x50>
 8008b2e:	69e3      	ldr	r3, [r4, #28]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b36:	b9b8      	cbnz	r0, 8008b68 <_Balloc+0x68>
 8008b38:	2101      	movs	r1, #1
 8008b3a:	fa01 f605 	lsl.w	r6, r1, r5
 8008b3e:	1d72      	adds	r2, r6, #5
 8008b40:	0092      	lsls	r2, r2, #2
 8008b42:	4620      	mov	r0, r4
 8008b44:	f002 fad6 	bl	800b0f4 <_calloc_r>
 8008b48:	b160      	cbz	r0, 8008b64 <_Balloc+0x64>
 8008b4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b4e:	e00e      	b.n	8008b6e <_Balloc+0x6e>
 8008b50:	2221      	movs	r2, #33	@ 0x21
 8008b52:	2104      	movs	r1, #4
 8008b54:	4620      	mov	r0, r4
 8008b56:	f002 facd 	bl	800b0f4 <_calloc_r>
 8008b5a:	69e3      	ldr	r3, [r4, #28]
 8008b5c:	60f0      	str	r0, [r6, #12]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e4      	bne.n	8008b2e <_Balloc+0x2e>
 8008b64:	2000      	movs	r0, #0
 8008b66:	bd70      	pop	{r4, r5, r6, pc}
 8008b68:	6802      	ldr	r2, [r0, #0]
 8008b6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b74:	e7f7      	b.n	8008b66 <_Balloc+0x66>
 8008b76:	bf00      	nop
 8008b78:	0800bfb0 	.word	0x0800bfb0
 8008b7c:	0800c030 	.word	0x0800c030

08008b80 <_Bfree>:
 8008b80:	b570      	push	{r4, r5, r6, lr}
 8008b82:	69c6      	ldr	r6, [r0, #28]
 8008b84:	4605      	mov	r5, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	b976      	cbnz	r6, 8008ba8 <_Bfree+0x28>
 8008b8a:	2010      	movs	r0, #16
 8008b8c:	f7ff ff02 	bl	8008994 <malloc>
 8008b90:	4602      	mov	r2, r0
 8008b92:	61e8      	str	r0, [r5, #28]
 8008b94:	b920      	cbnz	r0, 8008ba0 <_Bfree+0x20>
 8008b96:	4b09      	ldr	r3, [pc, #36]	@ (8008bbc <_Bfree+0x3c>)
 8008b98:	4809      	ldr	r0, [pc, #36]	@ (8008bc0 <_Bfree+0x40>)
 8008b9a:	218f      	movs	r1, #143	@ 0x8f
 8008b9c:	f002 fa8c 	bl	800b0b8 <__assert_func>
 8008ba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ba4:	6006      	str	r6, [r0, #0]
 8008ba6:	60c6      	str	r6, [r0, #12]
 8008ba8:	b13c      	cbz	r4, 8008bba <_Bfree+0x3a>
 8008baa:	69eb      	ldr	r3, [r5, #28]
 8008bac:	6862      	ldr	r2, [r4, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bb4:	6021      	str	r1, [r4, #0]
 8008bb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bba:	bd70      	pop	{r4, r5, r6, pc}
 8008bbc:	0800bfb0 	.word	0x0800bfb0
 8008bc0:	0800c030 	.word	0x0800c030

08008bc4 <__multadd>:
 8008bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc8:	690d      	ldr	r5, [r1, #16]
 8008bca:	4607      	mov	r7, r0
 8008bcc:	460c      	mov	r4, r1
 8008bce:	461e      	mov	r6, r3
 8008bd0:	f101 0c14 	add.w	ip, r1, #20
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	f8dc 3000 	ldr.w	r3, [ip]
 8008bda:	b299      	uxth	r1, r3
 8008bdc:	fb02 6101 	mla	r1, r2, r1, r6
 8008be0:	0c1e      	lsrs	r6, r3, #16
 8008be2:	0c0b      	lsrs	r3, r1, #16
 8008be4:	fb02 3306 	mla	r3, r2, r6, r3
 8008be8:	b289      	uxth	r1, r1
 8008bea:	3001      	adds	r0, #1
 8008bec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bf0:	4285      	cmp	r5, r0
 8008bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8008bf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bfa:	dcec      	bgt.n	8008bd6 <__multadd+0x12>
 8008bfc:	b30e      	cbz	r6, 8008c42 <__multadd+0x7e>
 8008bfe:	68a3      	ldr	r3, [r4, #8]
 8008c00:	42ab      	cmp	r3, r5
 8008c02:	dc19      	bgt.n	8008c38 <__multadd+0x74>
 8008c04:	6861      	ldr	r1, [r4, #4]
 8008c06:	4638      	mov	r0, r7
 8008c08:	3101      	adds	r1, #1
 8008c0a:	f7ff ff79 	bl	8008b00 <_Balloc>
 8008c0e:	4680      	mov	r8, r0
 8008c10:	b928      	cbnz	r0, 8008c1e <__multadd+0x5a>
 8008c12:	4602      	mov	r2, r0
 8008c14:	4b0c      	ldr	r3, [pc, #48]	@ (8008c48 <__multadd+0x84>)
 8008c16:	480d      	ldr	r0, [pc, #52]	@ (8008c4c <__multadd+0x88>)
 8008c18:	21ba      	movs	r1, #186	@ 0xba
 8008c1a:	f002 fa4d 	bl	800b0b8 <__assert_func>
 8008c1e:	6922      	ldr	r2, [r4, #16]
 8008c20:	3202      	adds	r2, #2
 8008c22:	f104 010c 	add.w	r1, r4, #12
 8008c26:	0092      	lsls	r2, r2, #2
 8008c28:	300c      	adds	r0, #12
 8008c2a:	f002 fa2d 	bl	800b088 <memcpy>
 8008c2e:	4621      	mov	r1, r4
 8008c30:	4638      	mov	r0, r7
 8008c32:	f7ff ffa5 	bl	8008b80 <_Bfree>
 8008c36:	4644      	mov	r4, r8
 8008c38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c3c:	3501      	adds	r5, #1
 8008c3e:	615e      	str	r6, [r3, #20]
 8008c40:	6125      	str	r5, [r4, #16]
 8008c42:	4620      	mov	r0, r4
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	0800c01f 	.word	0x0800c01f
 8008c4c:	0800c030 	.word	0x0800c030

08008c50 <__s2b>:
 8008c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c54:	460c      	mov	r4, r1
 8008c56:	4615      	mov	r5, r2
 8008c58:	461f      	mov	r7, r3
 8008c5a:	2209      	movs	r2, #9
 8008c5c:	3308      	adds	r3, #8
 8008c5e:	4606      	mov	r6, r0
 8008c60:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c64:	2100      	movs	r1, #0
 8008c66:	2201      	movs	r2, #1
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	db09      	blt.n	8008c80 <__s2b+0x30>
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f7ff ff47 	bl	8008b00 <_Balloc>
 8008c72:	b940      	cbnz	r0, 8008c86 <__s2b+0x36>
 8008c74:	4602      	mov	r2, r0
 8008c76:	4b19      	ldr	r3, [pc, #100]	@ (8008cdc <__s2b+0x8c>)
 8008c78:	4819      	ldr	r0, [pc, #100]	@ (8008ce0 <__s2b+0x90>)
 8008c7a:	21d3      	movs	r1, #211	@ 0xd3
 8008c7c:	f002 fa1c 	bl	800b0b8 <__assert_func>
 8008c80:	0052      	lsls	r2, r2, #1
 8008c82:	3101      	adds	r1, #1
 8008c84:	e7f0      	b.n	8008c68 <__s2b+0x18>
 8008c86:	9b08      	ldr	r3, [sp, #32]
 8008c88:	6143      	str	r3, [r0, #20]
 8008c8a:	2d09      	cmp	r5, #9
 8008c8c:	f04f 0301 	mov.w	r3, #1
 8008c90:	6103      	str	r3, [r0, #16]
 8008c92:	dd16      	ble.n	8008cc2 <__s2b+0x72>
 8008c94:	f104 0909 	add.w	r9, r4, #9
 8008c98:	46c8      	mov	r8, r9
 8008c9a:	442c      	add	r4, r5
 8008c9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008ca0:	4601      	mov	r1, r0
 8008ca2:	3b30      	subs	r3, #48	@ 0x30
 8008ca4:	220a      	movs	r2, #10
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f7ff ff8c 	bl	8008bc4 <__multadd>
 8008cac:	45a0      	cmp	r8, r4
 8008cae:	d1f5      	bne.n	8008c9c <__s2b+0x4c>
 8008cb0:	f1a5 0408 	sub.w	r4, r5, #8
 8008cb4:	444c      	add	r4, r9
 8008cb6:	1b2d      	subs	r5, r5, r4
 8008cb8:	1963      	adds	r3, r4, r5
 8008cba:	42bb      	cmp	r3, r7
 8008cbc:	db04      	blt.n	8008cc8 <__s2b+0x78>
 8008cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cc2:	340a      	adds	r4, #10
 8008cc4:	2509      	movs	r5, #9
 8008cc6:	e7f6      	b.n	8008cb6 <__s2b+0x66>
 8008cc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ccc:	4601      	mov	r1, r0
 8008cce:	3b30      	subs	r3, #48	@ 0x30
 8008cd0:	220a      	movs	r2, #10
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7ff ff76 	bl	8008bc4 <__multadd>
 8008cd8:	e7ee      	b.n	8008cb8 <__s2b+0x68>
 8008cda:	bf00      	nop
 8008cdc:	0800c01f 	.word	0x0800c01f
 8008ce0:	0800c030 	.word	0x0800c030

08008ce4 <__hi0bits>:
 8008ce4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ce8:	4603      	mov	r3, r0
 8008cea:	bf36      	itet	cc
 8008cec:	0403      	lslcc	r3, r0, #16
 8008cee:	2000      	movcs	r0, #0
 8008cf0:	2010      	movcc	r0, #16
 8008cf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cf6:	bf3c      	itt	cc
 8008cf8:	021b      	lslcc	r3, r3, #8
 8008cfa:	3008      	addcc	r0, #8
 8008cfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d00:	bf3c      	itt	cc
 8008d02:	011b      	lslcc	r3, r3, #4
 8008d04:	3004      	addcc	r0, #4
 8008d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d0a:	bf3c      	itt	cc
 8008d0c:	009b      	lslcc	r3, r3, #2
 8008d0e:	3002      	addcc	r0, #2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	db05      	blt.n	8008d20 <__hi0bits+0x3c>
 8008d14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d18:	f100 0001 	add.w	r0, r0, #1
 8008d1c:	bf08      	it	eq
 8008d1e:	2020      	moveq	r0, #32
 8008d20:	4770      	bx	lr

08008d22 <__lo0bits>:
 8008d22:	6803      	ldr	r3, [r0, #0]
 8008d24:	4602      	mov	r2, r0
 8008d26:	f013 0007 	ands.w	r0, r3, #7
 8008d2a:	d00b      	beq.n	8008d44 <__lo0bits+0x22>
 8008d2c:	07d9      	lsls	r1, r3, #31
 8008d2e:	d421      	bmi.n	8008d74 <__lo0bits+0x52>
 8008d30:	0798      	lsls	r0, r3, #30
 8008d32:	bf49      	itett	mi
 8008d34:	085b      	lsrmi	r3, r3, #1
 8008d36:	089b      	lsrpl	r3, r3, #2
 8008d38:	2001      	movmi	r0, #1
 8008d3a:	6013      	strmi	r3, [r2, #0]
 8008d3c:	bf5c      	itt	pl
 8008d3e:	6013      	strpl	r3, [r2, #0]
 8008d40:	2002      	movpl	r0, #2
 8008d42:	4770      	bx	lr
 8008d44:	b299      	uxth	r1, r3
 8008d46:	b909      	cbnz	r1, 8008d4c <__lo0bits+0x2a>
 8008d48:	0c1b      	lsrs	r3, r3, #16
 8008d4a:	2010      	movs	r0, #16
 8008d4c:	b2d9      	uxtb	r1, r3
 8008d4e:	b909      	cbnz	r1, 8008d54 <__lo0bits+0x32>
 8008d50:	3008      	adds	r0, #8
 8008d52:	0a1b      	lsrs	r3, r3, #8
 8008d54:	0719      	lsls	r1, r3, #28
 8008d56:	bf04      	itt	eq
 8008d58:	091b      	lsreq	r3, r3, #4
 8008d5a:	3004      	addeq	r0, #4
 8008d5c:	0799      	lsls	r1, r3, #30
 8008d5e:	bf04      	itt	eq
 8008d60:	089b      	lsreq	r3, r3, #2
 8008d62:	3002      	addeq	r0, #2
 8008d64:	07d9      	lsls	r1, r3, #31
 8008d66:	d403      	bmi.n	8008d70 <__lo0bits+0x4e>
 8008d68:	085b      	lsrs	r3, r3, #1
 8008d6a:	f100 0001 	add.w	r0, r0, #1
 8008d6e:	d003      	beq.n	8008d78 <__lo0bits+0x56>
 8008d70:	6013      	str	r3, [r2, #0]
 8008d72:	4770      	bx	lr
 8008d74:	2000      	movs	r0, #0
 8008d76:	4770      	bx	lr
 8008d78:	2020      	movs	r0, #32
 8008d7a:	4770      	bx	lr

08008d7c <__i2b>:
 8008d7c:	b510      	push	{r4, lr}
 8008d7e:	460c      	mov	r4, r1
 8008d80:	2101      	movs	r1, #1
 8008d82:	f7ff febd 	bl	8008b00 <_Balloc>
 8008d86:	4602      	mov	r2, r0
 8008d88:	b928      	cbnz	r0, 8008d96 <__i2b+0x1a>
 8008d8a:	4b05      	ldr	r3, [pc, #20]	@ (8008da0 <__i2b+0x24>)
 8008d8c:	4805      	ldr	r0, [pc, #20]	@ (8008da4 <__i2b+0x28>)
 8008d8e:	f240 1145 	movw	r1, #325	@ 0x145
 8008d92:	f002 f991 	bl	800b0b8 <__assert_func>
 8008d96:	2301      	movs	r3, #1
 8008d98:	6144      	str	r4, [r0, #20]
 8008d9a:	6103      	str	r3, [r0, #16]
 8008d9c:	bd10      	pop	{r4, pc}
 8008d9e:	bf00      	nop
 8008da0:	0800c01f 	.word	0x0800c01f
 8008da4:	0800c030 	.word	0x0800c030

08008da8 <__multiply>:
 8008da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	4617      	mov	r7, r2
 8008dae:	690a      	ldr	r2, [r1, #16]
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	bfa8      	it	ge
 8008db6:	463b      	movge	r3, r7
 8008db8:	4689      	mov	r9, r1
 8008dba:	bfa4      	itt	ge
 8008dbc:	460f      	movge	r7, r1
 8008dbe:	4699      	movge	r9, r3
 8008dc0:	693d      	ldr	r5, [r7, #16]
 8008dc2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	6879      	ldr	r1, [r7, #4]
 8008dca:	eb05 060a 	add.w	r6, r5, sl
 8008dce:	42b3      	cmp	r3, r6
 8008dd0:	b085      	sub	sp, #20
 8008dd2:	bfb8      	it	lt
 8008dd4:	3101      	addlt	r1, #1
 8008dd6:	f7ff fe93 	bl	8008b00 <_Balloc>
 8008dda:	b930      	cbnz	r0, 8008dea <__multiply+0x42>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	4b41      	ldr	r3, [pc, #260]	@ (8008ee4 <__multiply+0x13c>)
 8008de0:	4841      	ldr	r0, [pc, #260]	@ (8008ee8 <__multiply+0x140>)
 8008de2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008de6:	f002 f967 	bl	800b0b8 <__assert_func>
 8008dea:	f100 0414 	add.w	r4, r0, #20
 8008dee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008df2:	4623      	mov	r3, r4
 8008df4:	2200      	movs	r2, #0
 8008df6:	4573      	cmp	r3, lr
 8008df8:	d320      	bcc.n	8008e3c <__multiply+0x94>
 8008dfa:	f107 0814 	add.w	r8, r7, #20
 8008dfe:	f109 0114 	add.w	r1, r9, #20
 8008e02:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008e06:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008e0a:	9302      	str	r3, [sp, #8]
 8008e0c:	1beb      	subs	r3, r5, r7
 8008e0e:	3b15      	subs	r3, #21
 8008e10:	f023 0303 	bic.w	r3, r3, #3
 8008e14:	3304      	adds	r3, #4
 8008e16:	3715      	adds	r7, #21
 8008e18:	42bd      	cmp	r5, r7
 8008e1a:	bf38      	it	cc
 8008e1c:	2304      	movcc	r3, #4
 8008e1e:	9301      	str	r3, [sp, #4]
 8008e20:	9b02      	ldr	r3, [sp, #8]
 8008e22:	9103      	str	r1, [sp, #12]
 8008e24:	428b      	cmp	r3, r1
 8008e26:	d80c      	bhi.n	8008e42 <__multiply+0x9a>
 8008e28:	2e00      	cmp	r6, #0
 8008e2a:	dd03      	ble.n	8008e34 <__multiply+0x8c>
 8008e2c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d055      	beq.n	8008ee0 <__multiply+0x138>
 8008e34:	6106      	str	r6, [r0, #16]
 8008e36:	b005      	add	sp, #20
 8008e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e3c:	f843 2b04 	str.w	r2, [r3], #4
 8008e40:	e7d9      	b.n	8008df6 <__multiply+0x4e>
 8008e42:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e46:	f1ba 0f00 	cmp.w	sl, #0
 8008e4a:	d01f      	beq.n	8008e8c <__multiply+0xe4>
 8008e4c:	46c4      	mov	ip, r8
 8008e4e:	46a1      	mov	r9, r4
 8008e50:	2700      	movs	r7, #0
 8008e52:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e56:	f8d9 3000 	ldr.w	r3, [r9]
 8008e5a:	fa1f fb82 	uxth.w	fp, r2
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e64:	443b      	add	r3, r7
 8008e66:	f8d9 7000 	ldr.w	r7, [r9]
 8008e6a:	0c12      	lsrs	r2, r2, #16
 8008e6c:	0c3f      	lsrs	r7, r7, #16
 8008e6e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008e72:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e7c:	4565      	cmp	r5, ip
 8008e7e:	f849 3b04 	str.w	r3, [r9], #4
 8008e82:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008e86:	d8e4      	bhi.n	8008e52 <__multiply+0xaa>
 8008e88:	9b01      	ldr	r3, [sp, #4]
 8008e8a:	50e7      	str	r7, [r4, r3]
 8008e8c:	9b03      	ldr	r3, [sp, #12]
 8008e8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e92:	3104      	adds	r1, #4
 8008e94:	f1b9 0f00 	cmp.w	r9, #0
 8008e98:	d020      	beq.n	8008edc <__multiply+0x134>
 8008e9a:	6823      	ldr	r3, [r4, #0]
 8008e9c:	4647      	mov	r7, r8
 8008e9e:	46a4      	mov	ip, r4
 8008ea0:	f04f 0a00 	mov.w	sl, #0
 8008ea4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008ea8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008eac:	fb09 220b 	mla	r2, r9, fp, r2
 8008eb0:	4452      	add	r2, sl
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eb8:	f84c 3b04 	str.w	r3, [ip], #4
 8008ebc:	f857 3b04 	ldr.w	r3, [r7], #4
 8008ec0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ec4:	f8bc 3000 	ldrh.w	r3, [ip]
 8008ec8:	fb09 330a 	mla	r3, r9, sl, r3
 8008ecc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008ed0:	42bd      	cmp	r5, r7
 8008ed2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed6:	d8e5      	bhi.n	8008ea4 <__multiply+0xfc>
 8008ed8:	9a01      	ldr	r2, [sp, #4]
 8008eda:	50a3      	str	r3, [r4, r2]
 8008edc:	3404      	adds	r4, #4
 8008ede:	e79f      	b.n	8008e20 <__multiply+0x78>
 8008ee0:	3e01      	subs	r6, #1
 8008ee2:	e7a1      	b.n	8008e28 <__multiply+0x80>
 8008ee4:	0800c01f 	.word	0x0800c01f
 8008ee8:	0800c030 	.word	0x0800c030

08008eec <__pow5mult>:
 8008eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef0:	4615      	mov	r5, r2
 8008ef2:	f012 0203 	ands.w	r2, r2, #3
 8008ef6:	4607      	mov	r7, r0
 8008ef8:	460e      	mov	r6, r1
 8008efa:	d007      	beq.n	8008f0c <__pow5mult+0x20>
 8008efc:	4c25      	ldr	r4, [pc, #148]	@ (8008f94 <__pow5mult+0xa8>)
 8008efe:	3a01      	subs	r2, #1
 8008f00:	2300      	movs	r3, #0
 8008f02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f06:	f7ff fe5d 	bl	8008bc4 <__multadd>
 8008f0a:	4606      	mov	r6, r0
 8008f0c:	10ad      	asrs	r5, r5, #2
 8008f0e:	d03d      	beq.n	8008f8c <__pow5mult+0xa0>
 8008f10:	69fc      	ldr	r4, [r7, #28]
 8008f12:	b97c      	cbnz	r4, 8008f34 <__pow5mult+0x48>
 8008f14:	2010      	movs	r0, #16
 8008f16:	f7ff fd3d 	bl	8008994 <malloc>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	61f8      	str	r0, [r7, #28]
 8008f1e:	b928      	cbnz	r0, 8008f2c <__pow5mult+0x40>
 8008f20:	4b1d      	ldr	r3, [pc, #116]	@ (8008f98 <__pow5mult+0xac>)
 8008f22:	481e      	ldr	r0, [pc, #120]	@ (8008f9c <__pow5mult+0xb0>)
 8008f24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f28:	f002 f8c6 	bl	800b0b8 <__assert_func>
 8008f2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f30:	6004      	str	r4, [r0, #0]
 8008f32:	60c4      	str	r4, [r0, #12]
 8008f34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f3c:	b94c      	cbnz	r4, 8008f52 <__pow5mult+0x66>
 8008f3e:	f240 2171 	movw	r1, #625	@ 0x271
 8008f42:	4638      	mov	r0, r7
 8008f44:	f7ff ff1a 	bl	8008d7c <__i2b>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f4e:	4604      	mov	r4, r0
 8008f50:	6003      	str	r3, [r0, #0]
 8008f52:	f04f 0900 	mov.w	r9, #0
 8008f56:	07eb      	lsls	r3, r5, #31
 8008f58:	d50a      	bpl.n	8008f70 <__pow5mult+0x84>
 8008f5a:	4631      	mov	r1, r6
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4638      	mov	r0, r7
 8008f60:	f7ff ff22 	bl	8008da8 <__multiply>
 8008f64:	4631      	mov	r1, r6
 8008f66:	4680      	mov	r8, r0
 8008f68:	4638      	mov	r0, r7
 8008f6a:	f7ff fe09 	bl	8008b80 <_Bfree>
 8008f6e:	4646      	mov	r6, r8
 8008f70:	106d      	asrs	r5, r5, #1
 8008f72:	d00b      	beq.n	8008f8c <__pow5mult+0xa0>
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	b938      	cbnz	r0, 8008f88 <__pow5mult+0x9c>
 8008f78:	4622      	mov	r2, r4
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	4638      	mov	r0, r7
 8008f7e:	f7ff ff13 	bl	8008da8 <__multiply>
 8008f82:	6020      	str	r0, [r4, #0]
 8008f84:	f8c0 9000 	str.w	r9, [r0]
 8008f88:	4604      	mov	r4, r0
 8008f8a:	e7e4      	b.n	8008f56 <__pow5mult+0x6a>
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f92:	bf00      	nop
 8008f94:	0800c15c 	.word	0x0800c15c
 8008f98:	0800bfb0 	.word	0x0800bfb0
 8008f9c:	0800c030 	.word	0x0800c030

08008fa0 <__lshift>:
 8008fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	6849      	ldr	r1, [r1, #4]
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fae:	68a3      	ldr	r3, [r4, #8]
 8008fb0:	4607      	mov	r7, r0
 8008fb2:	4691      	mov	r9, r2
 8008fb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fb8:	f108 0601 	add.w	r6, r8, #1
 8008fbc:	42b3      	cmp	r3, r6
 8008fbe:	db0b      	blt.n	8008fd8 <__lshift+0x38>
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	f7ff fd9d 	bl	8008b00 <_Balloc>
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	b948      	cbnz	r0, 8008fde <__lshift+0x3e>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	4b28      	ldr	r3, [pc, #160]	@ (8009070 <__lshift+0xd0>)
 8008fce:	4829      	ldr	r0, [pc, #164]	@ (8009074 <__lshift+0xd4>)
 8008fd0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008fd4:	f002 f870 	bl	800b0b8 <__assert_func>
 8008fd8:	3101      	adds	r1, #1
 8008fda:	005b      	lsls	r3, r3, #1
 8008fdc:	e7ee      	b.n	8008fbc <__lshift+0x1c>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f100 0114 	add.w	r1, r0, #20
 8008fe4:	f100 0210 	add.w	r2, r0, #16
 8008fe8:	4618      	mov	r0, r3
 8008fea:	4553      	cmp	r3, sl
 8008fec:	db33      	blt.n	8009056 <__lshift+0xb6>
 8008fee:	6920      	ldr	r0, [r4, #16]
 8008ff0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ff4:	f104 0314 	add.w	r3, r4, #20
 8008ff8:	f019 091f 	ands.w	r9, r9, #31
 8008ffc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009000:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009004:	d02b      	beq.n	800905e <__lshift+0xbe>
 8009006:	f1c9 0e20 	rsb	lr, r9, #32
 800900a:	468a      	mov	sl, r1
 800900c:	2200      	movs	r2, #0
 800900e:	6818      	ldr	r0, [r3, #0]
 8009010:	fa00 f009 	lsl.w	r0, r0, r9
 8009014:	4310      	orrs	r0, r2
 8009016:	f84a 0b04 	str.w	r0, [sl], #4
 800901a:	f853 2b04 	ldr.w	r2, [r3], #4
 800901e:	459c      	cmp	ip, r3
 8009020:	fa22 f20e 	lsr.w	r2, r2, lr
 8009024:	d8f3      	bhi.n	800900e <__lshift+0x6e>
 8009026:	ebac 0304 	sub.w	r3, ip, r4
 800902a:	3b15      	subs	r3, #21
 800902c:	f023 0303 	bic.w	r3, r3, #3
 8009030:	3304      	adds	r3, #4
 8009032:	f104 0015 	add.w	r0, r4, #21
 8009036:	4560      	cmp	r0, ip
 8009038:	bf88      	it	hi
 800903a:	2304      	movhi	r3, #4
 800903c:	50ca      	str	r2, [r1, r3]
 800903e:	b10a      	cbz	r2, 8009044 <__lshift+0xa4>
 8009040:	f108 0602 	add.w	r6, r8, #2
 8009044:	3e01      	subs	r6, #1
 8009046:	4638      	mov	r0, r7
 8009048:	612e      	str	r6, [r5, #16]
 800904a:	4621      	mov	r1, r4
 800904c:	f7ff fd98 	bl	8008b80 <_Bfree>
 8009050:	4628      	mov	r0, r5
 8009052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009056:	f842 0f04 	str.w	r0, [r2, #4]!
 800905a:	3301      	adds	r3, #1
 800905c:	e7c5      	b.n	8008fea <__lshift+0x4a>
 800905e:	3904      	subs	r1, #4
 8009060:	f853 2b04 	ldr.w	r2, [r3], #4
 8009064:	f841 2f04 	str.w	r2, [r1, #4]!
 8009068:	459c      	cmp	ip, r3
 800906a:	d8f9      	bhi.n	8009060 <__lshift+0xc0>
 800906c:	e7ea      	b.n	8009044 <__lshift+0xa4>
 800906e:	bf00      	nop
 8009070:	0800c01f 	.word	0x0800c01f
 8009074:	0800c030 	.word	0x0800c030

08009078 <__mcmp>:
 8009078:	690a      	ldr	r2, [r1, #16]
 800907a:	4603      	mov	r3, r0
 800907c:	6900      	ldr	r0, [r0, #16]
 800907e:	1a80      	subs	r0, r0, r2
 8009080:	b530      	push	{r4, r5, lr}
 8009082:	d10e      	bne.n	80090a2 <__mcmp+0x2a>
 8009084:	3314      	adds	r3, #20
 8009086:	3114      	adds	r1, #20
 8009088:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800908c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009090:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009094:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009098:	4295      	cmp	r5, r2
 800909a:	d003      	beq.n	80090a4 <__mcmp+0x2c>
 800909c:	d205      	bcs.n	80090aa <__mcmp+0x32>
 800909e:	f04f 30ff 	mov.w	r0, #4294967295
 80090a2:	bd30      	pop	{r4, r5, pc}
 80090a4:	42a3      	cmp	r3, r4
 80090a6:	d3f3      	bcc.n	8009090 <__mcmp+0x18>
 80090a8:	e7fb      	b.n	80090a2 <__mcmp+0x2a>
 80090aa:	2001      	movs	r0, #1
 80090ac:	e7f9      	b.n	80090a2 <__mcmp+0x2a>
	...

080090b0 <__mdiff>:
 80090b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	4689      	mov	r9, r1
 80090b6:	4606      	mov	r6, r0
 80090b8:	4611      	mov	r1, r2
 80090ba:	4648      	mov	r0, r9
 80090bc:	4614      	mov	r4, r2
 80090be:	f7ff ffdb 	bl	8009078 <__mcmp>
 80090c2:	1e05      	subs	r5, r0, #0
 80090c4:	d112      	bne.n	80090ec <__mdiff+0x3c>
 80090c6:	4629      	mov	r1, r5
 80090c8:	4630      	mov	r0, r6
 80090ca:	f7ff fd19 	bl	8008b00 <_Balloc>
 80090ce:	4602      	mov	r2, r0
 80090d0:	b928      	cbnz	r0, 80090de <__mdiff+0x2e>
 80090d2:	4b3f      	ldr	r3, [pc, #252]	@ (80091d0 <__mdiff+0x120>)
 80090d4:	f240 2137 	movw	r1, #567	@ 0x237
 80090d8:	483e      	ldr	r0, [pc, #248]	@ (80091d4 <__mdiff+0x124>)
 80090da:	f001 ffed 	bl	800b0b8 <__assert_func>
 80090de:	2301      	movs	r3, #1
 80090e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090e4:	4610      	mov	r0, r2
 80090e6:	b003      	add	sp, #12
 80090e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ec:	bfbc      	itt	lt
 80090ee:	464b      	movlt	r3, r9
 80090f0:	46a1      	movlt	r9, r4
 80090f2:	4630      	mov	r0, r6
 80090f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090f8:	bfba      	itte	lt
 80090fa:	461c      	movlt	r4, r3
 80090fc:	2501      	movlt	r5, #1
 80090fe:	2500      	movge	r5, #0
 8009100:	f7ff fcfe 	bl	8008b00 <_Balloc>
 8009104:	4602      	mov	r2, r0
 8009106:	b918      	cbnz	r0, 8009110 <__mdiff+0x60>
 8009108:	4b31      	ldr	r3, [pc, #196]	@ (80091d0 <__mdiff+0x120>)
 800910a:	f240 2145 	movw	r1, #581	@ 0x245
 800910e:	e7e3      	b.n	80090d8 <__mdiff+0x28>
 8009110:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009114:	6926      	ldr	r6, [r4, #16]
 8009116:	60c5      	str	r5, [r0, #12]
 8009118:	f109 0310 	add.w	r3, r9, #16
 800911c:	f109 0514 	add.w	r5, r9, #20
 8009120:	f104 0e14 	add.w	lr, r4, #20
 8009124:	f100 0b14 	add.w	fp, r0, #20
 8009128:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800912c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009130:	9301      	str	r3, [sp, #4]
 8009132:	46d9      	mov	r9, fp
 8009134:	f04f 0c00 	mov.w	ip, #0
 8009138:	9b01      	ldr	r3, [sp, #4]
 800913a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800913e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009142:	9301      	str	r3, [sp, #4]
 8009144:	fa1f f38a 	uxth.w	r3, sl
 8009148:	4619      	mov	r1, r3
 800914a:	b283      	uxth	r3, r0
 800914c:	1acb      	subs	r3, r1, r3
 800914e:	0c00      	lsrs	r0, r0, #16
 8009150:	4463      	add	r3, ip
 8009152:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009156:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800915a:	b29b      	uxth	r3, r3
 800915c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009160:	4576      	cmp	r6, lr
 8009162:	f849 3b04 	str.w	r3, [r9], #4
 8009166:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800916a:	d8e5      	bhi.n	8009138 <__mdiff+0x88>
 800916c:	1b33      	subs	r3, r6, r4
 800916e:	3b15      	subs	r3, #21
 8009170:	f023 0303 	bic.w	r3, r3, #3
 8009174:	3415      	adds	r4, #21
 8009176:	3304      	adds	r3, #4
 8009178:	42a6      	cmp	r6, r4
 800917a:	bf38      	it	cc
 800917c:	2304      	movcc	r3, #4
 800917e:	441d      	add	r5, r3
 8009180:	445b      	add	r3, fp
 8009182:	461e      	mov	r6, r3
 8009184:	462c      	mov	r4, r5
 8009186:	4544      	cmp	r4, r8
 8009188:	d30e      	bcc.n	80091a8 <__mdiff+0xf8>
 800918a:	f108 0103 	add.w	r1, r8, #3
 800918e:	1b49      	subs	r1, r1, r5
 8009190:	f021 0103 	bic.w	r1, r1, #3
 8009194:	3d03      	subs	r5, #3
 8009196:	45a8      	cmp	r8, r5
 8009198:	bf38      	it	cc
 800919a:	2100      	movcc	r1, #0
 800919c:	440b      	add	r3, r1
 800919e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091a2:	b191      	cbz	r1, 80091ca <__mdiff+0x11a>
 80091a4:	6117      	str	r7, [r2, #16]
 80091a6:	e79d      	b.n	80090e4 <__mdiff+0x34>
 80091a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80091ac:	46e6      	mov	lr, ip
 80091ae:	0c08      	lsrs	r0, r1, #16
 80091b0:	fa1c fc81 	uxtah	ip, ip, r1
 80091b4:	4471      	add	r1, lr
 80091b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091ba:	b289      	uxth	r1, r1
 80091bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091c0:	f846 1b04 	str.w	r1, [r6], #4
 80091c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091c8:	e7dd      	b.n	8009186 <__mdiff+0xd6>
 80091ca:	3f01      	subs	r7, #1
 80091cc:	e7e7      	b.n	800919e <__mdiff+0xee>
 80091ce:	bf00      	nop
 80091d0:	0800c01f 	.word	0x0800c01f
 80091d4:	0800c030 	.word	0x0800c030

080091d8 <__ulp>:
 80091d8:	b082      	sub	sp, #8
 80091da:	ed8d 0b00 	vstr	d0, [sp]
 80091de:	9a01      	ldr	r2, [sp, #4]
 80091e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009220 <__ulp+0x48>)
 80091e2:	4013      	ands	r3, r2
 80091e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	dc08      	bgt.n	80091fe <__ulp+0x26>
 80091ec:	425b      	negs	r3, r3
 80091ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80091f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80091f6:	da04      	bge.n	8009202 <__ulp+0x2a>
 80091f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80091fc:	4113      	asrs	r3, r2
 80091fe:	2200      	movs	r2, #0
 8009200:	e008      	b.n	8009214 <__ulp+0x3c>
 8009202:	f1a2 0314 	sub.w	r3, r2, #20
 8009206:	2b1e      	cmp	r3, #30
 8009208:	bfda      	itte	le
 800920a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800920e:	40da      	lsrle	r2, r3
 8009210:	2201      	movgt	r2, #1
 8009212:	2300      	movs	r3, #0
 8009214:	4619      	mov	r1, r3
 8009216:	4610      	mov	r0, r2
 8009218:	ec41 0b10 	vmov	d0, r0, r1
 800921c:	b002      	add	sp, #8
 800921e:	4770      	bx	lr
 8009220:	7ff00000 	.word	0x7ff00000

08009224 <__b2d>:
 8009224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009228:	6906      	ldr	r6, [r0, #16]
 800922a:	f100 0814 	add.w	r8, r0, #20
 800922e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009232:	1f37      	subs	r7, r6, #4
 8009234:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009238:	4610      	mov	r0, r2
 800923a:	f7ff fd53 	bl	8008ce4 <__hi0bits>
 800923e:	f1c0 0320 	rsb	r3, r0, #32
 8009242:	280a      	cmp	r0, #10
 8009244:	600b      	str	r3, [r1, #0]
 8009246:	491b      	ldr	r1, [pc, #108]	@ (80092b4 <__b2d+0x90>)
 8009248:	dc15      	bgt.n	8009276 <__b2d+0x52>
 800924a:	f1c0 0c0b 	rsb	ip, r0, #11
 800924e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009252:	45b8      	cmp	r8, r7
 8009254:	ea43 0501 	orr.w	r5, r3, r1
 8009258:	bf34      	ite	cc
 800925a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800925e:	2300      	movcs	r3, #0
 8009260:	3015      	adds	r0, #21
 8009262:	fa02 f000 	lsl.w	r0, r2, r0
 8009266:	fa23 f30c 	lsr.w	r3, r3, ip
 800926a:	4303      	orrs	r3, r0
 800926c:	461c      	mov	r4, r3
 800926e:	ec45 4b10 	vmov	d0, r4, r5
 8009272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009276:	45b8      	cmp	r8, r7
 8009278:	bf3a      	itte	cc
 800927a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800927e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009282:	2300      	movcs	r3, #0
 8009284:	380b      	subs	r0, #11
 8009286:	d012      	beq.n	80092ae <__b2d+0x8a>
 8009288:	f1c0 0120 	rsb	r1, r0, #32
 800928c:	fa23 f401 	lsr.w	r4, r3, r1
 8009290:	4082      	lsls	r2, r0
 8009292:	4322      	orrs	r2, r4
 8009294:	4547      	cmp	r7, r8
 8009296:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800929a:	bf8c      	ite	hi
 800929c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80092a0:	2200      	movls	r2, #0
 80092a2:	4083      	lsls	r3, r0
 80092a4:	40ca      	lsrs	r2, r1
 80092a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80092aa:	4313      	orrs	r3, r2
 80092ac:	e7de      	b.n	800926c <__b2d+0x48>
 80092ae:	ea42 0501 	orr.w	r5, r2, r1
 80092b2:	e7db      	b.n	800926c <__b2d+0x48>
 80092b4:	3ff00000 	.word	0x3ff00000

080092b8 <__d2b>:
 80092b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092bc:	460f      	mov	r7, r1
 80092be:	2101      	movs	r1, #1
 80092c0:	ec59 8b10 	vmov	r8, r9, d0
 80092c4:	4616      	mov	r6, r2
 80092c6:	f7ff fc1b 	bl	8008b00 <_Balloc>
 80092ca:	4604      	mov	r4, r0
 80092cc:	b930      	cbnz	r0, 80092dc <__d2b+0x24>
 80092ce:	4602      	mov	r2, r0
 80092d0:	4b23      	ldr	r3, [pc, #140]	@ (8009360 <__d2b+0xa8>)
 80092d2:	4824      	ldr	r0, [pc, #144]	@ (8009364 <__d2b+0xac>)
 80092d4:	f240 310f 	movw	r1, #783	@ 0x30f
 80092d8:	f001 feee 	bl	800b0b8 <__assert_func>
 80092dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092e4:	b10d      	cbz	r5, 80092ea <__d2b+0x32>
 80092e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	f1b8 0300 	subs.w	r3, r8, #0
 80092f0:	d023      	beq.n	800933a <__d2b+0x82>
 80092f2:	4668      	mov	r0, sp
 80092f4:	9300      	str	r3, [sp, #0]
 80092f6:	f7ff fd14 	bl	8008d22 <__lo0bits>
 80092fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80092fe:	b1d0      	cbz	r0, 8009336 <__d2b+0x7e>
 8009300:	f1c0 0320 	rsb	r3, r0, #32
 8009304:	fa02 f303 	lsl.w	r3, r2, r3
 8009308:	430b      	orrs	r3, r1
 800930a:	40c2      	lsrs	r2, r0
 800930c:	6163      	str	r3, [r4, #20]
 800930e:	9201      	str	r2, [sp, #4]
 8009310:	9b01      	ldr	r3, [sp, #4]
 8009312:	61a3      	str	r3, [r4, #24]
 8009314:	2b00      	cmp	r3, #0
 8009316:	bf0c      	ite	eq
 8009318:	2201      	moveq	r2, #1
 800931a:	2202      	movne	r2, #2
 800931c:	6122      	str	r2, [r4, #16]
 800931e:	b1a5      	cbz	r5, 800934a <__d2b+0x92>
 8009320:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009324:	4405      	add	r5, r0
 8009326:	603d      	str	r5, [r7, #0]
 8009328:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800932c:	6030      	str	r0, [r6, #0]
 800932e:	4620      	mov	r0, r4
 8009330:	b003      	add	sp, #12
 8009332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009336:	6161      	str	r1, [r4, #20]
 8009338:	e7ea      	b.n	8009310 <__d2b+0x58>
 800933a:	a801      	add	r0, sp, #4
 800933c:	f7ff fcf1 	bl	8008d22 <__lo0bits>
 8009340:	9b01      	ldr	r3, [sp, #4]
 8009342:	6163      	str	r3, [r4, #20]
 8009344:	3020      	adds	r0, #32
 8009346:	2201      	movs	r2, #1
 8009348:	e7e8      	b.n	800931c <__d2b+0x64>
 800934a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800934e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009352:	6038      	str	r0, [r7, #0]
 8009354:	6918      	ldr	r0, [r3, #16]
 8009356:	f7ff fcc5 	bl	8008ce4 <__hi0bits>
 800935a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800935e:	e7e5      	b.n	800932c <__d2b+0x74>
 8009360:	0800c01f 	.word	0x0800c01f
 8009364:	0800c030 	.word	0x0800c030

08009368 <__ratio>:
 8009368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800936c:	b085      	sub	sp, #20
 800936e:	e9cd 1000 	strd	r1, r0, [sp]
 8009372:	a902      	add	r1, sp, #8
 8009374:	f7ff ff56 	bl	8009224 <__b2d>
 8009378:	9800      	ldr	r0, [sp, #0]
 800937a:	a903      	add	r1, sp, #12
 800937c:	ec55 4b10 	vmov	r4, r5, d0
 8009380:	f7ff ff50 	bl	8009224 <__b2d>
 8009384:	9b01      	ldr	r3, [sp, #4]
 8009386:	6919      	ldr	r1, [r3, #16]
 8009388:	9b00      	ldr	r3, [sp, #0]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	1ac9      	subs	r1, r1, r3
 800938e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009392:	1a9b      	subs	r3, r3, r2
 8009394:	ec5b ab10 	vmov	sl, fp, d0
 8009398:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800939c:	2b00      	cmp	r3, #0
 800939e:	bfce      	itee	gt
 80093a0:	462a      	movgt	r2, r5
 80093a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093a6:	465a      	movle	r2, fp
 80093a8:	462f      	mov	r7, r5
 80093aa:	46d9      	mov	r9, fp
 80093ac:	bfcc      	ite	gt
 80093ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80093b2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80093b6:	464b      	mov	r3, r9
 80093b8:	4652      	mov	r2, sl
 80093ba:	4620      	mov	r0, r4
 80093bc:	4639      	mov	r1, r7
 80093be:	f7f7 fa75 	bl	80008ac <__aeabi_ddiv>
 80093c2:	ec41 0b10 	vmov	d0, r0, r1
 80093c6:	b005      	add	sp, #20
 80093c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093cc <__copybits>:
 80093cc:	3901      	subs	r1, #1
 80093ce:	b570      	push	{r4, r5, r6, lr}
 80093d0:	1149      	asrs	r1, r1, #5
 80093d2:	6914      	ldr	r4, [r2, #16]
 80093d4:	3101      	adds	r1, #1
 80093d6:	f102 0314 	add.w	r3, r2, #20
 80093da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80093de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80093e2:	1f05      	subs	r5, r0, #4
 80093e4:	42a3      	cmp	r3, r4
 80093e6:	d30c      	bcc.n	8009402 <__copybits+0x36>
 80093e8:	1aa3      	subs	r3, r4, r2
 80093ea:	3b11      	subs	r3, #17
 80093ec:	f023 0303 	bic.w	r3, r3, #3
 80093f0:	3211      	adds	r2, #17
 80093f2:	42a2      	cmp	r2, r4
 80093f4:	bf88      	it	hi
 80093f6:	2300      	movhi	r3, #0
 80093f8:	4418      	add	r0, r3
 80093fa:	2300      	movs	r3, #0
 80093fc:	4288      	cmp	r0, r1
 80093fe:	d305      	bcc.n	800940c <__copybits+0x40>
 8009400:	bd70      	pop	{r4, r5, r6, pc}
 8009402:	f853 6b04 	ldr.w	r6, [r3], #4
 8009406:	f845 6f04 	str.w	r6, [r5, #4]!
 800940a:	e7eb      	b.n	80093e4 <__copybits+0x18>
 800940c:	f840 3b04 	str.w	r3, [r0], #4
 8009410:	e7f4      	b.n	80093fc <__copybits+0x30>

08009412 <__any_on>:
 8009412:	f100 0214 	add.w	r2, r0, #20
 8009416:	6900      	ldr	r0, [r0, #16]
 8009418:	114b      	asrs	r3, r1, #5
 800941a:	4298      	cmp	r0, r3
 800941c:	b510      	push	{r4, lr}
 800941e:	db11      	blt.n	8009444 <__any_on+0x32>
 8009420:	dd0a      	ble.n	8009438 <__any_on+0x26>
 8009422:	f011 011f 	ands.w	r1, r1, #31
 8009426:	d007      	beq.n	8009438 <__any_on+0x26>
 8009428:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800942c:	fa24 f001 	lsr.w	r0, r4, r1
 8009430:	fa00 f101 	lsl.w	r1, r0, r1
 8009434:	428c      	cmp	r4, r1
 8009436:	d10b      	bne.n	8009450 <__any_on+0x3e>
 8009438:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800943c:	4293      	cmp	r3, r2
 800943e:	d803      	bhi.n	8009448 <__any_on+0x36>
 8009440:	2000      	movs	r0, #0
 8009442:	bd10      	pop	{r4, pc}
 8009444:	4603      	mov	r3, r0
 8009446:	e7f7      	b.n	8009438 <__any_on+0x26>
 8009448:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800944c:	2900      	cmp	r1, #0
 800944e:	d0f5      	beq.n	800943c <__any_on+0x2a>
 8009450:	2001      	movs	r0, #1
 8009452:	e7f6      	b.n	8009442 <__any_on+0x30>

08009454 <sulp>:
 8009454:	b570      	push	{r4, r5, r6, lr}
 8009456:	4604      	mov	r4, r0
 8009458:	460d      	mov	r5, r1
 800945a:	ec45 4b10 	vmov	d0, r4, r5
 800945e:	4616      	mov	r6, r2
 8009460:	f7ff feba 	bl	80091d8 <__ulp>
 8009464:	ec51 0b10 	vmov	r0, r1, d0
 8009468:	b17e      	cbz	r6, 800948a <sulp+0x36>
 800946a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800946e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009472:	2b00      	cmp	r3, #0
 8009474:	dd09      	ble.n	800948a <sulp+0x36>
 8009476:	051b      	lsls	r3, r3, #20
 8009478:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800947c:	2400      	movs	r4, #0
 800947e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009482:	4622      	mov	r2, r4
 8009484:	462b      	mov	r3, r5
 8009486:	f7f7 f8e7 	bl	8000658 <__aeabi_dmul>
 800948a:	ec41 0b10 	vmov	d0, r0, r1
 800948e:	bd70      	pop	{r4, r5, r6, pc}

08009490 <_strtod_l>:
 8009490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	b09f      	sub	sp, #124	@ 0x7c
 8009496:	460c      	mov	r4, r1
 8009498:	9217      	str	r2, [sp, #92]	@ 0x5c
 800949a:	2200      	movs	r2, #0
 800949c:	921a      	str	r2, [sp, #104]	@ 0x68
 800949e:	9005      	str	r0, [sp, #20]
 80094a0:	f04f 0a00 	mov.w	sl, #0
 80094a4:	f04f 0b00 	mov.w	fp, #0
 80094a8:	460a      	mov	r2, r1
 80094aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80094ac:	7811      	ldrb	r1, [r2, #0]
 80094ae:	292b      	cmp	r1, #43	@ 0x2b
 80094b0:	d04a      	beq.n	8009548 <_strtod_l+0xb8>
 80094b2:	d838      	bhi.n	8009526 <_strtod_l+0x96>
 80094b4:	290d      	cmp	r1, #13
 80094b6:	d832      	bhi.n	800951e <_strtod_l+0x8e>
 80094b8:	2908      	cmp	r1, #8
 80094ba:	d832      	bhi.n	8009522 <_strtod_l+0x92>
 80094bc:	2900      	cmp	r1, #0
 80094be:	d03b      	beq.n	8009538 <_strtod_l+0xa8>
 80094c0:	2200      	movs	r2, #0
 80094c2:	920e      	str	r2, [sp, #56]	@ 0x38
 80094c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80094c6:	782a      	ldrb	r2, [r5, #0]
 80094c8:	2a30      	cmp	r2, #48	@ 0x30
 80094ca:	f040 80b2 	bne.w	8009632 <_strtod_l+0x1a2>
 80094ce:	786a      	ldrb	r2, [r5, #1]
 80094d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094d4:	2a58      	cmp	r2, #88	@ 0x58
 80094d6:	d16e      	bne.n	80095b6 <_strtod_l+0x126>
 80094d8:	9302      	str	r3, [sp, #8]
 80094da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094dc:	9301      	str	r3, [sp, #4]
 80094de:	ab1a      	add	r3, sp, #104	@ 0x68
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	4a8f      	ldr	r2, [pc, #572]	@ (8009720 <_strtod_l+0x290>)
 80094e4:	9805      	ldr	r0, [sp, #20]
 80094e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80094e8:	a919      	add	r1, sp, #100	@ 0x64
 80094ea:	f001 fe7f 	bl	800b1ec <__gethex>
 80094ee:	f010 060f 	ands.w	r6, r0, #15
 80094f2:	4604      	mov	r4, r0
 80094f4:	d005      	beq.n	8009502 <_strtod_l+0x72>
 80094f6:	2e06      	cmp	r6, #6
 80094f8:	d128      	bne.n	800954c <_strtod_l+0xbc>
 80094fa:	3501      	adds	r5, #1
 80094fc:	2300      	movs	r3, #0
 80094fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009500:	930e      	str	r3, [sp, #56]	@ 0x38
 8009502:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009504:	2b00      	cmp	r3, #0
 8009506:	f040 858e 	bne.w	800a026 <_strtod_l+0xb96>
 800950a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800950c:	b1cb      	cbz	r3, 8009542 <_strtod_l+0xb2>
 800950e:	4652      	mov	r2, sl
 8009510:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009514:	ec43 2b10 	vmov	d0, r2, r3
 8009518:	b01f      	add	sp, #124	@ 0x7c
 800951a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800951e:	2920      	cmp	r1, #32
 8009520:	d1ce      	bne.n	80094c0 <_strtod_l+0x30>
 8009522:	3201      	adds	r2, #1
 8009524:	e7c1      	b.n	80094aa <_strtod_l+0x1a>
 8009526:	292d      	cmp	r1, #45	@ 0x2d
 8009528:	d1ca      	bne.n	80094c0 <_strtod_l+0x30>
 800952a:	2101      	movs	r1, #1
 800952c:	910e      	str	r1, [sp, #56]	@ 0x38
 800952e:	1c51      	adds	r1, r2, #1
 8009530:	9119      	str	r1, [sp, #100]	@ 0x64
 8009532:	7852      	ldrb	r2, [r2, #1]
 8009534:	2a00      	cmp	r2, #0
 8009536:	d1c5      	bne.n	80094c4 <_strtod_l+0x34>
 8009538:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800953a:	9419      	str	r4, [sp, #100]	@ 0x64
 800953c:	2b00      	cmp	r3, #0
 800953e:	f040 8570 	bne.w	800a022 <_strtod_l+0xb92>
 8009542:	4652      	mov	r2, sl
 8009544:	465b      	mov	r3, fp
 8009546:	e7e5      	b.n	8009514 <_strtod_l+0x84>
 8009548:	2100      	movs	r1, #0
 800954a:	e7ef      	b.n	800952c <_strtod_l+0x9c>
 800954c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800954e:	b13a      	cbz	r2, 8009560 <_strtod_l+0xd0>
 8009550:	2135      	movs	r1, #53	@ 0x35
 8009552:	a81c      	add	r0, sp, #112	@ 0x70
 8009554:	f7ff ff3a 	bl	80093cc <__copybits>
 8009558:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800955a:	9805      	ldr	r0, [sp, #20]
 800955c:	f7ff fb10 	bl	8008b80 <_Bfree>
 8009560:	3e01      	subs	r6, #1
 8009562:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009564:	2e04      	cmp	r6, #4
 8009566:	d806      	bhi.n	8009576 <_strtod_l+0xe6>
 8009568:	e8df f006 	tbb	[pc, r6]
 800956c:	201d0314 	.word	0x201d0314
 8009570:	14          	.byte	0x14
 8009571:	00          	.byte	0x00
 8009572:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009576:	05e1      	lsls	r1, r4, #23
 8009578:	bf48      	it	mi
 800957a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800957e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009582:	0d1b      	lsrs	r3, r3, #20
 8009584:	051b      	lsls	r3, r3, #20
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1bb      	bne.n	8009502 <_strtod_l+0x72>
 800958a:	f7fe fb2b 	bl	8007be4 <__errno>
 800958e:	2322      	movs	r3, #34	@ 0x22
 8009590:	6003      	str	r3, [r0, #0]
 8009592:	e7b6      	b.n	8009502 <_strtod_l+0x72>
 8009594:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009598:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800959c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80095a4:	e7e7      	b.n	8009576 <_strtod_l+0xe6>
 80095a6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009728 <_strtod_l+0x298>
 80095aa:	e7e4      	b.n	8009576 <_strtod_l+0xe6>
 80095ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80095b0:	f04f 3aff 	mov.w	sl, #4294967295
 80095b4:	e7df      	b.n	8009576 <_strtod_l+0xe6>
 80095b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80095bc:	785b      	ldrb	r3, [r3, #1]
 80095be:	2b30      	cmp	r3, #48	@ 0x30
 80095c0:	d0f9      	beq.n	80095b6 <_strtod_l+0x126>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d09d      	beq.n	8009502 <_strtod_l+0x72>
 80095c6:	2301      	movs	r3, #1
 80095c8:	2700      	movs	r7, #0
 80095ca:	9308      	str	r3, [sp, #32]
 80095cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095ce:	930c      	str	r3, [sp, #48]	@ 0x30
 80095d0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80095d2:	46b9      	mov	r9, r7
 80095d4:	220a      	movs	r2, #10
 80095d6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80095d8:	7805      	ldrb	r5, [r0, #0]
 80095da:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80095de:	b2d9      	uxtb	r1, r3
 80095e0:	2909      	cmp	r1, #9
 80095e2:	d928      	bls.n	8009636 <_strtod_l+0x1a6>
 80095e4:	494f      	ldr	r1, [pc, #316]	@ (8009724 <_strtod_l+0x294>)
 80095e6:	2201      	movs	r2, #1
 80095e8:	f7fe fa9f 	bl	8007b2a <strncmp>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d032      	beq.n	8009656 <_strtod_l+0x1c6>
 80095f0:	2000      	movs	r0, #0
 80095f2:	462a      	mov	r2, r5
 80095f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095f6:	464d      	mov	r5, r9
 80095f8:	4603      	mov	r3, r0
 80095fa:	2a65      	cmp	r2, #101	@ 0x65
 80095fc:	d001      	beq.n	8009602 <_strtod_l+0x172>
 80095fe:	2a45      	cmp	r2, #69	@ 0x45
 8009600:	d114      	bne.n	800962c <_strtod_l+0x19c>
 8009602:	b91d      	cbnz	r5, 800960c <_strtod_l+0x17c>
 8009604:	9a08      	ldr	r2, [sp, #32]
 8009606:	4302      	orrs	r2, r0
 8009608:	d096      	beq.n	8009538 <_strtod_l+0xa8>
 800960a:	2500      	movs	r5, #0
 800960c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800960e:	1c62      	adds	r2, r4, #1
 8009610:	9219      	str	r2, [sp, #100]	@ 0x64
 8009612:	7862      	ldrb	r2, [r4, #1]
 8009614:	2a2b      	cmp	r2, #43	@ 0x2b
 8009616:	d07a      	beq.n	800970e <_strtod_l+0x27e>
 8009618:	2a2d      	cmp	r2, #45	@ 0x2d
 800961a:	d07e      	beq.n	800971a <_strtod_l+0x28a>
 800961c:	f04f 0c00 	mov.w	ip, #0
 8009620:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009624:	2909      	cmp	r1, #9
 8009626:	f240 8085 	bls.w	8009734 <_strtod_l+0x2a4>
 800962a:	9419      	str	r4, [sp, #100]	@ 0x64
 800962c:	f04f 0800 	mov.w	r8, #0
 8009630:	e0a5      	b.n	800977e <_strtod_l+0x2ee>
 8009632:	2300      	movs	r3, #0
 8009634:	e7c8      	b.n	80095c8 <_strtod_l+0x138>
 8009636:	f1b9 0f08 	cmp.w	r9, #8
 800963a:	bfd8      	it	le
 800963c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800963e:	f100 0001 	add.w	r0, r0, #1
 8009642:	bfda      	itte	le
 8009644:	fb02 3301 	mlale	r3, r2, r1, r3
 8009648:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800964a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800964e:	f109 0901 	add.w	r9, r9, #1
 8009652:	9019      	str	r0, [sp, #100]	@ 0x64
 8009654:	e7bf      	b.n	80095d6 <_strtod_l+0x146>
 8009656:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009658:	1c5a      	adds	r2, r3, #1
 800965a:	9219      	str	r2, [sp, #100]	@ 0x64
 800965c:	785a      	ldrb	r2, [r3, #1]
 800965e:	f1b9 0f00 	cmp.w	r9, #0
 8009662:	d03b      	beq.n	80096dc <_strtod_l+0x24c>
 8009664:	900a      	str	r0, [sp, #40]	@ 0x28
 8009666:	464d      	mov	r5, r9
 8009668:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800966c:	2b09      	cmp	r3, #9
 800966e:	d912      	bls.n	8009696 <_strtod_l+0x206>
 8009670:	2301      	movs	r3, #1
 8009672:	e7c2      	b.n	80095fa <_strtod_l+0x16a>
 8009674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009676:	1c5a      	adds	r2, r3, #1
 8009678:	9219      	str	r2, [sp, #100]	@ 0x64
 800967a:	785a      	ldrb	r2, [r3, #1]
 800967c:	3001      	adds	r0, #1
 800967e:	2a30      	cmp	r2, #48	@ 0x30
 8009680:	d0f8      	beq.n	8009674 <_strtod_l+0x1e4>
 8009682:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009686:	2b08      	cmp	r3, #8
 8009688:	f200 84d2 	bhi.w	800a030 <_strtod_l+0xba0>
 800968c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800968e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009690:	2000      	movs	r0, #0
 8009692:	930c      	str	r3, [sp, #48]	@ 0x30
 8009694:	4605      	mov	r5, r0
 8009696:	3a30      	subs	r2, #48	@ 0x30
 8009698:	f100 0301 	add.w	r3, r0, #1
 800969c:	d018      	beq.n	80096d0 <_strtod_l+0x240>
 800969e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096a0:	4419      	add	r1, r3
 80096a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80096a4:	462e      	mov	r6, r5
 80096a6:	f04f 0e0a 	mov.w	lr, #10
 80096aa:	1c71      	adds	r1, r6, #1
 80096ac:	eba1 0c05 	sub.w	ip, r1, r5
 80096b0:	4563      	cmp	r3, ip
 80096b2:	dc15      	bgt.n	80096e0 <_strtod_l+0x250>
 80096b4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80096b8:	182b      	adds	r3, r5, r0
 80096ba:	2b08      	cmp	r3, #8
 80096bc:	f105 0501 	add.w	r5, r5, #1
 80096c0:	4405      	add	r5, r0
 80096c2:	dc1a      	bgt.n	80096fa <_strtod_l+0x26a>
 80096c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096c6:	230a      	movs	r3, #10
 80096c8:	fb03 2301 	mla	r3, r3, r1, r2
 80096cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096ce:	2300      	movs	r3, #0
 80096d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096d2:	1c51      	adds	r1, r2, #1
 80096d4:	9119      	str	r1, [sp, #100]	@ 0x64
 80096d6:	7852      	ldrb	r2, [r2, #1]
 80096d8:	4618      	mov	r0, r3
 80096da:	e7c5      	b.n	8009668 <_strtod_l+0x1d8>
 80096dc:	4648      	mov	r0, r9
 80096de:	e7ce      	b.n	800967e <_strtod_l+0x1ee>
 80096e0:	2e08      	cmp	r6, #8
 80096e2:	dc05      	bgt.n	80096f0 <_strtod_l+0x260>
 80096e4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80096e6:	fb0e f606 	mul.w	r6, lr, r6
 80096ea:	960b      	str	r6, [sp, #44]	@ 0x2c
 80096ec:	460e      	mov	r6, r1
 80096ee:	e7dc      	b.n	80096aa <_strtod_l+0x21a>
 80096f0:	2910      	cmp	r1, #16
 80096f2:	bfd8      	it	le
 80096f4:	fb0e f707 	mulle.w	r7, lr, r7
 80096f8:	e7f8      	b.n	80096ec <_strtod_l+0x25c>
 80096fa:	2b0f      	cmp	r3, #15
 80096fc:	bfdc      	itt	le
 80096fe:	230a      	movle	r3, #10
 8009700:	fb03 2707 	mlale	r7, r3, r7, r2
 8009704:	e7e3      	b.n	80096ce <_strtod_l+0x23e>
 8009706:	2300      	movs	r3, #0
 8009708:	930a      	str	r3, [sp, #40]	@ 0x28
 800970a:	2301      	movs	r3, #1
 800970c:	e77a      	b.n	8009604 <_strtod_l+0x174>
 800970e:	f04f 0c00 	mov.w	ip, #0
 8009712:	1ca2      	adds	r2, r4, #2
 8009714:	9219      	str	r2, [sp, #100]	@ 0x64
 8009716:	78a2      	ldrb	r2, [r4, #2]
 8009718:	e782      	b.n	8009620 <_strtod_l+0x190>
 800971a:	f04f 0c01 	mov.w	ip, #1
 800971e:	e7f8      	b.n	8009712 <_strtod_l+0x282>
 8009720:	0800c26c 	.word	0x0800c26c
 8009724:	0800c089 	.word	0x0800c089
 8009728:	7ff00000 	.word	0x7ff00000
 800972c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800972e:	1c51      	adds	r1, r2, #1
 8009730:	9119      	str	r1, [sp, #100]	@ 0x64
 8009732:	7852      	ldrb	r2, [r2, #1]
 8009734:	2a30      	cmp	r2, #48	@ 0x30
 8009736:	d0f9      	beq.n	800972c <_strtod_l+0x29c>
 8009738:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800973c:	2908      	cmp	r1, #8
 800973e:	f63f af75 	bhi.w	800962c <_strtod_l+0x19c>
 8009742:	3a30      	subs	r2, #48	@ 0x30
 8009744:	9209      	str	r2, [sp, #36]	@ 0x24
 8009746:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009748:	920f      	str	r2, [sp, #60]	@ 0x3c
 800974a:	f04f 080a 	mov.w	r8, #10
 800974e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009750:	1c56      	adds	r6, r2, #1
 8009752:	9619      	str	r6, [sp, #100]	@ 0x64
 8009754:	7852      	ldrb	r2, [r2, #1]
 8009756:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800975a:	f1be 0f09 	cmp.w	lr, #9
 800975e:	d939      	bls.n	80097d4 <_strtod_l+0x344>
 8009760:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009762:	1a76      	subs	r6, r6, r1
 8009764:	2e08      	cmp	r6, #8
 8009766:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800976a:	dc03      	bgt.n	8009774 <_strtod_l+0x2e4>
 800976c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800976e:	4588      	cmp	r8, r1
 8009770:	bfa8      	it	ge
 8009772:	4688      	movge	r8, r1
 8009774:	f1bc 0f00 	cmp.w	ip, #0
 8009778:	d001      	beq.n	800977e <_strtod_l+0x2ee>
 800977a:	f1c8 0800 	rsb	r8, r8, #0
 800977e:	2d00      	cmp	r5, #0
 8009780:	d14e      	bne.n	8009820 <_strtod_l+0x390>
 8009782:	9908      	ldr	r1, [sp, #32]
 8009784:	4308      	orrs	r0, r1
 8009786:	f47f aebc 	bne.w	8009502 <_strtod_l+0x72>
 800978a:	2b00      	cmp	r3, #0
 800978c:	f47f aed4 	bne.w	8009538 <_strtod_l+0xa8>
 8009790:	2a69      	cmp	r2, #105	@ 0x69
 8009792:	d028      	beq.n	80097e6 <_strtod_l+0x356>
 8009794:	dc25      	bgt.n	80097e2 <_strtod_l+0x352>
 8009796:	2a49      	cmp	r2, #73	@ 0x49
 8009798:	d025      	beq.n	80097e6 <_strtod_l+0x356>
 800979a:	2a4e      	cmp	r2, #78	@ 0x4e
 800979c:	f47f aecc 	bne.w	8009538 <_strtod_l+0xa8>
 80097a0:	499a      	ldr	r1, [pc, #616]	@ (8009a0c <_strtod_l+0x57c>)
 80097a2:	a819      	add	r0, sp, #100	@ 0x64
 80097a4:	f001 ff44 	bl	800b630 <__match>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	f43f aec5 	beq.w	8009538 <_strtod_l+0xa8>
 80097ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	2b28      	cmp	r3, #40	@ 0x28
 80097b4:	d12e      	bne.n	8009814 <_strtod_l+0x384>
 80097b6:	4996      	ldr	r1, [pc, #600]	@ (8009a10 <_strtod_l+0x580>)
 80097b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80097ba:	a819      	add	r0, sp, #100	@ 0x64
 80097bc:	f001 ff4c 	bl	800b658 <__hexnan>
 80097c0:	2805      	cmp	r0, #5
 80097c2:	d127      	bne.n	8009814 <_strtod_l+0x384>
 80097c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80097ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80097ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80097d2:	e696      	b.n	8009502 <_strtod_l+0x72>
 80097d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097d6:	fb08 2101 	mla	r1, r8, r1, r2
 80097da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80097de:	9209      	str	r2, [sp, #36]	@ 0x24
 80097e0:	e7b5      	b.n	800974e <_strtod_l+0x2be>
 80097e2:	2a6e      	cmp	r2, #110	@ 0x6e
 80097e4:	e7da      	b.n	800979c <_strtod_l+0x30c>
 80097e6:	498b      	ldr	r1, [pc, #556]	@ (8009a14 <_strtod_l+0x584>)
 80097e8:	a819      	add	r0, sp, #100	@ 0x64
 80097ea:	f001 ff21 	bl	800b630 <__match>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	f43f aea2 	beq.w	8009538 <_strtod_l+0xa8>
 80097f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097f6:	4988      	ldr	r1, [pc, #544]	@ (8009a18 <_strtod_l+0x588>)
 80097f8:	3b01      	subs	r3, #1
 80097fa:	a819      	add	r0, sp, #100	@ 0x64
 80097fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80097fe:	f001 ff17 	bl	800b630 <__match>
 8009802:	b910      	cbnz	r0, 800980a <_strtod_l+0x37a>
 8009804:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009806:	3301      	adds	r3, #1
 8009808:	9319      	str	r3, [sp, #100]	@ 0x64
 800980a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009a28 <_strtod_l+0x598>
 800980e:	f04f 0a00 	mov.w	sl, #0
 8009812:	e676      	b.n	8009502 <_strtod_l+0x72>
 8009814:	4881      	ldr	r0, [pc, #516]	@ (8009a1c <_strtod_l+0x58c>)
 8009816:	f001 fc47 	bl	800b0a8 <nan>
 800981a:	ec5b ab10 	vmov	sl, fp, d0
 800981e:	e670      	b.n	8009502 <_strtod_l+0x72>
 8009820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009822:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009824:	eba8 0303 	sub.w	r3, r8, r3
 8009828:	f1b9 0f00 	cmp.w	r9, #0
 800982c:	bf08      	it	eq
 800982e:	46a9      	moveq	r9, r5
 8009830:	2d10      	cmp	r5, #16
 8009832:	9309      	str	r3, [sp, #36]	@ 0x24
 8009834:	462c      	mov	r4, r5
 8009836:	bfa8      	it	ge
 8009838:	2410      	movge	r4, #16
 800983a:	f7f6 fe93 	bl	8000564 <__aeabi_ui2d>
 800983e:	2d09      	cmp	r5, #9
 8009840:	4682      	mov	sl, r0
 8009842:	468b      	mov	fp, r1
 8009844:	dc13      	bgt.n	800986e <_strtod_l+0x3de>
 8009846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009848:	2b00      	cmp	r3, #0
 800984a:	f43f ae5a 	beq.w	8009502 <_strtod_l+0x72>
 800984e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009850:	dd78      	ble.n	8009944 <_strtod_l+0x4b4>
 8009852:	2b16      	cmp	r3, #22
 8009854:	dc5f      	bgt.n	8009916 <_strtod_l+0x486>
 8009856:	4972      	ldr	r1, [pc, #456]	@ (8009a20 <_strtod_l+0x590>)
 8009858:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800985c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009860:	4652      	mov	r2, sl
 8009862:	465b      	mov	r3, fp
 8009864:	f7f6 fef8 	bl	8000658 <__aeabi_dmul>
 8009868:	4682      	mov	sl, r0
 800986a:	468b      	mov	fp, r1
 800986c:	e649      	b.n	8009502 <_strtod_l+0x72>
 800986e:	4b6c      	ldr	r3, [pc, #432]	@ (8009a20 <_strtod_l+0x590>)
 8009870:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009874:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009878:	f7f6 feee 	bl	8000658 <__aeabi_dmul>
 800987c:	4682      	mov	sl, r0
 800987e:	4638      	mov	r0, r7
 8009880:	468b      	mov	fp, r1
 8009882:	f7f6 fe6f 	bl	8000564 <__aeabi_ui2d>
 8009886:	4602      	mov	r2, r0
 8009888:	460b      	mov	r3, r1
 800988a:	4650      	mov	r0, sl
 800988c:	4659      	mov	r1, fp
 800988e:	f7f6 fd2d 	bl	80002ec <__adddf3>
 8009892:	2d0f      	cmp	r5, #15
 8009894:	4682      	mov	sl, r0
 8009896:	468b      	mov	fp, r1
 8009898:	ddd5      	ble.n	8009846 <_strtod_l+0x3b6>
 800989a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800989c:	1b2c      	subs	r4, r5, r4
 800989e:	441c      	add	r4, r3
 80098a0:	2c00      	cmp	r4, #0
 80098a2:	f340 8093 	ble.w	80099cc <_strtod_l+0x53c>
 80098a6:	f014 030f 	ands.w	r3, r4, #15
 80098aa:	d00a      	beq.n	80098c2 <_strtod_l+0x432>
 80098ac:	495c      	ldr	r1, [pc, #368]	@ (8009a20 <_strtod_l+0x590>)
 80098ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098b2:	4652      	mov	r2, sl
 80098b4:	465b      	mov	r3, fp
 80098b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ba:	f7f6 fecd 	bl	8000658 <__aeabi_dmul>
 80098be:	4682      	mov	sl, r0
 80098c0:	468b      	mov	fp, r1
 80098c2:	f034 040f 	bics.w	r4, r4, #15
 80098c6:	d073      	beq.n	80099b0 <_strtod_l+0x520>
 80098c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80098cc:	dd49      	ble.n	8009962 <_strtod_l+0x4d2>
 80098ce:	2400      	movs	r4, #0
 80098d0:	46a0      	mov	r8, r4
 80098d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098d4:	46a1      	mov	r9, r4
 80098d6:	9a05      	ldr	r2, [sp, #20]
 80098d8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009a28 <_strtod_l+0x598>
 80098dc:	2322      	movs	r3, #34	@ 0x22
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	f04f 0a00 	mov.w	sl, #0
 80098e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	f43f ae0b 	beq.w	8009502 <_strtod_l+0x72>
 80098ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098ee:	9805      	ldr	r0, [sp, #20]
 80098f0:	f7ff f946 	bl	8008b80 <_Bfree>
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	4649      	mov	r1, r9
 80098f8:	f7ff f942 	bl	8008b80 <_Bfree>
 80098fc:	9805      	ldr	r0, [sp, #20]
 80098fe:	4641      	mov	r1, r8
 8009900:	f7ff f93e 	bl	8008b80 <_Bfree>
 8009904:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009906:	9805      	ldr	r0, [sp, #20]
 8009908:	f7ff f93a 	bl	8008b80 <_Bfree>
 800990c:	9805      	ldr	r0, [sp, #20]
 800990e:	4621      	mov	r1, r4
 8009910:	f7ff f936 	bl	8008b80 <_Bfree>
 8009914:	e5f5      	b.n	8009502 <_strtod_l+0x72>
 8009916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009918:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800991c:	4293      	cmp	r3, r2
 800991e:	dbbc      	blt.n	800989a <_strtod_l+0x40a>
 8009920:	4c3f      	ldr	r4, [pc, #252]	@ (8009a20 <_strtod_l+0x590>)
 8009922:	f1c5 050f 	rsb	r5, r5, #15
 8009926:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800992a:	4652      	mov	r2, sl
 800992c:	465b      	mov	r3, fp
 800992e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009932:	f7f6 fe91 	bl	8000658 <__aeabi_dmul>
 8009936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009938:	1b5d      	subs	r5, r3, r5
 800993a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800993e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009942:	e78f      	b.n	8009864 <_strtod_l+0x3d4>
 8009944:	3316      	adds	r3, #22
 8009946:	dba8      	blt.n	800989a <_strtod_l+0x40a>
 8009948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800994a:	eba3 0808 	sub.w	r8, r3, r8
 800994e:	4b34      	ldr	r3, [pc, #208]	@ (8009a20 <_strtod_l+0x590>)
 8009950:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009954:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009958:	4650      	mov	r0, sl
 800995a:	4659      	mov	r1, fp
 800995c:	f7f6 ffa6 	bl	80008ac <__aeabi_ddiv>
 8009960:	e782      	b.n	8009868 <_strtod_l+0x3d8>
 8009962:	2300      	movs	r3, #0
 8009964:	4f2f      	ldr	r7, [pc, #188]	@ (8009a24 <_strtod_l+0x594>)
 8009966:	1124      	asrs	r4, r4, #4
 8009968:	4650      	mov	r0, sl
 800996a:	4659      	mov	r1, fp
 800996c:	461e      	mov	r6, r3
 800996e:	2c01      	cmp	r4, #1
 8009970:	dc21      	bgt.n	80099b6 <_strtod_l+0x526>
 8009972:	b10b      	cbz	r3, 8009978 <_strtod_l+0x4e8>
 8009974:	4682      	mov	sl, r0
 8009976:	468b      	mov	fp, r1
 8009978:	492a      	ldr	r1, [pc, #168]	@ (8009a24 <_strtod_l+0x594>)
 800997a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800997e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009982:	4652      	mov	r2, sl
 8009984:	465b      	mov	r3, fp
 8009986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800998a:	f7f6 fe65 	bl	8000658 <__aeabi_dmul>
 800998e:	4b26      	ldr	r3, [pc, #152]	@ (8009a28 <_strtod_l+0x598>)
 8009990:	460a      	mov	r2, r1
 8009992:	400b      	ands	r3, r1
 8009994:	4925      	ldr	r1, [pc, #148]	@ (8009a2c <_strtod_l+0x59c>)
 8009996:	428b      	cmp	r3, r1
 8009998:	4682      	mov	sl, r0
 800999a:	d898      	bhi.n	80098ce <_strtod_l+0x43e>
 800999c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80099a0:	428b      	cmp	r3, r1
 80099a2:	bf86      	itte	hi
 80099a4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009a30 <_strtod_l+0x5a0>
 80099a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80099ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80099b0:	2300      	movs	r3, #0
 80099b2:	9308      	str	r3, [sp, #32]
 80099b4:	e076      	b.n	8009aa4 <_strtod_l+0x614>
 80099b6:	07e2      	lsls	r2, r4, #31
 80099b8:	d504      	bpl.n	80099c4 <_strtod_l+0x534>
 80099ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099be:	f7f6 fe4b 	bl	8000658 <__aeabi_dmul>
 80099c2:	2301      	movs	r3, #1
 80099c4:	3601      	adds	r6, #1
 80099c6:	1064      	asrs	r4, r4, #1
 80099c8:	3708      	adds	r7, #8
 80099ca:	e7d0      	b.n	800996e <_strtod_l+0x4de>
 80099cc:	d0f0      	beq.n	80099b0 <_strtod_l+0x520>
 80099ce:	4264      	negs	r4, r4
 80099d0:	f014 020f 	ands.w	r2, r4, #15
 80099d4:	d00a      	beq.n	80099ec <_strtod_l+0x55c>
 80099d6:	4b12      	ldr	r3, [pc, #72]	@ (8009a20 <_strtod_l+0x590>)
 80099d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099dc:	4650      	mov	r0, sl
 80099de:	4659      	mov	r1, fp
 80099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e4:	f7f6 ff62 	bl	80008ac <__aeabi_ddiv>
 80099e8:	4682      	mov	sl, r0
 80099ea:	468b      	mov	fp, r1
 80099ec:	1124      	asrs	r4, r4, #4
 80099ee:	d0df      	beq.n	80099b0 <_strtod_l+0x520>
 80099f0:	2c1f      	cmp	r4, #31
 80099f2:	dd1f      	ble.n	8009a34 <_strtod_l+0x5a4>
 80099f4:	2400      	movs	r4, #0
 80099f6:	46a0      	mov	r8, r4
 80099f8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80099fa:	46a1      	mov	r9, r4
 80099fc:	9a05      	ldr	r2, [sp, #20]
 80099fe:	2322      	movs	r3, #34	@ 0x22
 8009a00:	f04f 0a00 	mov.w	sl, #0
 8009a04:	f04f 0b00 	mov.w	fp, #0
 8009a08:	6013      	str	r3, [r2, #0]
 8009a0a:	e76b      	b.n	80098e4 <_strtod_l+0x454>
 8009a0c:	0800bf79 	.word	0x0800bf79
 8009a10:	0800c258 	.word	0x0800c258
 8009a14:	0800bf71 	.word	0x0800bf71
 8009a18:	0800bfa6 	.word	0x0800bfa6
 8009a1c:	0800c0fa 	.word	0x0800c0fa
 8009a20:	0800c190 	.word	0x0800c190
 8009a24:	0800c168 	.word	0x0800c168
 8009a28:	7ff00000 	.word	0x7ff00000
 8009a2c:	7ca00000 	.word	0x7ca00000
 8009a30:	7fefffff 	.word	0x7fefffff
 8009a34:	f014 0310 	ands.w	r3, r4, #16
 8009a38:	bf18      	it	ne
 8009a3a:	236a      	movne	r3, #106	@ 0x6a
 8009a3c:	4ea9      	ldr	r6, [pc, #676]	@ (8009ce4 <_strtod_l+0x854>)
 8009a3e:	9308      	str	r3, [sp, #32]
 8009a40:	4650      	mov	r0, sl
 8009a42:	4659      	mov	r1, fp
 8009a44:	2300      	movs	r3, #0
 8009a46:	07e7      	lsls	r7, r4, #31
 8009a48:	d504      	bpl.n	8009a54 <_strtod_l+0x5c4>
 8009a4a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a4e:	f7f6 fe03 	bl	8000658 <__aeabi_dmul>
 8009a52:	2301      	movs	r3, #1
 8009a54:	1064      	asrs	r4, r4, #1
 8009a56:	f106 0608 	add.w	r6, r6, #8
 8009a5a:	d1f4      	bne.n	8009a46 <_strtod_l+0x5b6>
 8009a5c:	b10b      	cbz	r3, 8009a62 <_strtod_l+0x5d2>
 8009a5e:	4682      	mov	sl, r0
 8009a60:	468b      	mov	fp, r1
 8009a62:	9b08      	ldr	r3, [sp, #32]
 8009a64:	b1b3      	cbz	r3, 8009a94 <_strtod_l+0x604>
 8009a66:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009a6a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	4659      	mov	r1, fp
 8009a72:	dd0f      	ble.n	8009a94 <_strtod_l+0x604>
 8009a74:	2b1f      	cmp	r3, #31
 8009a76:	dd56      	ble.n	8009b26 <_strtod_l+0x696>
 8009a78:	2b34      	cmp	r3, #52	@ 0x34
 8009a7a:	bfde      	ittt	le
 8009a7c:	f04f 33ff 	movle.w	r3, #4294967295
 8009a80:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009a84:	4093      	lslle	r3, r2
 8009a86:	f04f 0a00 	mov.w	sl, #0
 8009a8a:	bfcc      	ite	gt
 8009a8c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009a90:	ea03 0b01 	andle.w	fp, r3, r1
 8009a94:	2200      	movs	r2, #0
 8009a96:	2300      	movs	r3, #0
 8009a98:	4650      	mov	r0, sl
 8009a9a:	4659      	mov	r1, fp
 8009a9c:	f7f7 f844 	bl	8000b28 <__aeabi_dcmpeq>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d1a7      	bne.n	80099f4 <_strtod_l+0x564>
 8009aa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009aa6:	9300      	str	r3, [sp, #0]
 8009aa8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009aaa:	9805      	ldr	r0, [sp, #20]
 8009aac:	462b      	mov	r3, r5
 8009aae:	464a      	mov	r2, r9
 8009ab0:	f7ff f8ce 	bl	8008c50 <__s2b>
 8009ab4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f43f af09 	beq.w	80098ce <_strtod_l+0x43e>
 8009abc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009abe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ac0:	2a00      	cmp	r2, #0
 8009ac2:	eba3 0308 	sub.w	r3, r3, r8
 8009ac6:	bfa8      	it	ge
 8009ac8:	2300      	movge	r3, #0
 8009aca:	9312      	str	r3, [sp, #72]	@ 0x48
 8009acc:	2400      	movs	r4, #0
 8009ace:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ad2:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ad4:	46a0      	mov	r8, r4
 8009ad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ad8:	9805      	ldr	r0, [sp, #20]
 8009ada:	6859      	ldr	r1, [r3, #4]
 8009adc:	f7ff f810 	bl	8008b00 <_Balloc>
 8009ae0:	4681      	mov	r9, r0
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f43f aef7 	beq.w	80098d6 <_strtod_l+0x446>
 8009ae8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009aea:	691a      	ldr	r2, [r3, #16]
 8009aec:	3202      	adds	r2, #2
 8009aee:	f103 010c 	add.w	r1, r3, #12
 8009af2:	0092      	lsls	r2, r2, #2
 8009af4:	300c      	adds	r0, #12
 8009af6:	f001 fac7 	bl	800b088 <memcpy>
 8009afa:	ec4b ab10 	vmov	d0, sl, fp
 8009afe:	9805      	ldr	r0, [sp, #20]
 8009b00:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b02:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b04:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b08:	f7ff fbd6 	bl	80092b8 <__d2b>
 8009b0c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	f43f aee1 	beq.w	80098d6 <_strtod_l+0x446>
 8009b14:	9805      	ldr	r0, [sp, #20]
 8009b16:	2101      	movs	r1, #1
 8009b18:	f7ff f930 	bl	8008d7c <__i2b>
 8009b1c:	4680      	mov	r8, r0
 8009b1e:	b948      	cbnz	r0, 8009b34 <_strtod_l+0x6a4>
 8009b20:	f04f 0800 	mov.w	r8, #0
 8009b24:	e6d7      	b.n	80098d6 <_strtod_l+0x446>
 8009b26:	f04f 32ff 	mov.w	r2, #4294967295
 8009b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b2e:	ea03 0a0a 	and.w	sl, r3, sl
 8009b32:	e7af      	b.n	8009a94 <_strtod_l+0x604>
 8009b34:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009b36:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009b38:	2d00      	cmp	r5, #0
 8009b3a:	bfab      	itete	ge
 8009b3c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009b3e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009b40:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009b42:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009b44:	bfac      	ite	ge
 8009b46:	18ef      	addge	r7, r5, r3
 8009b48:	1b5e      	sublt	r6, r3, r5
 8009b4a:	9b08      	ldr	r3, [sp, #32]
 8009b4c:	1aed      	subs	r5, r5, r3
 8009b4e:	4415      	add	r5, r2
 8009b50:	4b65      	ldr	r3, [pc, #404]	@ (8009ce8 <_strtod_l+0x858>)
 8009b52:	3d01      	subs	r5, #1
 8009b54:	429d      	cmp	r5, r3
 8009b56:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b5a:	da50      	bge.n	8009bfe <_strtod_l+0x76e>
 8009b5c:	1b5b      	subs	r3, r3, r5
 8009b5e:	2b1f      	cmp	r3, #31
 8009b60:	eba2 0203 	sub.w	r2, r2, r3
 8009b64:	f04f 0101 	mov.w	r1, #1
 8009b68:	dc3d      	bgt.n	8009be6 <_strtod_l+0x756>
 8009b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b70:	2300      	movs	r3, #0
 8009b72:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b74:	18bd      	adds	r5, r7, r2
 8009b76:	9b08      	ldr	r3, [sp, #32]
 8009b78:	42af      	cmp	r7, r5
 8009b7a:	4416      	add	r6, r2
 8009b7c:	441e      	add	r6, r3
 8009b7e:	463b      	mov	r3, r7
 8009b80:	bfa8      	it	ge
 8009b82:	462b      	movge	r3, r5
 8009b84:	42b3      	cmp	r3, r6
 8009b86:	bfa8      	it	ge
 8009b88:	4633      	movge	r3, r6
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	bfc2      	ittt	gt
 8009b8e:	1aed      	subgt	r5, r5, r3
 8009b90:	1af6      	subgt	r6, r6, r3
 8009b92:	1aff      	subgt	r7, r7, r3
 8009b94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	dd16      	ble.n	8009bc8 <_strtod_l+0x738>
 8009b9a:	4641      	mov	r1, r8
 8009b9c:	9805      	ldr	r0, [sp, #20]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f7ff f9a4 	bl	8008eec <__pow5mult>
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d0ba      	beq.n	8009b20 <_strtod_l+0x690>
 8009baa:	4601      	mov	r1, r0
 8009bac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009bae:	9805      	ldr	r0, [sp, #20]
 8009bb0:	f7ff f8fa 	bl	8008da8 <__multiply>
 8009bb4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	f43f ae8d 	beq.w	80098d6 <_strtod_l+0x446>
 8009bbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bbe:	9805      	ldr	r0, [sp, #20]
 8009bc0:	f7fe ffde 	bl	8008b80 <_Bfree>
 8009bc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bc6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bc8:	2d00      	cmp	r5, #0
 8009bca:	dc1d      	bgt.n	8009c08 <_strtod_l+0x778>
 8009bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	dd23      	ble.n	8009c1a <_strtod_l+0x78a>
 8009bd2:	4649      	mov	r1, r9
 8009bd4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009bd6:	9805      	ldr	r0, [sp, #20]
 8009bd8:	f7ff f988 	bl	8008eec <__pow5mult>
 8009bdc:	4681      	mov	r9, r0
 8009bde:	b9e0      	cbnz	r0, 8009c1a <_strtod_l+0x78a>
 8009be0:	f04f 0900 	mov.w	r9, #0
 8009be4:	e677      	b.n	80098d6 <_strtod_l+0x446>
 8009be6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009bea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009bee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009bf2:	35e2      	adds	r5, #226	@ 0xe2
 8009bf4:	fa01 f305 	lsl.w	r3, r1, r5
 8009bf8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bfa:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009bfc:	e7ba      	b.n	8009b74 <_strtod_l+0x6e4>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c02:	2301      	movs	r3, #1
 8009c04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c06:	e7b5      	b.n	8009b74 <_strtod_l+0x6e4>
 8009c08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c0a:	9805      	ldr	r0, [sp, #20]
 8009c0c:	462a      	mov	r2, r5
 8009c0e:	f7ff f9c7 	bl	8008fa0 <__lshift>
 8009c12:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d1d9      	bne.n	8009bcc <_strtod_l+0x73c>
 8009c18:	e65d      	b.n	80098d6 <_strtod_l+0x446>
 8009c1a:	2e00      	cmp	r6, #0
 8009c1c:	dd07      	ble.n	8009c2e <_strtod_l+0x79e>
 8009c1e:	4649      	mov	r1, r9
 8009c20:	9805      	ldr	r0, [sp, #20]
 8009c22:	4632      	mov	r2, r6
 8009c24:	f7ff f9bc 	bl	8008fa0 <__lshift>
 8009c28:	4681      	mov	r9, r0
 8009c2a:	2800      	cmp	r0, #0
 8009c2c:	d0d8      	beq.n	8009be0 <_strtod_l+0x750>
 8009c2e:	2f00      	cmp	r7, #0
 8009c30:	dd08      	ble.n	8009c44 <_strtod_l+0x7b4>
 8009c32:	4641      	mov	r1, r8
 8009c34:	9805      	ldr	r0, [sp, #20]
 8009c36:	463a      	mov	r2, r7
 8009c38:	f7ff f9b2 	bl	8008fa0 <__lshift>
 8009c3c:	4680      	mov	r8, r0
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	f43f ae49 	beq.w	80098d6 <_strtod_l+0x446>
 8009c44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c46:	9805      	ldr	r0, [sp, #20]
 8009c48:	464a      	mov	r2, r9
 8009c4a:	f7ff fa31 	bl	80090b0 <__mdiff>
 8009c4e:	4604      	mov	r4, r0
 8009c50:	2800      	cmp	r0, #0
 8009c52:	f43f ae40 	beq.w	80098d6 <_strtod_l+0x446>
 8009c56:	68c3      	ldr	r3, [r0, #12]
 8009c58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	60c3      	str	r3, [r0, #12]
 8009c5e:	4641      	mov	r1, r8
 8009c60:	f7ff fa0a 	bl	8009078 <__mcmp>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	da45      	bge.n	8009cf4 <_strtod_l+0x864>
 8009c68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c6a:	ea53 030a 	orrs.w	r3, r3, sl
 8009c6e:	d16b      	bne.n	8009d48 <_strtod_l+0x8b8>
 8009c70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d167      	bne.n	8009d48 <_strtod_l+0x8b8>
 8009c78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c7c:	0d1b      	lsrs	r3, r3, #20
 8009c7e:	051b      	lsls	r3, r3, #20
 8009c80:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c84:	d960      	bls.n	8009d48 <_strtod_l+0x8b8>
 8009c86:	6963      	ldr	r3, [r4, #20]
 8009c88:	b913      	cbnz	r3, 8009c90 <_strtod_l+0x800>
 8009c8a:	6923      	ldr	r3, [r4, #16]
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	dd5b      	ble.n	8009d48 <_strtod_l+0x8b8>
 8009c90:	4621      	mov	r1, r4
 8009c92:	2201      	movs	r2, #1
 8009c94:	9805      	ldr	r0, [sp, #20]
 8009c96:	f7ff f983 	bl	8008fa0 <__lshift>
 8009c9a:	4641      	mov	r1, r8
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	f7ff f9eb 	bl	8009078 <__mcmp>
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	dd50      	ble.n	8009d48 <_strtod_l+0x8b8>
 8009ca6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009caa:	9a08      	ldr	r2, [sp, #32]
 8009cac:	0d1b      	lsrs	r3, r3, #20
 8009cae:	051b      	lsls	r3, r3, #20
 8009cb0:	2a00      	cmp	r2, #0
 8009cb2:	d06a      	beq.n	8009d8a <_strtod_l+0x8fa>
 8009cb4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cb8:	d867      	bhi.n	8009d8a <_strtod_l+0x8fa>
 8009cba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009cbe:	f67f ae9d 	bls.w	80099fc <_strtod_l+0x56c>
 8009cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <_strtod_l+0x85c>)
 8009cc4:	4650      	mov	r0, sl
 8009cc6:	4659      	mov	r1, fp
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f7f6 fcc5 	bl	8000658 <__aeabi_dmul>
 8009cce:	4b08      	ldr	r3, [pc, #32]	@ (8009cf0 <_strtod_l+0x860>)
 8009cd0:	400b      	ands	r3, r1
 8009cd2:	4682      	mov	sl, r0
 8009cd4:	468b      	mov	fp, r1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f47f ae08 	bne.w	80098ec <_strtod_l+0x45c>
 8009cdc:	9a05      	ldr	r2, [sp, #20]
 8009cde:	2322      	movs	r3, #34	@ 0x22
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	e603      	b.n	80098ec <_strtod_l+0x45c>
 8009ce4:	0800c280 	.word	0x0800c280
 8009ce8:	fffffc02 	.word	0xfffffc02
 8009cec:	39500000 	.word	0x39500000
 8009cf0:	7ff00000 	.word	0x7ff00000
 8009cf4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009cf8:	d165      	bne.n	8009dc6 <_strtod_l+0x936>
 8009cfa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009cfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d00:	b35a      	cbz	r2, 8009d5a <_strtod_l+0x8ca>
 8009d02:	4a9f      	ldr	r2, [pc, #636]	@ (8009f80 <_strtod_l+0xaf0>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d12b      	bne.n	8009d60 <_strtod_l+0x8d0>
 8009d08:	9b08      	ldr	r3, [sp, #32]
 8009d0a:	4651      	mov	r1, sl
 8009d0c:	b303      	cbz	r3, 8009d50 <_strtod_l+0x8c0>
 8009d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8009f84 <_strtod_l+0xaf4>)
 8009d10:	465a      	mov	r2, fp
 8009d12:	4013      	ands	r3, r2
 8009d14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d18:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1c:	d81b      	bhi.n	8009d56 <_strtod_l+0x8c6>
 8009d1e:	0d1b      	lsrs	r3, r3, #20
 8009d20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d24:	fa02 f303 	lsl.w	r3, r2, r3
 8009d28:	4299      	cmp	r1, r3
 8009d2a:	d119      	bne.n	8009d60 <_strtod_l+0x8d0>
 8009d2c:	4b96      	ldr	r3, [pc, #600]	@ (8009f88 <_strtod_l+0xaf8>)
 8009d2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d102      	bne.n	8009d3a <_strtod_l+0x8aa>
 8009d34:	3101      	adds	r1, #1
 8009d36:	f43f adce 	beq.w	80098d6 <_strtod_l+0x446>
 8009d3a:	4b92      	ldr	r3, [pc, #584]	@ (8009f84 <_strtod_l+0xaf4>)
 8009d3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d3e:	401a      	ands	r2, r3
 8009d40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009d44:	f04f 0a00 	mov.w	sl, #0
 8009d48:	9b08      	ldr	r3, [sp, #32]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1b9      	bne.n	8009cc2 <_strtod_l+0x832>
 8009d4e:	e5cd      	b.n	80098ec <_strtod_l+0x45c>
 8009d50:	f04f 33ff 	mov.w	r3, #4294967295
 8009d54:	e7e8      	b.n	8009d28 <_strtod_l+0x898>
 8009d56:	4613      	mov	r3, r2
 8009d58:	e7e6      	b.n	8009d28 <_strtod_l+0x898>
 8009d5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009d5e:	d0a2      	beq.n	8009ca6 <_strtod_l+0x816>
 8009d60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d62:	b1db      	cbz	r3, 8009d9c <_strtod_l+0x90c>
 8009d64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d66:	4213      	tst	r3, r2
 8009d68:	d0ee      	beq.n	8009d48 <_strtod_l+0x8b8>
 8009d6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d6c:	9a08      	ldr	r2, [sp, #32]
 8009d6e:	4650      	mov	r0, sl
 8009d70:	4659      	mov	r1, fp
 8009d72:	b1bb      	cbz	r3, 8009da4 <_strtod_l+0x914>
 8009d74:	f7ff fb6e 	bl	8009454 <sulp>
 8009d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d7c:	ec53 2b10 	vmov	r2, r3, d0
 8009d80:	f7f6 fab4 	bl	80002ec <__adddf3>
 8009d84:	4682      	mov	sl, r0
 8009d86:	468b      	mov	fp, r1
 8009d88:	e7de      	b.n	8009d48 <_strtod_l+0x8b8>
 8009d8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009d8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d96:	f04f 3aff 	mov.w	sl, #4294967295
 8009d9a:	e7d5      	b.n	8009d48 <_strtod_l+0x8b8>
 8009d9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d9e:	ea13 0f0a 	tst.w	r3, sl
 8009da2:	e7e1      	b.n	8009d68 <_strtod_l+0x8d8>
 8009da4:	f7ff fb56 	bl	8009454 <sulp>
 8009da8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dac:	ec53 2b10 	vmov	r2, r3, d0
 8009db0:	f7f6 fa9a 	bl	80002e8 <__aeabi_dsub>
 8009db4:	2200      	movs	r2, #0
 8009db6:	2300      	movs	r3, #0
 8009db8:	4682      	mov	sl, r0
 8009dba:	468b      	mov	fp, r1
 8009dbc:	f7f6 feb4 	bl	8000b28 <__aeabi_dcmpeq>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d0c1      	beq.n	8009d48 <_strtod_l+0x8b8>
 8009dc4:	e61a      	b.n	80099fc <_strtod_l+0x56c>
 8009dc6:	4641      	mov	r1, r8
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f7ff facd 	bl	8009368 <__ratio>
 8009dce:	ec57 6b10 	vmov	r6, r7, d0
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009dd8:	4630      	mov	r0, r6
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 feb8 	bl	8000b50 <__aeabi_dcmple>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d06f      	beq.n	8009ec4 <_strtod_l+0xa34>
 8009de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d17a      	bne.n	8009ee0 <_strtod_l+0xa50>
 8009dea:	f1ba 0f00 	cmp.w	sl, #0
 8009dee:	d158      	bne.n	8009ea2 <_strtod_l+0xa12>
 8009df0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009df2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d15a      	bne.n	8009eb0 <_strtod_l+0xa20>
 8009dfa:	4b64      	ldr	r3, [pc, #400]	@ (8009f8c <_strtod_l+0xafc>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4630      	mov	r0, r6
 8009e00:	4639      	mov	r1, r7
 8009e02:	f7f6 fe9b 	bl	8000b3c <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d159      	bne.n	8009ebe <_strtod_l+0xa2e>
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	4639      	mov	r1, r7
 8009e0e:	4b60      	ldr	r3, [pc, #384]	@ (8009f90 <_strtod_l+0xb00>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	f7f6 fc21 	bl	8000658 <__aeabi_dmul>
 8009e16:	4606      	mov	r6, r0
 8009e18:	460f      	mov	r7, r1
 8009e1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e1e:	9606      	str	r6, [sp, #24]
 8009e20:	9307      	str	r3, [sp, #28]
 8009e22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e26:	4d57      	ldr	r5, [pc, #348]	@ (8009f84 <_strtod_l+0xaf4>)
 8009e28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e2e:	401d      	ands	r5, r3
 8009e30:	4b58      	ldr	r3, [pc, #352]	@ (8009f94 <_strtod_l+0xb04>)
 8009e32:	429d      	cmp	r5, r3
 8009e34:	f040 80b2 	bne.w	8009f9c <_strtod_l+0xb0c>
 8009e38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009e3e:	ec4b ab10 	vmov	d0, sl, fp
 8009e42:	f7ff f9c9 	bl	80091d8 <__ulp>
 8009e46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e4a:	ec51 0b10 	vmov	r0, r1, d0
 8009e4e:	f7f6 fc03 	bl	8000658 <__aeabi_dmul>
 8009e52:	4652      	mov	r2, sl
 8009e54:	465b      	mov	r3, fp
 8009e56:	f7f6 fa49 	bl	80002ec <__adddf3>
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	4949      	ldr	r1, [pc, #292]	@ (8009f84 <_strtod_l+0xaf4>)
 8009e5e:	4a4e      	ldr	r2, [pc, #312]	@ (8009f98 <_strtod_l+0xb08>)
 8009e60:	4019      	ands	r1, r3
 8009e62:	4291      	cmp	r1, r2
 8009e64:	4682      	mov	sl, r0
 8009e66:	d942      	bls.n	8009eee <_strtod_l+0xa5e>
 8009e68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e6a:	4b47      	ldr	r3, [pc, #284]	@ (8009f88 <_strtod_l+0xaf8>)
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d103      	bne.n	8009e78 <_strtod_l+0x9e8>
 8009e70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e72:	3301      	adds	r3, #1
 8009e74:	f43f ad2f 	beq.w	80098d6 <_strtod_l+0x446>
 8009e78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009f88 <_strtod_l+0xaf8>
 8009e7c:	f04f 3aff 	mov.w	sl, #4294967295
 8009e80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e82:	9805      	ldr	r0, [sp, #20]
 8009e84:	f7fe fe7c 	bl	8008b80 <_Bfree>
 8009e88:	9805      	ldr	r0, [sp, #20]
 8009e8a:	4649      	mov	r1, r9
 8009e8c:	f7fe fe78 	bl	8008b80 <_Bfree>
 8009e90:	9805      	ldr	r0, [sp, #20]
 8009e92:	4641      	mov	r1, r8
 8009e94:	f7fe fe74 	bl	8008b80 <_Bfree>
 8009e98:	9805      	ldr	r0, [sp, #20]
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	f7fe fe70 	bl	8008b80 <_Bfree>
 8009ea0:	e619      	b.n	8009ad6 <_strtod_l+0x646>
 8009ea2:	f1ba 0f01 	cmp.w	sl, #1
 8009ea6:	d103      	bne.n	8009eb0 <_strtod_l+0xa20>
 8009ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	f43f ada6 	beq.w	80099fc <_strtod_l+0x56c>
 8009eb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009f60 <_strtod_l+0xad0>
 8009eb4:	4f35      	ldr	r7, [pc, #212]	@ (8009f8c <_strtod_l+0xafc>)
 8009eb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eba:	2600      	movs	r6, #0
 8009ebc:	e7b1      	b.n	8009e22 <_strtod_l+0x992>
 8009ebe:	4f34      	ldr	r7, [pc, #208]	@ (8009f90 <_strtod_l+0xb00>)
 8009ec0:	2600      	movs	r6, #0
 8009ec2:	e7aa      	b.n	8009e1a <_strtod_l+0x98a>
 8009ec4:	4b32      	ldr	r3, [pc, #200]	@ (8009f90 <_strtod_l+0xb00>)
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	4639      	mov	r1, r7
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f7f6 fbc4 	bl	8000658 <__aeabi_dmul>
 8009ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	460f      	mov	r7, r1
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d09f      	beq.n	8009e1a <_strtod_l+0x98a>
 8009eda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009ede:	e7a0      	b.n	8009e22 <_strtod_l+0x992>
 8009ee0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009f68 <_strtod_l+0xad8>
 8009ee4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ee8:	ec57 6b17 	vmov	r6, r7, d7
 8009eec:	e799      	b.n	8009e22 <_strtod_l+0x992>
 8009eee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009ef2:	9b08      	ldr	r3, [sp, #32]
 8009ef4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1c1      	bne.n	8009e80 <_strtod_l+0x9f0>
 8009efc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f00:	0d1b      	lsrs	r3, r3, #20
 8009f02:	051b      	lsls	r3, r3, #20
 8009f04:	429d      	cmp	r5, r3
 8009f06:	d1bb      	bne.n	8009e80 <_strtod_l+0x9f0>
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f7 f862 	bl	8000fd4 <__aeabi_d2lz>
 8009f10:	f7f6 fb74 	bl	80005fc <__aeabi_l2d>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 f9e4 	bl	80002e8 <__aeabi_dsub>
 8009f20:	460b      	mov	r3, r1
 8009f22:	4602      	mov	r2, r0
 8009f24:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f28:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f2e:	ea46 060a 	orr.w	r6, r6, sl
 8009f32:	431e      	orrs	r6, r3
 8009f34:	d06f      	beq.n	800a016 <_strtod_l+0xb86>
 8009f36:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f70 <_strtod_l+0xae0>)
 8009f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3c:	f7f6 fdfe 	bl	8000b3c <__aeabi_dcmplt>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	f47f acd3 	bne.w	80098ec <_strtod_l+0x45c>
 8009f46:	a30c      	add	r3, pc, #48	@ (adr r3, 8009f78 <_strtod_l+0xae8>)
 8009f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f50:	f7f6 fe12 	bl	8000b78 <__aeabi_dcmpgt>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	d093      	beq.n	8009e80 <_strtod_l+0x9f0>
 8009f58:	e4c8      	b.n	80098ec <_strtod_l+0x45c>
 8009f5a:	bf00      	nop
 8009f5c:	f3af 8000 	nop.w
 8009f60:	00000000 	.word	0x00000000
 8009f64:	bff00000 	.word	0xbff00000
 8009f68:	00000000 	.word	0x00000000
 8009f6c:	3ff00000 	.word	0x3ff00000
 8009f70:	94a03595 	.word	0x94a03595
 8009f74:	3fdfffff 	.word	0x3fdfffff
 8009f78:	35afe535 	.word	0x35afe535
 8009f7c:	3fe00000 	.word	0x3fe00000
 8009f80:	000fffff 	.word	0x000fffff
 8009f84:	7ff00000 	.word	0x7ff00000
 8009f88:	7fefffff 	.word	0x7fefffff
 8009f8c:	3ff00000 	.word	0x3ff00000
 8009f90:	3fe00000 	.word	0x3fe00000
 8009f94:	7fe00000 	.word	0x7fe00000
 8009f98:	7c9fffff 	.word	0x7c9fffff
 8009f9c:	9b08      	ldr	r3, [sp, #32]
 8009f9e:	b323      	cbz	r3, 8009fea <_strtod_l+0xb5a>
 8009fa0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009fa4:	d821      	bhi.n	8009fea <_strtod_l+0xb5a>
 8009fa6:	a328      	add	r3, pc, #160	@ (adr r3, 800a048 <_strtod_l+0xbb8>)
 8009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 fdce 	bl	8000b50 <__aeabi_dcmple>
 8009fb4:	b1a0      	cbz	r0, 8009fe0 <_strtod_l+0xb50>
 8009fb6:	4639      	mov	r1, r7
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7f6 fe25 	bl	8000c08 <__aeabi_d2uiz>
 8009fbe:	2801      	cmp	r0, #1
 8009fc0:	bf38      	it	cc
 8009fc2:	2001      	movcc	r0, #1
 8009fc4:	f7f6 face 	bl	8000564 <__aeabi_ui2d>
 8009fc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fca:	4606      	mov	r6, r0
 8009fcc:	460f      	mov	r7, r1
 8009fce:	b9fb      	cbnz	r3, 800a010 <_strtod_l+0xb80>
 8009fd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009fd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009fd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009fdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009fe0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009fe2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009fe6:	1b5b      	subs	r3, r3, r5
 8009fe8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009fea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009fee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ff2:	f7ff f8f1 	bl	80091d8 <__ulp>
 8009ff6:	4650      	mov	r0, sl
 8009ff8:	ec53 2b10 	vmov	r2, r3, d0
 8009ffc:	4659      	mov	r1, fp
 8009ffe:	f7f6 fb2b 	bl	8000658 <__aeabi_dmul>
 800a002:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a006:	f7f6 f971 	bl	80002ec <__adddf3>
 800a00a:	4682      	mov	sl, r0
 800a00c:	468b      	mov	fp, r1
 800a00e:	e770      	b.n	8009ef2 <_strtod_l+0xa62>
 800a010:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a014:	e7e0      	b.n	8009fd8 <_strtod_l+0xb48>
 800a016:	a30e      	add	r3, pc, #56	@ (adr r3, 800a050 <_strtod_l+0xbc0>)
 800a018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01c:	f7f6 fd8e 	bl	8000b3c <__aeabi_dcmplt>
 800a020:	e798      	b.n	8009f54 <_strtod_l+0xac4>
 800a022:	2300      	movs	r3, #0
 800a024:	930e      	str	r3, [sp, #56]	@ 0x38
 800a026:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a028:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a02a:	6013      	str	r3, [r2, #0]
 800a02c:	f7ff ba6d 	b.w	800950a <_strtod_l+0x7a>
 800a030:	2a65      	cmp	r2, #101	@ 0x65
 800a032:	f43f ab68 	beq.w	8009706 <_strtod_l+0x276>
 800a036:	2a45      	cmp	r2, #69	@ 0x45
 800a038:	f43f ab65 	beq.w	8009706 <_strtod_l+0x276>
 800a03c:	2301      	movs	r3, #1
 800a03e:	f7ff bba0 	b.w	8009782 <_strtod_l+0x2f2>
 800a042:	bf00      	nop
 800a044:	f3af 8000 	nop.w
 800a048:	ffc00000 	.word	0xffc00000
 800a04c:	41dfffff 	.word	0x41dfffff
 800a050:	94a03595 	.word	0x94a03595
 800a054:	3fcfffff 	.word	0x3fcfffff

0800a058 <_strtod_r>:
 800a058:	4b01      	ldr	r3, [pc, #4]	@ (800a060 <_strtod_r+0x8>)
 800a05a:	f7ff ba19 	b.w	8009490 <_strtod_l>
 800a05e:	bf00      	nop
 800a060:	2000006c 	.word	0x2000006c

0800a064 <_strtol_l.isra.0>:
 800a064:	2b24      	cmp	r3, #36	@ 0x24
 800a066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a06a:	4686      	mov	lr, r0
 800a06c:	4690      	mov	r8, r2
 800a06e:	d801      	bhi.n	800a074 <_strtol_l.isra.0+0x10>
 800a070:	2b01      	cmp	r3, #1
 800a072:	d106      	bne.n	800a082 <_strtol_l.isra.0+0x1e>
 800a074:	f7fd fdb6 	bl	8007be4 <__errno>
 800a078:	2316      	movs	r3, #22
 800a07a:	6003      	str	r3, [r0, #0]
 800a07c:	2000      	movs	r0, #0
 800a07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a082:	4834      	ldr	r0, [pc, #208]	@ (800a154 <_strtol_l.isra.0+0xf0>)
 800a084:	460d      	mov	r5, r1
 800a086:	462a      	mov	r2, r5
 800a088:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a08c:	5d06      	ldrb	r6, [r0, r4]
 800a08e:	f016 0608 	ands.w	r6, r6, #8
 800a092:	d1f8      	bne.n	800a086 <_strtol_l.isra.0+0x22>
 800a094:	2c2d      	cmp	r4, #45	@ 0x2d
 800a096:	d110      	bne.n	800a0ba <_strtol_l.isra.0+0x56>
 800a098:	782c      	ldrb	r4, [r5, #0]
 800a09a:	2601      	movs	r6, #1
 800a09c:	1c95      	adds	r5, r2, #2
 800a09e:	f033 0210 	bics.w	r2, r3, #16
 800a0a2:	d115      	bne.n	800a0d0 <_strtol_l.isra.0+0x6c>
 800a0a4:	2c30      	cmp	r4, #48	@ 0x30
 800a0a6:	d10d      	bne.n	800a0c4 <_strtol_l.isra.0+0x60>
 800a0a8:	782a      	ldrb	r2, [r5, #0]
 800a0aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a0ae:	2a58      	cmp	r2, #88	@ 0x58
 800a0b0:	d108      	bne.n	800a0c4 <_strtol_l.isra.0+0x60>
 800a0b2:	786c      	ldrb	r4, [r5, #1]
 800a0b4:	3502      	adds	r5, #2
 800a0b6:	2310      	movs	r3, #16
 800a0b8:	e00a      	b.n	800a0d0 <_strtol_l.isra.0+0x6c>
 800a0ba:	2c2b      	cmp	r4, #43	@ 0x2b
 800a0bc:	bf04      	itt	eq
 800a0be:	782c      	ldrbeq	r4, [r5, #0]
 800a0c0:	1c95      	addeq	r5, r2, #2
 800a0c2:	e7ec      	b.n	800a09e <_strtol_l.isra.0+0x3a>
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d1f6      	bne.n	800a0b6 <_strtol_l.isra.0+0x52>
 800a0c8:	2c30      	cmp	r4, #48	@ 0x30
 800a0ca:	bf14      	ite	ne
 800a0cc:	230a      	movne	r3, #10
 800a0ce:	2308      	moveq	r3, #8
 800a0d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a0d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a0d8:	2200      	movs	r2, #0
 800a0da:	fbbc f9f3 	udiv	r9, ip, r3
 800a0de:	4610      	mov	r0, r2
 800a0e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a0e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a0e8:	2f09      	cmp	r7, #9
 800a0ea:	d80f      	bhi.n	800a10c <_strtol_l.isra.0+0xa8>
 800a0ec:	463c      	mov	r4, r7
 800a0ee:	42a3      	cmp	r3, r4
 800a0f0:	dd1b      	ble.n	800a12a <_strtol_l.isra.0+0xc6>
 800a0f2:	1c57      	adds	r7, r2, #1
 800a0f4:	d007      	beq.n	800a106 <_strtol_l.isra.0+0xa2>
 800a0f6:	4581      	cmp	r9, r0
 800a0f8:	d314      	bcc.n	800a124 <_strtol_l.isra.0+0xc0>
 800a0fa:	d101      	bne.n	800a100 <_strtol_l.isra.0+0x9c>
 800a0fc:	45a2      	cmp	sl, r4
 800a0fe:	db11      	blt.n	800a124 <_strtol_l.isra.0+0xc0>
 800a100:	fb00 4003 	mla	r0, r0, r3, r4
 800a104:	2201      	movs	r2, #1
 800a106:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a10a:	e7eb      	b.n	800a0e4 <_strtol_l.isra.0+0x80>
 800a10c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a110:	2f19      	cmp	r7, #25
 800a112:	d801      	bhi.n	800a118 <_strtol_l.isra.0+0xb4>
 800a114:	3c37      	subs	r4, #55	@ 0x37
 800a116:	e7ea      	b.n	800a0ee <_strtol_l.isra.0+0x8a>
 800a118:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a11c:	2f19      	cmp	r7, #25
 800a11e:	d804      	bhi.n	800a12a <_strtol_l.isra.0+0xc6>
 800a120:	3c57      	subs	r4, #87	@ 0x57
 800a122:	e7e4      	b.n	800a0ee <_strtol_l.isra.0+0x8a>
 800a124:	f04f 32ff 	mov.w	r2, #4294967295
 800a128:	e7ed      	b.n	800a106 <_strtol_l.isra.0+0xa2>
 800a12a:	1c53      	adds	r3, r2, #1
 800a12c:	d108      	bne.n	800a140 <_strtol_l.isra.0+0xdc>
 800a12e:	2322      	movs	r3, #34	@ 0x22
 800a130:	f8ce 3000 	str.w	r3, [lr]
 800a134:	4660      	mov	r0, ip
 800a136:	f1b8 0f00 	cmp.w	r8, #0
 800a13a:	d0a0      	beq.n	800a07e <_strtol_l.isra.0+0x1a>
 800a13c:	1e69      	subs	r1, r5, #1
 800a13e:	e006      	b.n	800a14e <_strtol_l.isra.0+0xea>
 800a140:	b106      	cbz	r6, 800a144 <_strtol_l.isra.0+0xe0>
 800a142:	4240      	negs	r0, r0
 800a144:	f1b8 0f00 	cmp.w	r8, #0
 800a148:	d099      	beq.n	800a07e <_strtol_l.isra.0+0x1a>
 800a14a:	2a00      	cmp	r2, #0
 800a14c:	d1f6      	bne.n	800a13c <_strtol_l.isra.0+0xd8>
 800a14e:	f8c8 1000 	str.w	r1, [r8]
 800a152:	e794      	b.n	800a07e <_strtol_l.isra.0+0x1a>
 800a154:	0800c2a9 	.word	0x0800c2a9

0800a158 <_strtol_r>:
 800a158:	f7ff bf84 	b.w	800a064 <_strtol_l.isra.0>

0800a15c <__ssputs_r>:
 800a15c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a160:	688e      	ldr	r6, [r1, #8]
 800a162:	461f      	mov	r7, r3
 800a164:	42be      	cmp	r6, r7
 800a166:	680b      	ldr	r3, [r1, #0]
 800a168:	4682      	mov	sl, r0
 800a16a:	460c      	mov	r4, r1
 800a16c:	4690      	mov	r8, r2
 800a16e:	d82d      	bhi.n	800a1cc <__ssputs_r+0x70>
 800a170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a174:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a178:	d026      	beq.n	800a1c8 <__ssputs_r+0x6c>
 800a17a:	6965      	ldr	r5, [r4, #20]
 800a17c:	6909      	ldr	r1, [r1, #16]
 800a17e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a182:	eba3 0901 	sub.w	r9, r3, r1
 800a186:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a18a:	1c7b      	adds	r3, r7, #1
 800a18c:	444b      	add	r3, r9
 800a18e:	106d      	asrs	r5, r5, #1
 800a190:	429d      	cmp	r5, r3
 800a192:	bf38      	it	cc
 800a194:	461d      	movcc	r5, r3
 800a196:	0553      	lsls	r3, r2, #21
 800a198:	d527      	bpl.n	800a1ea <__ssputs_r+0x8e>
 800a19a:	4629      	mov	r1, r5
 800a19c:	f7fe fc24 	bl	80089e8 <_malloc_r>
 800a1a0:	4606      	mov	r6, r0
 800a1a2:	b360      	cbz	r0, 800a1fe <__ssputs_r+0xa2>
 800a1a4:	6921      	ldr	r1, [r4, #16]
 800a1a6:	464a      	mov	r2, r9
 800a1a8:	f000 ff6e 	bl	800b088 <memcpy>
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1b6:	81a3      	strh	r3, [r4, #12]
 800a1b8:	6126      	str	r6, [r4, #16]
 800a1ba:	6165      	str	r5, [r4, #20]
 800a1bc:	444e      	add	r6, r9
 800a1be:	eba5 0509 	sub.w	r5, r5, r9
 800a1c2:	6026      	str	r6, [r4, #0]
 800a1c4:	60a5      	str	r5, [r4, #8]
 800a1c6:	463e      	mov	r6, r7
 800a1c8:	42be      	cmp	r6, r7
 800a1ca:	d900      	bls.n	800a1ce <__ssputs_r+0x72>
 800a1cc:	463e      	mov	r6, r7
 800a1ce:	6820      	ldr	r0, [r4, #0]
 800a1d0:	4632      	mov	r2, r6
 800a1d2:	4641      	mov	r1, r8
 800a1d4:	f000 ff2e 	bl	800b034 <memmove>
 800a1d8:	68a3      	ldr	r3, [r4, #8]
 800a1da:	1b9b      	subs	r3, r3, r6
 800a1dc:	60a3      	str	r3, [r4, #8]
 800a1de:	6823      	ldr	r3, [r4, #0]
 800a1e0:	4433      	add	r3, r6
 800a1e2:	6023      	str	r3, [r4, #0]
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ea:	462a      	mov	r2, r5
 800a1ec:	f001 fae1 	bl	800b7b2 <_realloc_r>
 800a1f0:	4606      	mov	r6, r0
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	d1e0      	bne.n	800a1b8 <__ssputs_r+0x5c>
 800a1f6:	6921      	ldr	r1, [r4, #16]
 800a1f8:	4650      	mov	r0, sl
 800a1fa:	f7fe fb81 	bl	8008900 <_free_r>
 800a1fe:	230c      	movs	r3, #12
 800a200:	f8ca 3000 	str.w	r3, [sl]
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a20a:	81a3      	strh	r3, [r4, #12]
 800a20c:	f04f 30ff 	mov.w	r0, #4294967295
 800a210:	e7e9      	b.n	800a1e6 <__ssputs_r+0x8a>
	...

0800a214 <_svfiprintf_r>:
 800a214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a218:	4698      	mov	r8, r3
 800a21a:	898b      	ldrh	r3, [r1, #12]
 800a21c:	061b      	lsls	r3, r3, #24
 800a21e:	b09d      	sub	sp, #116	@ 0x74
 800a220:	4607      	mov	r7, r0
 800a222:	460d      	mov	r5, r1
 800a224:	4614      	mov	r4, r2
 800a226:	d510      	bpl.n	800a24a <_svfiprintf_r+0x36>
 800a228:	690b      	ldr	r3, [r1, #16]
 800a22a:	b973      	cbnz	r3, 800a24a <_svfiprintf_r+0x36>
 800a22c:	2140      	movs	r1, #64	@ 0x40
 800a22e:	f7fe fbdb 	bl	80089e8 <_malloc_r>
 800a232:	6028      	str	r0, [r5, #0]
 800a234:	6128      	str	r0, [r5, #16]
 800a236:	b930      	cbnz	r0, 800a246 <_svfiprintf_r+0x32>
 800a238:	230c      	movs	r3, #12
 800a23a:	603b      	str	r3, [r7, #0]
 800a23c:	f04f 30ff 	mov.w	r0, #4294967295
 800a240:	b01d      	add	sp, #116	@ 0x74
 800a242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a246:	2340      	movs	r3, #64	@ 0x40
 800a248:	616b      	str	r3, [r5, #20]
 800a24a:	2300      	movs	r3, #0
 800a24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a24e:	2320      	movs	r3, #32
 800a250:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a254:	f8cd 800c 	str.w	r8, [sp, #12]
 800a258:	2330      	movs	r3, #48	@ 0x30
 800a25a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a3f8 <_svfiprintf_r+0x1e4>
 800a25e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a262:	f04f 0901 	mov.w	r9, #1
 800a266:	4623      	mov	r3, r4
 800a268:	469a      	mov	sl, r3
 800a26a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a26e:	b10a      	cbz	r2, 800a274 <_svfiprintf_r+0x60>
 800a270:	2a25      	cmp	r2, #37	@ 0x25
 800a272:	d1f9      	bne.n	800a268 <_svfiprintf_r+0x54>
 800a274:	ebba 0b04 	subs.w	fp, sl, r4
 800a278:	d00b      	beq.n	800a292 <_svfiprintf_r+0x7e>
 800a27a:	465b      	mov	r3, fp
 800a27c:	4622      	mov	r2, r4
 800a27e:	4629      	mov	r1, r5
 800a280:	4638      	mov	r0, r7
 800a282:	f7ff ff6b 	bl	800a15c <__ssputs_r>
 800a286:	3001      	adds	r0, #1
 800a288:	f000 80a7 	beq.w	800a3da <_svfiprintf_r+0x1c6>
 800a28c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a28e:	445a      	add	r2, fp
 800a290:	9209      	str	r2, [sp, #36]	@ 0x24
 800a292:	f89a 3000 	ldrb.w	r3, [sl]
 800a296:	2b00      	cmp	r3, #0
 800a298:	f000 809f 	beq.w	800a3da <_svfiprintf_r+0x1c6>
 800a29c:	2300      	movs	r3, #0
 800a29e:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2a6:	f10a 0a01 	add.w	sl, sl, #1
 800a2aa:	9304      	str	r3, [sp, #16]
 800a2ac:	9307      	str	r3, [sp, #28]
 800a2ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2b4:	4654      	mov	r4, sl
 800a2b6:	2205      	movs	r2, #5
 800a2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2bc:	484e      	ldr	r0, [pc, #312]	@ (800a3f8 <_svfiprintf_r+0x1e4>)
 800a2be:	f7f5 ffb7 	bl	8000230 <memchr>
 800a2c2:	9a04      	ldr	r2, [sp, #16]
 800a2c4:	b9d8      	cbnz	r0, 800a2fe <_svfiprintf_r+0xea>
 800a2c6:	06d0      	lsls	r0, r2, #27
 800a2c8:	bf44      	itt	mi
 800a2ca:	2320      	movmi	r3, #32
 800a2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2d0:	0711      	lsls	r1, r2, #28
 800a2d2:	bf44      	itt	mi
 800a2d4:	232b      	movmi	r3, #43	@ 0x2b
 800a2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2da:	f89a 3000 	ldrb.w	r3, [sl]
 800a2de:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2e0:	d015      	beq.n	800a30e <_svfiprintf_r+0xfa>
 800a2e2:	9a07      	ldr	r2, [sp, #28]
 800a2e4:	4654      	mov	r4, sl
 800a2e6:	2000      	movs	r0, #0
 800a2e8:	f04f 0c0a 	mov.w	ip, #10
 800a2ec:	4621      	mov	r1, r4
 800a2ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2f2:	3b30      	subs	r3, #48	@ 0x30
 800a2f4:	2b09      	cmp	r3, #9
 800a2f6:	d94b      	bls.n	800a390 <_svfiprintf_r+0x17c>
 800a2f8:	b1b0      	cbz	r0, 800a328 <_svfiprintf_r+0x114>
 800a2fa:	9207      	str	r2, [sp, #28]
 800a2fc:	e014      	b.n	800a328 <_svfiprintf_r+0x114>
 800a2fe:	eba0 0308 	sub.w	r3, r0, r8
 800a302:	fa09 f303 	lsl.w	r3, r9, r3
 800a306:	4313      	orrs	r3, r2
 800a308:	9304      	str	r3, [sp, #16]
 800a30a:	46a2      	mov	sl, r4
 800a30c:	e7d2      	b.n	800a2b4 <_svfiprintf_r+0xa0>
 800a30e:	9b03      	ldr	r3, [sp, #12]
 800a310:	1d19      	adds	r1, r3, #4
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	9103      	str	r1, [sp, #12]
 800a316:	2b00      	cmp	r3, #0
 800a318:	bfbb      	ittet	lt
 800a31a:	425b      	neglt	r3, r3
 800a31c:	f042 0202 	orrlt.w	r2, r2, #2
 800a320:	9307      	strge	r3, [sp, #28]
 800a322:	9307      	strlt	r3, [sp, #28]
 800a324:	bfb8      	it	lt
 800a326:	9204      	strlt	r2, [sp, #16]
 800a328:	7823      	ldrb	r3, [r4, #0]
 800a32a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a32c:	d10a      	bne.n	800a344 <_svfiprintf_r+0x130>
 800a32e:	7863      	ldrb	r3, [r4, #1]
 800a330:	2b2a      	cmp	r3, #42	@ 0x2a
 800a332:	d132      	bne.n	800a39a <_svfiprintf_r+0x186>
 800a334:	9b03      	ldr	r3, [sp, #12]
 800a336:	1d1a      	adds	r2, r3, #4
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	9203      	str	r2, [sp, #12]
 800a33c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a340:	3402      	adds	r4, #2
 800a342:	9305      	str	r3, [sp, #20]
 800a344:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a408 <_svfiprintf_r+0x1f4>
 800a348:	7821      	ldrb	r1, [r4, #0]
 800a34a:	2203      	movs	r2, #3
 800a34c:	4650      	mov	r0, sl
 800a34e:	f7f5 ff6f 	bl	8000230 <memchr>
 800a352:	b138      	cbz	r0, 800a364 <_svfiprintf_r+0x150>
 800a354:	9b04      	ldr	r3, [sp, #16]
 800a356:	eba0 000a 	sub.w	r0, r0, sl
 800a35a:	2240      	movs	r2, #64	@ 0x40
 800a35c:	4082      	lsls	r2, r0
 800a35e:	4313      	orrs	r3, r2
 800a360:	3401      	adds	r4, #1
 800a362:	9304      	str	r3, [sp, #16]
 800a364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a368:	4824      	ldr	r0, [pc, #144]	@ (800a3fc <_svfiprintf_r+0x1e8>)
 800a36a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a36e:	2206      	movs	r2, #6
 800a370:	f7f5 ff5e 	bl	8000230 <memchr>
 800a374:	2800      	cmp	r0, #0
 800a376:	d036      	beq.n	800a3e6 <_svfiprintf_r+0x1d2>
 800a378:	4b21      	ldr	r3, [pc, #132]	@ (800a400 <_svfiprintf_r+0x1ec>)
 800a37a:	bb1b      	cbnz	r3, 800a3c4 <_svfiprintf_r+0x1b0>
 800a37c:	9b03      	ldr	r3, [sp, #12]
 800a37e:	3307      	adds	r3, #7
 800a380:	f023 0307 	bic.w	r3, r3, #7
 800a384:	3308      	adds	r3, #8
 800a386:	9303      	str	r3, [sp, #12]
 800a388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a38a:	4433      	add	r3, r6
 800a38c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a38e:	e76a      	b.n	800a266 <_svfiprintf_r+0x52>
 800a390:	fb0c 3202 	mla	r2, ip, r2, r3
 800a394:	460c      	mov	r4, r1
 800a396:	2001      	movs	r0, #1
 800a398:	e7a8      	b.n	800a2ec <_svfiprintf_r+0xd8>
 800a39a:	2300      	movs	r3, #0
 800a39c:	3401      	adds	r4, #1
 800a39e:	9305      	str	r3, [sp, #20]
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	f04f 0c0a 	mov.w	ip, #10
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3ac:	3a30      	subs	r2, #48	@ 0x30
 800a3ae:	2a09      	cmp	r2, #9
 800a3b0:	d903      	bls.n	800a3ba <_svfiprintf_r+0x1a6>
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d0c6      	beq.n	800a344 <_svfiprintf_r+0x130>
 800a3b6:	9105      	str	r1, [sp, #20]
 800a3b8:	e7c4      	b.n	800a344 <_svfiprintf_r+0x130>
 800a3ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3be:	4604      	mov	r4, r0
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e7f0      	b.n	800a3a6 <_svfiprintf_r+0x192>
 800a3c4:	ab03      	add	r3, sp, #12
 800a3c6:	9300      	str	r3, [sp, #0]
 800a3c8:	462a      	mov	r2, r5
 800a3ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a404 <_svfiprintf_r+0x1f0>)
 800a3cc:	a904      	add	r1, sp, #16
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	f7fc fc78 	bl	8006cc4 <_printf_float>
 800a3d4:	1c42      	adds	r2, r0, #1
 800a3d6:	4606      	mov	r6, r0
 800a3d8:	d1d6      	bne.n	800a388 <_svfiprintf_r+0x174>
 800a3da:	89ab      	ldrh	r3, [r5, #12]
 800a3dc:	065b      	lsls	r3, r3, #25
 800a3de:	f53f af2d 	bmi.w	800a23c <_svfiprintf_r+0x28>
 800a3e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3e4:	e72c      	b.n	800a240 <_svfiprintf_r+0x2c>
 800a3e6:	ab03      	add	r3, sp, #12
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	4b05      	ldr	r3, [pc, #20]	@ (800a404 <_svfiprintf_r+0x1f0>)
 800a3ee:	a904      	add	r1, sp, #16
 800a3f0:	4638      	mov	r0, r7
 800a3f2:	f7fc feff 	bl	80071f4 <_printf_i>
 800a3f6:	e7ed      	b.n	800a3d4 <_svfiprintf_r+0x1c0>
 800a3f8:	0800c08b 	.word	0x0800c08b
 800a3fc:	0800c095 	.word	0x0800c095
 800a400:	08006cc5 	.word	0x08006cc5
 800a404:	0800a15d 	.word	0x0800a15d
 800a408:	0800c091 	.word	0x0800c091

0800a40c <_sungetc_r>:
 800a40c:	b538      	push	{r3, r4, r5, lr}
 800a40e:	1c4b      	adds	r3, r1, #1
 800a410:	4614      	mov	r4, r2
 800a412:	d103      	bne.n	800a41c <_sungetc_r+0x10>
 800a414:	f04f 35ff 	mov.w	r5, #4294967295
 800a418:	4628      	mov	r0, r5
 800a41a:	bd38      	pop	{r3, r4, r5, pc}
 800a41c:	8993      	ldrh	r3, [r2, #12]
 800a41e:	f023 0320 	bic.w	r3, r3, #32
 800a422:	8193      	strh	r3, [r2, #12]
 800a424:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a426:	6852      	ldr	r2, [r2, #4]
 800a428:	b2cd      	uxtb	r5, r1
 800a42a:	b18b      	cbz	r3, 800a450 <_sungetc_r+0x44>
 800a42c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a42e:	4293      	cmp	r3, r2
 800a430:	dd08      	ble.n	800a444 <_sungetc_r+0x38>
 800a432:	6823      	ldr	r3, [r4, #0]
 800a434:	1e5a      	subs	r2, r3, #1
 800a436:	6022      	str	r2, [r4, #0]
 800a438:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a43c:	6863      	ldr	r3, [r4, #4]
 800a43e:	3301      	adds	r3, #1
 800a440:	6063      	str	r3, [r4, #4]
 800a442:	e7e9      	b.n	800a418 <_sungetc_r+0xc>
 800a444:	4621      	mov	r1, r4
 800a446:	f000 fd26 	bl	800ae96 <__submore>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d0f1      	beq.n	800a432 <_sungetc_r+0x26>
 800a44e:	e7e1      	b.n	800a414 <_sungetc_r+0x8>
 800a450:	6921      	ldr	r1, [r4, #16]
 800a452:	6823      	ldr	r3, [r4, #0]
 800a454:	b151      	cbz	r1, 800a46c <_sungetc_r+0x60>
 800a456:	4299      	cmp	r1, r3
 800a458:	d208      	bcs.n	800a46c <_sungetc_r+0x60>
 800a45a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a45e:	42a9      	cmp	r1, r5
 800a460:	d104      	bne.n	800a46c <_sungetc_r+0x60>
 800a462:	3b01      	subs	r3, #1
 800a464:	3201      	adds	r2, #1
 800a466:	6023      	str	r3, [r4, #0]
 800a468:	6062      	str	r2, [r4, #4]
 800a46a:	e7d5      	b.n	800a418 <_sungetc_r+0xc>
 800a46c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800a470:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a474:	6363      	str	r3, [r4, #52]	@ 0x34
 800a476:	2303      	movs	r3, #3
 800a478:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a47a:	4623      	mov	r3, r4
 800a47c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	2301      	movs	r3, #1
 800a484:	e7dc      	b.n	800a440 <_sungetc_r+0x34>

0800a486 <__ssrefill_r>:
 800a486:	b510      	push	{r4, lr}
 800a488:	460c      	mov	r4, r1
 800a48a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a48c:	b169      	cbz	r1, 800a4aa <__ssrefill_r+0x24>
 800a48e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a492:	4299      	cmp	r1, r3
 800a494:	d001      	beq.n	800a49a <__ssrefill_r+0x14>
 800a496:	f7fe fa33 	bl	8008900 <_free_r>
 800a49a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a49c:	6063      	str	r3, [r4, #4]
 800a49e:	2000      	movs	r0, #0
 800a4a0:	6360      	str	r0, [r4, #52]	@ 0x34
 800a4a2:	b113      	cbz	r3, 800a4aa <__ssrefill_r+0x24>
 800a4a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a4a6:	6023      	str	r3, [r4, #0]
 800a4a8:	bd10      	pop	{r4, pc}
 800a4aa:	6923      	ldr	r3, [r4, #16]
 800a4ac:	6023      	str	r3, [r4, #0]
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6063      	str	r3, [r4, #4]
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	f043 0320 	orr.w	r3, r3, #32
 800a4b8:	81a3      	strh	r3, [r4, #12]
 800a4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a4be:	e7f3      	b.n	800a4a8 <__ssrefill_r+0x22>

0800a4c0 <__ssvfiscanf_r>:
 800a4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800a4ca:	2100      	movs	r1, #0
 800a4cc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a4d0:	49a6      	ldr	r1, [pc, #664]	@ (800a76c <__ssvfiscanf_r+0x2ac>)
 800a4d2:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a4d4:	f10d 0804 	add.w	r8, sp, #4
 800a4d8:	49a5      	ldr	r1, [pc, #660]	@ (800a770 <__ssvfiscanf_r+0x2b0>)
 800a4da:	4fa6      	ldr	r7, [pc, #664]	@ (800a774 <__ssvfiscanf_r+0x2b4>)
 800a4dc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a4e0:	4606      	mov	r6, r0
 800a4e2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a4e4:	9300      	str	r3, [sp, #0]
 800a4e6:	f892 9000 	ldrb.w	r9, [r2]
 800a4ea:	f1b9 0f00 	cmp.w	r9, #0
 800a4ee:	f000 8158 	beq.w	800a7a2 <__ssvfiscanf_r+0x2e2>
 800a4f2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800a4f6:	f013 0308 	ands.w	r3, r3, #8
 800a4fa:	f102 0501 	add.w	r5, r2, #1
 800a4fe:	d019      	beq.n	800a534 <__ssvfiscanf_r+0x74>
 800a500:	6863      	ldr	r3, [r4, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	dd0f      	ble.n	800a526 <__ssvfiscanf_r+0x66>
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	781a      	ldrb	r2, [r3, #0]
 800a50a:	5cba      	ldrb	r2, [r7, r2]
 800a50c:	0712      	lsls	r2, r2, #28
 800a50e:	d401      	bmi.n	800a514 <__ssvfiscanf_r+0x54>
 800a510:	462a      	mov	r2, r5
 800a512:	e7e8      	b.n	800a4e6 <__ssvfiscanf_r+0x26>
 800a514:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a516:	3201      	adds	r2, #1
 800a518:	9245      	str	r2, [sp, #276]	@ 0x114
 800a51a:	6862      	ldr	r2, [r4, #4]
 800a51c:	3301      	adds	r3, #1
 800a51e:	3a01      	subs	r2, #1
 800a520:	6062      	str	r2, [r4, #4]
 800a522:	6023      	str	r3, [r4, #0]
 800a524:	e7ec      	b.n	800a500 <__ssvfiscanf_r+0x40>
 800a526:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a528:	4621      	mov	r1, r4
 800a52a:	4630      	mov	r0, r6
 800a52c:	4798      	blx	r3
 800a52e:	2800      	cmp	r0, #0
 800a530:	d0e9      	beq.n	800a506 <__ssvfiscanf_r+0x46>
 800a532:	e7ed      	b.n	800a510 <__ssvfiscanf_r+0x50>
 800a534:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a538:	f040 8085 	bne.w	800a646 <__ssvfiscanf_r+0x186>
 800a53c:	9341      	str	r3, [sp, #260]	@ 0x104
 800a53e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a540:	7853      	ldrb	r3, [r2, #1]
 800a542:	2b2a      	cmp	r3, #42	@ 0x2a
 800a544:	bf02      	ittt	eq
 800a546:	2310      	moveq	r3, #16
 800a548:	1c95      	addeq	r5, r2, #2
 800a54a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a54c:	220a      	movs	r2, #10
 800a54e:	46aa      	mov	sl, r5
 800a550:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a554:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a558:	2b09      	cmp	r3, #9
 800a55a:	d91e      	bls.n	800a59a <__ssvfiscanf_r+0xda>
 800a55c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a778 <__ssvfiscanf_r+0x2b8>
 800a560:	2203      	movs	r2, #3
 800a562:	4658      	mov	r0, fp
 800a564:	f7f5 fe64 	bl	8000230 <memchr>
 800a568:	b138      	cbz	r0, 800a57a <__ssvfiscanf_r+0xba>
 800a56a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a56c:	eba0 000b 	sub.w	r0, r0, fp
 800a570:	2301      	movs	r3, #1
 800a572:	4083      	lsls	r3, r0
 800a574:	4313      	orrs	r3, r2
 800a576:	9341      	str	r3, [sp, #260]	@ 0x104
 800a578:	4655      	mov	r5, sl
 800a57a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a57e:	2b78      	cmp	r3, #120	@ 0x78
 800a580:	d806      	bhi.n	800a590 <__ssvfiscanf_r+0xd0>
 800a582:	2b57      	cmp	r3, #87	@ 0x57
 800a584:	d810      	bhi.n	800a5a8 <__ssvfiscanf_r+0xe8>
 800a586:	2b25      	cmp	r3, #37	@ 0x25
 800a588:	d05d      	beq.n	800a646 <__ssvfiscanf_r+0x186>
 800a58a:	d857      	bhi.n	800a63c <__ssvfiscanf_r+0x17c>
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d075      	beq.n	800a67c <__ssvfiscanf_r+0x1bc>
 800a590:	2303      	movs	r3, #3
 800a592:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a594:	230a      	movs	r3, #10
 800a596:	9342      	str	r3, [sp, #264]	@ 0x108
 800a598:	e088      	b.n	800a6ac <__ssvfiscanf_r+0x1ec>
 800a59a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a59c:	fb02 1103 	mla	r1, r2, r3, r1
 800a5a0:	3930      	subs	r1, #48	@ 0x30
 800a5a2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a5a4:	4655      	mov	r5, sl
 800a5a6:	e7d2      	b.n	800a54e <__ssvfiscanf_r+0x8e>
 800a5a8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a5ac:	2a20      	cmp	r2, #32
 800a5ae:	d8ef      	bhi.n	800a590 <__ssvfiscanf_r+0xd0>
 800a5b0:	a101      	add	r1, pc, #4	@ (adr r1, 800a5b8 <__ssvfiscanf_r+0xf8>)
 800a5b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5b6:	bf00      	nop
 800a5b8:	0800a68b 	.word	0x0800a68b
 800a5bc:	0800a591 	.word	0x0800a591
 800a5c0:	0800a591 	.word	0x0800a591
 800a5c4:	0800a6e5 	.word	0x0800a6e5
 800a5c8:	0800a591 	.word	0x0800a591
 800a5cc:	0800a591 	.word	0x0800a591
 800a5d0:	0800a591 	.word	0x0800a591
 800a5d4:	0800a591 	.word	0x0800a591
 800a5d8:	0800a591 	.word	0x0800a591
 800a5dc:	0800a591 	.word	0x0800a591
 800a5e0:	0800a591 	.word	0x0800a591
 800a5e4:	0800a6fb 	.word	0x0800a6fb
 800a5e8:	0800a6e1 	.word	0x0800a6e1
 800a5ec:	0800a643 	.word	0x0800a643
 800a5f0:	0800a643 	.word	0x0800a643
 800a5f4:	0800a643 	.word	0x0800a643
 800a5f8:	0800a591 	.word	0x0800a591
 800a5fc:	0800a69d 	.word	0x0800a69d
 800a600:	0800a591 	.word	0x0800a591
 800a604:	0800a591 	.word	0x0800a591
 800a608:	0800a591 	.word	0x0800a591
 800a60c:	0800a591 	.word	0x0800a591
 800a610:	0800a70b 	.word	0x0800a70b
 800a614:	0800a6a5 	.word	0x0800a6a5
 800a618:	0800a683 	.word	0x0800a683
 800a61c:	0800a591 	.word	0x0800a591
 800a620:	0800a591 	.word	0x0800a591
 800a624:	0800a707 	.word	0x0800a707
 800a628:	0800a591 	.word	0x0800a591
 800a62c:	0800a6e1 	.word	0x0800a6e1
 800a630:	0800a591 	.word	0x0800a591
 800a634:	0800a591 	.word	0x0800a591
 800a638:	0800a68b 	.word	0x0800a68b
 800a63c:	3b45      	subs	r3, #69	@ 0x45
 800a63e:	2b02      	cmp	r3, #2
 800a640:	d8a6      	bhi.n	800a590 <__ssvfiscanf_r+0xd0>
 800a642:	2305      	movs	r3, #5
 800a644:	e031      	b.n	800a6aa <__ssvfiscanf_r+0x1ea>
 800a646:	6863      	ldr	r3, [r4, #4]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	dd0d      	ble.n	800a668 <__ssvfiscanf_r+0x1a8>
 800a64c:	6823      	ldr	r3, [r4, #0]
 800a64e:	781a      	ldrb	r2, [r3, #0]
 800a650:	454a      	cmp	r2, r9
 800a652:	f040 80a6 	bne.w	800a7a2 <__ssvfiscanf_r+0x2e2>
 800a656:	3301      	adds	r3, #1
 800a658:	6862      	ldr	r2, [r4, #4]
 800a65a:	6023      	str	r3, [r4, #0]
 800a65c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a65e:	3a01      	subs	r2, #1
 800a660:	3301      	adds	r3, #1
 800a662:	6062      	str	r2, [r4, #4]
 800a664:	9345      	str	r3, [sp, #276]	@ 0x114
 800a666:	e753      	b.n	800a510 <__ssvfiscanf_r+0x50>
 800a668:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a66a:	4621      	mov	r1, r4
 800a66c:	4630      	mov	r0, r6
 800a66e:	4798      	blx	r3
 800a670:	2800      	cmp	r0, #0
 800a672:	d0eb      	beq.n	800a64c <__ssvfiscanf_r+0x18c>
 800a674:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a676:	2800      	cmp	r0, #0
 800a678:	f040 808b 	bne.w	800a792 <__ssvfiscanf_r+0x2d2>
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	e08b      	b.n	800a79a <__ssvfiscanf_r+0x2da>
 800a682:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a684:	f042 0220 	orr.w	r2, r2, #32
 800a688:	9241      	str	r2, [sp, #260]	@ 0x104
 800a68a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a68c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a690:	9241      	str	r2, [sp, #260]	@ 0x104
 800a692:	2210      	movs	r2, #16
 800a694:	2b6e      	cmp	r3, #110	@ 0x6e
 800a696:	9242      	str	r2, [sp, #264]	@ 0x108
 800a698:	d902      	bls.n	800a6a0 <__ssvfiscanf_r+0x1e0>
 800a69a:	e005      	b.n	800a6a8 <__ssvfiscanf_r+0x1e8>
 800a69c:	2300      	movs	r3, #0
 800a69e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a6a0:	2303      	movs	r3, #3
 800a6a2:	e002      	b.n	800a6aa <__ssvfiscanf_r+0x1ea>
 800a6a4:	2308      	movs	r3, #8
 800a6a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800a6a8:	2304      	movs	r3, #4
 800a6aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a6ac:	6863      	ldr	r3, [r4, #4]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	dd39      	ble.n	800a726 <__ssvfiscanf_r+0x266>
 800a6b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a6b4:	0659      	lsls	r1, r3, #25
 800a6b6:	d404      	bmi.n	800a6c2 <__ssvfiscanf_r+0x202>
 800a6b8:	6823      	ldr	r3, [r4, #0]
 800a6ba:	781a      	ldrb	r2, [r3, #0]
 800a6bc:	5cba      	ldrb	r2, [r7, r2]
 800a6be:	0712      	lsls	r2, r2, #28
 800a6c0:	d438      	bmi.n	800a734 <__ssvfiscanf_r+0x274>
 800a6c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a6c4:	2b02      	cmp	r3, #2
 800a6c6:	dc47      	bgt.n	800a758 <__ssvfiscanf_r+0x298>
 800a6c8:	466b      	mov	r3, sp
 800a6ca:	4622      	mov	r2, r4
 800a6cc:	a941      	add	r1, sp, #260	@ 0x104
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	f000 f9ae 	bl	800aa30 <_scanf_chars>
 800a6d4:	2801      	cmp	r0, #1
 800a6d6:	d064      	beq.n	800a7a2 <__ssvfiscanf_r+0x2e2>
 800a6d8:	2802      	cmp	r0, #2
 800a6da:	f47f af19 	bne.w	800a510 <__ssvfiscanf_r+0x50>
 800a6de:	e7c9      	b.n	800a674 <__ssvfiscanf_r+0x1b4>
 800a6e0:	220a      	movs	r2, #10
 800a6e2:	e7d7      	b.n	800a694 <__ssvfiscanf_r+0x1d4>
 800a6e4:	4629      	mov	r1, r5
 800a6e6:	4640      	mov	r0, r8
 800a6e8:	f000 fb9c 	bl	800ae24 <__sccl>
 800a6ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6f2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e7d7      	b.n	800a6aa <__ssvfiscanf_r+0x1ea>
 800a6fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a6fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a700:	9341      	str	r3, [sp, #260]	@ 0x104
 800a702:	2300      	movs	r3, #0
 800a704:	e7d1      	b.n	800a6aa <__ssvfiscanf_r+0x1ea>
 800a706:	2302      	movs	r3, #2
 800a708:	e7cf      	b.n	800a6aa <__ssvfiscanf_r+0x1ea>
 800a70a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a70c:	06c3      	lsls	r3, r0, #27
 800a70e:	f53f aeff 	bmi.w	800a510 <__ssvfiscanf_r+0x50>
 800a712:	9b00      	ldr	r3, [sp, #0]
 800a714:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a716:	1d19      	adds	r1, r3, #4
 800a718:	9100      	str	r1, [sp, #0]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	07c0      	lsls	r0, r0, #31
 800a71e:	bf4c      	ite	mi
 800a720:	801a      	strhmi	r2, [r3, #0]
 800a722:	601a      	strpl	r2, [r3, #0]
 800a724:	e6f4      	b.n	800a510 <__ssvfiscanf_r+0x50>
 800a726:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a728:	4621      	mov	r1, r4
 800a72a:	4630      	mov	r0, r6
 800a72c:	4798      	blx	r3
 800a72e:	2800      	cmp	r0, #0
 800a730:	d0bf      	beq.n	800a6b2 <__ssvfiscanf_r+0x1f2>
 800a732:	e79f      	b.n	800a674 <__ssvfiscanf_r+0x1b4>
 800a734:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a736:	3201      	adds	r2, #1
 800a738:	9245      	str	r2, [sp, #276]	@ 0x114
 800a73a:	6862      	ldr	r2, [r4, #4]
 800a73c:	3a01      	subs	r2, #1
 800a73e:	2a00      	cmp	r2, #0
 800a740:	6062      	str	r2, [r4, #4]
 800a742:	dd02      	ble.n	800a74a <__ssvfiscanf_r+0x28a>
 800a744:	3301      	adds	r3, #1
 800a746:	6023      	str	r3, [r4, #0]
 800a748:	e7b6      	b.n	800a6b8 <__ssvfiscanf_r+0x1f8>
 800a74a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a74c:	4621      	mov	r1, r4
 800a74e:	4630      	mov	r0, r6
 800a750:	4798      	blx	r3
 800a752:	2800      	cmp	r0, #0
 800a754:	d0b0      	beq.n	800a6b8 <__ssvfiscanf_r+0x1f8>
 800a756:	e78d      	b.n	800a674 <__ssvfiscanf_r+0x1b4>
 800a758:	2b04      	cmp	r3, #4
 800a75a:	dc0f      	bgt.n	800a77c <__ssvfiscanf_r+0x2bc>
 800a75c:	466b      	mov	r3, sp
 800a75e:	4622      	mov	r2, r4
 800a760:	a941      	add	r1, sp, #260	@ 0x104
 800a762:	4630      	mov	r0, r6
 800a764:	f000 f9be 	bl	800aae4 <_scanf_i>
 800a768:	e7b4      	b.n	800a6d4 <__ssvfiscanf_r+0x214>
 800a76a:	bf00      	nop
 800a76c:	0800a40d 	.word	0x0800a40d
 800a770:	0800a487 	.word	0x0800a487
 800a774:	0800c2a9 	.word	0x0800c2a9
 800a778:	0800c091 	.word	0x0800c091
 800a77c:	4b0a      	ldr	r3, [pc, #40]	@ (800a7a8 <__ssvfiscanf_r+0x2e8>)
 800a77e:	2b00      	cmp	r3, #0
 800a780:	f43f aec6 	beq.w	800a510 <__ssvfiscanf_r+0x50>
 800a784:	466b      	mov	r3, sp
 800a786:	4622      	mov	r2, r4
 800a788:	a941      	add	r1, sp, #260	@ 0x104
 800a78a:	4630      	mov	r0, r6
 800a78c:	f7fc fe50 	bl	8007430 <_scanf_float>
 800a790:	e7a0      	b.n	800a6d4 <__ssvfiscanf_r+0x214>
 800a792:	89a3      	ldrh	r3, [r4, #12]
 800a794:	065b      	lsls	r3, r3, #25
 800a796:	f53f af71 	bmi.w	800a67c <__ssvfiscanf_r+0x1bc>
 800a79a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a7a4:	e7f9      	b.n	800a79a <__ssvfiscanf_r+0x2da>
 800a7a6:	bf00      	nop
 800a7a8:	08007431 	.word	0x08007431

0800a7ac <__sfputc_r>:
 800a7ac:	6893      	ldr	r3, [r2, #8]
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	b410      	push	{r4}
 800a7b4:	6093      	str	r3, [r2, #8]
 800a7b6:	da08      	bge.n	800a7ca <__sfputc_r+0x1e>
 800a7b8:	6994      	ldr	r4, [r2, #24]
 800a7ba:	42a3      	cmp	r3, r4
 800a7bc:	db01      	blt.n	800a7c2 <__sfputc_r+0x16>
 800a7be:	290a      	cmp	r1, #10
 800a7c0:	d103      	bne.n	800a7ca <__sfputc_r+0x1e>
 800a7c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7c6:	f000 bba0 	b.w	800af0a <__swbuf_r>
 800a7ca:	6813      	ldr	r3, [r2, #0]
 800a7cc:	1c58      	adds	r0, r3, #1
 800a7ce:	6010      	str	r0, [r2, #0]
 800a7d0:	7019      	strb	r1, [r3, #0]
 800a7d2:	4608      	mov	r0, r1
 800a7d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7d8:	4770      	bx	lr

0800a7da <__sfputs_r>:
 800a7da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7dc:	4606      	mov	r6, r0
 800a7de:	460f      	mov	r7, r1
 800a7e0:	4614      	mov	r4, r2
 800a7e2:	18d5      	adds	r5, r2, r3
 800a7e4:	42ac      	cmp	r4, r5
 800a7e6:	d101      	bne.n	800a7ec <__sfputs_r+0x12>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	e007      	b.n	800a7fc <__sfputs_r+0x22>
 800a7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7f0:	463a      	mov	r2, r7
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f7ff ffda 	bl	800a7ac <__sfputc_r>
 800a7f8:	1c43      	adds	r3, r0, #1
 800a7fa:	d1f3      	bne.n	800a7e4 <__sfputs_r+0xa>
 800a7fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a800 <_vfiprintf_r>:
 800a800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a804:	460d      	mov	r5, r1
 800a806:	b09d      	sub	sp, #116	@ 0x74
 800a808:	4614      	mov	r4, r2
 800a80a:	4698      	mov	r8, r3
 800a80c:	4606      	mov	r6, r0
 800a80e:	b118      	cbz	r0, 800a818 <_vfiprintf_r+0x18>
 800a810:	6a03      	ldr	r3, [r0, #32]
 800a812:	b90b      	cbnz	r3, 800a818 <_vfiprintf_r+0x18>
 800a814:	f7fd f8a6 	bl	8007964 <__sinit>
 800a818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a81a:	07d9      	lsls	r1, r3, #31
 800a81c:	d405      	bmi.n	800a82a <_vfiprintf_r+0x2a>
 800a81e:	89ab      	ldrh	r3, [r5, #12]
 800a820:	059a      	lsls	r2, r3, #22
 800a822:	d402      	bmi.n	800a82a <_vfiprintf_r+0x2a>
 800a824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a826:	f7fd fa08 	bl	8007c3a <__retarget_lock_acquire_recursive>
 800a82a:	89ab      	ldrh	r3, [r5, #12]
 800a82c:	071b      	lsls	r3, r3, #28
 800a82e:	d501      	bpl.n	800a834 <_vfiprintf_r+0x34>
 800a830:	692b      	ldr	r3, [r5, #16]
 800a832:	b99b      	cbnz	r3, 800a85c <_vfiprintf_r+0x5c>
 800a834:	4629      	mov	r1, r5
 800a836:	4630      	mov	r0, r6
 800a838:	f000 fba6 	bl	800af88 <__swsetup_r>
 800a83c:	b170      	cbz	r0, 800a85c <_vfiprintf_r+0x5c>
 800a83e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a840:	07dc      	lsls	r4, r3, #31
 800a842:	d504      	bpl.n	800a84e <_vfiprintf_r+0x4e>
 800a844:	f04f 30ff 	mov.w	r0, #4294967295
 800a848:	b01d      	add	sp, #116	@ 0x74
 800a84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84e:	89ab      	ldrh	r3, [r5, #12]
 800a850:	0598      	lsls	r0, r3, #22
 800a852:	d4f7      	bmi.n	800a844 <_vfiprintf_r+0x44>
 800a854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a856:	f7fd f9f1 	bl	8007c3c <__retarget_lock_release_recursive>
 800a85a:	e7f3      	b.n	800a844 <_vfiprintf_r+0x44>
 800a85c:	2300      	movs	r3, #0
 800a85e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a860:	2320      	movs	r3, #32
 800a862:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a866:	f8cd 800c 	str.w	r8, [sp, #12]
 800a86a:	2330      	movs	r3, #48	@ 0x30
 800a86c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa1c <_vfiprintf_r+0x21c>
 800a870:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a874:	f04f 0901 	mov.w	r9, #1
 800a878:	4623      	mov	r3, r4
 800a87a:	469a      	mov	sl, r3
 800a87c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a880:	b10a      	cbz	r2, 800a886 <_vfiprintf_r+0x86>
 800a882:	2a25      	cmp	r2, #37	@ 0x25
 800a884:	d1f9      	bne.n	800a87a <_vfiprintf_r+0x7a>
 800a886:	ebba 0b04 	subs.w	fp, sl, r4
 800a88a:	d00b      	beq.n	800a8a4 <_vfiprintf_r+0xa4>
 800a88c:	465b      	mov	r3, fp
 800a88e:	4622      	mov	r2, r4
 800a890:	4629      	mov	r1, r5
 800a892:	4630      	mov	r0, r6
 800a894:	f7ff ffa1 	bl	800a7da <__sfputs_r>
 800a898:	3001      	adds	r0, #1
 800a89a:	f000 80a7 	beq.w	800a9ec <_vfiprintf_r+0x1ec>
 800a89e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8a0:	445a      	add	r2, fp
 800a8a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f000 809f 	beq.w	800a9ec <_vfiprintf_r+0x1ec>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8b8:	f10a 0a01 	add.w	sl, sl, #1
 800a8bc:	9304      	str	r3, [sp, #16]
 800a8be:	9307      	str	r3, [sp, #28]
 800a8c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8c6:	4654      	mov	r4, sl
 800a8c8:	2205      	movs	r2, #5
 800a8ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ce:	4853      	ldr	r0, [pc, #332]	@ (800aa1c <_vfiprintf_r+0x21c>)
 800a8d0:	f7f5 fcae 	bl	8000230 <memchr>
 800a8d4:	9a04      	ldr	r2, [sp, #16]
 800a8d6:	b9d8      	cbnz	r0, 800a910 <_vfiprintf_r+0x110>
 800a8d8:	06d1      	lsls	r1, r2, #27
 800a8da:	bf44      	itt	mi
 800a8dc:	2320      	movmi	r3, #32
 800a8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e2:	0713      	lsls	r3, r2, #28
 800a8e4:	bf44      	itt	mi
 800a8e6:	232b      	movmi	r3, #43	@ 0x2b
 800a8e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a8f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8f2:	d015      	beq.n	800a920 <_vfiprintf_r+0x120>
 800a8f4:	9a07      	ldr	r2, [sp, #28]
 800a8f6:	4654      	mov	r4, sl
 800a8f8:	2000      	movs	r0, #0
 800a8fa:	f04f 0c0a 	mov.w	ip, #10
 800a8fe:	4621      	mov	r1, r4
 800a900:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a904:	3b30      	subs	r3, #48	@ 0x30
 800a906:	2b09      	cmp	r3, #9
 800a908:	d94b      	bls.n	800a9a2 <_vfiprintf_r+0x1a2>
 800a90a:	b1b0      	cbz	r0, 800a93a <_vfiprintf_r+0x13a>
 800a90c:	9207      	str	r2, [sp, #28]
 800a90e:	e014      	b.n	800a93a <_vfiprintf_r+0x13a>
 800a910:	eba0 0308 	sub.w	r3, r0, r8
 800a914:	fa09 f303 	lsl.w	r3, r9, r3
 800a918:	4313      	orrs	r3, r2
 800a91a:	9304      	str	r3, [sp, #16]
 800a91c:	46a2      	mov	sl, r4
 800a91e:	e7d2      	b.n	800a8c6 <_vfiprintf_r+0xc6>
 800a920:	9b03      	ldr	r3, [sp, #12]
 800a922:	1d19      	adds	r1, r3, #4
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	9103      	str	r1, [sp, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	bfbb      	ittet	lt
 800a92c:	425b      	neglt	r3, r3
 800a92e:	f042 0202 	orrlt.w	r2, r2, #2
 800a932:	9307      	strge	r3, [sp, #28]
 800a934:	9307      	strlt	r3, [sp, #28]
 800a936:	bfb8      	it	lt
 800a938:	9204      	strlt	r2, [sp, #16]
 800a93a:	7823      	ldrb	r3, [r4, #0]
 800a93c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a93e:	d10a      	bne.n	800a956 <_vfiprintf_r+0x156>
 800a940:	7863      	ldrb	r3, [r4, #1]
 800a942:	2b2a      	cmp	r3, #42	@ 0x2a
 800a944:	d132      	bne.n	800a9ac <_vfiprintf_r+0x1ac>
 800a946:	9b03      	ldr	r3, [sp, #12]
 800a948:	1d1a      	adds	r2, r3, #4
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	9203      	str	r2, [sp, #12]
 800a94e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a952:	3402      	adds	r4, #2
 800a954:	9305      	str	r3, [sp, #20]
 800a956:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa2c <_vfiprintf_r+0x22c>
 800a95a:	7821      	ldrb	r1, [r4, #0]
 800a95c:	2203      	movs	r2, #3
 800a95e:	4650      	mov	r0, sl
 800a960:	f7f5 fc66 	bl	8000230 <memchr>
 800a964:	b138      	cbz	r0, 800a976 <_vfiprintf_r+0x176>
 800a966:	9b04      	ldr	r3, [sp, #16]
 800a968:	eba0 000a 	sub.w	r0, r0, sl
 800a96c:	2240      	movs	r2, #64	@ 0x40
 800a96e:	4082      	lsls	r2, r0
 800a970:	4313      	orrs	r3, r2
 800a972:	3401      	adds	r4, #1
 800a974:	9304      	str	r3, [sp, #16]
 800a976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a97a:	4829      	ldr	r0, [pc, #164]	@ (800aa20 <_vfiprintf_r+0x220>)
 800a97c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a980:	2206      	movs	r2, #6
 800a982:	f7f5 fc55 	bl	8000230 <memchr>
 800a986:	2800      	cmp	r0, #0
 800a988:	d03f      	beq.n	800aa0a <_vfiprintf_r+0x20a>
 800a98a:	4b26      	ldr	r3, [pc, #152]	@ (800aa24 <_vfiprintf_r+0x224>)
 800a98c:	bb1b      	cbnz	r3, 800a9d6 <_vfiprintf_r+0x1d6>
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	3307      	adds	r3, #7
 800a992:	f023 0307 	bic.w	r3, r3, #7
 800a996:	3308      	adds	r3, #8
 800a998:	9303      	str	r3, [sp, #12]
 800a99a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a99c:	443b      	add	r3, r7
 800a99e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9a0:	e76a      	b.n	800a878 <_vfiprintf_r+0x78>
 800a9a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	2001      	movs	r0, #1
 800a9aa:	e7a8      	b.n	800a8fe <_vfiprintf_r+0xfe>
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	3401      	adds	r4, #1
 800a9b0:	9305      	str	r3, [sp, #20]
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	f04f 0c0a 	mov.w	ip, #10
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9be:	3a30      	subs	r2, #48	@ 0x30
 800a9c0:	2a09      	cmp	r2, #9
 800a9c2:	d903      	bls.n	800a9cc <_vfiprintf_r+0x1cc>
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d0c6      	beq.n	800a956 <_vfiprintf_r+0x156>
 800a9c8:	9105      	str	r1, [sp, #20]
 800a9ca:	e7c4      	b.n	800a956 <_vfiprintf_r+0x156>
 800a9cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	e7f0      	b.n	800a9b8 <_vfiprintf_r+0x1b8>
 800a9d6:	ab03      	add	r3, sp, #12
 800a9d8:	9300      	str	r3, [sp, #0]
 800a9da:	462a      	mov	r2, r5
 800a9dc:	4b12      	ldr	r3, [pc, #72]	@ (800aa28 <_vfiprintf_r+0x228>)
 800a9de:	a904      	add	r1, sp, #16
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f7fc f96f 	bl	8006cc4 <_printf_float>
 800a9e6:	4607      	mov	r7, r0
 800a9e8:	1c78      	adds	r0, r7, #1
 800a9ea:	d1d6      	bne.n	800a99a <_vfiprintf_r+0x19a>
 800a9ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9ee:	07d9      	lsls	r1, r3, #31
 800a9f0:	d405      	bmi.n	800a9fe <_vfiprintf_r+0x1fe>
 800a9f2:	89ab      	ldrh	r3, [r5, #12]
 800a9f4:	059a      	lsls	r2, r3, #22
 800a9f6:	d402      	bmi.n	800a9fe <_vfiprintf_r+0x1fe>
 800a9f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9fa:	f7fd f91f 	bl	8007c3c <__retarget_lock_release_recursive>
 800a9fe:	89ab      	ldrh	r3, [r5, #12]
 800aa00:	065b      	lsls	r3, r3, #25
 800aa02:	f53f af1f 	bmi.w	800a844 <_vfiprintf_r+0x44>
 800aa06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa08:	e71e      	b.n	800a848 <_vfiprintf_r+0x48>
 800aa0a:	ab03      	add	r3, sp, #12
 800aa0c:	9300      	str	r3, [sp, #0]
 800aa0e:	462a      	mov	r2, r5
 800aa10:	4b05      	ldr	r3, [pc, #20]	@ (800aa28 <_vfiprintf_r+0x228>)
 800aa12:	a904      	add	r1, sp, #16
 800aa14:	4630      	mov	r0, r6
 800aa16:	f7fc fbed 	bl	80071f4 <_printf_i>
 800aa1a:	e7e4      	b.n	800a9e6 <_vfiprintf_r+0x1e6>
 800aa1c:	0800c08b 	.word	0x0800c08b
 800aa20:	0800c095 	.word	0x0800c095
 800aa24:	08006cc5 	.word	0x08006cc5
 800aa28:	0800a7db 	.word	0x0800a7db
 800aa2c:	0800c091 	.word	0x0800c091

0800aa30 <_scanf_chars>:
 800aa30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa34:	4615      	mov	r5, r2
 800aa36:	688a      	ldr	r2, [r1, #8]
 800aa38:	4680      	mov	r8, r0
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	b932      	cbnz	r2, 800aa4c <_scanf_chars+0x1c>
 800aa3e:	698a      	ldr	r2, [r1, #24]
 800aa40:	2a00      	cmp	r2, #0
 800aa42:	bf14      	ite	ne
 800aa44:	f04f 32ff 	movne.w	r2, #4294967295
 800aa48:	2201      	moveq	r2, #1
 800aa4a:	608a      	str	r2, [r1, #8]
 800aa4c:	6822      	ldr	r2, [r4, #0]
 800aa4e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800aae0 <_scanf_chars+0xb0>
 800aa52:	06d1      	lsls	r1, r2, #27
 800aa54:	bf5f      	itttt	pl
 800aa56:	681a      	ldrpl	r2, [r3, #0]
 800aa58:	1d11      	addpl	r1, r2, #4
 800aa5a:	6019      	strpl	r1, [r3, #0]
 800aa5c:	6816      	ldrpl	r6, [r2, #0]
 800aa5e:	2700      	movs	r7, #0
 800aa60:	69a0      	ldr	r0, [r4, #24]
 800aa62:	b188      	cbz	r0, 800aa88 <_scanf_chars+0x58>
 800aa64:	2801      	cmp	r0, #1
 800aa66:	d107      	bne.n	800aa78 <_scanf_chars+0x48>
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	781a      	ldrb	r2, [r3, #0]
 800aa6c:	6963      	ldr	r3, [r4, #20]
 800aa6e:	5c9b      	ldrb	r3, [r3, r2]
 800aa70:	b953      	cbnz	r3, 800aa88 <_scanf_chars+0x58>
 800aa72:	2f00      	cmp	r7, #0
 800aa74:	d031      	beq.n	800aada <_scanf_chars+0xaa>
 800aa76:	e022      	b.n	800aabe <_scanf_chars+0x8e>
 800aa78:	2802      	cmp	r0, #2
 800aa7a:	d120      	bne.n	800aabe <_scanf_chars+0x8e>
 800aa7c:	682b      	ldr	r3, [r5, #0]
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	f819 3003 	ldrb.w	r3, [r9, r3]
 800aa84:	071b      	lsls	r3, r3, #28
 800aa86:	d41a      	bmi.n	800aabe <_scanf_chars+0x8e>
 800aa88:	6823      	ldr	r3, [r4, #0]
 800aa8a:	06da      	lsls	r2, r3, #27
 800aa8c:	bf5e      	ittt	pl
 800aa8e:	682b      	ldrpl	r3, [r5, #0]
 800aa90:	781b      	ldrbpl	r3, [r3, #0]
 800aa92:	f806 3b01 	strbpl.w	r3, [r6], #1
 800aa96:	682a      	ldr	r2, [r5, #0]
 800aa98:	686b      	ldr	r3, [r5, #4]
 800aa9a:	3201      	adds	r2, #1
 800aa9c:	602a      	str	r2, [r5, #0]
 800aa9e:	68a2      	ldr	r2, [r4, #8]
 800aaa0:	3b01      	subs	r3, #1
 800aaa2:	3a01      	subs	r2, #1
 800aaa4:	606b      	str	r3, [r5, #4]
 800aaa6:	3701      	adds	r7, #1
 800aaa8:	60a2      	str	r2, [r4, #8]
 800aaaa:	b142      	cbz	r2, 800aabe <_scanf_chars+0x8e>
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	dcd7      	bgt.n	800aa60 <_scanf_chars+0x30>
 800aab0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800aab4:	4629      	mov	r1, r5
 800aab6:	4640      	mov	r0, r8
 800aab8:	4798      	blx	r3
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d0d0      	beq.n	800aa60 <_scanf_chars+0x30>
 800aabe:	6823      	ldr	r3, [r4, #0]
 800aac0:	f013 0310 	ands.w	r3, r3, #16
 800aac4:	d105      	bne.n	800aad2 <_scanf_chars+0xa2>
 800aac6:	68e2      	ldr	r2, [r4, #12]
 800aac8:	3201      	adds	r2, #1
 800aaca:	60e2      	str	r2, [r4, #12]
 800aacc:	69a2      	ldr	r2, [r4, #24]
 800aace:	b102      	cbz	r2, 800aad2 <_scanf_chars+0xa2>
 800aad0:	7033      	strb	r3, [r6, #0]
 800aad2:	6923      	ldr	r3, [r4, #16]
 800aad4:	443b      	add	r3, r7
 800aad6:	6123      	str	r3, [r4, #16]
 800aad8:	2000      	movs	r0, #0
 800aada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aade:	bf00      	nop
 800aae0:	0800c2a9 	.word	0x0800c2a9

0800aae4 <_scanf_i>:
 800aae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae8:	4698      	mov	r8, r3
 800aaea:	4b74      	ldr	r3, [pc, #464]	@ (800acbc <_scanf_i+0x1d8>)
 800aaec:	460c      	mov	r4, r1
 800aaee:	4682      	mov	sl, r0
 800aaf0:	4616      	mov	r6, r2
 800aaf2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aaf6:	b087      	sub	sp, #28
 800aaf8:	ab03      	add	r3, sp, #12
 800aafa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800aafe:	4b70      	ldr	r3, [pc, #448]	@ (800acc0 <_scanf_i+0x1dc>)
 800ab00:	69a1      	ldr	r1, [r4, #24]
 800ab02:	4a70      	ldr	r2, [pc, #448]	@ (800acc4 <_scanf_i+0x1e0>)
 800ab04:	2903      	cmp	r1, #3
 800ab06:	bf08      	it	eq
 800ab08:	461a      	moveq	r2, r3
 800ab0a:	68a3      	ldr	r3, [r4, #8]
 800ab0c:	9201      	str	r2, [sp, #4]
 800ab0e:	1e5a      	subs	r2, r3, #1
 800ab10:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ab14:	bf88      	it	hi
 800ab16:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ab1a:	4627      	mov	r7, r4
 800ab1c:	bf82      	ittt	hi
 800ab1e:	eb03 0905 	addhi.w	r9, r3, r5
 800ab22:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ab26:	60a3      	strhi	r3, [r4, #8]
 800ab28:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ab2c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ab30:	bf98      	it	ls
 800ab32:	f04f 0900 	movls.w	r9, #0
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	463d      	mov	r5, r7
 800ab3a:	f04f 0b00 	mov.w	fp, #0
 800ab3e:	6831      	ldr	r1, [r6, #0]
 800ab40:	ab03      	add	r3, sp, #12
 800ab42:	7809      	ldrb	r1, [r1, #0]
 800ab44:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ab48:	2202      	movs	r2, #2
 800ab4a:	f7f5 fb71 	bl	8000230 <memchr>
 800ab4e:	b328      	cbz	r0, 800ab9c <_scanf_i+0xb8>
 800ab50:	f1bb 0f01 	cmp.w	fp, #1
 800ab54:	d159      	bne.n	800ac0a <_scanf_i+0x126>
 800ab56:	6862      	ldr	r2, [r4, #4]
 800ab58:	b92a      	cbnz	r2, 800ab66 <_scanf_i+0x82>
 800ab5a:	6822      	ldr	r2, [r4, #0]
 800ab5c:	2108      	movs	r1, #8
 800ab5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab62:	6061      	str	r1, [r4, #4]
 800ab64:	6022      	str	r2, [r4, #0]
 800ab66:	6822      	ldr	r2, [r4, #0]
 800ab68:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	68a2      	ldr	r2, [r4, #8]
 800ab70:	1e51      	subs	r1, r2, #1
 800ab72:	60a1      	str	r1, [r4, #8]
 800ab74:	b192      	cbz	r2, 800ab9c <_scanf_i+0xb8>
 800ab76:	6832      	ldr	r2, [r6, #0]
 800ab78:	1c51      	adds	r1, r2, #1
 800ab7a:	6031      	str	r1, [r6, #0]
 800ab7c:	7812      	ldrb	r2, [r2, #0]
 800ab7e:	f805 2b01 	strb.w	r2, [r5], #1
 800ab82:	6872      	ldr	r2, [r6, #4]
 800ab84:	3a01      	subs	r2, #1
 800ab86:	2a00      	cmp	r2, #0
 800ab88:	6072      	str	r2, [r6, #4]
 800ab8a:	dc07      	bgt.n	800ab9c <_scanf_i+0xb8>
 800ab8c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ab90:	4631      	mov	r1, r6
 800ab92:	4650      	mov	r0, sl
 800ab94:	4790      	blx	r2
 800ab96:	2800      	cmp	r0, #0
 800ab98:	f040 8085 	bne.w	800aca6 <_scanf_i+0x1c2>
 800ab9c:	f10b 0b01 	add.w	fp, fp, #1
 800aba0:	f1bb 0f03 	cmp.w	fp, #3
 800aba4:	d1cb      	bne.n	800ab3e <_scanf_i+0x5a>
 800aba6:	6863      	ldr	r3, [r4, #4]
 800aba8:	b90b      	cbnz	r3, 800abae <_scanf_i+0xca>
 800abaa:	230a      	movs	r3, #10
 800abac:	6063      	str	r3, [r4, #4]
 800abae:	6863      	ldr	r3, [r4, #4]
 800abb0:	4945      	ldr	r1, [pc, #276]	@ (800acc8 <_scanf_i+0x1e4>)
 800abb2:	6960      	ldr	r0, [r4, #20]
 800abb4:	1ac9      	subs	r1, r1, r3
 800abb6:	f000 f935 	bl	800ae24 <__sccl>
 800abba:	f04f 0b00 	mov.w	fp, #0
 800abbe:	68a3      	ldr	r3, [r4, #8]
 800abc0:	6822      	ldr	r2, [r4, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d03d      	beq.n	800ac42 <_scanf_i+0x15e>
 800abc6:	6831      	ldr	r1, [r6, #0]
 800abc8:	6960      	ldr	r0, [r4, #20]
 800abca:	f891 c000 	ldrb.w	ip, [r1]
 800abce:	f810 000c 	ldrb.w	r0, [r0, ip]
 800abd2:	2800      	cmp	r0, #0
 800abd4:	d035      	beq.n	800ac42 <_scanf_i+0x15e>
 800abd6:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800abda:	d124      	bne.n	800ac26 <_scanf_i+0x142>
 800abdc:	0510      	lsls	r0, r2, #20
 800abde:	d522      	bpl.n	800ac26 <_scanf_i+0x142>
 800abe0:	f10b 0b01 	add.w	fp, fp, #1
 800abe4:	f1b9 0f00 	cmp.w	r9, #0
 800abe8:	d003      	beq.n	800abf2 <_scanf_i+0x10e>
 800abea:	3301      	adds	r3, #1
 800abec:	f109 39ff 	add.w	r9, r9, #4294967295
 800abf0:	60a3      	str	r3, [r4, #8]
 800abf2:	6873      	ldr	r3, [r6, #4]
 800abf4:	3b01      	subs	r3, #1
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	6073      	str	r3, [r6, #4]
 800abfa:	dd1b      	ble.n	800ac34 <_scanf_i+0x150>
 800abfc:	6833      	ldr	r3, [r6, #0]
 800abfe:	3301      	adds	r3, #1
 800ac00:	6033      	str	r3, [r6, #0]
 800ac02:	68a3      	ldr	r3, [r4, #8]
 800ac04:	3b01      	subs	r3, #1
 800ac06:	60a3      	str	r3, [r4, #8]
 800ac08:	e7d9      	b.n	800abbe <_scanf_i+0xda>
 800ac0a:	f1bb 0f02 	cmp.w	fp, #2
 800ac0e:	d1ae      	bne.n	800ab6e <_scanf_i+0x8a>
 800ac10:	6822      	ldr	r2, [r4, #0]
 800ac12:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ac16:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ac1a:	d1c4      	bne.n	800aba6 <_scanf_i+0xc2>
 800ac1c:	2110      	movs	r1, #16
 800ac1e:	6061      	str	r1, [r4, #4]
 800ac20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac24:	e7a2      	b.n	800ab6c <_scanf_i+0x88>
 800ac26:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ac2a:	6022      	str	r2, [r4, #0]
 800ac2c:	780b      	ldrb	r3, [r1, #0]
 800ac2e:	f805 3b01 	strb.w	r3, [r5], #1
 800ac32:	e7de      	b.n	800abf2 <_scanf_i+0x10e>
 800ac34:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ac38:	4631      	mov	r1, r6
 800ac3a:	4650      	mov	r0, sl
 800ac3c:	4798      	blx	r3
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d0df      	beq.n	800ac02 <_scanf_i+0x11e>
 800ac42:	6823      	ldr	r3, [r4, #0]
 800ac44:	05d9      	lsls	r1, r3, #23
 800ac46:	d50d      	bpl.n	800ac64 <_scanf_i+0x180>
 800ac48:	42bd      	cmp	r5, r7
 800ac4a:	d909      	bls.n	800ac60 <_scanf_i+0x17c>
 800ac4c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ac50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac54:	4632      	mov	r2, r6
 800ac56:	4650      	mov	r0, sl
 800ac58:	4798      	blx	r3
 800ac5a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ac5e:	464d      	mov	r5, r9
 800ac60:	42bd      	cmp	r5, r7
 800ac62:	d028      	beq.n	800acb6 <_scanf_i+0x1d2>
 800ac64:	6822      	ldr	r2, [r4, #0]
 800ac66:	f012 0210 	ands.w	r2, r2, #16
 800ac6a:	d113      	bne.n	800ac94 <_scanf_i+0x1b0>
 800ac6c:	702a      	strb	r2, [r5, #0]
 800ac6e:	6863      	ldr	r3, [r4, #4]
 800ac70:	9e01      	ldr	r6, [sp, #4]
 800ac72:	4639      	mov	r1, r7
 800ac74:	4650      	mov	r0, sl
 800ac76:	47b0      	blx	r6
 800ac78:	f8d8 3000 	ldr.w	r3, [r8]
 800ac7c:	6821      	ldr	r1, [r4, #0]
 800ac7e:	1d1a      	adds	r2, r3, #4
 800ac80:	f8c8 2000 	str.w	r2, [r8]
 800ac84:	f011 0f20 	tst.w	r1, #32
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	d00f      	beq.n	800acac <_scanf_i+0x1c8>
 800ac8c:	6018      	str	r0, [r3, #0]
 800ac8e:	68e3      	ldr	r3, [r4, #12]
 800ac90:	3301      	adds	r3, #1
 800ac92:	60e3      	str	r3, [r4, #12]
 800ac94:	6923      	ldr	r3, [r4, #16]
 800ac96:	1bed      	subs	r5, r5, r7
 800ac98:	445d      	add	r5, fp
 800ac9a:	442b      	add	r3, r5
 800ac9c:	6123      	str	r3, [r4, #16]
 800ac9e:	2000      	movs	r0, #0
 800aca0:	b007      	add	sp, #28
 800aca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca6:	f04f 0b00 	mov.w	fp, #0
 800acaa:	e7ca      	b.n	800ac42 <_scanf_i+0x15e>
 800acac:	07ca      	lsls	r2, r1, #31
 800acae:	bf4c      	ite	mi
 800acb0:	8018      	strhmi	r0, [r3, #0]
 800acb2:	6018      	strpl	r0, [r3, #0]
 800acb4:	e7eb      	b.n	800ac8e <_scanf_i+0x1aa>
 800acb6:	2001      	movs	r0, #1
 800acb8:	e7f2      	b.n	800aca0 <_scanf_i+0x1bc>
 800acba:	bf00      	nop
 800acbc:	0800bf48 	.word	0x0800bf48
 800acc0:	0800a159 	.word	0x0800a159
 800acc4:	0800b8ed 	.word	0x0800b8ed
 800acc8:	0800c0ac 	.word	0x0800c0ac

0800accc <__sflush_r>:
 800accc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acd4:	0716      	lsls	r6, r2, #28
 800acd6:	4605      	mov	r5, r0
 800acd8:	460c      	mov	r4, r1
 800acda:	d454      	bmi.n	800ad86 <__sflush_r+0xba>
 800acdc:	684b      	ldr	r3, [r1, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	dc02      	bgt.n	800ace8 <__sflush_r+0x1c>
 800ace2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	dd48      	ble.n	800ad7a <__sflush_r+0xae>
 800ace8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acea:	2e00      	cmp	r6, #0
 800acec:	d045      	beq.n	800ad7a <__sflush_r+0xae>
 800acee:	2300      	movs	r3, #0
 800acf0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800acf4:	682f      	ldr	r7, [r5, #0]
 800acf6:	6a21      	ldr	r1, [r4, #32]
 800acf8:	602b      	str	r3, [r5, #0]
 800acfa:	d030      	beq.n	800ad5e <__sflush_r+0x92>
 800acfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800acfe:	89a3      	ldrh	r3, [r4, #12]
 800ad00:	0759      	lsls	r1, r3, #29
 800ad02:	d505      	bpl.n	800ad10 <__sflush_r+0x44>
 800ad04:	6863      	ldr	r3, [r4, #4]
 800ad06:	1ad2      	subs	r2, r2, r3
 800ad08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ad0a:	b10b      	cbz	r3, 800ad10 <__sflush_r+0x44>
 800ad0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad0e:	1ad2      	subs	r2, r2, r3
 800ad10:	2300      	movs	r3, #0
 800ad12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad14:	6a21      	ldr	r1, [r4, #32]
 800ad16:	4628      	mov	r0, r5
 800ad18:	47b0      	blx	r6
 800ad1a:	1c43      	adds	r3, r0, #1
 800ad1c:	89a3      	ldrh	r3, [r4, #12]
 800ad1e:	d106      	bne.n	800ad2e <__sflush_r+0x62>
 800ad20:	6829      	ldr	r1, [r5, #0]
 800ad22:	291d      	cmp	r1, #29
 800ad24:	d82b      	bhi.n	800ad7e <__sflush_r+0xb2>
 800ad26:	4a2a      	ldr	r2, [pc, #168]	@ (800add0 <__sflush_r+0x104>)
 800ad28:	40ca      	lsrs	r2, r1
 800ad2a:	07d6      	lsls	r6, r2, #31
 800ad2c:	d527      	bpl.n	800ad7e <__sflush_r+0xb2>
 800ad2e:	2200      	movs	r2, #0
 800ad30:	6062      	str	r2, [r4, #4]
 800ad32:	04d9      	lsls	r1, r3, #19
 800ad34:	6922      	ldr	r2, [r4, #16]
 800ad36:	6022      	str	r2, [r4, #0]
 800ad38:	d504      	bpl.n	800ad44 <__sflush_r+0x78>
 800ad3a:	1c42      	adds	r2, r0, #1
 800ad3c:	d101      	bne.n	800ad42 <__sflush_r+0x76>
 800ad3e:	682b      	ldr	r3, [r5, #0]
 800ad40:	b903      	cbnz	r3, 800ad44 <__sflush_r+0x78>
 800ad42:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad46:	602f      	str	r7, [r5, #0]
 800ad48:	b1b9      	cbz	r1, 800ad7a <__sflush_r+0xae>
 800ad4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad4e:	4299      	cmp	r1, r3
 800ad50:	d002      	beq.n	800ad58 <__sflush_r+0x8c>
 800ad52:	4628      	mov	r0, r5
 800ad54:	f7fd fdd4 	bl	8008900 <_free_r>
 800ad58:	2300      	movs	r3, #0
 800ad5a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad5c:	e00d      	b.n	800ad7a <__sflush_r+0xae>
 800ad5e:	2301      	movs	r3, #1
 800ad60:	4628      	mov	r0, r5
 800ad62:	47b0      	blx	r6
 800ad64:	4602      	mov	r2, r0
 800ad66:	1c50      	adds	r0, r2, #1
 800ad68:	d1c9      	bne.n	800acfe <__sflush_r+0x32>
 800ad6a:	682b      	ldr	r3, [r5, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d0c6      	beq.n	800acfe <__sflush_r+0x32>
 800ad70:	2b1d      	cmp	r3, #29
 800ad72:	d001      	beq.n	800ad78 <__sflush_r+0xac>
 800ad74:	2b16      	cmp	r3, #22
 800ad76:	d11e      	bne.n	800adb6 <__sflush_r+0xea>
 800ad78:	602f      	str	r7, [r5, #0]
 800ad7a:	2000      	movs	r0, #0
 800ad7c:	e022      	b.n	800adc4 <__sflush_r+0xf8>
 800ad7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad82:	b21b      	sxth	r3, r3
 800ad84:	e01b      	b.n	800adbe <__sflush_r+0xf2>
 800ad86:	690f      	ldr	r7, [r1, #16]
 800ad88:	2f00      	cmp	r7, #0
 800ad8a:	d0f6      	beq.n	800ad7a <__sflush_r+0xae>
 800ad8c:	0793      	lsls	r3, r2, #30
 800ad8e:	680e      	ldr	r6, [r1, #0]
 800ad90:	bf08      	it	eq
 800ad92:	694b      	ldreq	r3, [r1, #20]
 800ad94:	600f      	str	r7, [r1, #0]
 800ad96:	bf18      	it	ne
 800ad98:	2300      	movne	r3, #0
 800ad9a:	eba6 0807 	sub.w	r8, r6, r7
 800ad9e:	608b      	str	r3, [r1, #8]
 800ada0:	f1b8 0f00 	cmp.w	r8, #0
 800ada4:	dde9      	ble.n	800ad7a <__sflush_r+0xae>
 800ada6:	6a21      	ldr	r1, [r4, #32]
 800ada8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800adaa:	4643      	mov	r3, r8
 800adac:	463a      	mov	r2, r7
 800adae:	4628      	mov	r0, r5
 800adb0:	47b0      	blx	r6
 800adb2:	2800      	cmp	r0, #0
 800adb4:	dc08      	bgt.n	800adc8 <__sflush_r+0xfc>
 800adb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adbe:	81a3      	strh	r3, [r4, #12]
 800adc0:	f04f 30ff 	mov.w	r0, #4294967295
 800adc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adc8:	4407      	add	r7, r0
 800adca:	eba8 0800 	sub.w	r8, r8, r0
 800adce:	e7e7      	b.n	800ada0 <__sflush_r+0xd4>
 800add0:	20400001 	.word	0x20400001

0800add4 <_fflush_r>:
 800add4:	b538      	push	{r3, r4, r5, lr}
 800add6:	690b      	ldr	r3, [r1, #16]
 800add8:	4605      	mov	r5, r0
 800adda:	460c      	mov	r4, r1
 800addc:	b913      	cbnz	r3, 800ade4 <_fflush_r+0x10>
 800adde:	2500      	movs	r5, #0
 800ade0:	4628      	mov	r0, r5
 800ade2:	bd38      	pop	{r3, r4, r5, pc}
 800ade4:	b118      	cbz	r0, 800adee <_fflush_r+0x1a>
 800ade6:	6a03      	ldr	r3, [r0, #32]
 800ade8:	b90b      	cbnz	r3, 800adee <_fflush_r+0x1a>
 800adea:	f7fc fdbb 	bl	8007964 <__sinit>
 800adee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d0f3      	beq.n	800adde <_fflush_r+0xa>
 800adf6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800adf8:	07d0      	lsls	r0, r2, #31
 800adfa:	d404      	bmi.n	800ae06 <_fflush_r+0x32>
 800adfc:	0599      	lsls	r1, r3, #22
 800adfe:	d402      	bmi.n	800ae06 <_fflush_r+0x32>
 800ae00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae02:	f7fc ff1a 	bl	8007c3a <__retarget_lock_acquire_recursive>
 800ae06:	4628      	mov	r0, r5
 800ae08:	4621      	mov	r1, r4
 800ae0a:	f7ff ff5f 	bl	800accc <__sflush_r>
 800ae0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae10:	07da      	lsls	r2, r3, #31
 800ae12:	4605      	mov	r5, r0
 800ae14:	d4e4      	bmi.n	800ade0 <_fflush_r+0xc>
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	059b      	lsls	r3, r3, #22
 800ae1a:	d4e1      	bmi.n	800ade0 <_fflush_r+0xc>
 800ae1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae1e:	f7fc ff0d 	bl	8007c3c <__retarget_lock_release_recursive>
 800ae22:	e7dd      	b.n	800ade0 <_fflush_r+0xc>

0800ae24 <__sccl>:
 800ae24:	b570      	push	{r4, r5, r6, lr}
 800ae26:	780b      	ldrb	r3, [r1, #0]
 800ae28:	4604      	mov	r4, r0
 800ae2a:	2b5e      	cmp	r3, #94	@ 0x5e
 800ae2c:	bf0b      	itete	eq
 800ae2e:	784b      	ldrbeq	r3, [r1, #1]
 800ae30:	1c4a      	addne	r2, r1, #1
 800ae32:	1c8a      	addeq	r2, r1, #2
 800ae34:	2100      	movne	r1, #0
 800ae36:	bf08      	it	eq
 800ae38:	2101      	moveq	r1, #1
 800ae3a:	3801      	subs	r0, #1
 800ae3c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ae40:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ae44:	42a8      	cmp	r0, r5
 800ae46:	d1fb      	bne.n	800ae40 <__sccl+0x1c>
 800ae48:	b90b      	cbnz	r3, 800ae4e <__sccl+0x2a>
 800ae4a:	1e50      	subs	r0, r2, #1
 800ae4c:	bd70      	pop	{r4, r5, r6, pc}
 800ae4e:	f081 0101 	eor.w	r1, r1, #1
 800ae52:	54e1      	strb	r1, [r4, r3]
 800ae54:	4610      	mov	r0, r2
 800ae56:	4602      	mov	r2, r0
 800ae58:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ae5c:	2d2d      	cmp	r5, #45	@ 0x2d
 800ae5e:	d005      	beq.n	800ae6c <__sccl+0x48>
 800ae60:	2d5d      	cmp	r5, #93	@ 0x5d
 800ae62:	d016      	beq.n	800ae92 <__sccl+0x6e>
 800ae64:	2d00      	cmp	r5, #0
 800ae66:	d0f1      	beq.n	800ae4c <__sccl+0x28>
 800ae68:	462b      	mov	r3, r5
 800ae6a:	e7f2      	b.n	800ae52 <__sccl+0x2e>
 800ae6c:	7846      	ldrb	r6, [r0, #1]
 800ae6e:	2e5d      	cmp	r6, #93	@ 0x5d
 800ae70:	d0fa      	beq.n	800ae68 <__sccl+0x44>
 800ae72:	42b3      	cmp	r3, r6
 800ae74:	dcf8      	bgt.n	800ae68 <__sccl+0x44>
 800ae76:	3002      	adds	r0, #2
 800ae78:	461a      	mov	r2, r3
 800ae7a:	3201      	adds	r2, #1
 800ae7c:	4296      	cmp	r6, r2
 800ae7e:	54a1      	strb	r1, [r4, r2]
 800ae80:	dcfb      	bgt.n	800ae7a <__sccl+0x56>
 800ae82:	1af2      	subs	r2, r6, r3
 800ae84:	3a01      	subs	r2, #1
 800ae86:	1c5d      	adds	r5, r3, #1
 800ae88:	42b3      	cmp	r3, r6
 800ae8a:	bfa8      	it	ge
 800ae8c:	2200      	movge	r2, #0
 800ae8e:	18ab      	adds	r3, r5, r2
 800ae90:	e7e1      	b.n	800ae56 <__sccl+0x32>
 800ae92:	4610      	mov	r0, r2
 800ae94:	e7da      	b.n	800ae4c <__sccl+0x28>

0800ae96 <__submore>:
 800ae96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae9a:	460c      	mov	r4, r1
 800ae9c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ae9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aea2:	4299      	cmp	r1, r3
 800aea4:	d11d      	bne.n	800aee2 <__submore+0x4c>
 800aea6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800aeaa:	f7fd fd9d 	bl	80089e8 <_malloc_r>
 800aeae:	b918      	cbnz	r0, 800aeb8 <__submore+0x22>
 800aeb0:	f04f 30ff 	mov.w	r0, #4294967295
 800aeb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aebc:	63a3      	str	r3, [r4, #56]	@ 0x38
 800aebe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800aec2:	6360      	str	r0, [r4, #52]	@ 0x34
 800aec4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800aec8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800aecc:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800aed0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800aed4:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800aed8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800aedc:	6020      	str	r0, [r4, #0]
 800aede:	2000      	movs	r0, #0
 800aee0:	e7e8      	b.n	800aeb4 <__submore+0x1e>
 800aee2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800aee4:	0077      	lsls	r7, r6, #1
 800aee6:	463a      	mov	r2, r7
 800aee8:	f000 fc63 	bl	800b7b2 <_realloc_r>
 800aeec:	4605      	mov	r5, r0
 800aeee:	2800      	cmp	r0, #0
 800aef0:	d0de      	beq.n	800aeb0 <__submore+0x1a>
 800aef2:	eb00 0806 	add.w	r8, r0, r6
 800aef6:	4601      	mov	r1, r0
 800aef8:	4632      	mov	r2, r6
 800aefa:	4640      	mov	r0, r8
 800aefc:	f000 f8c4 	bl	800b088 <memcpy>
 800af00:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800af04:	f8c4 8000 	str.w	r8, [r4]
 800af08:	e7e9      	b.n	800aede <__submore+0x48>

0800af0a <__swbuf_r>:
 800af0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0c:	460e      	mov	r6, r1
 800af0e:	4614      	mov	r4, r2
 800af10:	4605      	mov	r5, r0
 800af12:	b118      	cbz	r0, 800af1c <__swbuf_r+0x12>
 800af14:	6a03      	ldr	r3, [r0, #32]
 800af16:	b90b      	cbnz	r3, 800af1c <__swbuf_r+0x12>
 800af18:	f7fc fd24 	bl	8007964 <__sinit>
 800af1c:	69a3      	ldr	r3, [r4, #24]
 800af1e:	60a3      	str	r3, [r4, #8]
 800af20:	89a3      	ldrh	r3, [r4, #12]
 800af22:	071a      	lsls	r2, r3, #28
 800af24:	d501      	bpl.n	800af2a <__swbuf_r+0x20>
 800af26:	6923      	ldr	r3, [r4, #16]
 800af28:	b943      	cbnz	r3, 800af3c <__swbuf_r+0x32>
 800af2a:	4621      	mov	r1, r4
 800af2c:	4628      	mov	r0, r5
 800af2e:	f000 f82b 	bl	800af88 <__swsetup_r>
 800af32:	b118      	cbz	r0, 800af3c <__swbuf_r+0x32>
 800af34:	f04f 37ff 	mov.w	r7, #4294967295
 800af38:	4638      	mov	r0, r7
 800af3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af3c:	6823      	ldr	r3, [r4, #0]
 800af3e:	6922      	ldr	r2, [r4, #16]
 800af40:	1a98      	subs	r0, r3, r2
 800af42:	6963      	ldr	r3, [r4, #20]
 800af44:	b2f6      	uxtb	r6, r6
 800af46:	4283      	cmp	r3, r0
 800af48:	4637      	mov	r7, r6
 800af4a:	dc05      	bgt.n	800af58 <__swbuf_r+0x4e>
 800af4c:	4621      	mov	r1, r4
 800af4e:	4628      	mov	r0, r5
 800af50:	f7ff ff40 	bl	800add4 <_fflush_r>
 800af54:	2800      	cmp	r0, #0
 800af56:	d1ed      	bne.n	800af34 <__swbuf_r+0x2a>
 800af58:	68a3      	ldr	r3, [r4, #8]
 800af5a:	3b01      	subs	r3, #1
 800af5c:	60a3      	str	r3, [r4, #8]
 800af5e:	6823      	ldr	r3, [r4, #0]
 800af60:	1c5a      	adds	r2, r3, #1
 800af62:	6022      	str	r2, [r4, #0]
 800af64:	701e      	strb	r6, [r3, #0]
 800af66:	6962      	ldr	r2, [r4, #20]
 800af68:	1c43      	adds	r3, r0, #1
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d004      	beq.n	800af78 <__swbuf_r+0x6e>
 800af6e:	89a3      	ldrh	r3, [r4, #12]
 800af70:	07db      	lsls	r3, r3, #31
 800af72:	d5e1      	bpl.n	800af38 <__swbuf_r+0x2e>
 800af74:	2e0a      	cmp	r6, #10
 800af76:	d1df      	bne.n	800af38 <__swbuf_r+0x2e>
 800af78:	4621      	mov	r1, r4
 800af7a:	4628      	mov	r0, r5
 800af7c:	f7ff ff2a 	bl	800add4 <_fflush_r>
 800af80:	2800      	cmp	r0, #0
 800af82:	d0d9      	beq.n	800af38 <__swbuf_r+0x2e>
 800af84:	e7d6      	b.n	800af34 <__swbuf_r+0x2a>
	...

0800af88 <__swsetup_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4b29      	ldr	r3, [pc, #164]	@ (800b030 <__swsetup_r+0xa8>)
 800af8c:	4605      	mov	r5, r0
 800af8e:	6818      	ldr	r0, [r3, #0]
 800af90:	460c      	mov	r4, r1
 800af92:	b118      	cbz	r0, 800af9c <__swsetup_r+0x14>
 800af94:	6a03      	ldr	r3, [r0, #32]
 800af96:	b90b      	cbnz	r3, 800af9c <__swsetup_r+0x14>
 800af98:	f7fc fce4 	bl	8007964 <__sinit>
 800af9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afa0:	0719      	lsls	r1, r3, #28
 800afa2:	d422      	bmi.n	800afea <__swsetup_r+0x62>
 800afa4:	06da      	lsls	r2, r3, #27
 800afa6:	d407      	bmi.n	800afb8 <__swsetup_r+0x30>
 800afa8:	2209      	movs	r2, #9
 800afaa:	602a      	str	r2, [r5, #0]
 800afac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800afb0:	81a3      	strh	r3, [r4, #12]
 800afb2:	f04f 30ff 	mov.w	r0, #4294967295
 800afb6:	e033      	b.n	800b020 <__swsetup_r+0x98>
 800afb8:	0758      	lsls	r0, r3, #29
 800afba:	d512      	bpl.n	800afe2 <__swsetup_r+0x5a>
 800afbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afbe:	b141      	cbz	r1, 800afd2 <__swsetup_r+0x4a>
 800afc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800afc4:	4299      	cmp	r1, r3
 800afc6:	d002      	beq.n	800afce <__swsetup_r+0x46>
 800afc8:	4628      	mov	r0, r5
 800afca:	f7fd fc99 	bl	8008900 <_free_r>
 800afce:	2300      	movs	r3, #0
 800afd0:	6363      	str	r3, [r4, #52]	@ 0x34
 800afd2:	89a3      	ldrh	r3, [r4, #12]
 800afd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800afd8:	81a3      	strh	r3, [r4, #12]
 800afda:	2300      	movs	r3, #0
 800afdc:	6063      	str	r3, [r4, #4]
 800afde:	6923      	ldr	r3, [r4, #16]
 800afe0:	6023      	str	r3, [r4, #0]
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	f043 0308 	orr.w	r3, r3, #8
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	6923      	ldr	r3, [r4, #16]
 800afec:	b94b      	cbnz	r3, 800b002 <__swsetup_r+0x7a>
 800afee:	89a3      	ldrh	r3, [r4, #12]
 800aff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aff8:	d003      	beq.n	800b002 <__swsetup_r+0x7a>
 800affa:	4621      	mov	r1, r4
 800affc:	4628      	mov	r0, r5
 800affe:	f000 fcbd 	bl	800b97c <__smakebuf_r>
 800b002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b006:	f013 0201 	ands.w	r2, r3, #1
 800b00a:	d00a      	beq.n	800b022 <__swsetup_r+0x9a>
 800b00c:	2200      	movs	r2, #0
 800b00e:	60a2      	str	r2, [r4, #8]
 800b010:	6962      	ldr	r2, [r4, #20]
 800b012:	4252      	negs	r2, r2
 800b014:	61a2      	str	r2, [r4, #24]
 800b016:	6922      	ldr	r2, [r4, #16]
 800b018:	b942      	cbnz	r2, 800b02c <__swsetup_r+0xa4>
 800b01a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b01e:	d1c5      	bne.n	800afac <__swsetup_r+0x24>
 800b020:	bd38      	pop	{r3, r4, r5, pc}
 800b022:	0799      	lsls	r1, r3, #30
 800b024:	bf58      	it	pl
 800b026:	6962      	ldrpl	r2, [r4, #20]
 800b028:	60a2      	str	r2, [r4, #8]
 800b02a:	e7f4      	b.n	800b016 <__swsetup_r+0x8e>
 800b02c:	2000      	movs	r0, #0
 800b02e:	e7f7      	b.n	800b020 <__swsetup_r+0x98>
 800b030:	2000001c 	.word	0x2000001c

0800b034 <memmove>:
 800b034:	4288      	cmp	r0, r1
 800b036:	b510      	push	{r4, lr}
 800b038:	eb01 0402 	add.w	r4, r1, r2
 800b03c:	d902      	bls.n	800b044 <memmove+0x10>
 800b03e:	4284      	cmp	r4, r0
 800b040:	4623      	mov	r3, r4
 800b042:	d807      	bhi.n	800b054 <memmove+0x20>
 800b044:	1e43      	subs	r3, r0, #1
 800b046:	42a1      	cmp	r1, r4
 800b048:	d008      	beq.n	800b05c <memmove+0x28>
 800b04a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b04e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b052:	e7f8      	b.n	800b046 <memmove+0x12>
 800b054:	4402      	add	r2, r0
 800b056:	4601      	mov	r1, r0
 800b058:	428a      	cmp	r2, r1
 800b05a:	d100      	bne.n	800b05e <memmove+0x2a>
 800b05c:	bd10      	pop	{r4, pc}
 800b05e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b066:	e7f7      	b.n	800b058 <memmove+0x24>

0800b068 <_sbrk_r>:
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	4d06      	ldr	r5, [pc, #24]	@ (800b084 <_sbrk_r+0x1c>)
 800b06c:	2300      	movs	r3, #0
 800b06e:	4604      	mov	r4, r0
 800b070:	4608      	mov	r0, r1
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	f7f7 fb4c 	bl	8002710 <_sbrk>
 800b078:	1c43      	adds	r3, r0, #1
 800b07a:	d102      	bne.n	800b082 <_sbrk_r+0x1a>
 800b07c:	682b      	ldr	r3, [r5, #0]
 800b07e:	b103      	cbz	r3, 800b082 <_sbrk_r+0x1a>
 800b080:	6023      	str	r3, [r4, #0]
 800b082:	bd38      	pop	{r3, r4, r5, pc}
 800b084:	20000498 	.word	0x20000498

0800b088 <memcpy>:
 800b088:	440a      	add	r2, r1
 800b08a:	4291      	cmp	r1, r2
 800b08c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b090:	d100      	bne.n	800b094 <memcpy+0xc>
 800b092:	4770      	bx	lr
 800b094:	b510      	push	{r4, lr}
 800b096:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b09a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b09e:	4291      	cmp	r1, r2
 800b0a0:	d1f9      	bne.n	800b096 <memcpy+0xe>
 800b0a2:	bd10      	pop	{r4, pc}
 800b0a4:	0000      	movs	r0, r0
	...

0800b0a8 <nan>:
 800b0a8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b0b0 <nan+0x8>
 800b0ac:	4770      	bx	lr
 800b0ae:	bf00      	nop
 800b0b0:	00000000 	.word	0x00000000
 800b0b4:	7ff80000 	.word	0x7ff80000

0800b0b8 <__assert_func>:
 800b0b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0ba:	4614      	mov	r4, r2
 800b0bc:	461a      	mov	r2, r3
 800b0be:	4b09      	ldr	r3, [pc, #36]	@ (800b0e4 <__assert_func+0x2c>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	68d8      	ldr	r0, [r3, #12]
 800b0c6:	b14c      	cbz	r4, 800b0dc <__assert_func+0x24>
 800b0c8:	4b07      	ldr	r3, [pc, #28]	@ (800b0e8 <__assert_func+0x30>)
 800b0ca:	9100      	str	r1, [sp, #0]
 800b0cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0d0:	4906      	ldr	r1, [pc, #24]	@ (800b0ec <__assert_func+0x34>)
 800b0d2:	462b      	mov	r3, r5
 800b0d4:	f000 fc1a 	bl	800b90c <fiprintf>
 800b0d8:	f000 fcae 	bl	800ba38 <abort>
 800b0dc:	4b04      	ldr	r3, [pc, #16]	@ (800b0f0 <__assert_func+0x38>)
 800b0de:	461c      	mov	r4, r3
 800b0e0:	e7f3      	b.n	800b0ca <__assert_func+0x12>
 800b0e2:	bf00      	nop
 800b0e4:	2000001c 	.word	0x2000001c
 800b0e8:	0800c0bf 	.word	0x0800c0bf
 800b0ec:	0800c0cc 	.word	0x0800c0cc
 800b0f0:	0800c0fa 	.word	0x0800c0fa

0800b0f4 <_calloc_r>:
 800b0f4:	b570      	push	{r4, r5, r6, lr}
 800b0f6:	fba1 5402 	umull	r5, r4, r1, r2
 800b0fa:	b934      	cbnz	r4, 800b10a <_calloc_r+0x16>
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	f7fd fc73 	bl	80089e8 <_malloc_r>
 800b102:	4606      	mov	r6, r0
 800b104:	b928      	cbnz	r0, 800b112 <_calloc_r+0x1e>
 800b106:	4630      	mov	r0, r6
 800b108:	bd70      	pop	{r4, r5, r6, pc}
 800b10a:	220c      	movs	r2, #12
 800b10c:	6002      	str	r2, [r0, #0]
 800b10e:	2600      	movs	r6, #0
 800b110:	e7f9      	b.n	800b106 <_calloc_r+0x12>
 800b112:	462a      	mov	r2, r5
 800b114:	4621      	mov	r1, r4
 800b116:	f7fc fd00 	bl	8007b1a <memset>
 800b11a:	e7f4      	b.n	800b106 <_calloc_r+0x12>

0800b11c <rshift>:
 800b11c:	6903      	ldr	r3, [r0, #16]
 800b11e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b122:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b126:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b12a:	f100 0414 	add.w	r4, r0, #20
 800b12e:	dd45      	ble.n	800b1bc <rshift+0xa0>
 800b130:	f011 011f 	ands.w	r1, r1, #31
 800b134:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b138:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b13c:	d10c      	bne.n	800b158 <rshift+0x3c>
 800b13e:	f100 0710 	add.w	r7, r0, #16
 800b142:	4629      	mov	r1, r5
 800b144:	42b1      	cmp	r1, r6
 800b146:	d334      	bcc.n	800b1b2 <rshift+0x96>
 800b148:	1a9b      	subs	r3, r3, r2
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	1eea      	subs	r2, r5, #3
 800b14e:	4296      	cmp	r6, r2
 800b150:	bf38      	it	cc
 800b152:	2300      	movcc	r3, #0
 800b154:	4423      	add	r3, r4
 800b156:	e015      	b.n	800b184 <rshift+0x68>
 800b158:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b15c:	f1c1 0820 	rsb	r8, r1, #32
 800b160:	40cf      	lsrs	r7, r1
 800b162:	f105 0e04 	add.w	lr, r5, #4
 800b166:	46a1      	mov	r9, r4
 800b168:	4576      	cmp	r6, lr
 800b16a:	46f4      	mov	ip, lr
 800b16c:	d815      	bhi.n	800b19a <rshift+0x7e>
 800b16e:	1a9a      	subs	r2, r3, r2
 800b170:	0092      	lsls	r2, r2, #2
 800b172:	3a04      	subs	r2, #4
 800b174:	3501      	adds	r5, #1
 800b176:	42ae      	cmp	r6, r5
 800b178:	bf38      	it	cc
 800b17a:	2200      	movcc	r2, #0
 800b17c:	18a3      	adds	r3, r4, r2
 800b17e:	50a7      	str	r7, [r4, r2]
 800b180:	b107      	cbz	r7, 800b184 <rshift+0x68>
 800b182:	3304      	adds	r3, #4
 800b184:	1b1a      	subs	r2, r3, r4
 800b186:	42a3      	cmp	r3, r4
 800b188:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b18c:	bf08      	it	eq
 800b18e:	2300      	moveq	r3, #0
 800b190:	6102      	str	r2, [r0, #16]
 800b192:	bf08      	it	eq
 800b194:	6143      	streq	r3, [r0, #20]
 800b196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b19a:	f8dc c000 	ldr.w	ip, [ip]
 800b19e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b1a2:	ea4c 0707 	orr.w	r7, ip, r7
 800b1a6:	f849 7b04 	str.w	r7, [r9], #4
 800b1aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1ae:	40cf      	lsrs	r7, r1
 800b1b0:	e7da      	b.n	800b168 <rshift+0x4c>
 800b1b2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b1b6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b1ba:	e7c3      	b.n	800b144 <rshift+0x28>
 800b1bc:	4623      	mov	r3, r4
 800b1be:	e7e1      	b.n	800b184 <rshift+0x68>

0800b1c0 <__hexdig_fun>:
 800b1c0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b1c4:	2b09      	cmp	r3, #9
 800b1c6:	d802      	bhi.n	800b1ce <__hexdig_fun+0xe>
 800b1c8:	3820      	subs	r0, #32
 800b1ca:	b2c0      	uxtb	r0, r0
 800b1cc:	4770      	bx	lr
 800b1ce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b1d2:	2b05      	cmp	r3, #5
 800b1d4:	d801      	bhi.n	800b1da <__hexdig_fun+0x1a>
 800b1d6:	3847      	subs	r0, #71	@ 0x47
 800b1d8:	e7f7      	b.n	800b1ca <__hexdig_fun+0xa>
 800b1da:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b1de:	2b05      	cmp	r3, #5
 800b1e0:	d801      	bhi.n	800b1e6 <__hexdig_fun+0x26>
 800b1e2:	3827      	subs	r0, #39	@ 0x27
 800b1e4:	e7f1      	b.n	800b1ca <__hexdig_fun+0xa>
 800b1e6:	2000      	movs	r0, #0
 800b1e8:	4770      	bx	lr
	...

0800b1ec <__gethex>:
 800b1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f0:	b085      	sub	sp, #20
 800b1f2:	468a      	mov	sl, r1
 800b1f4:	9302      	str	r3, [sp, #8]
 800b1f6:	680b      	ldr	r3, [r1, #0]
 800b1f8:	9001      	str	r0, [sp, #4]
 800b1fa:	4690      	mov	r8, r2
 800b1fc:	1c9c      	adds	r4, r3, #2
 800b1fe:	46a1      	mov	r9, r4
 800b200:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b204:	2830      	cmp	r0, #48	@ 0x30
 800b206:	d0fa      	beq.n	800b1fe <__gethex+0x12>
 800b208:	eba9 0303 	sub.w	r3, r9, r3
 800b20c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b210:	f7ff ffd6 	bl	800b1c0 <__hexdig_fun>
 800b214:	4605      	mov	r5, r0
 800b216:	2800      	cmp	r0, #0
 800b218:	d168      	bne.n	800b2ec <__gethex+0x100>
 800b21a:	49a0      	ldr	r1, [pc, #640]	@ (800b49c <__gethex+0x2b0>)
 800b21c:	2201      	movs	r2, #1
 800b21e:	4648      	mov	r0, r9
 800b220:	f7fc fc83 	bl	8007b2a <strncmp>
 800b224:	4607      	mov	r7, r0
 800b226:	2800      	cmp	r0, #0
 800b228:	d167      	bne.n	800b2fa <__gethex+0x10e>
 800b22a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b22e:	4626      	mov	r6, r4
 800b230:	f7ff ffc6 	bl	800b1c0 <__hexdig_fun>
 800b234:	2800      	cmp	r0, #0
 800b236:	d062      	beq.n	800b2fe <__gethex+0x112>
 800b238:	4623      	mov	r3, r4
 800b23a:	7818      	ldrb	r0, [r3, #0]
 800b23c:	2830      	cmp	r0, #48	@ 0x30
 800b23e:	4699      	mov	r9, r3
 800b240:	f103 0301 	add.w	r3, r3, #1
 800b244:	d0f9      	beq.n	800b23a <__gethex+0x4e>
 800b246:	f7ff ffbb 	bl	800b1c0 <__hexdig_fun>
 800b24a:	fab0 f580 	clz	r5, r0
 800b24e:	096d      	lsrs	r5, r5, #5
 800b250:	f04f 0b01 	mov.w	fp, #1
 800b254:	464a      	mov	r2, r9
 800b256:	4616      	mov	r6, r2
 800b258:	3201      	adds	r2, #1
 800b25a:	7830      	ldrb	r0, [r6, #0]
 800b25c:	f7ff ffb0 	bl	800b1c0 <__hexdig_fun>
 800b260:	2800      	cmp	r0, #0
 800b262:	d1f8      	bne.n	800b256 <__gethex+0x6a>
 800b264:	498d      	ldr	r1, [pc, #564]	@ (800b49c <__gethex+0x2b0>)
 800b266:	2201      	movs	r2, #1
 800b268:	4630      	mov	r0, r6
 800b26a:	f7fc fc5e 	bl	8007b2a <strncmp>
 800b26e:	2800      	cmp	r0, #0
 800b270:	d13f      	bne.n	800b2f2 <__gethex+0x106>
 800b272:	b944      	cbnz	r4, 800b286 <__gethex+0x9a>
 800b274:	1c74      	adds	r4, r6, #1
 800b276:	4622      	mov	r2, r4
 800b278:	4616      	mov	r6, r2
 800b27a:	3201      	adds	r2, #1
 800b27c:	7830      	ldrb	r0, [r6, #0]
 800b27e:	f7ff ff9f 	bl	800b1c0 <__hexdig_fun>
 800b282:	2800      	cmp	r0, #0
 800b284:	d1f8      	bne.n	800b278 <__gethex+0x8c>
 800b286:	1ba4      	subs	r4, r4, r6
 800b288:	00a7      	lsls	r7, r4, #2
 800b28a:	7833      	ldrb	r3, [r6, #0]
 800b28c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b290:	2b50      	cmp	r3, #80	@ 0x50
 800b292:	d13e      	bne.n	800b312 <__gethex+0x126>
 800b294:	7873      	ldrb	r3, [r6, #1]
 800b296:	2b2b      	cmp	r3, #43	@ 0x2b
 800b298:	d033      	beq.n	800b302 <__gethex+0x116>
 800b29a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b29c:	d034      	beq.n	800b308 <__gethex+0x11c>
 800b29e:	1c71      	adds	r1, r6, #1
 800b2a0:	2400      	movs	r4, #0
 800b2a2:	7808      	ldrb	r0, [r1, #0]
 800b2a4:	f7ff ff8c 	bl	800b1c0 <__hexdig_fun>
 800b2a8:	1e43      	subs	r3, r0, #1
 800b2aa:	b2db      	uxtb	r3, r3
 800b2ac:	2b18      	cmp	r3, #24
 800b2ae:	d830      	bhi.n	800b312 <__gethex+0x126>
 800b2b0:	f1a0 0210 	sub.w	r2, r0, #16
 800b2b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b2b8:	f7ff ff82 	bl	800b1c0 <__hexdig_fun>
 800b2bc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b2c0:	fa5f fc8c 	uxtb.w	ip, ip
 800b2c4:	f1bc 0f18 	cmp.w	ip, #24
 800b2c8:	f04f 030a 	mov.w	r3, #10
 800b2cc:	d91e      	bls.n	800b30c <__gethex+0x120>
 800b2ce:	b104      	cbz	r4, 800b2d2 <__gethex+0xe6>
 800b2d0:	4252      	negs	r2, r2
 800b2d2:	4417      	add	r7, r2
 800b2d4:	f8ca 1000 	str.w	r1, [sl]
 800b2d8:	b1ed      	cbz	r5, 800b316 <__gethex+0x12a>
 800b2da:	f1bb 0f00 	cmp.w	fp, #0
 800b2de:	bf0c      	ite	eq
 800b2e0:	2506      	moveq	r5, #6
 800b2e2:	2500      	movne	r5, #0
 800b2e4:	4628      	mov	r0, r5
 800b2e6:	b005      	add	sp, #20
 800b2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ec:	2500      	movs	r5, #0
 800b2ee:	462c      	mov	r4, r5
 800b2f0:	e7b0      	b.n	800b254 <__gethex+0x68>
 800b2f2:	2c00      	cmp	r4, #0
 800b2f4:	d1c7      	bne.n	800b286 <__gethex+0x9a>
 800b2f6:	4627      	mov	r7, r4
 800b2f8:	e7c7      	b.n	800b28a <__gethex+0x9e>
 800b2fa:	464e      	mov	r6, r9
 800b2fc:	462f      	mov	r7, r5
 800b2fe:	2501      	movs	r5, #1
 800b300:	e7c3      	b.n	800b28a <__gethex+0x9e>
 800b302:	2400      	movs	r4, #0
 800b304:	1cb1      	adds	r1, r6, #2
 800b306:	e7cc      	b.n	800b2a2 <__gethex+0xb6>
 800b308:	2401      	movs	r4, #1
 800b30a:	e7fb      	b.n	800b304 <__gethex+0x118>
 800b30c:	fb03 0002 	mla	r0, r3, r2, r0
 800b310:	e7ce      	b.n	800b2b0 <__gethex+0xc4>
 800b312:	4631      	mov	r1, r6
 800b314:	e7de      	b.n	800b2d4 <__gethex+0xe8>
 800b316:	eba6 0309 	sub.w	r3, r6, r9
 800b31a:	3b01      	subs	r3, #1
 800b31c:	4629      	mov	r1, r5
 800b31e:	2b07      	cmp	r3, #7
 800b320:	dc0a      	bgt.n	800b338 <__gethex+0x14c>
 800b322:	9801      	ldr	r0, [sp, #4]
 800b324:	f7fd fbec 	bl	8008b00 <_Balloc>
 800b328:	4604      	mov	r4, r0
 800b32a:	b940      	cbnz	r0, 800b33e <__gethex+0x152>
 800b32c:	4b5c      	ldr	r3, [pc, #368]	@ (800b4a0 <__gethex+0x2b4>)
 800b32e:	4602      	mov	r2, r0
 800b330:	21e4      	movs	r1, #228	@ 0xe4
 800b332:	485c      	ldr	r0, [pc, #368]	@ (800b4a4 <__gethex+0x2b8>)
 800b334:	f7ff fec0 	bl	800b0b8 <__assert_func>
 800b338:	3101      	adds	r1, #1
 800b33a:	105b      	asrs	r3, r3, #1
 800b33c:	e7ef      	b.n	800b31e <__gethex+0x132>
 800b33e:	f100 0a14 	add.w	sl, r0, #20
 800b342:	2300      	movs	r3, #0
 800b344:	4655      	mov	r5, sl
 800b346:	469b      	mov	fp, r3
 800b348:	45b1      	cmp	r9, r6
 800b34a:	d337      	bcc.n	800b3bc <__gethex+0x1d0>
 800b34c:	f845 bb04 	str.w	fp, [r5], #4
 800b350:	eba5 050a 	sub.w	r5, r5, sl
 800b354:	10ad      	asrs	r5, r5, #2
 800b356:	6125      	str	r5, [r4, #16]
 800b358:	4658      	mov	r0, fp
 800b35a:	f7fd fcc3 	bl	8008ce4 <__hi0bits>
 800b35e:	016d      	lsls	r5, r5, #5
 800b360:	f8d8 6000 	ldr.w	r6, [r8]
 800b364:	1a2d      	subs	r5, r5, r0
 800b366:	42b5      	cmp	r5, r6
 800b368:	dd54      	ble.n	800b414 <__gethex+0x228>
 800b36a:	1bad      	subs	r5, r5, r6
 800b36c:	4629      	mov	r1, r5
 800b36e:	4620      	mov	r0, r4
 800b370:	f7fe f84f 	bl	8009412 <__any_on>
 800b374:	4681      	mov	r9, r0
 800b376:	b178      	cbz	r0, 800b398 <__gethex+0x1ac>
 800b378:	1e6b      	subs	r3, r5, #1
 800b37a:	1159      	asrs	r1, r3, #5
 800b37c:	f003 021f 	and.w	r2, r3, #31
 800b380:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b384:	f04f 0901 	mov.w	r9, #1
 800b388:	fa09 f202 	lsl.w	r2, r9, r2
 800b38c:	420a      	tst	r2, r1
 800b38e:	d003      	beq.n	800b398 <__gethex+0x1ac>
 800b390:	454b      	cmp	r3, r9
 800b392:	dc36      	bgt.n	800b402 <__gethex+0x216>
 800b394:	f04f 0902 	mov.w	r9, #2
 800b398:	4629      	mov	r1, r5
 800b39a:	4620      	mov	r0, r4
 800b39c:	f7ff febe 	bl	800b11c <rshift>
 800b3a0:	442f      	add	r7, r5
 800b3a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b3a6:	42bb      	cmp	r3, r7
 800b3a8:	da42      	bge.n	800b430 <__gethex+0x244>
 800b3aa:	9801      	ldr	r0, [sp, #4]
 800b3ac:	4621      	mov	r1, r4
 800b3ae:	f7fd fbe7 	bl	8008b80 <_Bfree>
 800b3b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	6013      	str	r3, [r2, #0]
 800b3b8:	25a3      	movs	r5, #163	@ 0xa3
 800b3ba:	e793      	b.n	800b2e4 <__gethex+0xf8>
 800b3bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b3c0:	2a2e      	cmp	r2, #46	@ 0x2e
 800b3c2:	d012      	beq.n	800b3ea <__gethex+0x1fe>
 800b3c4:	2b20      	cmp	r3, #32
 800b3c6:	d104      	bne.n	800b3d2 <__gethex+0x1e6>
 800b3c8:	f845 bb04 	str.w	fp, [r5], #4
 800b3cc:	f04f 0b00 	mov.w	fp, #0
 800b3d0:	465b      	mov	r3, fp
 800b3d2:	7830      	ldrb	r0, [r6, #0]
 800b3d4:	9303      	str	r3, [sp, #12]
 800b3d6:	f7ff fef3 	bl	800b1c0 <__hexdig_fun>
 800b3da:	9b03      	ldr	r3, [sp, #12]
 800b3dc:	f000 000f 	and.w	r0, r0, #15
 800b3e0:	4098      	lsls	r0, r3
 800b3e2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b3e6:	3304      	adds	r3, #4
 800b3e8:	e7ae      	b.n	800b348 <__gethex+0x15c>
 800b3ea:	45b1      	cmp	r9, r6
 800b3ec:	d8ea      	bhi.n	800b3c4 <__gethex+0x1d8>
 800b3ee:	492b      	ldr	r1, [pc, #172]	@ (800b49c <__gethex+0x2b0>)
 800b3f0:	9303      	str	r3, [sp, #12]
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f7fc fb98 	bl	8007b2a <strncmp>
 800b3fa:	9b03      	ldr	r3, [sp, #12]
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d1e1      	bne.n	800b3c4 <__gethex+0x1d8>
 800b400:	e7a2      	b.n	800b348 <__gethex+0x15c>
 800b402:	1ea9      	subs	r1, r5, #2
 800b404:	4620      	mov	r0, r4
 800b406:	f7fe f804 	bl	8009412 <__any_on>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d0c2      	beq.n	800b394 <__gethex+0x1a8>
 800b40e:	f04f 0903 	mov.w	r9, #3
 800b412:	e7c1      	b.n	800b398 <__gethex+0x1ac>
 800b414:	da09      	bge.n	800b42a <__gethex+0x23e>
 800b416:	1b75      	subs	r5, r6, r5
 800b418:	4621      	mov	r1, r4
 800b41a:	9801      	ldr	r0, [sp, #4]
 800b41c:	462a      	mov	r2, r5
 800b41e:	f7fd fdbf 	bl	8008fa0 <__lshift>
 800b422:	1b7f      	subs	r7, r7, r5
 800b424:	4604      	mov	r4, r0
 800b426:	f100 0a14 	add.w	sl, r0, #20
 800b42a:	f04f 0900 	mov.w	r9, #0
 800b42e:	e7b8      	b.n	800b3a2 <__gethex+0x1b6>
 800b430:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b434:	42bd      	cmp	r5, r7
 800b436:	dd6f      	ble.n	800b518 <__gethex+0x32c>
 800b438:	1bed      	subs	r5, r5, r7
 800b43a:	42ae      	cmp	r6, r5
 800b43c:	dc34      	bgt.n	800b4a8 <__gethex+0x2bc>
 800b43e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b442:	2b02      	cmp	r3, #2
 800b444:	d022      	beq.n	800b48c <__gethex+0x2a0>
 800b446:	2b03      	cmp	r3, #3
 800b448:	d024      	beq.n	800b494 <__gethex+0x2a8>
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d115      	bne.n	800b47a <__gethex+0x28e>
 800b44e:	42ae      	cmp	r6, r5
 800b450:	d113      	bne.n	800b47a <__gethex+0x28e>
 800b452:	2e01      	cmp	r6, #1
 800b454:	d10b      	bne.n	800b46e <__gethex+0x282>
 800b456:	9a02      	ldr	r2, [sp, #8]
 800b458:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b45c:	6013      	str	r3, [r2, #0]
 800b45e:	2301      	movs	r3, #1
 800b460:	6123      	str	r3, [r4, #16]
 800b462:	f8ca 3000 	str.w	r3, [sl]
 800b466:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b468:	2562      	movs	r5, #98	@ 0x62
 800b46a:	601c      	str	r4, [r3, #0]
 800b46c:	e73a      	b.n	800b2e4 <__gethex+0xf8>
 800b46e:	1e71      	subs	r1, r6, #1
 800b470:	4620      	mov	r0, r4
 800b472:	f7fd ffce 	bl	8009412 <__any_on>
 800b476:	2800      	cmp	r0, #0
 800b478:	d1ed      	bne.n	800b456 <__gethex+0x26a>
 800b47a:	9801      	ldr	r0, [sp, #4]
 800b47c:	4621      	mov	r1, r4
 800b47e:	f7fd fb7f 	bl	8008b80 <_Bfree>
 800b482:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b484:	2300      	movs	r3, #0
 800b486:	6013      	str	r3, [r2, #0]
 800b488:	2550      	movs	r5, #80	@ 0x50
 800b48a:	e72b      	b.n	800b2e4 <__gethex+0xf8>
 800b48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d1f3      	bne.n	800b47a <__gethex+0x28e>
 800b492:	e7e0      	b.n	800b456 <__gethex+0x26a>
 800b494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1dd      	bne.n	800b456 <__gethex+0x26a>
 800b49a:	e7ee      	b.n	800b47a <__gethex+0x28e>
 800b49c:	0800c089 	.word	0x0800c089
 800b4a0:	0800c01f 	.word	0x0800c01f
 800b4a4:	0800c0fb 	.word	0x0800c0fb
 800b4a8:	1e6f      	subs	r7, r5, #1
 800b4aa:	f1b9 0f00 	cmp.w	r9, #0
 800b4ae:	d130      	bne.n	800b512 <__gethex+0x326>
 800b4b0:	b127      	cbz	r7, 800b4bc <__gethex+0x2d0>
 800b4b2:	4639      	mov	r1, r7
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	f7fd ffac 	bl	8009412 <__any_on>
 800b4ba:	4681      	mov	r9, r0
 800b4bc:	117a      	asrs	r2, r7, #5
 800b4be:	2301      	movs	r3, #1
 800b4c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b4c4:	f007 071f 	and.w	r7, r7, #31
 800b4c8:	40bb      	lsls	r3, r7
 800b4ca:	4213      	tst	r3, r2
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	bf18      	it	ne
 800b4d2:	f049 0902 	orrne.w	r9, r9, #2
 800b4d6:	f7ff fe21 	bl	800b11c <rshift>
 800b4da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b4de:	1b76      	subs	r6, r6, r5
 800b4e0:	2502      	movs	r5, #2
 800b4e2:	f1b9 0f00 	cmp.w	r9, #0
 800b4e6:	d047      	beq.n	800b578 <__gethex+0x38c>
 800b4e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d015      	beq.n	800b51c <__gethex+0x330>
 800b4f0:	2b03      	cmp	r3, #3
 800b4f2:	d017      	beq.n	800b524 <__gethex+0x338>
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d109      	bne.n	800b50c <__gethex+0x320>
 800b4f8:	f019 0f02 	tst.w	r9, #2
 800b4fc:	d006      	beq.n	800b50c <__gethex+0x320>
 800b4fe:	f8da 3000 	ldr.w	r3, [sl]
 800b502:	ea49 0903 	orr.w	r9, r9, r3
 800b506:	f019 0f01 	tst.w	r9, #1
 800b50a:	d10e      	bne.n	800b52a <__gethex+0x33e>
 800b50c:	f045 0510 	orr.w	r5, r5, #16
 800b510:	e032      	b.n	800b578 <__gethex+0x38c>
 800b512:	f04f 0901 	mov.w	r9, #1
 800b516:	e7d1      	b.n	800b4bc <__gethex+0x2d0>
 800b518:	2501      	movs	r5, #1
 800b51a:	e7e2      	b.n	800b4e2 <__gethex+0x2f6>
 800b51c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b51e:	f1c3 0301 	rsb	r3, r3, #1
 800b522:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b526:	2b00      	cmp	r3, #0
 800b528:	d0f0      	beq.n	800b50c <__gethex+0x320>
 800b52a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b52e:	f104 0314 	add.w	r3, r4, #20
 800b532:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b536:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b53a:	f04f 0c00 	mov.w	ip, #0
 800b53e:	4618      	mov	r0, r3
 800b540:	f853 2b04 	ldr.w	r2, [r3], #4
 800b544:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b548:	d01b      	beq.n	800b582 <__gethex+0x396>
 800b54a:	3201      	adds	r2, #1
 800b54c:	6002      	str	r2, [r0, #0]
 800b54e:	2d02      	cmp	r5, #2
 800b550:	f104 0314 	add.w	r3, r4, #20
 800b554:	d13c      	bne.n	800b5d0 <__gethex+0x3e4>
 800b556:	f8d8 2000 	ldr.w	r2, [r8]
 800b55a:	3a01      	subs	r2, #1
 800b55c:	42b2      	cmp	r2, r6
 800b55e:	d109      	bne.n	800b574 <__gethex+0x388>
 800b560:	1171      	asrs	r1, r6, #5
 800b562:	2201      	movs	r2, #1
 800b564:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b568:	f006 061f 	and.w	r6, r6, #31
 800b56c:	fa02 f606 	lsl.w	r6, r2, r6
 800b570:	421e      	tst	r6, r3
 800b572:	d13a      	bne.n	800b5ea <__gethex+0x3fe>
 800b574:	f045 0520 	orr.w	r5, r5, #32
 800b578:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b57a:	601c      	str	r4, [r3, #0]
 800b57c:	9b02      	ldr	r3, [sp, #8]
 800b57e:	601f      	str	r7, [r3, #0]
 800b580:	e6b0      	b.n	800b2e4 <__gethex+0xf8>
 800b582:	4299      	cmp	r1, r3
 800b584:	f843 cc04 	str.w	ip, [r3, #-4]
 800b588:	d8d9      	bhi.n	800b53e <__gethex+0x352>
 800b58a:	68a3      	ldr	r3, [r4, #8]
 800b58c:	459b      	cmp	fp, r3
 800b58e:	db17      	blt.n	800b5c0 <__gethex+0x3d4>
 800b590:	6861      	ldr	r1, [r4, #4]
 800b592:	9801      	ldr	r0, [sp, #4]
 800b594:	3101      	adds	r1, #1
 800b596:	f7fd fab3 	bl	8008b00 <_Balloc>
 800b59a:	4681      	mov	r9, r0
 800b59c:	b918      	cbnz	r0, 800b5a6 <__gethex+0x3ba>
 800b59e:	4b1a      	ldr	r3, [pc, #104]	@ (800b608 <__gethex+0x41c>)
 800b5a0:	4602      	mov	r2, r0
 800b5a2:	2184      	movs	r1, #132	@ 0x84
 800b5a4:	e6c5      	b.n	800b332 <__gethex+0x146>
 800b5a6:	6922      	ldr	r2, [r4, #16]
 800b5a8:	3202      	adds	r2, #2
 800b5aa:	f104 010c 	add.w	r1, r4, #12
 800b5ae:	0092      	lsls	r2, r2, #2
 800b5b0:	300c      	adds	r0, #12
 800b5b2:	f7ff fd69 	bl	800b088 <memcpy>
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	9801      	ldr	r0, [sp, #4]
 800b5ba:	f7fd fae1 	bl	8008b80 <_Bfree>
 800b5be:	464c      	mov	r4, r9
 800b5c0:	6923      	ldr	r3, [r4, #16]
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5c8:	6122      	str	r2, [r4, #16]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	615a      	str	r2, [r3, #20]
 800b5ce:	e7be      	b.n	800b54e <__gethex+0x362>
 800b5d0:	6922      	ldr	r2, [r4, #16]
 800b5d2:	455a      	cmp	r2, fp
 800b5d4:	dd0b      	ble.n	800b5ee <__gethex+0x402>
 800b5d6:	2101      	movs	r1, #1
 800b5d8:	4620      	mov	r0, r4
 800b5da:	f7ff fd9f 	bl	800b11c <rshift>
 800b5de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b5e2:	3701      	adds	r7, #1
 800b5e4:	42bb      	cmp	r3, r7
 800b5e6:	f6ff aee0 	blt.w	800b3aa <__gethex+0x1be>
 800b5ea:	2501      	movs	r5, #1
 800b5ec:	e7c2      	b.n	800b574 <__gethex+0x388>
 800b5ee:	f016 061f 	ands.w	r6, r6, #31
 800b5f2:	d0fa      	beq.n	800b5ea <__gethex+0x3fe>
 800b5f4:	4453      	add	r3, sl
 800b5f6:	f1c6 0620 	rsb	r6, r6, #32
 800b5fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b5fe:	f7fd fb71 	bl	8008ce4 <__hi0bits>
 800b602:	42b0      	cmp	r0, r6
 800b604:	dbe7      	blt.n	800b5d6 <__gethex+0x3ea>
 800b606:	e7f0      	b.n	800b5ea <__gethex+0x3fe>
 800b608:	0800c01f 	.word	0x0800c01f

0800b60c <L_shift>:
 800b60c:	f1c2 0208 	rsb	r2, r2, #8
 800b610:	0092      	lsls	r2, r2, #2
 800b612:	b570      	push	{r4, r5, r6, lr}
 800b614:	f1c2 0620 	rsb	r6, r2, #32
 800b618:	6843      	ldr	r3, [r0, #4]
 800b61a:	6804      	ldr	r4, [r0, #0]
 800b61c:	fa03 f506 	lsl.w	r5, r3, r6
 800b620:	432c      	orrs	r4, r5
 800b622:	40d3      	lsrs	r3, r2
 800b624:	6004      	str	r4, [r0, #0]
 800b626:	f840 3f04 	str.w	r3, [r0, #4]!
 800b62a:	4288      	cmp	r0, r1
 800b62c:	d3f4      	bcc.n	800b618 <L_shift+0xc>
 800b62e:	bd70      	pop	{r4, r5, r6, pc}

0800b630 <__match>:
 800b630:	b530      	push	{r4, r5, lr}
 800b632:	6803      	ldr	r3, [r0, #0]
 800b634:	3301      	adds	r3, #1
 800b636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b63a:	b914      	cbnz	r4, 800b642 <__match+0x12>
 800b63c:	6003      	str	r3, [r0, #0]
 800b63e:	2001      	movs	r0, #1
 800b640:	bd30      	pop	{r4, r5, pc}
 800b642:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b646:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b64a:	2d19      	cmp	r5, #25
 800b64c:	bf98      	it	ls
 800b64e:	3220      	addls	r2, #32
 800b650:	42a2      	cmp	r2, r4
 800b652:	d0f0      	beq.n	800b636 <__match+0x6>
 800b654:	2000      	movs	r0, #0
 800b656:	e7f3      	b.n	800b640 <__match+0x10>

0800b658 <__hexnan>:
 800b658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b65c:	680b      	ldr	r3, [r1, #0]
 800b65e:	6801      	ldr	r1, [r0, #0]
 800b660:	115e      	asrs	r6, r3, #5
 800b662:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b666:	f013 031f 	ands.w	r3, r3, #31
 800b66a:	b087      	sub	sp, #28
 800b66c:	bf18      	it	ne
 800b66e:	3604      	addne	r6, #4
 800b670:	2500      	movs	r5, #0
 800b672:	1f37      	subs	r7, r6, #4
 800b674:	4682      	mov	sl, r0
 800b676:	4690      	mov	r8, r2
 800b678:	9301      	str	r3, [sp, #4]
 800b67a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b67e:	46b9      	mov	r9, r7
 800b680:	463c      	mov	r4, r7
 800b682:	9502      	str	r5, [sp, #8]
 800b684:	46ab      	mov	fp, r5
 800b686:	784a      	ldrb	r2, [r1, #1]
 800b688:	1c4b      	adds	r3, r1, #1
 800b68a:	9303      	str	r3, [sp, #12]
 800b68c:	b342      	cbz	r2, 800b6e0 <__hexnan+0x88>
 800b68e:	4610      	mov	r0, r2
 800b690:	9105      	str	r1, [sp, #20]
 800b692:	9204      	str	r2, [sp, #16]
 800b694:	f7ff fd94 	bl	800b1c0 <__hexdig_fun>
 800b698:	2800      	cmp	r0, #0
 800b69a:	d151      	bne.n	800b740 <__hexnan+0xe8>
 800b69c:	9a04      	ldr	r2, [sp, #16]
 800b69e:	9905      	ldr	r1, [sp, #20]
 800b6a0:	2a20      	cmp	r2, #32
 800b6a2:	d818      	bhi.n	800b6d6 <__hexnan+0x7e>
 800b6a4:	9b02      	ldr	r3, [sp, #8]
 800b6a6:	459b      	cmp	fp, r3
 800b6a8:	dd13      	ble.n	800b6d2 <__hexnan+0x7a>
 800b6aa:	454c      	cmp	r4, r9
 800b6ac:	d206      	bcs.n	800b6bc <__hexnan+0x64>
 800b6ae:	2d07      	cmp	r5, #7
 800b6b0:	dc04      	bgt.n	800b6bc <__hexnan+0x64>
 800b6b2:	462a      	mov	r2, r5
 800b6b4:	4649      	mov	r1, r9
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f7ff ffa8 	bl	800b60c <L_shift>
 800b6bc:	4544      	cmp	r4, r8
 800b6be:	d952      	bls.n	800b766 <__hexnan+0x10e>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	f1a4 0904 	sub.w	r9, r4, #4
 800b6c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b6ca:	f8cd b008 	str.w	fp, [sp, #8]
 800b6ce:	464c      	mov	r4, r9
 800b6d0:	461d      	mov	r5, r3
 800b6d2:	9903      	ldr	r1, [sp, #12]
 800b6d4:	e7d7      	b.n	800b686 <__hexnan+0x2e>
 800b6d6:	2a29      	cmp	r2, #41	@ 0x29
 800b6d8:	d157      	bne.n	800b78a <__hexnan+0x132>
 800b6da:	3102      	adds	r1, #2
 800b6dc:	f8ca 1000 	str.w	r1, [sl]
 800b6e0:	f1bb 0f00 	cmp.w	fp, #0
 800b6e4:	d051      	beq.n	800b78a <__hexnan+0x132>
 800b6e6:	454c      	cmp	r4, r9
 800b6e8:	d206      	bcs.n	800b6f8 <__hexnan+0xa0>
 800b6ea:	2d07      	cmp	r5, #7
 800b6ec:	dc04      	bgt.n	800b6f8 <__hexnan+0xa0>
 800b6ee:	462a      	mov	r2, r5
 800b6f0:	4649      	mov	r1, r9
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f7ff ff8a 	bl	800b60c <L_shift>
 800b6f8:	4544      	cmp	r4, r8
 800b6fa:	d936      	bls.n	800b76a <__hexnan+0x112>
 800b6fc:	f1a8 0204 	sub.w	r2, r8, #4
 800b700:	4623      	mov	r3, r4
 800b702:	f853 1b04 	ldr.w	r1, [r3], #4
 800b706:	f842 1f04 	str.w	r1, [r2, #4]!
 800b70a:	429f      	cmp	r7, r3
 800b70c:	d2f9      	bcs.n	800b702 <__hexnan+0xaa>
 800b70e:	1b3b      	subs	r3, r7, r4
 800b710:	f023 0303 	bic.w	r3, r3, #3
 800b714:	3304      	adds	r3, #4
 800b716:	3401      	adds	r4, #1
 800b718:	3e03      	subs	r6, #3
 800b71a:	42b4      	cmp	r4, r6
 800b71c:	bf88      	it	hi
 800b71e:	2304      	movhi	r3, #4
 800b720:	4443      	add	r3, r8
 800b722:	2200      	movs	r2, #0
 800b724:	f843 2b04 	str.w	r2, [r3], #4
 800b728:	429f      	cmp	r7, r3
 800b72a:	d2fb      	bcs.n	800b724 <__hexnan+0xcc>
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	b91b      	cbnz	r3, 800b738 <__hexnan+0xe0>
 800b730:	4547      	cmp	r7, r8
 800b732:	d128      	bne.n	800b786 <__hexnan+0x12e>
 800b734:	2301      	movs	r3, #1
 800b736:	603b      	str	r3, [r7, #0]
 800b738:	2005      	movs	r0, #5
 800b73a:	b007      	add	sp, #28
 800b73c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b740:	3501      	adds	r5, #1
 800b742:	2d08      	cmp	r5, #8
 800b744:	f10b 0b01 	add.w	fp, fp, #1
 800b748:	dd06      	ble.n	800b758 <__hexnan+0x100>
 800b74a:	4544      	cmp	r4, r8
 800b74c:	d9c1      	bls.n	800b6d2 <__hexnan+0x7a>
 800b74e:	2300      	movs	r3, #0
 800b750:	f844 3c04 	str.w	r3, [r4, #-4]
 800b754:	2501      	movs	r5, #1
 800b756:	3c04      	subs	r4, #4
 800b758:	6822      	ldr	r2, [r4, #0]
 800b75a:	f000 000f 	and.w	r0, r0, #15
 800b75e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b762:	6020      	str	r0, [r4, #0]
 800b764:	e7b5      	b.n	800b6d2 <__hexnan+0x7a>
 800b766:	2508      	movs	r5, #8
 800b768:	e7b3      	b.n	800b6d2 <__hexnan+0x7a>
 800b76a:	9b01      	ldr	r3, [sp, #4]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d0dd      	beq.n	800b72c <__hexnan+0xd4>
 800b770:	f1c3 0320 	rsb	r3, r3, #32
 800b774:	f04f 32ff 	mov.w	r2, #4294967295
 800b778:	40da      	lsrs	r2, r3
 800b77a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b77e:	4013      	ands	r3, r2
 800b780:	f846 3c04 	str.w	r3, [r6, #-4]
 800b784:	e7d2      	b.n	800b72c <__hexnan+0xd4>
 800b786:	3f04      	subs	r7, #4
 800b788:	e7d0      	b.n	800b72c <__hexnan+0xd4>
 800b78a:	2004      	movs	r0, #4
 800b78c:	e7d5      	b.n	800b73a <__hexnan+0xe2>

0800b78e <__ascii_mbtowc>:
 800b78e:	b082      	sub	sp, #8
 800b790:	b901      	cbnz	r1, 800b794 <__ascii_mbtowc+0x6>
 800b792:	a901      	add	r1, sp, #4
 800b794:	b142      	cbz	r2, 800b7a8 <__ascii_mbtowc+0x1a>
 800b796:	b14b      	cbz	r3, 800b7ac <__ascii_mbtowc+0x1e>
 800b798:	7813      	ldrb	r3, [r2, #0]
 800b79a:	600b      	str	r3, [r1, #0]
 800b79c:	7812      	ldrb	r2, [r2, #0]
 800b79e:	1e10      	subs	r0, r2, #0
 800b7a0:	bf18      	it	ne
 800b7a2:	2001      	movne	r0, #1
 800b7a4:	b002      	add	sp, #8
 800b7a6:	4770      	bx	lr
 800b7a8:	4610      	mov	r0, r2
 800b7aa:	e7fb      	b.n	800b7a4 <__ascii_mbtowc+0x16>
 800b7ac:	f06f 0001 	mvn.w	r0, #1
 800b7b0:	e7f8      	b.n	800b7a4 <__ascii_mbtowc+0x16>

0800b7b2 <_realloc_r>:
 800b7b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	4614      	mov	r4, r2
 800b7ba:	460d      	mov	r5, r1
 800b7bc:	b921      	cbnz	r1, 800b7c8 <_realloc_r+0x16>
 800b7be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	f7fd b910 	b.w	80089e8 <_malloc_r>
 800b7c8:	b92a      	cbnz	r2, 800b7d6 <_realloc_r+0x24>
 800b7ca:	f7fd f899 	bl	8008900 <_free_r>
 800b7ce:	4625      	mov	r5, r4
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7d6:	f000 f936 	bl	800ba46 <_malloc_usable_size_r>
 800b7da:	4284      	cmp	r4, r0
 800b7dc:	4606      	mov	r6, r0
 800b7de:	d802      	bhi.n	800b7e6 <_realloc_r+0x34>
 800b7e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b7e4:	d8f4      	bhi.n	800b7d0 <_realloc_r+0x1e>
 800b7e6:	4621      	mov	r1, r4
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	f7fd f8fd 	bl	80089e8 <_malloc_r>
 800b7ee:	4680      	mov	r8, r0
 800b7f0:	b908      	cbnz	r0, 800b7f6 <_realloc_r+0x44>
 800b7f2:	4645      	mov	r5, r8
 800b7f4:	e7ec      	b.n	800b7d0 <_realloc_r+0x1e>
 800b7f6:	42b4      	cmp	r4, r6
 800b7f8:	4622      	mov	r2, r4
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	bf28      	it	cs
 800b7fe:	4632      	movcs	r2, r6
 800b800:	f7ff fc42 	bl	800b088 <memcpy>
 800b804:	4629      	mov	r1, r5
 800b806:	4638      	mov	r0, r7
 800b808:	f7fd f87a 	bl	8008900 <_free_r>
 800b80c:	e7f1      	b.n	800b7f2 <_realloc_r+0x40>
	...

0800b810 <_strtoul_l.isra.0>:
 800b810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b814:	4e34      	ldr	r6, [pc, #208]	@ (800b8e8 <_strtoul_l.isra.0+0xd8>)
 800b816:	4686      	mov	lr, r0
 800b818:	460d      	mov	r5, r1
 800b81a:	4628      	mov	r0, r5
 800b81c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b820:	5d37      	ldrb	r7, [r6, r4]
 800b822:	f017 0708 	ands.w	r7, r7, #8
 800b826:	d1f8      	bne.n	800b81a <_strtoul_l.isra.0+0xa>
 800b828:	2c2d      	cmp	r4, #45	@ 0x2d
 800b82a:	d110      	bne.n	800b84e <_strtoul_l.isra.0+0x3e>
 800b82c:	782c      	ldrb	r4, [r5, #0]
 800b82e:	2701      	movs	r7, #1
 800b830:	1c85      	adds	r5, r0, #2
 800b832:	f033 0010 	bics.w	r0, r3, #16
 800b836:	d115      	bne.n	800b864 <_strtoul_l.isra.0+0x54>
 800b838:	2c30      	cmp	r4, #48	@ 0x30
 800b83a:	d10d      	bne.n	800b858 <_strtoul_l.isra.0+0x48>
 800b83c:	7828      	ldrb	r0, [r5, #0]
 800b83e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b842:	2858      	cmp	r0, #88	@ 0x58
 800b844:	d108      	bne.n	800b858 <_strtoul_l.isra.0+0x48>
 800b846:	786c      	ldrb	r4, [r5, #1]
 800b848:	3502      	adds	r5, #2
 800b84a:	2310      	movs	r3, #16
 800b84c:	e00a      	b.n	800b864 <_strtoul_l.isra.0+0x54>
 800b84e:	2c2b      	cmp	r4, #43	@ 0x2b
 800b850:	bf04      	itt	eq
 800b852:	782c      	ldrbeq	r4, [r5, #0]
 800b854:	1c85      	addeq	r5, r0, #2
 800b856:	e7ec      	b.n	800b832 <_strtoul_l.isra.0+0x22>
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1f6      	bne.n	800b84a <_strtoul_l.isra.0+0x3a>
 800b85c:	2c30      	cmp	r4, #48	@ 0x30
 800b85e:	bf14      	ite	ne
 800b860:	230a      	movne	r3, #10
 800b862:	2308      	moveq	r3, #8
 800b864:	f04f 38ff 	mov.w	r8, #4294967295
 800b868:	2600      	movs	r6, #0
 800b86a:	fbb8 f8f3 	udiv	r8, r8, r3
 800b86e:	fb03 f908 	mul.w	r9, r3, r8
 800b872:	ea6f 0909 	mvn.w	r9, r9
 800b876:	4630      	mov	r0, r6
 800b878:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b87c:	f1bc 0f09 	cmp.w	ip, #9
 800b880:	d810      	bhi.n	800b8a4 <_strtoul_l.isra.0+0x94>
 800b882:	4664      	mov	r4, ip
 800b884:	42a3      	cmp	r3, r4
 800b886:	dd1e      	ble.n	800b8c6 <_strtoul_l.isra.0+0xb6>
 800b888:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b88c:	d007      	beq.n	800b89e <_strtoul_l.isra.0+0x8e>
 800b88e:	4580      	cmp	r8, r0
 800b890:	d316      	bcc.n	800b8c0 <_strtoul_l.isra.0+0xb0>
 800b892:	d101      	bne.n	800b898 <_strtoul_l.isra.0+0x88>
 800b894:	45a1      	cmp	r9, r4
 800b896:	db13      	blt.n	800b8c0 <_strtoul_l.isra.0+0xb0>
 800b898:	fb00 4003 	mla	r0, r0, r3, r4
 800b89c:	2601      	movs	r6, #1
 800b89e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b8a2:	e7e9      	b.n	800b878 <_strtoul_l.isra.0+0x68>
 800b8a4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b8a8:	f1bc 0f19 	cmp.w	ip, #25
 800b8ac:	d801      	bhi.n	800b8b2 <_strtoul_l.isra.0+0xa2>
 800b8ae:	3c37      	subs	r4, #55	@ 0x37
 800b8b0:	e7e8      	b.n	800b884 <_strtoul_l.isra.0+0x74>
 800b8b2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b8b6:	f1bc 0f19 	cmp.w	ip, #25
 800b8ba:	d804      	bhi.n	800b8c6 <_strtoul_l.isra.0+0xb6>
 800b8bc:	3c57      	subs	r4, #87	@ 0x57
 800b8be:	e7e1      	b.n	800b884 <_strtoul_l.isra.0+0x74>
 800b8c0:	f04f 36ff 	mov.w	r6, #4294967295
 800b8c4:	e7eb      	b.n	800b89e <_strtoul_l.isra.0+0x8e>
 800b8c6:	1c73      	adds	r3, r6, #1
 800b8c8:	d106      	bne.n	800b8d8 <_strtoul_l.isra.0+0xc8>
 800b8ca:	2322      	movs	r3, #34	@ 0x22
 800b8cc:	f8ce 3000 	str.w	r3, [lr]
 800b8d0:	4630      	mov	r0, r6
 800b8d2:	b932      	cbnz	r2, 800b8e2 <_strtoul_l.isra.0+0xd2>
 800b8d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8d8:	b107      	cbz	r7, 800b8dc <_strtoul_l.isra.0+0xcc>
 800b8da:	4240      	negs	r0, r0
 800b8dc:	2a00      	cmp	r2, #0
 800b8de:	d0f9      	beq.n	800b8d4 <_strtoul_l.isra.0+0xc4>
 800b8e0:	b106      	cbz	r6, 800b8e4 <_strtoul_l.isra.0+0xd4>
 800b8e2:	1e69      	subs	r1, r5, #1
 800b8e4:	6011      	str	r1, [r2, #0]
 800b8e6:	e7f5      	b.n	800b8d4 <_strtoul_l.isra.0+0xc4>
 800b8e8:	0800c2a9 	.word	0x0800c2a9

0800b8ec <_strtoul_r>:
 800b8ec:	f7ff bf90 	b.w	800b810 <_strtoul_l.isra.0>

0800b8f0 <__ascii_wctomb>:
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	4608      	mov	r0, r1
 800b8f4:	b141      	cbz	r1, 800b908 <__ascii_wctomb+0x18>
 800b8f6:	2aff      	cmp	r2, #255	@ 0xff
 800b8f8:	d904      	bls.n	800b904 <__ascii_wctomb+0x14>
 800b8fa:	228a      	movs	r2, #138	@ 0x8a
 800b8fc:	601a      	str	r2, [r3, #0]
 800b8fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b902:	4770      	bx	lr
 800b904:	700a      	strb	r2, [r1, #0]
 800b906:	2001      	movs	r0, #1
 800b908:	4770      	bx	lr
	...

0800b90c <fiprintf>:
 800b90c:	b40e      	push	{r1, r2, r3}
 800b90e:	b503      	push	{r0, r1, lr}
 800b910:	4601      	mov	r1, r0
 800b912:	ab03      	add	r3, sp, #12
 800b914:	4805      	ldr	r0, [pc, #20]	@ (800b92c <fiprintf+0x20>)
 800b916:	f853 2b04 	ldr.w	r2, [r3], #4
 800b91a:	6800      	ldr	r0, [r0, #0]
 800b91c:	9301      	str	r3, [sp, #4]
 800b91e:	f7fe ff6f 	bl	800a800 <_vfiprintf_r>
 800b922:	b002      	add	sp, #8
 800b924:	f85d eb04 	ldr.w	lr, [sp], #4
 800b928:	b003      	add	sp, #12
 800b92a:	4770      	bx	lr
 800b92c:	2000001c 	.word	0x2000001c

0800b930 <__swhatbuf_r>:
 800b930:	b570      	push	{r4, r5, r6, lr}
 800b932:	460c      	mov	r4, r1
 800b934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b938:	2900      	cmp	r1, #0
 800b93a:	b096      	sub	sp, #88	@ 0x58
 800b93c:	4615      	mov	r5, r2
 800b93e:	461e      	mov	r6, r3
 800b940:	da0d      	bge.n	800b95e <__swhatbuf_r+0x2e>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b948:	f04f 0100 	mov.w	r1, #0
 800b94c:	bf14      	ite	ne
 800b94e:	2340      	movne	r3, #64	@ 0x40
 800b950:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b954:	2000      	movs	r0, #0
 800b956:	6031      	str	r1, [r6, #0]
 800b958:	602b      	str	r3, [r5, #0]
 800b95a:	b016      	add	sp, #88	@ 0x58
 800b95c:	bd70      	pop	{r4, r5, r6, pc}
 800b95e:	466a      	mov	r2, sp
 800b960:	f000 f848 	bl	800b9f4 <_fstat_r>
 800b964:	2800      	cmp	r0, #0
 800b966:	dbec      	blt.n	800b942 <__swhatbuf_r+0x12>
 800b968:	9901      	ldr	r1, [sp, #4]
 800b96a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b96e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b972:	4259      	negs	r1, r3
 800b974:	4159      	adcs	r1, r3
 800b976:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b97a:	e7eb      	b.n	800b954 <__swhatbuf_r+0x24>

0800b97c <__smakebuf_r>:
 800b97c:	898b      	ldrh	r3, [r1, #12]
 800b97e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b980:	079d      	lsls	r5, r3, #30
 800b982:	4606      	mov	r6, r0
 800b984:	460c      	mov	r4, r1
 800b986:	d507      	bpl.n	800b998 <__smakebuf_r+0x1c>
 800b988:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b98c:	6023      	str	r3, [r4, #0]
 800b98e:	6123      	str	r3, [r4, #16]
 800b990:	2301      	movs	r3, #1
 800b992:	6163      	str	r3, [r4, #20]
 800b994:	b003      	add	sp, #12
 800b996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b998:	ab01      	add	r3, sp, #4
 800b99a:	466a      	mov	r2, sp
 800b99c:	f7ff ffc8 	bl	800b930 <__swhatbuf_r>
 800b9a0:	9f00      	ldr	r7, [sp, #0]
 800b9a2:	4605      	mov	r5, r0
 800b9a4:	4639      	mov	r1, r7
 800b9a6:	4630      	mov	r0, r6
 800b9a8:	f7fd f81e 	bl	80089e8 <_malloc_r>
 800b9ac:	b948      	cbnz	r0, 800b9c2 <__smakebuf_r+0x46>
 800b9ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9b2:	059a      	lsls	r2, r3, #22
 800b9b4:	d4ee      	bmi.n	800b994 <__smakebuf_r+0x18>
 800b9b6:	f023 0303 	bic.w	r3, r3, #3
 800b9ba:	f043 0302 	orr.w	r3, r3, #2
 800b9be:	81a3      	strh	r3, [r4, #12]
 800b9c0:	e7e2      	b.n	800b988 <__smakebuf_r+0xc>
 800b9c2:	89a3      	ldrh	r3, [r4, #12]
 800b9c4:	6020      	str	r0, [r4, #0]
 800b9c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9ca:	81a3      	strh	r3, [r4, #12]
 800b9cc:	9b01      	ldr	r3, [sp, #4]
 800b9ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b9d2:	b15b      	cbz	r3, 800b9ec <__smakebuf_r+0x70>
 800b9d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9d8:	4630      	mov	r0, r6
 800b9da:	f000 f81d 	bl	800ba18 <_isatty_r>
 800b9de:	b128      	cbz	r0, 800b9ec <__smakebuf_r+0x70>
 800b9e0:	89a3      	ldrh	r3, [r4, #12]
 800b9e2:	f023 0303 	bic.w	r3, r3, #3
 800b9e6:	f043 0301 	orr.w	r3, r3, #1
 800b9ea:	81a3      	strh	r3, [r4, #12]
 800b9ec:	89a3      	ldrh	r3, [r4, #12]
 800b9ee:	431d      	orrs	r5, r3
 800b9f0:	81a5      	strh	r5, [r4, #12]
 800b9f2:	e7cf      	b.n	800b994 <__smakebuf_r+0x18>

0800b9f4 <_fstat_r>:
 800b9f4:	b538      	push	{r3, r4, r5, lr}
 800b9f6:	4d07      	ldr	r5, [pc, #28]	@ (800ba14 <_fstat_r+0x20>)
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	4604      	mov	r4, r0
 800b9fc:	4608      	mov	r0, r1
 800b9fe:	4611      	mov	r1, r2
 800ba00:	602b      	str	r3, [r5, #0]
 800ba02:	f7f6 fe5d 	bl	80026c0 <_fstat>
 800ba06:	1c43      	adds	r3, r0, #1
 800ba08:	d102      	bne.n	800ba10 <_fstat_r+0x1c>
 800ba0a:	682b      	ldr	r3, [r5, #0]
 800ba0c:	b103      	cbz	r3, 800ba10 <_fstat_r+0x1c>
 800ba0e:	6023      	str	r3, [r4, #0]
 800ba10:	bd38      	pop	{r3, r4, r5, pc}
 800ba12:	bf00      	nop
 800ba14:	20000498 	.word	0x20000498

0800ba18 <_isatty_r>:
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	4d06      	ldr	r5, [pc, #24]	@ (800ba34 <_isatty_r+0x1c>)
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	4604      	mov	r4, r0
 800ba20:	4608      	mov	r0, r1
 800ba22:	602b      	str	r3, [r5, #0]
 800ba24:	f7f6 fe5c 	bl	80026e0 <_isatty>
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	d102      	bne.n	800ba32 <_isatty_r+0x1a>
 800ba2c:	682b      	ldr	r3, [r5, #0]
 800ba2e:	b103      	cbz	r3, 800ba32 <_isatty_r+0x1a>
 800ba30:	6023      	str	r3, [r4, #0]
 800ba32:	bd38      	pop	{r3, r4, r5, pc}
 800ba34:	20000498 	.word	0x20000498

0800ba38 <abort>:
 800ba38:	b508      	push	{r3, lr}
 800ba3a:	2006      	movs	r0, #6
 800ba3c:	f000 f834 	bl	800baa8 <raise>
 800ba40:	2001      	movs	r0, #1
 800ba42:	f7f6 fded 	bl	8002620 <_exit>

0800ba46 <_malloc_usable_size_r>:
 800ba46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba4a:	1f18      	subs	r0, r3, #4
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	bfbc      	itt	lt
 800ba50:	580b      	ldrlt	r3, [r1, r0]
 800ba52:	18c0      	addlt	r0, r0, r3
 800ba54:	4770      	bx	lr

0800ba56 <_raise_r>:
 800ba56:	291f      	cmp	r1, #31
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	460c      	mov	r4, r1
 800ba5e:	d904      	bls.n	800ba6a <_raise_r+0x14>
 800ba60:	2316      	movs	r3, #22
 800ba62:	6003      	str	r3, [r0, #0]
 800ba64:	f04f 30ff 	mov.w	r0, #4294967295
 800ba68:	bd38      	pop	{r3, r4, r5, pc}
 800ba6a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba6c:	b112      	cbz	r2, 800ba74 <_raise_r+0x1e>
 800ba6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba72:	b94b      	cbnz	r3, 800ba88 <_raise_r+0x32>
 800ba74:	4628      	mov	r0, r5
 800ba76:	f000 f831 	bl	800badc <_getpid_r>
 800ba7a:	4622      	mov	r2, r4
 800ba7c:	4601      	mov	r1, r0
 800ba7e:	4628      	mov	r0, r5
 800ba80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba84:	f000 b818 	b.w	800bab8 <_kill_r>
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	d00a      	beq.n	800baa2 <_raise_r+0x4c>
 800ba8c:	1c59      	adds	r1, r3, #1
 800ba8e:	d103      	bne.n	800ba98 <_raise_r+0x42>
 800ba90:	2316      	movs	r3, #22
 800ba92:	6003      	str	r3, [r0, #0]
 800ba94:	2001      	movs	r0, #1
 800ba96:	e7e7      	b.n	800ba68 <_raise_r+0x12>
 800ba98:	2100      	movs	r1, #0
 800ba9a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba9e:	4620      	mov	r0, r4
 800baa0:	4798      	blx	r3
 800baa2:	2000      	movs	r0, #0
 800baa4:	e7e0      	b.n	800ba68 <_raise_r+0x12>
	...

0800baa8 <raise>:
 800baa8:	4b02      	ldr	r3, [pc, #8]	@ (800bab4 <raise+0xc>)
 800baaa:	4601      	mov	r1, r0
 800baac:	6818      	ldr	r0, [r3, #0]
 800baae:	f7ff bfd2 	b.w	800ba56 <_raise_r>
 800bab2:	bf00      	nop
 800bab4:	2000001c 	.word	0x2000001c

0800bab8 <_kill_r>:
 800bab8:	b538      	push	{r3, r4, r5, lr}
 800baba:	4d07      	ldr	r5, [pc, #28]	@ (800bad8 <_kill_r+0x20>)
 800babc:	2300      	movs	r3, #0
 800babe:	4604      	mov	r4, r0
 800bac0:	4608      	mov	r0, r1
 800bac2:	4611      	mov	r1, r2
 800bac4:	602b      	str	r3, [r5, #0]
 800bac6:	f7f6 fd9b 	bl	8002600 <_kill>
 800baca:	1c43      	adds	r3, r0, #1
 800bacc:	d102      	bne.n	800bad4 <_kill_r+0x1c>
 800bace:	682b      	ldr	r3, [r5, #0]
 800bad0:	b103      	cbz	r3, 800bad4 <_kill_r+0x1c>
 800bad2:	6023      	str	r3, [r4, #0]
 800bad4:	bd38      	pop	{r3, r4, r5, pc}
 800bad6:	bf00      	nop
 800bad8:	20000498 	.word	0x20000498

0800badc <_getpid_r>:
 800badc:	f7f6 bd88 	b.w	80025f0 <_getpid>

0800bae0 <atan2f>:
 800bae0:	f000 b822 	b.w	800bb28 <__ieee754_atan2f>

0800bae4 <sqrtf>:
 800bae4:	b508      	push	{r3, lr}
 800bae6:	ed2d 8b02 	vpush	{d8}
 800baea:	eeb0 8a40 	vmov.f32	s16, s0
 800baee:	f000 f817 	bl	800bb20 <__ieee754_sqrtf>
 800baf2:	eeb4 8a48 	vcmp.f32	s16, s16
 800baf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bafa:	d60c      	bvs.n	800bb16 <sqrtf+0x32>
 800bafc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bb1c <sqrtf+0x38>
 800bb00:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bb04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb08:	d505      	bpl.n	800bb16 <sqrtf+0x32>
 800bb0a:	f7fc f86b 	bl	8007be4 <__errno>
 800bb0e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bb12:	2321      	movs	r3, #33	@ 0x21
 800bb14:	6003      	str	r3, [r0, #0]
 800bb16:	ecbd 8b02 	vpop	{d8}
 800bb1a:	bd08      	pop	{r3, pc}
 800bb1c:	00000000 	.word	0x00000000

0800bb20 <__ieee754_sqrtf>:
 800bb20:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bb24:	4770      	bx	lr
	...

0800bb28 <__ieee754_atan2f>:
 800bb28:	ee10 2a90 	vmov	r2, s1
 800bb2c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800bb30:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bb34:	b510      	push	{r4, lr}
 800bb36:	eef0 7a40 	vmov.f32	s15, s0
 800bb3a:	d806      	bhi.n	800bb4a <__ieee754_atan2f+0x22>
 800bb3c:	ee10 0a10 	vmov	r0, s0
 800bb40:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800bb44:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bb48:	d904      	bls.n	800bb54 <__ieee754_atan2f+0x2c>
 800bb4a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800bb4e:	eeb0 0a67 	vmov.f32	s0, s15
 800bb52:	bd10      	pop	{r4, pc}
 800bb54:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800bb58:	d103      	bne.n	800bb62 <__ieee754_atan2f+0x3a>
 800bb5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb5e:	f000 b883 	b.w	800bc68 <atanf>
 800bb62:	1794      	asrs	r4, r2, #30
 800bb64:	f004 0402 	and.w	r4, r4, #2
 800bb68:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bb6c:	b943      	cbnz	r3, 800bb80 <__ieee754_atan2f+0x58>
 800bb6e:	2c02      	cmp	r4, #2
 800bb70:	d05e      	beq.n	800bc30 <__ieee754_atan2f+0x108>
 800bb72:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bc44 <__ieee754_atan2f+0x11c>
 800bb76:	2c03      	cmp	r4, #3
 800bb78:	bf08      	it	eq
 800bb7a:	eef0 7a47 	vmoveq.f32	s15, s14
 800bb7e:	e7e6      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bb80:	b941      	cbnz	r1, 800bb94 <__ieee754_atan2f+0x6c>
 800bb82:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800bc48 <__ieee754_atan2f+0x120>
 800bb86:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bc4c <__ieee754_atan2f+0x124>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	bfa8      	it	ge
 800bb8e:	eef0 7a47 	vmovge.f32	s15, s14
 800bb92:	e7dc      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bb94:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bb98:	d110      	bne.n	800bbbc <__ieee754_atan2f+0x94>
 800bb9a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bb9e:	f104 34ff 	add.w	r4, r4, #4294967295
 800bba2:	d107      	bne.n	800bbb4 <__ieee754_atan2f+0x8c>
 800bba4:	2c02      	cmp	r4, #2
 800bba6:	d846      	bhi.n	800bc36 <__ieee754_atan2f+0x10e>
 800bba8:	4b29      	ldr	r3, [pc, #164]	@ (800bc50 <__ieee754_atan2f+0x128>)
 800bbaa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bbae:	edd3 7a00 	vldr	s15, [r3]
 800bbb2:	e7cc      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bbb4:	2c02      	cmp	r4, #2
 800bbb6:	d841      	bhi.n	800bc3c <__ieee754_atan2f+0x114>
 800bbb8:	4b26      	ldr	r3, [pc, #152]	@ (800bc54 <__ieee754_atan2f+0x12c>)
 800bbba:	e7f6      	b.n	800bbaa <__ieee754_atan2f+0x82>
 800bbbc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bbc0:	d0df      	beq.n	800bb82 <__ieee754_atan2f+0x5a>
 800bbc2:	1a5b      	subs	r3, r3, r1
 800bbc4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800bbc8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800bbcc:	da1a      	bge.n	800bc04 <__ieee754_atan2f+0xdc>
 800bbce:	2a00      	cmp	r2, #0
 800bbd0:	da01      	bge.n	800bbd6 <__ieee754_atan2f+0xae>
 800bbd2:	313c      	adds	r1, #60	@ 0x3c
 800bbd4:	db19      	blt.n	800bc0a <__ieee754_atan2f+0xe2>
 800bbd6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800bbda:	f000 f919 	bl	800be10 <fabsf>
 800bbde:	f000 f843 	bl	800bc68 <atanf>
 800bbe2:	eef0 7a40 	vmov.f32	s15, s0
 800bbe6:	2c01      	cmp	r4, #1
 800bbe8:	d012      	beq.n	800bc10 <__ieee754_atan2f+0xe8>
 800bbea:	2c02      	cmp	r4, #2
 800bbec:	d017      	beq.n	800bc1e <__ieee754_atan2f+0xf6>
 800bbee:	2c00      	cmp	r4, #0
 800bbf0:	d0ad      	beq.n	800bb4e <__ieee754_atan2f+0x26>
 800bbf2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bc58 <__ieee754_atan2f+0x130>
 800bbf6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbfa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800bc5c <__ieee754_atan2f+0x134>
 800bbfe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc02:	e7a4      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc04:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800bc4c <__ieee754_atan2f+0x124>
 800bc08:	e7ed      	b.n	800bbe6 <__ieee754_atan2f+0xbe>
 800bc0a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bc60 <__ieee754_atan2f+0x138>
 800bc0e:	e7ea      	b.n	800bbe6 <__ieee754_atan2f+0xbe>
 800bc10:	ee17 3a90 	vmov	r3, s15
 800bc14:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bc18:	ee07 3a90 	vmov	s15, r3
 800bc1c:	e797      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc1e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bc58 <__ieee754_atan2f+0x130>
 800bc22:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bc26:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bc5c <__ieee754_atan2f+0x134>
 800bc2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc2e:	e78e      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc30:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800bc5c <__ieee754_atan2f+0x134>
 800bc34:	e78b      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc36:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800bc64 <__ieee754_atan2f+0x13c>
 800bc3a:	e788      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc3c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bc60 <__ieee754_atan2f+0x138>
 800bc40:	e785      	b.n	800bb4e <__ieee754_atan2f+0x26>
 800bc42:	bf00      	nop
 800bc44:	c0490fdb 	.word	0xc0490fdb
 800bc48:	bfc90fdb 	.word	0xbfc90fdb
 800bc4c:	3fc90fdb 	.word	0x3fc90fdb
 800bc50:	0800c3b8 	.word	0x0800c3b8
 800bc54:	0800c3ac 	.word	0x0800c3ac
 800bc58:	33bbbd2e 	.word	0x33bbbd2e
 800bc5c:	40490fdb 	.word	0x40490fdb
 800bc60:	00000000 	.word	0x00000000
 800bc64:	3f490fdb 	.word	0x3f490fdb

0800bc68 <atanf>:
 800bc68:	b538      	push	{r3, r4, r5, lr}
 800bc6a:	ee10 5a10 	vmov	r5, s0
 800bc6e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800bc72:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800bc76:	eef0 7a40 	vmov.f32	s15, s0
 800bc7a:	d310      	bcc.n	800bc9e <atanf+0x36>
 800bc7c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800bc80:	d904      	bls.n	800bc8c <atanf+0x24>
 800bc82:	ee70 7a00 	vadd.f32	s15, s0, s0
 800bc86:	eeb0 0a67 	vmov.f32	s0, s15
 800bc8a:	bd38      	pop	{r3, r4, r5, pc}
 800bc8c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800bdc4 <atanf+0x15c>
 800bc90:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800bdc8 <atanf+0x160>
 800bc94:	2d00      	cmp	r5, #0
 800bc96:	bfc8      	it	gt
 800bc98:	eef0 7a47 	vmovgt.f32	s15, s14
 800bc9c:	e7f3      	b.n	800bc86 <atanf+0x1e>
 800bc9e:	4b4b      	ldr	r3, [pc, #300]	@ (800bdcc <atanf+0x164>)
 800bca0:	429c      	cmp	r4, r3
 800bca2:	d810      	bhi.n	800bcc6 <atanf+0x5e>
 800bca4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800bca8:	d20a      	bcs.n	800bcc0 <atanf+0x58>
 800bcaa:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800bdd0 <atanf+0x168>
 800bcae:	ee30 7a07 	vadd.f32	s14, s0, s14
 800bcb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bcb6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bcba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcbe:	dce2      	bgt.n	800bc86 <atanf+0x1e>
 800bcc0:	f04f 33ff 	mov.w	r3, #4294967295
 800bcc4:	e013      	b.n	800bcee <atanf+0x86>
 800bcc6:	f000 f8a3 	bl	800be10 <fabsf>
 800bcca:	4b42      	ldr	r3, [pc, #264]	@ (800bdd4 <atanf+0x16c>)
 800bccc:	429c      	cmp	r4, r3
 800bcce:	d84f      	bhi.n	800bd70 <atanf+0x108>
 800bcd0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800bcd4:	429c      	cmp	r4, r3
 800bcd6:	d841      	bhi.n	800bd5c <atanf+0xf4>
 800bcd8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800bcdc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800bce0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800bce4:	2300      	movs	r3, #0
 800bce6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bcea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bcee:	1c5a      	adds	r2, r3, #1
 800bcf0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800bcf4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800bdd8 <atanf+0x170>
 800bcf8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800bddc <atanf+0x174>
 800bcfc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800bde0 <atanf+0x178>
 800bd00:	ee66 6a06 	vmul.f32	s13, s12, s12
 800bd04:	eee6 5a87 	vfma.f32	s11, s13, s14
 800bd08:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800bde4 <atanf+0x17c>
 800bd0c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bd10:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800bde8 <atanf+0x180>
 800bd14:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bd18:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bdec <atanf+0x184>
 800bd1c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bd20:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bdf0 <atanf+0x188>
 800bd24:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bd28:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800bdf4 <atanf+0x18c>
 800bd2c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800bd30:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bdf8 <atanf+0x190>
 800bd34:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bd38:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800bdfc <atanf+0x194>
 800bd3c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800bd40:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800be00 <atanf+0x198>
 800bd44:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bd48:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bd4c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800bd50:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bd54:	d121      	bne.n	800bd9a <atanf+0x132>
 800bd56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd5a:	e794      	b.n	800bc86 <atanf+0x1e>
 800bd5c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bd60:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bd64:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bd68:	2301      	movs	r3, #1
 800bd6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bd6e:	e7be      	b.n	800bcee <atanf+0x86>
 800bd70:	4b24      	ldr	r3, [pc, #144]	@ (800be04 <atanf+0x19c>)
 800bd72:	429c      	cmp	r4, r3
 800bd74:	d80b      	bhi.n	800bd8e <atanf+0x126>
 800bd76:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800bd7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bd7e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800bd82:	2302      	movs	r3, #2
 800bd84:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bd88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd8c:	e7af      	b.n	800bcee <atanf+0x86>
 800bd8e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800bd92:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bd96:	2303      	movs	r3, #3
 800bd98:	e7a9      	b.n	800bcee <atanf+0x86>
 800bd9a:	4a1b      	ldr	r2, [pc, #108]	@ (800be08 <atanf+0x1a0>)
 800bd9c:	491b      	ldr	r1, [pc, #108]	@ (800be0c <atanf+0x1a4>)
 800bd9e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bda2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bda6:	edd3 6a00 	vldr	s13, [r3]
 800bdaa:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bdae:	2d00      	cmp	r5, #0
 800bdb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bdb4:	edd2 7a00 	vldr	s15, [r2]
 800bdb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bdbc:	bfb8      	it	lt
 800bdbe:	eef1 7a67 	vneglt.f32	s15, s15
 800bdc2:	e760      	b.n	800bc86 <atanf+0x1e>
 800bdc4:	bfc90fdb 	.word	0xbfc90fdb
 800bdc8:	3fc90fdb 	.word	0x3fc90fdb
 800bdcc:	3edfffff 	.word	0x3edfffff
 800bdd0:	7149f2ca 	.word	0x7149f2ca
 800bdd4:	3f97ffff 	.word	0x3f97ffff
 800bdd8:	3c8569d7 	.word	0x3c8569d7
 800bddc:	3d4bda59 	.word	0x3d4bda59
 800bde0:	bd6ef16b 	.word	0xbd6ef16b
 800bde4:	3d886b35 	.word	0x3d886b35
 800bde8:	3dba2e6e 	.word	0x3dba2e6e
 800bdec:	3e124925 	.word	0x3e124925
 800bdf0:	3eaaaaab 	.word	0x3eaaaaab
 800bdf4:	bd15a221 	.word	0xbd15a221
 800bdf8:	bd9d8795 	.word	0xbd9d8795
 800bdfc:	bde38e38 	.word	0xbde38e38
 800be00:	be4ccccd 	.word	0xbe4ccccd
 800be04:	401bffff 	.word	0x401bffff
 800be08:	0800c3d4 	.word	0x0800c3d4
 800be0c:	0800c3c4 	.word	0x0800c3c4

0800be10 <fabsf>:
 800be10:	ee10 3a10 	vmov	r3, s0
 800be14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be18:	ee00 3a10 	vmov	s0, r3
 800be1c:	4770      	bx	lr
	...

0800be20 <_init>:
 800be20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be22:	bf00      	nop
 800be24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be26:	bc08      	pop	{r3}
 800be28:	469e      	mov	lr, r3
 800be2a:	4770      	bx	lr

0800be2c <_fini>:
 800be2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2e:	bf00      	nop
 800be30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be32:	bc08      	pop	{r3}
 800be34:	469e      	mov	lr, r3
 800be36:	4770      	bx	lr
