module clk_filter(
input wire clk,
output reg clk_out);

reg [25:0] clk_counter; 

always @(posedge clk_50MHz) begin
	clk_counter <= clk_counter+1;
end

clk_out = clk_counter[25];