From cfed1e4a6765b90bae4037562c8fe0d9612edfa1 Mon Sep 17 00:00:00 2001
From: Terry Zhou <bjzhou@marvell.com>
Date: Tue, 1 Mar 2016 09:22:29 +0800
Subject: [PATCH 291/538] dts: pinctrl: a3700: enable spi0 pins in the dts node

Change-Id: I6c8b4d5c67490a9405c3e0739e1c9b755c6c9cca
Signed-off-by: Terry Zhou <bjzhou@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/27951
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Wilson Ding <dingwei@marvell.com>
---
 arch/arm64/boot/dts/marvell/armada-3720-db.dts | 3 +++
 arch/arm64/boot/dts/marvell/armada-37xx.dtsi   | 5 +++++
 2 files changed, 8 insertions(+)

diff --git a/arch/arm64/boot/dts/marvell/armada-3720-db.dts b/arch/arm64/boot/dts/marvell/armada-3720-db.dts
index 3176e79..c4710e9 100644
--- a/arch/arm64/boot/dts/marvell/armada-3720-db.dts
+++ b/arch/arm64/boot/dts/marvell/armada-3720-db.dts
@@ -73,6 +73,9 @@
 					reg = <0>; /* Chip select 0 */
 					spi-max-frequency = <104000000>;
 
+					pinctrl-names = "default";
+					pinctrl-0 = <&spi0_pins>;
+
 					partition@0 {
 						label = "U-boot";
 						reg = <0 0x100000>;
diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
index bb3d31a..7073d6d 100644
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
@@ -147,6 +147,11 @@
 			npinctrl: north-bridge-pinctrl@13830 {
 				compatible = "marvell,armada-3700-nb-pinctrl";
 				reg = <0x13830 0x4>;
+
+				spi0_pins: spi-pins-0 {
+					marvell,pins = "mpp15", "mpp18";
+					marvell,function = "spi";
+				};
 			};
 
 			sgateclk: south-bridge-gate-clk@18014 {
-- 
1.9.1

