{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "base_soc_pmod_bridge_2_0",
    "cell_name": "pmod_bridge_2",
    "component_reference": "digilentinc.com:ip:pmod_bridge:1.1",
    "ip_revision": "8",
    "gen_directory": "../../../../../../ES2024.gen/sources_1/bd/base_soc/ip/base_soc_pmod_bridge_2_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "base_soc_pmod_bridge_2_0", "resolve_type": "user", "usage": "all" } ],
        "Top_Row_Interface": [ { "value": "GPIO", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "Bottom_Row_Interface": [ { "value": "GPIO", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "PMOD": [ { "value": "jd", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "USE_BOARD_FLOW": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "USE_PULLUPS": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "Top_Row_Interface": [ { "value": "GPIO", "resolve_type": "generated", "usage": "all" } ],
        "Bottom_Row_Interface": [ { "value": "GPIO", "resolve_type": "generated", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:arty-a7-100:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a100t" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "8" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../ES2024.gen/sources_1/bd/base_soc/ip/base_soc_pmod_bridge_2_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "in_top_bus_I": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "in_top_bus_O": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "in_top_bus_T": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "in_bottom_bus_I": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "in_bottom_bus_O": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "1" } ],
        "in_bottom_bus_T": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "1" } ],
        "out0_I": [ { "direction": "in" } ],
        "out1_I": [ { "direction": "in" } ],
        "out2_I": [ { "direction": "in" } ],
        "out3_I": [ { "direction": "in" } ],
        "out4_I": [ { "direction": "in" } ],
        "out5_I": [ { "direction": "in" } ],
        "out6_I": [ { "direction": "in" } ],
        "out7_I": [ { "direction": "in" } ],
        "out0_O": [ { "direction": "out" } ],
        "out1_O": [ { "direction": "out" } ],
        "out2_O": [ { "direction": "out" } ],
        "out3_O": [ { "direction": "out" } ],
        "out4_O": [ { "direction": "out" } ],
        "out5_O": [ { "direction": "out" } ],
        "out6_O": [ { "direction": "out" } ],
        "out7_O": [ { "direction": "out" } ],
        "out0_T": [ { "direction": "out" } ],
        "out1_T": [ { "direction": "out" } ],
        "out2_T": [ { "direction": "out" } ],
        "out3_T": [ { "direction": "out" } ],
        "out4_T": [ { "direction": "out" } ],
        "out5_T": [ { "direction": "out" } ],
        "out6_T": [ { "direction": "out" } ],
        "out7_T": [ { "direction": "out" } ]
      },
      "interfaces": {
        "Pmod_out": {
          "vlnv": "digilentinc.com:interface:pmod:1.0",
          "abstraction_type": "digilentinc.com:interface:pmod_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "PMOD", "value_src": "constant", "value_permission": "bd", "usage": "all" } ]
          },
          "port_maps": {
            "PIN1_O": [ { "physical_name": "out0_O" } ],
            "PIN7_I": [ { "physical_name": "out4_I" } ],
            "PIN2_O": [ { "physical_name": "out1_O" } ],
            "PIN8_I": [ { "physical_name": "out5_I" } ],
            "PIN3_O": [ { "physical_name": "out2_O" } ],
            "PIN9_I": [ { "physical_name": "out6_I" } ],
            "PIN10_O": [ { "physical_name": "out7_O" } ],
            "PIN4_O": [ { "physical_name": "out3_O" } ],
            "PIN3_I": [ { "physical_name": "out2_I" } ],
            "PIN4_I": [ { "physical_name": "out3_I" } ],
            "PIN1_I": [ { "physical_name": "out0_I" } ],
            "PIN2_I": [ { "physical_name": "out1_I" } ],
            "PIN10_T": [ { "physical_name": "out7_T" } ],
            "PIN8_T": [ { "physical_name": "out5_T" } ],
            "PIN9_T": [ { "physical_name": "out6_T" } ],
            "PIN4_T": [ { "physical_name": "out3_T" } ],
            "PIN9_O": [ { "physical_name": "out6_O" } ],
            "PIN10_I": [ { "physical_name": "out7_I" } ],
            "PIN7_T": [ { "physical_name": "out4_T" } ],
            "PIN1_T": [ { "physical_name": "out0_T" } ],
            "PIN2_T": [ { "physical_name": "out1_T" } ],
            "PIN7_O": [ { "physical_name": "out4_O" } ],
            "PIN3_T": [ { "physical_name": "out2_T" } ],
            "PIN8_O": [ { "physical_name": "out5_O" } ]
          }
        },
        "GPIO_Top_Row": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "TRI_O": [ { "physical_name": "in_top_bus_O" } ],
            "TRI_T": [ { "physical_name": "in_top_bus_T" } ],
            "TRI_I": [ { "physical_name": "in_top_bus_I" } ]
          }
        },
        "GPIO_Bottom_Row": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "TRI_O": [ { "physical_name": "in_bottom_bus_O" } ],
            "TRI_T": [ { "physical_name": "in_bottom_bus_T" } ],
            "TRI_I": [ { "physical_name": "in_bottom_bus_I" } ]
          }
        }
      }
    }
  }
}