<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1934' ll='1938' type='const llvm::MIRFormatter * llvm::TargetInstrInfo::getMIRFormatter() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1932'>/// Return MIR formatter to format/parse MIR operands.  Target can override
  /// this virtual function and return target specific MIR formatter.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2655' u='c' c='_ZN12_GLOBAL__N_18MIParser19parseMachineOperandEjjRN4llvm14MachineOperandERNS1_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='2916' u='c' c='_ZN12_GLOBAL__N_18MIParser28parseMemoryPseudoSourceValueERPKN4llvm17PseudoSourceValueE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='802' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTENS_8OptionalIjEEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1152' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1081' c='_ZNK4llvm11SIInstrInfo15getMIRFormatterEv'/>
