{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479959754802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479959754809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 01:55:54 2016 " "Processing started: Thu Nov 24 01:55:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479959754809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959754809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959754809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479959755172 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1479959755172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-LogicFunction " "Found design unit 1: Processor-LogicFunction" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMux-Primitive " "Found design unit 1: NMux-Primitive" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771051 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMux " "Found entity 1: NMux" {  } { { "NMux.vhd" "" { Text "C:/vhdlmips/NMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes " "Found design unit 1: datatypes" {  } { { "pkg.vhd" "" { Text "C:/vhdlmips/pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2Left-Primitive " "Found design unit 1: Shift2Left-Primitive" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771054 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2Left " "Found entity 1: Shift2Left" {  } { { "Shift2Left.vhd" "" { Text "C:/vhdlmips/Shift2Left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-DFF " "Found design unit 1: Register32-DFF" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.vhd" "" { Text "C:/vhdlmips/Register32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalExtension-Primitive " "Found design unit 1: SignalExtension-Primitive" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771059 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalExtension " "Found entity 1: SignalExtension" {  } { { "SignalExtension.vhd" "" { Text "C:/vhdlmips/SignalExtension.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479959771059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479959771093 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output 4 32 Processor.vhd(461) " "VHDL Incomplete Partial Association warning at Processor.vhd(461): port or argument \"output\" has 4/32 unassociated elements" {  } { { "Processor.vhd" "" { Text "C:/vhdlmips/Processor.vhd" 461 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1479959771111 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Register32:fu_instructionregister " "Elaborating entity \"Register32\" for hierarchy \"Register32:fu_instructionregister\"" {  } { { "Processor.vhd" "fu_instructionregister" { Text "C:/vhdlmips/Processor.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959771170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux NMux:fu_mux0 " "Elaborating entity \"NMux\" for hierarchy \"NMux:fu_mux0\"" {  } { { "Processor.vhd" "fu_mux0" { Text "C:/vhdlmips/Processor.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959771173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMux NMux:fu_mux4 " "Elaborating entity \"NMux\" for hierarchy \"NMux:fu_mux4\"" {  } { { "Processor.vhd" "fu_mux4" { Text "C:/vhdlmips/Processor.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959771175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtension SignalExtension:fu_signalextension " "Elaborating entity \"SignalExtension\" for hierarchy \"SignalExtension:fu_signalextension\"" {  } { { "Processor.vhd" "fu_signalextension" { Text "C:/vhdlmips/Processor.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959771187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2Left Shift2Left:fu_shift2left0 " "Elaborating entity \"Shift2Left\" for hierarchy \"Shift2Left:fu_shift2left0\"" {  } { { "Processor.vhd" "fu_shift2left0" { Text "C:/vhdlmips/Processor.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479959771188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fu_controlunit ControlUnit " "Node instance \"fu_controlunit\" instantiates undefined entity \"ControlUnit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor.vhd" "fu_controlunit" { Text "C:/vhdlmips/Processor.vhd" 252 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1479959771215 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fu_registerbank RegisterBank " "Node instance \"fu_registerbank\" instantiates undefined entity \"RegisterBank\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor.vhd" "fu_registerbank" { Text "C:/vhdlmips/Processor.vhd" 425 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1479959771215 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fu_alu ALU " "Node instance \"fu_alu\" instantiates undefined entity \"ALU\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor.vhd" "fu_alu" { Text "C:/vhdlmips/Processor.vhd" 470 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1479959771215 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fu_alucontrol ALUControl " "Node instance \"fu_alucontrol\" instantiates undefined entity \"ALUControl\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor.vhd" "fu_alucontrol" { Text "C:/vhdlmips/Processor.vhd" 482 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1479959771215 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fu_memory Memory " "Node instance \"fu_memory\" instantiates undefined entity \"Memory\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor.vhd" "fu_memory" { Text "C:/vhdlmips/Processor.vhd" 491 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1479959771215 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479959771424 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 01:56:11 2016 " "Processing ended: Thu Nov 24 01:56:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479959771424 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479959771424 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479959771424 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479959771424 ""}
