`timescale 1ns/1ps

// 24-bit RGB wrapper around the 12-bit status OSD. The overlay core is
// purely combinational, so this stage adds no pipeline delay and the
// video_x/video_de alignment used by the HDMI Data Island scheduler is
// untouched. A local line counter reconstructs pixel_y from the video
// sync/de bundle so the video pipeline needs no extra output port.
module osd_overlay_24 #(
    parameter integer OSD_X = 8,
    parameter integer OSD_Y = 8,
    parameter integer WM_X = 568,
    parameter integer WM_Y = 460
) (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        hsync,
    input  wire        vsync,
    input  wire        de,
    input  wire [23:0] rgb_in,
    input  wire [9:0]  pixel_x,
    input  wire [1:0]  active_index,
    input  wire        auto_enabled,
    input  wire [7:0]  error_code,
    input  wire        msg_active,
    input  wire [3:0]  msg_char0,
    input  wire [3:0]  msg_char1,
    input  wire [3:0]  msg_char2,
    input  wire [3:0]  msg_char3,
    input  wire [3:0]  vol_digit,
    input  wire [3:0]  bright_digit,
    output wire [23:0] rgb_out,
    output wire        hsync_out,
    output wire        vsync_out,
    output wire        de_out,
    output wire [9:0]  pixel_x_out,
    output wire        osd_active
);
    reg [11:0] line_y;
    reg de_q;
    reg vs_q;
    wire frame_start = vs_q && !vsync;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            line_y <= 12'd0;
            de_q <= 1'b0;
            vs_q <= 1'b1;
        end else begin
            de_q <= de;
            vs_q <= vsync;
            // vsync is active low: hold the line counter at zero through the
            // sync pulse so the first active line after back porch is row 0.
            if (!vsync)
                line_y <= 12'd0;
            else if (de_q && !de)
                line_y <= line_y + 1'b1;
        end
    end

    wire [11:0] osd_rgb12;
    wire osd_hit;

    status_osd_overlay #(
        .OSD_X(OSD_X),
        .OSD_Y(OSD_Y)
    ) u_osd (
        .clk(clk), .rst_n(rst_n),
        .frame_start(frame_start),
        .active_index(active_index), .auto_enabled(auto_enabled),
        .error_code(error_code),
        .msg_active(msg_active),
        .msg_char0(msg_char0), .msg_char1(msg_char1),
        .msg_char2(msg_char2), .msg_char3(msg_char3),
        .vol_digit(vol_digit), .bright_digit(bright_digit),
        .in_de(de),
        .in_rgb({rgb_in[23:20], rgb_in[15:12], rgb_in[7:4]}),
        .pixel_x({2'b00, pixel_x}),
        .pixel_y(line_y),
        .out_rgb(osd_rgb12),
        .out_de(),
        .osd_pixel(osd_hit)
    );

    // Non-OSD pixels pass the original 24-bit value through untouched;
    // OSD pixels take the 12-bit highlight colour expanded to 24 bits.
    wire [23:0] status_rgb24 = osd_hit ?
        {osd_rgb12[11:8], osd_rgb12[11:8],
         osd_rgb12[7:4],  osd_rgb12[7:4],
         osd_rgb12[3:0],  osd_rgb12[3:0]} : rgb_in;

    wire watermark_hit;
    brand_watermark_24 #(
        .WM_X(WM_X),
        .WM_Y(WM_Y)
    ) u_brand_watermark (
        .clk(clk),
        .rst_n(rst_n),
        .hsync(hsync),
        .vsync(vsync),
        .de(de),
        .pixel_x(pixel_x),
        .pixel_y(line_y),
        .rgb_in(status_rgb24),
        .overlay_active_in(osd_hit),
        .hsync_out(hsync_out),
        .vsync_out(vsync_out),
        .de_out(de_out),
        .pixel_x_out(pixel_x_out),
        .rgb_out(rgb_out),
        .overlay_active_out(watermark_hit)
    );
    assign osd_active = watermark_hit;
endmodule
