

================================================================
== Vitis HLS Report for 'trafic_light_controller'
================================================================
* Date:           Thu Jul 25 17:28:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Ex1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       32|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln14_fu_86_p2     |       and|   0|  0|   2|           1|           1|
    |temp1_fu_74_p2        |       and|   0|  0|   2|           1|           1|
    |temp2_fu_98_p2        |       and|   0|  0|   2|           1|           1|
    |temp3_fu_110_p2       |       and|   0|  0|   2|           1|           1|
    |temp4_fu_134_p2       |       and|   0|  0|   2|           1|           1|
    |ew                    |        or|   0|  0|   2|           1|           1|
    |ns                    |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_116_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_140_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_152_p2     |        or|   0|  0|   2|           1|           1|
    |temp5_fu_146_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln14_fu_104_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_1_fu_128_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_fu_122_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln9_1_fu_92_p2    |       xor|   0|  0|   2|           2|           1|
    |xor_ln9_fu_80_p2      |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          17|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|l_sensor  |   in|    1|  ap_none|      l_sensor|   scalar|
|r_sensor  |   in|    1|  ap_none|      r_sensor|   scalar|
|u_sensor  |   in|    1|  ap_none|      u_sensor|   scalar|
|d_sensor  |   in|    1|  ap_none|      d_sensor|   scalar|
|ew        |  out|    1|  ap_none|            ew|  pointer|
|ns        |  out|    1|  ap_none|            ns|  pointer|
+----------+-----+-----+---------+--------------+---------+

