  Wed Jul 27 2022 18:14                                                Page 1


                     ***************************************
                     **      WDC 65C816 Macro Assembler   **
                     **                                   **
                     **     Version 3.49.1- Feb  6 2006    **
                     ***************************************

     1                        M16_I16	MACRO
     2                        	REP		#$30    ;16 bit registers
     3                        	LONGI 	ON
     4                        	LONGA	ON
     5                        	MACEND
     6                        
     7                        M16	MACRO
     8                        	REP		#$20    ;16 bit memory
     9                        	LONGA	ON
    10                        	MACEND
    11                        	
    12                        I16	MACRO
    13                        	REP		#$10    ;16 bit index
    14                        	LONGI	ON
    15                        	MACEND
    16                        	
    17                        M8_I8	MACRO
    18                        	SEP		#$30    ;8 bit registers
    19                        	LONGI 	OFF
    20                        	LONGA	OFF
    21                        	MACEND
    22                        
    23                        M8	MACRO
    24                        	SEP		#$20    ;8 bit memory
    25                        	LONGA	OFF
    26                        	MACEND
    27                        	
    28                        I8	MACRO
    29                        	SEP		#$10    ;8 bit index
    30                        	LONGI	OFF
    31                        	MACEND
    32                        	
    33                        
    34                        INTERRUPT	MACRO   
    35                        	M16_I16
    36                        	PHB				;save DB
    37                        	PHD				;save DP
    38                        	PHA				;save A
    39                        	PHX				;save X
    40                        	PHY 			;save Y
    41                        	MACEND
    42                        
    43                        STARTUP SECTION
    44                        
    45                        
    46                        
    47                        ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    48                        
    49                        	
    50                        	ORG $4000
    51                        ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    52                        
  Wed Jul 27 2022 18:14                                                Page 2


    53                        	
    54                        	ORG $8000
    55                        RESET:
    56 00:8000: 18           	CLC	     		;clear carry
    57 00:8001: FB           	XCE	     		;clear emulation
    58                        	M16_I16
+   58 00:8002: C2 30        	REP		#$30    ;16 bit registers
+   58                        	LONGI 	ON
+   58                        	LONGA	ON
    59 00:8004: A9 00 6E     	LDA		#$6E00  ;get the stack address
    60 00:8007: 1B           	TCS	     		;and set the stack to it
    61                        
    62                        	M8
+   62 00:8008: E2 20        	SEP		#$20    ;8 bit memory
+   62                        	LONGA	OFF
    63 00:800A: A9 00        	LDA 	#$00	;data bank 00
    64 00:800C: 48           	PHA
    65 00:800D: AB           	PLB	     		;set data bank register
    66                        	
    67 00:800E: AD 02 6F     	LDA		$6F02
    68 00:8011: 09 02        	ORA		#%00000010
    69 00:8013: 8D 02 6F     	STA		$6F02
    70                        
    71 00:8016: A9 FE        	LDA		#$FE	;user program 1 (0xFF - 
                    user program ID)
    72 00:8018: 8D 00 6F     	STA		$6F00
    73                        	
    74 00:801B: A9 42        	LDA		#$42
    75 00:801D: 8F 00 FE 01  	STA		$01FE00	;remap user progream 0xF
                    F, bank 0x00 to real bank 0x42
    76 00:8021: A9 43        	LDA		#$43
    77 00:8023: 8F 01 FE 01  	STA		$01FE01	;remap user progream 0xF
                    F, bank 0x01 to real bank 0x43
    78                        
    79 00:8027: A9 42        	LDA 	#$42	;data bank 0x42
    80 00:8029: 48           	PHA
    81 00:802A: AB           	PLB	     		;set data bank register
    82                        	
    83 00:802B: A2 FF FF     	LDX		#$FFFF	;user stack pointer
    84 00:802E: A9 00        	LDA		#$00	;user bank (mapped)
    85 00:8030: 9D 00 00     	STA		$0000,X
    86 00:8033: CA           	DEX
    87 00:8034: A9 20        	LDA		#$20	;user program counter hi
                    gh
    88 00:8036: 9D 00 00     	STA		$0000,X
    89 00:8039: CA           	DEX
    90 00:803A: A9 58        	LDA		#$58	;user program counter lo
                    w
    91 00:803C: 9D 00 00     	STA		$0000,X
    92 00:803F: CA           	DEX
    93 00:8040: 08           	PHP
    94 00:8041: 68           	PLA				;user processor 
                    status
    95 00:8042: 9D 00 00     	STA		$0000,X
    96 00:8045: CA           	DEX
    97                        	
    98 00:8046: 9A           	TXS				;set user stack
    99                        	
  Wed Jul 27 2022 18:14                                                Page 3


   100 00:8047: 40           	RTI
   101                        	
   102                        IRQ:
   103                        	INTERRUPT
+  103                        	M16_I16
+  103 00:8048: C2 30        	REP		#$30    ;16 bit registers
+  103                        	LONGI 	ON
+  103                        	LONGA	ON
+  103 00:804A: 8B           	PHB				;save DB
+  103 00:804B: 0B           	PHD				;save DP
+  103 00:804C: 48           	PHA				;save A
+  103 00:804D: DA           	PHX				;save X
+  103 00:804E: 5A           	PHY 			;save Y
   104 00:804F: 80 2D        	BRA 	EXIT_INTERRUPT 
   105                        
   106                        NMI:
   107                        	INTERRUPT
+  107                        	M16_I16
+  107 00:8051: C2 30        	REP		#$30    ;16 bit registers
+  107                        	LONGI 	ON
+  107                        	LONGA	ON
+  107 00:8053: 8B           	PHB				;save DB
+  107 00:8054: 0B           	PHD				;save DP
+  107 00:8055: 48           	PHA				;save A
+  107 00:8056: DA           	PHX				;save X
+  107 00:8057: 5A           	PHY 			;save Y
   108 00:8058: 80 24        	BRA 	EXIT_INTERRUPT 
   109                        
   110                        ABORT:
   111                        	INTERRUPT
+  111                        	M16_I16
+  111 00:805A: C2 30        	REP		#$30    ;16 bit registers
+  111                        	LONGI 	ON
+  111                        	LONGA	ON
+  111 00:805C: 8B           	PHB				;save DB
+  111 00:805D: 0B           	PHD				;save DP
+  111 00:805E: 48           	PHA				;save A
+  111 00:805F: DA           	PHX				;save X
+  111 00:8060: 5A           	PHY 			;save Y
   112 00:8061: 80 1B        	BRA 	EXIT_INTERRUPT 
   113                        
   114                        COP:
   115                        	INTERRUPT
+  115                        	M16_I16
+  115 00:8063: C2 30        	REP		#$30    ;16 bit registers
+  115                        	LONGI 	ON
+  115                        	LONGA	ON
+  115 00:8065: 8B           	PHB				;save DB
+  115 00:8066: 0B           	PHD				;save DP
+  115 00:8067: 48           	PHA				;save A
+  115 00:8068: DA           	PHX				;save X
+  115 00:8069: 5A           	PHY 			;save Y
   116 00:806A: 80 12        	BRA 	EXIT_INTERRUPT 
   117                        
   118                        BRK:
   119                        	INTERRUPT
+  119                        	M16_I16
+  119 00:806C: C2 30        	REP		#$30    ;16 bit registers
  Wed Jul 27 2022 18:14                                                Page 4


+  119                        	LONGI 	ON
+  119                        	LONGA	ON
+  119 00:806E: 8B           	PHB				;save DB
+  119 00:806F: 0B           	PHD				;save DP
+  119 00:8070: 48           	PHA				;save A
+  119 00:8071: DA           	PHX				;save X
+  119 00:8072: 5A           	PHY 			;save Y
   120 00:8073: 80 09        	BRA 	EXIT_INTERRUPT 
   121                        
   122                        EMU:
   123                        	INTERRUPT
+  123                        	M16_I16
+  123 00:8075: C2 30        	REP		#$30    ;16 bit registers
+  123                        	LONGI 	ON
+  123                        	LONGA	ON
+  123 00:8077: 8B           	PHB				;save DB
+  123 00:8078: 0B           	PHD				;save DP
+  123 00:8079: 48           	PHA				;save A
+  123 00:807A: DA           	PHX				;save X
+  123 00:807B: 5A           	PHY 			;save Y
   124 00:807C: 80 00        	BRA 	EXIT_INTERRUPT 
   125                        
   126                        EXIT_INTERRUPT:
   127                        	M16_I16
+  127 00:807E: C2 30        	REP		#$30    ;16 bit registers
+  127                        	LONGI 	ON
+  127                        	LONGA	ON
   128 00:8080: 7A           	PLY             ;restore Y
   129 00:8081: FA               PLX             ;restore X
   130 00:8082: 68               PLA             ;restore A
   131 00:8083: 2B               PLD             ;restore DP
   132 00:8084: AB               PLB             ;restore DB
   133 00:8085: 40           	RTI
   134                        	
   135                        	
   136                        ; This section defines the interrupt and reset vec
                    tors.    
   137                        
   138                        	ORG	$FFE4
   139                        
   140 00:FFE4: 63 80        N_COP   DW    COP
   141 00:FFE6: 6C 80        N_BRK   DW    BRK
   142 00:FFE8: 5A 80        N_ABORT DW    ABORT
   143 00:FFEA: 51 80        N_NMI   DW    NMI
   144 00:FFEC: 00 00        N_RSRVD DW    0
   145 00:FFEE: 48 80        N_IRQ   DW    IRQ
   146                        
   147                        	ORG	$FFF4
   148 00:FFF4: 75 80        E_COP   DW    EMU
   149 00:FFF6: 00 00        E_RSRVD DW    0
   150 00:FFF8: 75 80        E_ABORT DW    EMU
   151 00:FFFA: 75 80        E_NMI   DW    EMU
   152 00:FFFC: 00 80        E_RESET DW    RESET
   153 00:FFFE: 75 80        E_IRQ   DW    EMU
   154                        
   155 01:0000:              	ENDS
   156                        	END

  Wed Jul 27 2022 18:14                                                Page 5



      Lines assembled: 218
      Errors: 0
