cur_speed	,	V_117
chip_select	,	V_142
spin_lock_init	,	F_73
DIV_ROUND_UP	,	F_7
dma_addr_t	,	T_3
prev	,	V_172
status_reg	,	V_175
cur_spi	,	V_119
tegra_spi_dma_complete	,	F_17
"Not able to get desc for Tx\n"	,	L_1
"Starting rx dma failed, err %d\n"	,	L_5
rx_full_count	,	V_39
read_words	,	V_40
len	,	V_17
dev	,	V_45
tegra_spi_start_dma_based_transfer	,	F_26
DMA_MEM_TO_DEV	,	V_59
cmd1	,	V_164
spi_message	,	V_158
devm_spi_register_master	,	F_86
DMA_FROM_DEVICE	,	V_52
xfer_completion	,	V_165
SPI_RX_FIFO_OVF	,	V_183
spi_max_frequency	,	V_154
xfer	,	V_161
DATA_DIR_RX	,	V_82
pm_runtime_put	,	F_51
SPI_FIFO_EMPTY	,	V_71
EIO	,	V_62
wait_for_completion_interruptible_timeout	,	F_64
dma_to_memory	,	V_89
wait_for_completion_timeout	,	F_57
cur_words	,	V_88
dma_sync_single_for_device	,	F_15
"CpuXfer ERROR bit set 0x%x\n"	,	L_16
SPI_CONTROL_MODE_0	,	V_125
SPI_RX_EN	,	V_141
SPI_CONTROL_MODE_1	,	V_127
SPI_CS_HIGH	,	V_134
SPI_CONTROL_MODE_2	,	V_129
delay	,	V_156
SPI_CONTROL_MODE_3	,	V_131
"master allocation failed\n"	,	L_24
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_105
tegra_spi_start_rx_dma	,	F_25
"spi-max-frequency"	,	L_23
of_node	,	V_190
GFP_KERNEL	,	V_98
written_words	,	V_35
dst_maxburst	,	V_109
SPI_CPOL	,	V_151
device	,	V_210
tx_dma_complete	,	V_56
dmaengine_prep_slave_single	,	F_21
spi_master_get_devdata	,	F_40
""	,	L_10
SPI_TX_TRIG_8	,	V_77
src_addr_width	,	V_104
actual_length	,	V_163
curr_dma_words	,	V_27
SPI_TX_TRIG_4	,	V_75
free_irq	,	F_90
tegra_spi_copy_spi_rxbuf_to_client_rxbuf	,	F_16
SPI_TX_TRIG_1	,	V_73
"TxDma Init failed, err %d\n"	,	L_29
SPI_CS_POL_INACTIVE_2	,	V_149
SPI_CS_POL_INACTIVE_3	,	V_150
SPI_CS_POL_INACTIVE_0	,	V_147
SPI_CS_POL_INACTIVE_1	,	V_148
device_node	,	V_188
dma_alloc_coherent	,	F_34
rx_status	,	V_169
command1	,	V_115
of_property_read_u32	,	F_69
min	,	F_8
SPI_RX_FIFO_UNF	,	V_184
num_chipselect	,	V_198
SPI_DMA_TIMEOUT	,	V_167
SPI_CS_SW_HW	,	V_133
completion	,	V_54
DATA_DIR_TX	,	V_80
SPI_IE_TX	,	V_81
devm_ioremap_resource	,	F_75
u8	,	T_1
i	,	V_32
src_addr	,	V_102
complete_xfer	,	V_166
irq	,	V_179
tegra_spi_runtime_resume	,	F_85
pm_runtime_get_sync	,	F_48
spi_device	,	V_12
spi_master_suspend	,	F_96
tegra_spi_start_tx_dma	,	F_19
SPI_CS_SS_VAL	,	V_135
SPI_DMA_BLK_SET	,	F_27
r	,	V_193
dst_addr_width	,	V_108
IRQ_WAKE_THREAD	,	V_185
exit_pm_disable	,	V_208
t	,	V_15
"TxDma Xfer failed\n"	,	L_18
x	,	V_34
MAX_CHIP_SELECT	,	V_146
dma_release_channel	,	F_35
IRQF_ONESHOT	,	V_204
platform_device	,	V_186
tx_buf	,	V_37
DEFAULT_SPI_DMA_BUF_LEN	,	V_206
def_command1_reg	,	V_121
SPI_PACKED	,	V_138
handle_cpu_based_xfer	,	F_60
mdelay	,	F_53
tx_empty_count	,	V_29
rx_dma_chan	,	V_67
dev_dbg	,	F_45
tx_dma_desc	,	V_57
"spi can not start transfer, err %d\n"	,	L_13
reinit_completion	,	F_20
tspi	,	V_2
is_first_of_msg	,	V_111
SPI_FIFO_DEPTH	,	V_143
max_speed_hz	,	V_153
reg	,	V_3
dma_control_reg	,	V_85
"CpuXfer 0x%08x:0x%08x\n"	,	L_17
dst_addr	,	V_107
SPI_COMMAND2	,	V_136
dmaengine_submit	,	F_23
SPI_COMMAND1	,	V_7
SPI_TX_FIFO_UNF	,	V_181
platform_get_irq	,	F_78
ret	,	V_69
exit_free_master	,	V_202
count	,	V_33
max_n_32bit	,	V_31
"Rx/Tx fifo are not empty status 0x%08lx\n"	,	L_3
SPI_FIFO_STATUS	,	V_9
tx_dma_buf	,	V_49
dma_slave_config	,	V_93
scrub	,	V_110
tegra_spi_resume	,	F_97
dma_req_sel	,	V_101
spin_unlock_irqrestore	,	F_50
context_data	,	V_180
tegra_spi_writel	,	F_3
callback_param	,	V_64
tegra_spi_start_cpu_based_transfer	,	F_29
cs_pol_bit	,	V_145
"pm runtime failed, e = %d\n"	,	L_12
cs_change	,	V_174
platform_get_resource	,	F_74
transfer_one_message	,	V_197
total_fifo_words	,	V_22
max_buf_size	,	V_26
tx_status	,	V_168
SPI_RX_TRIG_4	,	V_76
SPI_RX_TRIG_1	,	V_74
"The def 0x%x and written 0x%lx\n"	,	L_8
BUG_ON	,	F_47
spi_finalize_current_message	,	F_59
tegra_spi_setup	,	F_46
SPI_TX_EN	,	V_140
SPI_BIT_LENGTH	,	F_42
SPI_RX_TRIG_8	,	V_78
speed	,	V_113
dev_err	,	F_22
cur_direction	,	V_79
of_property_read_u32_array	,	F_68
dma_chan	,	V_90
"spi trasfer timeout, err %d\n"	,	L_14
src_maxburst	,	V_106
spi_master_resume	,	F_98
SPI_DMA_BLK	,	V_72
mask	,	V_95
dma_complete	,	V_55
tegra_spi_init_dma_param	,	F_30
devm_clk_get	,	F_81
cur_tx_pos	,	V_38
cs_control	,	V_132
"DmaXfer: ERROR bit set 0x%x\n"	,	L_20
SPI_TX_FIFO_OVF	,	V_182
start	,	V_203
clk_disable_unprepare	,	F_99
dma_sconfig	,	V_94
curr_xfer	,	V_120
"pm runtime get failed, e = %d\n"	,	L_30
max_len	,	V_21
speed_hz	,	V_114
"can not get clock\n"	,	L_27
cur_pos	,	V_18
SPI_M_S	,	V_209
setup	,	V_196
remain_len	,	V_16
base	,	V_4
ENOMEM	,	V_99
SPI_RX_FIFO	,	V_43
dev_get_drvdata	,	F_95
bytes_per_word	,	V_23
"~"	,	L_11
cur_rx_pos	,	V_42
dma_phys	,	V_92
bus_num	,	V_199
spi_master_put	,	F_91
"spi"	,	L_26
SPI_MODE_0	,	V_124
tegra_spi_suspend	,	F_94
command1_reg	,	V_137
spi_master	,	V_157
SPI_CS_SEL	,	F_44
dma_sync_single_for_cpu	,	F_14
SPI_DMA_CTL	,	V_84
SPI_CPHA	,	V_152
lock	,	V_155
SPI_MODE_3	,	V_130
tegra_periph_reset_assert	,	F_61
fifo_words_left	,	V_36
DMA_TO_DEVICE	,	V_48
SPI_MODE_1	,	V_126
SPI_MODE_2	,	V_128
val	,	V_5
clk	,	V_118
phys	,	V_103
"Failed to register ISR for IRQ %d\n"	,	L_25
spi_irq	,	V_194
"RxDma Init failed, err %d\n"	,	L_28
"Not able to get desc for Rx\n"	,	L_2
IRQ_HANDLED	,	V_176
dma_request_channel	,	F_33
tx_dma_phys	,	V_46
"Error in Transfer\n"	,	L_15
tegra_periph_reset_deassert	,	F_62
status	,	V_70
tegra_spi_remove	,	F_92
pm_runtime_status_suspended	,	F_88
flags	,	V_144
rx_dma_phys	,	V_51
consume	,	V_50
skip	,	V_162
SPI_ERR	,	V_10
init_completion	,	F_82
pm_runtime_enabled	,	F_84
SPI_RX_FIFO_FULL_COUNT	,	F_12
tegra_spi_parse_dt	,	F_67
max_word	,	V_19
is_first_msg	,	V_160
mode_bits	,	V_195
transfers	,	V_171
bits_per_word	,	V_20
"Dma channel is not available, will try later\n"	,	L_6
pm_runtime_disable	,	F_87
dma_buf_size	,	V_47
clk_prepare_enable	,	F_100
is_packed	,	V_24
SPI_CS_SEL_MASK	,	V_139
err	,	V_178
tegra_spi_transfer_one_message	,	F_55
EPROBE_DEFER	,	V_97
tegra_spi_transfer_delay	,	F_52
delay_usecs	,	V_170
is_curr_dma_xfer	,	V_86
tegra_spi_calculate_curr_xfer_param	,	F_6
DMA_DEV_TO_MEM	,	V_68
rx_dma_complete	,	V_65
tegra_spi_isr_thread	,	F_65
rx_dma_buf	,	V_53
"RxDma Xfer failed\n"	,	L_19
udelay	,	F_54
dma_free_coherent	,	F_37
auto_runtime_pm	,	V_200
complete	,	F_18
"nvidia,dma-request-selector"	,	L_22
msg	,	V_159
transfer_list	,	V_173
tegra_spi_runtime_suspend	,	F_89
SPI_TX_FIFO_EMPTY_COUNT	,	F_10
wait_status	,	V_177
mode	,	V_123
pdev	,	V_187
u32	,	T_2
SPI_IE_RX	,	V_83
words_per_32bit	,	V_25
tegra_spi_readl	,	F_1
of_dma	,	V_191
tegra_spi_data	,	V_1
dma_async_issue_pending	,	F_24
resource	,	V_192
spi_transfer	,	V_14
fifo_status	,	V_30
tegra_spi_copy_client_txbuf_to_spi_txbuf	,	F_13
rx_buf	,	V_41
spi	,	V_13
PTR_ERR	,	F_77
spin_lock_irqsave	,	F_49
tegra_spi_probe	,	F_70
"DmaXfer 0x%08x:0x%08x\n"	,	L_21
DMA_PREP_INTERRUPT	,	V_60
dma_cap_zero	,	F_31
list_for_each_entry	,	F_56
SPI_DMA_EN	,	V_87
DMA_SLAVE	,	V_96
clk_set_rate	,	F_41
platform_set_drvdata	,	F_72
handle_dma_based_xfer	,	F_63
np	,	V_189
platform_get_drvdata	,	F_93
"clk_prepare failed: %d\n"	,	L_32
rx_dma_desc	,	V_66
SPI_TX_FIFO	,	V_6
SPI_TRANS_STATUS	,	V_8
tx_dma_chan	,	V_58
exit_rx_dma_free	,	V_207
dma_cap_set	,	F_32
SPI_CONTROL_MODE_MASK	,	V_122
tegra_spi_isr	,	F_66
exit_free_irq	,	V_205
tegra_spi_setup_transfer_one	,	F_39
dmaengine_slave_config	,	F_36
DMA_CTRL_ACK	,	V_61
"setup %d bpw, %scpol, %scpha, %dHz\n"	,	L_9
"can not register to master err %d\n"	,	L_31
IORESOURCE_MEM	,	V_201
dma_buf	,	V_91
pm_runtime_enable	,	F_83
dev_name	,	F_80
readl	,	F_2
tegra_spi_deinit_dma_param	,	F_38
writel	,	F_4
tegra_spi_clear_status	,	F_5
tegra_spi_start_transfer_one	,	F_43
irqreturn_t	,	T_5
WARN_ON	,	F_58
tegra_spi_read_rx_fifo_to_client_rxbuf	,	F_11
"Starting tx dma failed, err %d\n"	,	L_4
SPI_FIFO_ERROR	,	V_11
nbytes	,	V_28
master	,	V_112
dmaengine_terminate_all	,	F_28
request_threaded_irq	,	F_79
" Not able to allocate the dma buffer\n"	,	L_7
req_mode	,	V_116
callback	,	V_63
tegra_spi_fill_tx_fifo_from_client_txbuf	,	F_9
dma_cap_mask_t	,	T_4
rx_mask	,	V_44
slave_id	,	V_100
spi_alloc_master	,	F_71
IS_ERR	,	F_76
