;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @21, 6
	SUB @21, 6
	DJN -1, @-20
	DAT #230, #40
	SPL 0, <402
	SUB -207, <-120
	SUB @121, 106
	SUB @21, 6
	DAT #230, #40
	SUB 12, @10
	MOV -1, <-20
	SUB 300, @470
	SUB @121, 106
	SUB 4, <0
	SUB 4, <0
	SUB @121, 106
	MOV -1, <-20
	SUB 300, @470
	MOV -7, <-20
	SUB 4, <0
	MOV -1, <-20
	SUB 84, 800
	SUB <10, -0
	SPL 0, <402
	SUB 0, 7
	SUB 0, 7
	SUB -207, <-120
	ADD 30, 9
	DAT #230, #40
	SUB 1, <20
	DAT #230, #40
	DAT #230, #40
	SUB <0, @2
	ADD 30, 9
	ADD #270, <0
	DAT #230, #40
	SUB 0, 7
	MOV -7, <-20
	MOV -1, <-20
	SUB -207, <-120
	SLT 58, 800
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB @21, 6
