{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463420879072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463420879072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 10:47:58 2016 " "Processing started: Mon May 16 10:47:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463420879072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463420879072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463420879072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463420879582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420891749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420891749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420892003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420892003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420892055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420892055 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.v(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463420892065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463420892065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463420892065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463420892105 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED Basic_Organ_Solution.v(88) " "Verilog HDL warning at Basic_Organ_Solution.v(88): object LED used but never assigned" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Basic_Organ_Solution.v(208) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(208): truncated value with size 32 to match size of target (1)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(382) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(382): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(440) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(440): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(455) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(455): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(456) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(456): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(457) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(457): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(458) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(458): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(459) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(459): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(460) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(460): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 Basic_Organ_Solution.v(88) " "Net \"LED\" at Basic_Organ_Solution.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.v(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.v(50) has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463420892126 "|Basic_Organ_Solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Clock_Divider " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Clock_Divider\"" {  } { { "Basic_Organ_Solution.v" "Clock_Divider" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463420892126 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[31\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[31\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Clock_Divider.v(24) " "Constant driver at Clock_Divider.v(24)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 24 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[30\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[30\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[29\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[29\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[28\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[28\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[27\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[27\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[26\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[26\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[25\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[25\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[24\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[24\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[23\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[23\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[22\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[22\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[21\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[21\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[20\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[20\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[19\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[19\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[18\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[18\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[17\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[17\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[16\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[16\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[15\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[15\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[14\] Clock_Divider.v(10) " "Can't resolve multiple constant drivers for net \"count\[14\]\" at Clock_Divider.v(10)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Clock_Divider.v" 10 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Clock_Divider:Clock_Divider " "Can't elaborate user hierarchy \"Clock_Divider:Clock_Divider\"" {  } { { "Basic_Organ_Solution.v" "Clock_Divider" { Text "C:/Users/Graham/Documents/GitHub/CPEN-311-Lab1/Basic_Organ_Solution.v" 206 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463420892136 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463420892276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 10:48:12 2016 " "Processing ended: Mon May 16 10:48:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463420892276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463420892276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463420892276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463420892276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 13 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463420892866 ""}
