<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>27</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 27 output ports with no output delay specified.</data>
                        <row>
                            <data>ram_rd_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[5]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[6]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[7]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[5]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[6]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[7]</data>
                        </row>
                        <row>
                            <data>ram_wr_en</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>430</data>
            <data>0</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>Declared</data>
            <data>50.0000</data>
            <data>20.0000MHz</data>
            <data>0.0000</data>
            <data>25.0000</data>
            <data>149</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER }</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>Declared</data>
            <data>100.0000</data>
            <data>10.0000MHz</data>
            <data>25.0000</data>
            <data>75.0000</data>
            <data>11</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR }</data>
        </row>
    </table>
    <table id="report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>285.4696MHz</data>
            <data>50.0000MHz</data>
            <data>16.497</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>151.3088MHz</data>
            <data>20.0000MHz</data>
            <data>43.391</data>
        </row>
    </table>
    <table id="report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>16.455</data>
            <data>0.000</data>
            <data>0</data>
            <data>1182</data>
            <data>0.260</data>
            <data>0.000</data>
            <data>0</data>
            <data>1182</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>126</data>
            <data/>
            <data/>
            <data/>
            <data>126</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
        </row>
        <row>
            <data>clk</data>
            <data>DebugCore_JCLK</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>90</data>
            <data/>
            <data/>
            <data/>
            <data>90</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>23.574</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
            <data>0.263</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>22.090</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
            <data>22.560</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>YES</data>
            <data>Timed</data>
            <data>45.893</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
            <data>2.080</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>16.497</data>
            <data>0.000</data>
            <data>0</data>
            <data>876</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>22.090</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>23.574</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>45.893</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.260</data>
            <data>0.000</data>
            <data>0</data>
            <data>876</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.263</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>2.080</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>22.560</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
        </row>
    </table>
    <table id="report_timing_slow_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>16.455</data>
            <data>0.000</data>
            <data>0</data>
            <data>306</data>
        </row>
    </table>
    <table id="report_timing_slow_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.683</data>
            <data>0.000</data>
            <data>0</data>
            <data>306</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>430</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>149</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.380</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 430 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O (0.957, 1.298, 1.019, 1.411)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/IN (0.957, 1.298, 1.019, 1.411)</data>
                                <row>
                                    <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK (1.005, 1.374, 1.067, 1.486)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLK (1.883, 2.406, 1.940, 2.529)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT (1.883, 2.406, 1.940, 2.529)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (3.641, 4.503, 3.704, 4.636)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (3.624, 4.486, 3.687, 4.619)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_INVQ_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (3.584, 4.445, 3.646, 4.578)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (3.583, 4.444, 3.645, 4.577)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/CLK (3.584, 4.445, 3.646, 4.578)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (3.583, 4.444, 3.645, 4.577)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK (3.583, 4.444, 3.645, 4.577)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/CLK (3.584, 4.445, 3.646, 4.578)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (3.583, 4.444, 3.645, 4.577)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (3.580, 4.442, 3.643, 4.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (3.597, 4.459, 3.660, 4.592)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/CLK (3.589, 4.451, 3.652, 4.584)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/CLK (3.584, 4.445, 3.646, 4.578)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5089">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (3.606, 4.468, 3.669, 4.601)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK (3.578, 4.439, 3.641, 4.573)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (3.578, 4.439, 3.641, 4.573)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (3.601, 4.462, 3.663, 4.595)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (3.577, 4.438, 3.640, 4.571)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (3.588, 4.450, 3.651, 4.583)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (3.592, 4.453, 3.654, 4.586)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (3.586, 4.447, 3.649, 4.581)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[25]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/CLK (3.591, 4.452, 3.653, 4.585)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[27]/opit_0/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK (3.631, 4.493, 3.693, 4.626)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (3.630, 4.492, 3.692, 4.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[0]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[1]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[2]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[5]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/CLK (3.622, 4.484, 3.684, 4.617)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[8]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[9]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[11]/opit_0_inv/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[12]/opit_0_inv/CLK (3.611, 4.472, 3.673, 4.606)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[13]/opit_0_inv/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[14]/opit_0_inv/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[15]/opit_0_inv/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[16]/opit_0_inv/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[18]/opit_0_inv/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[19]/opit_0_inv/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[20]/opit_0_inv/CLK (3.629, 4.491, 3.691, 4.624)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[21]/opit_0_inv/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[22]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[23]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[24]/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[25]/opit_0_inv/CLK (3.644, 4.507, 3.707, 4.640)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[26]/opit_0_inv/CLK (3.635, 4.497, 3.698, 4.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[27]/opit_0_inv/CLK (3.639, 4.501, 3.701, 4.634)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0] (3.615, 4.477, 3.678, 4.610)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0] (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0] (3.621, 4.483, 3.683, 4.616)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0] (3.593, 4.454, 3.655, 4.587)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/CLK (3.596, 4.457, 3.659, 4.591)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (3.608, 4.470, 3.671, 4.603)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (3.625, 4.487, 3.688, 4.620)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK (3.614, 4.476, 3.677, 4.609)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_L5Q_perm/CLK (3.620, 4.481, 3.682, 4.615)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="986">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="980">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="853">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (3.602, 4.463, 3.664, 4.596)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="967">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK (3.617, 4.479, 3.680, 4.612)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (3.619, 4.480, 3.681, 4.614)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (3.613, 4.475, 3.676, 4.608)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/CLK (3.607, 4.469, 3.670, 4.602)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="477">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (3.616, 4.478, 3.679, 4.611)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q/CLK (3.636, 4.499, 3.699, 4.632)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (3.633, 4.495, 3.696, 4.628)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q/CLK (3.627, 4.489, 3.690, 4.623)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (3.626, 4.488, 3.689, 4.622)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK (3.584, 4.445, 3.646, 4.578)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK (3.634, 4.496, 3.697, 4.630)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK (3.612, 4.473, 3.674, 4.607)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[3]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[4]/opit_0_inv_L5Q_perm/CLK (3.594, 4.455, 3.656, 4.588)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (3.599, 4.461, 3.662, 4.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (3.605, 4.467, 3.668, 4.600)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/opit_0_inv/CLK (3.603, 4.464, 3.665, 4.598)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/opit_0_inv/CLK (3.595, 4.456, 3.658, 4.590)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 149 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLK (2.186, 2.623, 2.294, 2.691)</data>
                        <row>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (2.186, 2.623, 2.294, 2.691)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (3.933, 4.709, 4.046, 4.787)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (3.917, 4.693, 4.031, 4.771)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (3.919, 4.695, 4.033, 4.773)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (3.919, 4.695, 4.033, 4.773)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (3.919, 4.695, 4.033, 4.773)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (3.919, 4.695, 4.033, 4.773)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (3.916, 4.692, 4.030, 4.770)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (3.917, 4.693, 4.031, 4.771)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.917, 4.693, 4.031, 4.771)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/CLK (3.911, 4.687, 4.025, 4.765)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK (3.911, 4.687, 4.025, 4.765)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK (3.917, 4.693, 4.031, 4.771)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0] (3.901, 4.677, 4.015, 4.755)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0] (3.969, 4.745, 4.082, 4.823)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0] (3.941, 4.717, 4.054, 4.795)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKB[0] (3.913, 4.688, 4.026, 4.766)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.936, 4.712, 4.050, 4.790)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.943, 4.719, 4.056, 4.797)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.939, 4.716, 4.053, 4.794)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.915, 4.690, 4.028, 4.769)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.915, 4.690, 4.028, 4.769)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (3.915, 4.690, 4.028, 4.769)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (3.920, 4.696, 4.034, 4.774)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (3.917, 4.693, 4.031, 4.771)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (3.932, 4.708, 4.045, 4.786)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (3.928, 4.704, 4.042, 4.782)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (3.928, 4.704, 4.042, 4.782)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (3.928, 4.704, 4.042, 4.782)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (3.928, 4.704, 4.042, 4.782)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (3.934, 4.710, 4.047, 4.788)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="404">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="333">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (3.923, 4.698, 4.036, 4.777)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (3.956, 4.733, 4.070, 4.811)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK (3.953, 4.729, 4.066, 4.807)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK (3.956, 4.733, 4.070, 4.811)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (3.956, 4.733, 4.070, 4.811)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK (3.947, 4.724, 4.061, 4.802)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (3.951, 4.727, 4.064, 4.805)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (3.926, 4.702, 4.040, 4.780)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK (3.915, 4.690, 4.028, 4.769)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK (3.915, 4.690, 4.028, 4.769)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_A2Q21/CLK (3.909, 4.685, 4.023, 4.763)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK (3.904, 4.679, 4.017, 4.757)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK (3.944, 4.720, 4.058, 4.798)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (3.937, 4.713, 4.051, 4.792)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (3.919, 4.695, 4.033, 4.773)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (3.930, 4.706, 4.044, 4.785)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (3.927, 4.703, 4.041, 4.781)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (3.925, 4.701, 4.038, 4.779)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="354">u_CORES/u_jtag_hub/shift/opit_0/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="354">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (3.922, 4.697, 4.035, 4.776)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (2.031, 2.414, 2.220, 2.552)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (2.031, 2.414, 2.220, 2.552)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (2.031, 2.414, 2.220, 2.552)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (2.031, 2.414, 2.220, 2.552)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (2.031, 2.414, 2.220, 2.552)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK (1.915, 2.272, 2.096, 2.403)</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_slow_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>16.497</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.144</data>
            <data>4.488</data>
            <data>3.594</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.221</data>
            <data>2.351 (73.0%)</data>
            <data>0.870 (27.0%)</data>
            <general_container>
                <data>Path #1: setup slack is 16.497(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.709" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.082</data>
                            <data>4.488</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[1]</data>
                            <data>tco</data>
                            <data>2.351</data>
                            <data>6.839</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.870</data>
                            <data>7.709</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.206" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.711</data>
                            <data>23.594</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.344</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.294</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.088</data>
                            <data>24.206</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.526</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.144</data>
            <data>4.488</data>
            <data>3.594</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.192</data>
            <data>2.351 (73.7%)</data>
            <data>0.841 (26.3%)</data>
            <general_container>
                <data>Path #2: setup slack is 16.526(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.680" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.082</data>
                            <data>4.488</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[2]</data>
                            <data>tco</data>
                            <data>2.351</data>
                            <data>6.839</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.841</data>
                            <data>7.680</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.206" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.711</data>
                            <data>23.594</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.344</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.294</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.088</data>
                            <data>24.206</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.546</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.137</data>
            <data>4.488</data>
            <data>3.601</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.179</data>
            <data>2.351 (74.0%)</data>
            <data>0.828 (26.0%)</data>
            <general_container>
                <data>Path #3: setup slack is 16.546(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.667" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.082</data>
                            <data>4.488</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[6]</data>
                            <data>tco</data>
                            <data>2.351</data>
                            <data>6.839</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.828</data>
                            <data>7.667</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[6]</data>
                        </row>
                        <row>
                            <data>CLMA_146_197/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.213" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.718</data>
                            <data>23.601</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_197/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.351</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.301</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.088</data>
                            <data>24.213</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.090</data>
            <data>4</data>
            <data>9</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.503</data>
            <data>2.414</data>
            <data>3.917</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.634</data>
            <data>1.441 (39.7%)</data>
            <data>2.193 (60.3%)</data>
            <general_container>
                <data>Path #4: setup slack is 22.090(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 31.048" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>27.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.375</data>
                            <data>27.789</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.455</data>
                            <data>28.244</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_153/Y1</data>
                            <data>td</data>
                            <data>0.460</data>
                            <data>28.704</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.417</data>
                            <data>29.121</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1564</data>
                        </row>
                        <row>
                            <data>CLMA_150_160/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>29.333</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.778</data>
                            <data>30.111</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="110">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107</data>
                        </row>
                        <row>
                            <data>CLMA_150_204/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>30.321</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.543</data>
                            <data>30.864</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404</data>
                        </row>
                        <row>
                            <data>CLMS_150_205/CECO</data>
                            <data>td</data>
                            <data>0.184</data>
                            <data>31.048</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>31.048</data>
                            <data> </data>
                            <data object_valid="true">ntR95</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CECI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.138" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.731</data>
                            <data>53.917</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.917</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.867</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.729</data>
                            <data>53.138</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.090</data>
            <data>4</data>
            <data>9</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.503</data>
            <data>2.414</data>
            <data>3.917</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.634</data>
            <data>1.441 (39.7%)</data>
            <data>2.193 (60.3%)</data>
            <general_container>
                <data>Path #5: setup slack is 22.090(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 31.048" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>27.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.375</data>
                            <data>27.789</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.455</data>
                            <data>28.244</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_153/Y1</data>
                            <data>td</data>
                            <data>0.460</data>
                            <data>28.704</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.417</data>
                            <data>29.121</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1564</data>
                        </row>
                        <row>
                            <data>CLMA_150_160/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>29.333</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.778</data>
                            <data>30.111</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="110">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107</data>
                        </row>
                        <row>
                            <data>CLMA_150_204/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>30.321</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.543</data>
                            <data>30.864</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404</data>
                        </row>
                        <row>
                            <data>CLMS_150_205/CECO</data>
                            <data>td</data>
                            <data>0.184</data>
                            <data>31.048</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>31.048</data>
                            <data> </data>
                            <data object_valid="true">ntR95</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CECI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.138" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.731</data>
                            <data>53.917</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.917</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.867</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.729</data>
                            <data>53.138</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.173</data>
            <data>6</data>
            <data>13</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.537</data>
            <data>2.414</data>
            <data>3.951</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.937</data>
            <data>2.450 (62.2%)</data>
            <data>1.487 (37.8%)</data>
            <general_container>
                <data>Path #6: setup slack is 22.173(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 31.351" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>27.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.375</data>
                            <data>27.789</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.131</data>
                            <data>27.920</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y2</data>
                            <data>td</data>
                            <data>0.478</data>
                            <data>28.398</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.132</data>
                            <data>28.530</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y3</data>
                            <data>td</data>
                            <data>0.287</data>
                            <data>28.817</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.133</data>
                            <data>28.950</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N501</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y1</data>
                            <data>td</data>
                            <data>0.288</data>
                            <data>29.238</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.448</data>
                            <data>29.686</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1533</data>
                        </row>
                        <row>
                            <data>CLMA_138_148/Y0</data>
                            <data>td</data>
                            <data>0.320</data>
                            <data>30.006</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.119</data>
                            <data>30.125</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N99</data>
                        </row>
                        <row>
                            <data>CLMA_138_148/Y2</data>
                            <data>td</data>
                            <data>0.492</data>
                            <data>30.617</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.405</data>
                            <data>31.022</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N103</data>
                        </row>
                        <row>
                            <data>CLMA_130_148/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>31.232</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.119</data>
                            <data>31.351</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N331</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 53.524" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>52.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>52.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.765</data>
                            <data>53.951</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.951</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.901</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.377</data>
                            <data>53.524</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.574</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.104</data>
            <data>4.695</data>
            <data>4.044</data>
            <data>0.547</data>
            <data>25.000</data>
            <data>0.902</data>
            <data>0.287 (31.8%)</data>
            <data>0.615 (68.2%)</data>
            <general_container>
                <data>Path #7: setup slack is 23.574(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.597" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.072</data>
                            <data>4.695</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.287</data>
                            <data>4.982</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.615</data>
                            <data>5.597</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/C2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.171" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>29.044</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.547</data>
                            <data>29.591</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.541</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.370</data>
                            <data>29.171</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.598</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.104</data>
            <data>4.695</data>
            <data>4.044</data>
            <data>0.547</data>
            <data>25.000</data>
            <data>0.902</data>
            <data>0.287 (31.8%)</data>
            <data>0.615 (68.2%)</data>
            <general_container>
                <data>Path #8: setup slack is 23.598(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.597" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.072</data>
                            <data>4.695</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.287</data>
                            <data>4.982</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.615</data>
                            <data>5.597</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.195" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>29.044</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.547</data>
                            <data>29.591</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.541</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.346</data>
                            <data>29.195</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.710</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.110</data>
            <data>4.695</data>
            <data>4.038</data>
            <data>0.547</data>
            <data>25.000</data>
            <data>1.048</data>
            <data>0.289 (27.6%)</data>
            <data>0.759 (72.4%)</data>
            <general_container>
                <data>Path #9: setup slack is 23.710(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.743" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.072</data>
                            <data>4.695</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.984</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.759</data>
                            <data>5.743</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_154_152/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 29.453" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>27.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.744</data>
                            <data>29.038</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_154_152/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.547</data>
                            <data>29.585</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>29.535</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.082</data>
                            <data>29.453</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>45.893</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.754</data>
            <data>4.785</data>
            <data>2.031</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.686</data>
            <data>0.289 (42.1%)</data>
            <data>0.397 (57.9%)</data>
            <general_container>
                <data>Path #10: setup slack is 45.893(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.471" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.094</data>
                            <data>79.785</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>80.074</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.397</data>
                            <data>80.471</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.364" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.031</data>
                            <data>127.031</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.031</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.981</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.364</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>45.893</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.754</data>
            <data>4.785</data>
            <data>2.031</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.686</data>
            <data>0.289 (42.1%)</data>
            <data>0.397 (57.9%)</data>
            <general_container>
                <data>Path #11: setup slack is 45.893(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.471" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.094</data>
                            <data>79.785</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>80.074</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.397</data>
                            <data>80.471</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.364" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.031</data>
                            <data>127.031</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.031</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.981</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.364</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>45.893</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-2.754</data>
            <data>4.785</data>
            <data>2.031</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.686</data>
            <data>0.289 (42.1%)</data>
            <data>0.397 (57.9%)</data>
            <general_container>
                <data>Path #12: setup slack is 45.893(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.471" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.691</data>
                            <data>77.691</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>77.691</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.094</data>
                            <data>79.785</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>80.074</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.397</data>
                            <data>80.471</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.364" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.031</data>
                            <data>127.031</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.031</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.981</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.617</data>
                            <data>126.364</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.260</data>
            <data>0</data>
            <data>4</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.114</data>
            <data>3.619</data>
            <data>4.483</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.535</data>
            <data>0.221 (41.3%)</data>
            <data>0.314 (58.7%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.260(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.154" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.736</data>
                            <data>3.619</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_138_164/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_164/Q3</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.840</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.314</data>
                            <data>4.154</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5885">u_CORES/u_debug_core_0/ram_wadr [1]</data>
                        </row>
                        <row>
                            <data>DRM_142_148/ADA0[4]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.894" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.077</data>
                            <data>4.483</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_148/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.733</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.733</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.161</data>
                            <data>3.894</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.263</data>
            <data>0</data>
            <data>5</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.335</data>
            <data>3.936</data>
            <data>4.708</data>
            <data>-0.437</data>
            <data>0.000</data>
            <data>0.563</data>
            <data>0.224 (39.8%)</data>
            <data>0.339 (60.2%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.263(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.499" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>3.936</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_122_169/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_122_169/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>4.160</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.339</data>
                            <data>4.499</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="541">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]</data>
                        </row>
                        <row>
                            <data>CLMS_126_165/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.236" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.085</data>
                            <data>4.708</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_126_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.437</data>
                            <data>4.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>4.236</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.266</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.120</data>
            <data>3.607</data>
            <data>4.477</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.542</data>
            <data>0.224 (41.3%)</data>
            <data>0.318 (58.7%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.266(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.149" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.724</data>
                            <data>3.607</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_138_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_196/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.831</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.318</data>
                            <data>4.149</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4105">u_CORES/u_debug_core_0/DATA_ff[0] [3]</data>
                        </row>
                        <row>
                            <data>DRM_142_192/DA0[4]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.883" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.071</data>
                            <data>4.477</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_192/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.727</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.727</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.156</data>
                            <data>3.883</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.273</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[6]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.126</data>
            <data>3.601</data>
            <data>4.477</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.555</data>
            <data>0.221 (39.8%)</data>
            <data>0.334 (60.2%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.273(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.156" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.718</data>
                            <data>3.601</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_197/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_197/Q3</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.822</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.334</data>
                            <data>4.156</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4105">u_CORES/u_debug_core_0/DATA_ff[0] [5]</data>
                        </row>
                        <row>
                            <data>DRM_142_192/DA0[6]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[6]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.883" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.071</data>
                            <data>4.477</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_192/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.727</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.727</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.156</data>
                            <data>3.883</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.313</data>
            <data>0</data>
            <data>3</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.030</data>
            <data>3.927</data>
            <data>4.703</data>
            <data>-0.746</data>
            <data>0.000</data>
            <data>0.308</data>
            <data>0.222 (72.1%)</data>
            <data>0.086 (27.9%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.313(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.235" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.741</data>
                            <data>3.927</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_138_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_208/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>4.149</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.086</data>
                            <data>4.235</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="548">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33]</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.922" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.080</data>
                            <data>4.703</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.746</data>
                            <data>3.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>3.922</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.327</data>
            <data>0</data>
            <data>5</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.343</data>
            <data>3.932</data>
            <data>4.712</data>
            <data>-0.437</data>
            <data>0.000</data>
            <data>0.564</data>
            <data>0.224 (39.7%)</data>
            <data>0.340 (60.3%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.327(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.496" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.186</data>
                            <data>2.186</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.746</data>
                            <data>3.932</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_126_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_126_165/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>4.156</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.340</data>
                            <data>4.496</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="541">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]</data>
                        </row>
                        <row>
                            <data>CLMS_122_169/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.169" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.089</data>
                            <data>4.712</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_122_169/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.437</data>
                            <data>4.275</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.275</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.106</data>
                            <data>4.169</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>2.080</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.630</data>
            <data>4.044</data>
            <data>2.414</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.476</data>
            <data>0.221 (46.4%)</data>
            <data>0.255 (53.6%)</data>
            <general_container>
                <data>Path #7: hold slack is 2.080(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>129.044</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q3</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>129.265</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.255</data>
                            <data>129.520</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.440" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>127.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.464</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.024</data>
                            <data>127.440</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>2.083</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.630</data>
            <data>4.044</data>
            <data>2.414</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.479</data>
            <data>0.222 (46.3%)</data>
            <data>0.257 (53.7%)</data>
            <general_container>
                <data>Path #8: hold slack is 2.083(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.523" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>129.044</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>129.266</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.257</data>
                            <data>129.523</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.440" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>127.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.464</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.024</data>
                            <data>127.440</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>2.090</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.630</data>
            <data>4.044</data>
            <data>2.414</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.563</data>
            <data>0.224 (39.8%)</data>
            <data>0.339 (60.2%)</data>
            <general_container>
                <data>Path #9: hold slack is 2.090(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.607" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.294</data>
                            <data>127.294</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.294</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.750</data>
                            <data>129.044</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q2</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>129.268</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.339</data>
                            <data>129.607</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/AD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.517" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>2.414</data>
                            <data>127.414</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.414</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.464</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.053</data>
                            <data>127.517</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.560</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.795</data>
            <data>1.915</data>
            <data>4.710</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.311</data>
            <data>0.222 (71.4%)</data>
            <data>0.089 (28.6%)</data>
            <general_container>
                <data>Path #10: hold slack is 22.560(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.226" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.915</data>
                            <data>26.915</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>27.137</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.089</data>
                            <data>27.226</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.666" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.087</data>
                            <data>4.710</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.710</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.760</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.094</data>
                            <data>4.666</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.564</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.795</data>
            <data>1.915</data>
            <data>4.710</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.374</data>
            <data>0.284 (75.9%)</data>
            <data>0.090 (24.1%)</data>
            <general_container>
                <data>Path #11: hold slack is 22.564(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.289" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.915</data>
                            <data>26.915</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Y2</data>
                            <data>tco</data>
                            <data>0.284</data>
                            <data>27.199</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.090</data>
                            <data>27.289</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.725" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.087</data>
                            <data>4.710</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.710</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.760</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>4.725</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.671</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>2.795</data>
            <data>1.915</data>
            <data>4.710</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.410</data>
            <data>0.221 (53.9%)</data>
            <data>0.189 (46.1%)</data>
            <general_container>
                <data>Path #12: hold slack is 22.671(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.325" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.915</data>
                            <data>26.915</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Q3</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>27.136</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.189</data>
                            <data>27.325</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.654" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.623</data>
                            <data>2.623</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.623</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>2.087</data>
                            <data>4.710</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.710</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>4.760</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.106</data>
                            <data>4.654</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>16.455</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.042</data>
            <data>4.439</data>
            <data>3.647</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.453</data>
            <data>2.494 (72.2%)</data>
            <data>0.959 (27.8%)</data>
            <general_container>
                <data>Path #1: recovery slack is 16.455(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.892" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.033</data>
                            <data>4.439</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.728</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.959</data>
                            <data>5.687</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.834</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.834</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.981</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.981</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.128</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>6.128</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.275</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.275</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.422</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.422</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.569</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.569</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.716</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.716</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.863</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.863</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.010</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.010</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.157</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.157</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.304</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.304</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.451</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.451</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.598</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.598</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.745</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.745</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.892</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>7.892</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.347" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.764</data>
                            <data>23.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.397</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.455</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.042</data>
            <data>4.439</data>
            <data>3.647</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.453</data>
            <data>2.494 (72.2%)</data>
            <data>0.959 (27.8%)</data>
            <general_container>
                <data>Path #2: recovery slack is 16.455(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.892" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.033</data>
                            <data>4.439</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.728</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.959</data>
                            <data>5.687</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.834</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.834</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.981</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.981</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.128</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>6.128</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.275</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.275</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.422</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.422</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.569</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.569</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.716</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.716</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.863</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.863</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.010</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.010</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.157</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.157</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.304</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.304</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.451</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.451</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.598</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.598</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.745</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.745</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.892</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>7.892</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.347" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.764</data>
                            <data>23.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.397</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>16.455</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.042</data>
            <data>4.439</data>
            <data>3.647</data>
            <data>0.750</data>
            <data>20.000</data>
            <data>3.453</data>
            <data>2.494 (72.2%)</data>
            <data>0.959 (27.8%)</data>
            <general_container>
                <data>Path #3: recovery slack is 16.455(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.892" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.033</data>
                            <data>4.439</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>4.728</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.959</data>
                            <data>5.687</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.834</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.834</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>5.981</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>5.981</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.128</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>6.128</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.275</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.275</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.422</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.422</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.569</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.569</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.716</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.716</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>6.863</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>6.863</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.010</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.010</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.157</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.157</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.304</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.304</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.451</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.451</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.598</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.598</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.745</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>7.745</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.147</data>
                            <data>7.892</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>7.892</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.347" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>21.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>21.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.764</data>
                            <data>23.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>24.397</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.347</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.683</data>
            <data>0</data>
            <data>9</data>
            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/opit_0_inv/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.143</data>
            <data>3.595</data>
            <data>4.488</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.838</data>
            <data>0.222 (26.5%)</data>
            <data>0.616 (73.5%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.683(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.433" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.712</data>
                            <data>3.595</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_193/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_193/Q0</data>
                            <data>tco</data>
                            <data>0.222</data>
                            <data>3.817</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.616</data>
                            <data>4.433</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="34">rd_flag</data>
                        </row>
                        <row>
                            <data>DRM_142_212/RSTB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.750" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.082</data>
                            <data>4.488</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.738</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.738</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.012</data>
                            <data>3.750</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.691</data>
            <data>1</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.142</data>
            <data>3.578</data>
            <data>4.470</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.833</data>
            <data>0.341 (40.9%)</data>
            <data>0.492 (59.1%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.691(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.411" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.695</data>
                            <data>3.578</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>3.804</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.492</data>
                            <data>4.296</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_150_161/RSCO</data>
                            <data>td</data>
                            <data>0.115</data>
                            <data>4.411</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.411</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.720" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.064</data>
                            <data>4.470</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.691</data>
            <data>1</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.142</data>
            <data>3.578</data>
            <data>4.470</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.833</data>
            <data>0.341 (40.9%)</data>
            <data>0.492 (59.1%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.691(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.411" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.695</data>
                            <data>3.578</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>3.804</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.492</data>
                            <data>4.296</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_150_161/RSCO</data>
                            <data>td</data>
                            <data>0.115</data>
                            <data>4.411</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.411</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.720" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>2.064</data>
                            <data>4.470</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.720</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_192/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_192/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_192/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_142_192/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_fast_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>17.411</data>
            <data>0.000</data>
            <data>0</data>
            <data>876</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>22.667</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>23.976</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>47.459</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_fast_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.197</data>
            <data>0.000</data>
            <data>0</data>
            <data>876</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.252</data>
            <data>0.000</data>
            <data>0</data>
            <data>472</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>1.377</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>23.877</data>
            <data>0.000</data>
            <data>0</data>
            <data>109</data>
        </row>
    </table>
    <table id="report_timing_fast_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>17.448</data>
            <data>0.000</data>
            <data>0</data>
            <data>306</data>
        </row>
    </table>
    <table id="report_timing_fast_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.503</data>
            <data>0.000</data>
            <data>0</data>
            <data>306</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>9.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>430</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>149</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.504</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 430 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O (0.778, 1.012, 0.828, 1.100)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/IN (0.778, 1.012, 0.828, 1.100)</data>
                                <row>
                                    <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK (0.816, 1.070, 0.866, 1.157)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLK (1.286, 1.580, 1.334, 1.671)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT (1.286, 1.580, 1.334, 1.671)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (2.287, 2.700, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (2.274, 2.687, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0/CLK (2.255, 2.669, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0/CLK (2.255, 2.669, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv_INVQ_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (2.286, 2.699, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv/CLK (2.286, 2.699, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (2.241, 2.654, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/CLK (2.241, 2.654, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/CLK (2.241, 2.654, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (2.239, 2.652, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (2.238, 2.651, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (2.251, 2.664, 2.303, 2.764)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/CLK (2.246, 2.659, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/CLK (2.241, 2.654, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5089">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (2.259, 2.672, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_MUX4TO1Q/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK (2.234, 2.647, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5099">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (2.234, 2.647, 2.290, 2.751)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5076">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (2.280, 2.694, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (2.280, 2.694, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[10]/opit_0_inv_L5Q_perm/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (2.235, 2.648, 2.288, 2.749)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (2.253, 2.666, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (2.253, 2.666, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (2.235, 2.648, 2.288, 2.749)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK (2.264, 2.677, 2.312, 2.773)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (2.254, 2.667, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (2.235, 2.648, 2.288, 2.749)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (2.245, 2.658, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (2.235, 2.648, 2.288, 2.749)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (2.243, 2.656, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (2.247, 2.660, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (2.242, 2.655, 2.295, 2.755)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[25]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/CLK (2.248, 2.661, 2.297, 2.757)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d2[27]/opit_0/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (2.278, 2.692, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[0]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[1]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[2]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[3]/opit_0_inv/CLK (2.273, 2.686, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[5]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[6]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[7]/opit_0_inv/CLK (2.269, 2.683, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[8]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[9]/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[10]/opit_0_inv/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[11]/opit_0_inv/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[12]/opit_0_inv/CLK (2.261, 2.674, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[13]/opit_0_inv/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[14]/opit_0_inv/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[15]/opit_0_inv/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[16]/opit_0_inv/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[17]/opit_0_inv/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[18]/opit_0_inv/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[19]/opit_0_inv/CLK (2.286, 2.699, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[20]/opit_0_inv/CLK (2.276, 2.689, 2.327, 2.788)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[21]/opit_0_inv/CLK (2.268, 2.682, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[22]/opit_0_inv/CLK (2.273, 2.686, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[23]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[24]/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[25]/opit_0_inv/CLK (2.290, 2.704, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[26]/opit_0_inv/CLK (2.282, 2.696, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="595">u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[27]/opit_0_inv/CLK (2.286, 2.699, 2.334, 2.795)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0] (2.266, 2.680, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0] (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0] (2.270, 2.684, 2.321, 2.782)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0] (2.249, 2.662, 2.299, 2.760)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[10]/opit_0_inv_L5Q_perm/CLK (2.252, 2.665, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (2.276, 2.689, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (2.276, 2.689, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (2.276, 2.689, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (2.270, 2.684, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (2.263, 2.676, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="997">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[11]/opit_0_inv/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (2.267, 2.681, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (2.276, 2.689, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (2.276, 2.689, 2.323, 2.784)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (2.272, 2.685, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (2.272, 2.685, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK (2.267, 2.681, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[10]/opit_0_inv_AQ_perm/CLK (2.267, 2.681, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="907">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_L5Q_perm/CLK (2.272, 2.685, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="986">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="980">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="853">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (2.256, 2.670, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="865">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.260, 2.673, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="967">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK (2.270, 2.684, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (2.269, 2.683, 2.318, 2.779)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (2.265, 2.678, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/CLK (2.261, 2.674, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="477">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (2.268, 2.682, 2.316, 2.777)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="370">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q/CLK (2.285, 2.698, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (2.281, 2.695, 2.329, 2.790)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[10]/opit_0_inv_L5Q/CLK (2.277, 2.691, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="378">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="363">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (2.289, 2.703, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (2.275, 2.688, 2.325, 2.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q_perm/CLK (2.241, 2.654, 2.293, 2.753)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK (2.280, 2.694, 2.331, 2.793)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rd.v" line_number="39">u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK (2.263, 2.676, 2.314, 2.775)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[3]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="43">u_ram_wr/ram_wr_addr[4]/opit_0_inv_L5Q_perm/CLK (2.248, 2.661, 2.301, 2.762)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (2.252, 2.665, 2.306, 2.766)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="53">u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (2.256, 2.670, 2.310, 2.771)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="35">u_ram_wr/ram_wr_en/opit_0_inv/CLK (2.255, 2.669, 2.308, 2.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_wr.v" line_number="63">u_ram_wr/rd_flag/opit_0_inv/CLK (2.250, 2.663, 2.301, 2.762)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 149 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLK (1.343, 1.524, 1.554, 1.724)</data>
                        <row>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (1.343, 1.524, 1.554, 1.724)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (2.335, 2.636, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (2.335, 2.636, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (2.334, 2.635, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.536, 2.830)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (2.322, 2.622, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.536, 2.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.536, 2.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/CLK (2.317, 2.617, 2.532, 2.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK (2.317, 2.617, 2.532, 2.826)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK (2.321, 2.621, 2.536, 2.830)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0] (2.310, 2.610, 2.523, 2.817)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0] (2.362, 2.663, 2.575, 2.870)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0] (2.340, 2.641, 2.554, 2.848)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKB[0] (2.319, 2.619, 2.532, 2.826)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.332, 2.632, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.342, 2.642, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (2.342, 2.642, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.336, 2.637, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.336, 2.637, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.342, 2.642, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.342, 2.642, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.332, 2.632, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/CLK (2.331, 2.631, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.345, 2.646, 2.554, 2.848)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.345, 2.646, 2.554, 2.848)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.345, 2.646, 2.554, 2.848)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.345, 2.646, 2.554, 2.848)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.342, 2.642, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.320, 2.620, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="349">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (2.320, 2.620, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_wr.v" line_number="122">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (2.324, 2.625, 2.538, 2.832)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (2.321, 2.621, 2.536, 2.830)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="627">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (2.333, 2.633, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (2.330, 2.630, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="613">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="440">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (2.334, 2.635, 2.549, 2.843)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="430">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (2.334, 2.635, 2.549, 2.843)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (2.334, 2.635, 2.549, 2.843)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (2.334, 2.635, 2.549, 2.843)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="404">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="../cores.v" line_number="333">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (2.325, 2.626, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.558, 2.852)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.564, 2.859)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK (2.351, 2.652, 2.562, 2.857)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.564, 2.859)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (2.354, 2.655, 2.564, 2.859)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK (2.347, 2.648, 2.558, 2.852)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (2.350, 2.651, 2.560, 2.854)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (2.329, 2.629, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK (2.320, 2.620, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK (2.320, 2.620, 2.534, 2.828)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_A2Q21/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_A2Q21/CLK (2.316, 2.616, 2.530, 2.824)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="336">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK (2.311, 2.611, 2.526, 2.819)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK (2.344, 2.644, 2.556, 2.850)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="492">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (2.337, 2.638, 2.551, 2.846)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (2.319, 2.619, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (2.331, 2.631, 2.547, 2.841)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (2.327, 2.628, 2.545, 2.839)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (2.326, 2.627, 2.543, 2.837)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="354">u_CORES/u_jtag_hub/shift/opit_0/CLK (2.323, 2.624, 2.541, 2.835)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="354">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (2.323, 2.624, 2.541, 2.835)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (1.315, 1.490, 1.603, 1.762)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (1.315, 1.490, 1.603, 1.762)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (1.315, 1.490, 1.603, 1.762)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (1.315, 1.490, 1.603, 1.762)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (1.315, 1.490, 1.603, 1.762)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                    <row>
                        <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK (1.242, 1.403, 1.516, 1.662)</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_fast_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.411</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.082</data>
            <data>2.688</data>
            <data>2.248</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.389</data>
            <data>1.815 (76.0%)</data>
            <data>0.574 (24.0%)</data>
            <general_container>
                <data>Path #1: setup slack is 17.411(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.077" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.108</data>
                            <data>2.688</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[1]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>4.503</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.574</data>
                            <data>5.077</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.488" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.962</data>
                            <data>22.248</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.606</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.556</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>22.488</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.437</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.082</data>
            <data>2.688</data>
            <data>2.248</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.363</data>
            <data>1.815 (76.8%)</data>
            <data>0.548 (23.2%)</data>
            <general_container>
                <data>Path #2: setup slack is 17.437(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.051" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.108</data>
                            <data>2.688</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[2]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>4.503</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.548</data>
                            <data>5.051</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.488" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.962</data>
                            <data>22.248</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_154_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.606</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.556</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>22.488</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.462</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.070</data>
            <data>2.688</data>
            <data>2.260</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.350</data>
            <data>1.815 (77.2%)</data>
            <data>0.535 (22.8%)</data>
            <general_container>
                <data>Path #3: setup slack is 17.462(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.038" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.108</data>
                            <data>2.688</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_212/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_142_212/QA0[4]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>4.503</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="855">u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.535</data>
                            <data>5.038</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="29">nt_ram_rd_data[4]</data>
                        </row>
                        <row>
                            <data>CLMS_134_193/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.500" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.974</data>
                            <data>22.260</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_134_193/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3853">u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.618</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.568</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.068</data>
                            <data>22.500</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.667</data>
            <data>6</data>
            <data>13</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.860</data>
            <data>1.490</data>
            <data>2.350</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.853</data>
            <data>1.918 (67.2%)</data>
            <data>0.935 (32.8%)</data>
            <general_container>
                <data>Path #4: setup slack is 22.667(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.343" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>26.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.289</data>
                            <data>26.779</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.080</data>
                            <data>26.859</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y2</data>
                            <data>td</data>
                            <data>0.379</data>
                            <data>27.238</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.076</data>
                            <data>27.314</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y3</data>
                            <data>td</data>
                            <data>0.221</data>
                            <data>27.535</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.082</data>
                            <data>27.617</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N501</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y1</data>
                            <data>td</data>
                            <data>0.224</data>
                            <data>27.841</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.287</data>
                            <data>28.128</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N1533</data>
                        </row>
                        <row>
                            <data>CLMA_138_148/Y0</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>28.392</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.067</data>
                            <data>28.459</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N99</data>
                        </row>
                        <row>
                            <data>CLMA_138_148/Y2</data>
                            <data>td</data>
                            <data>0.379</data>
                            <data>28.838</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.271</data>
                            <data>29.109</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N103</data>
                        </row>
                        <row>
                            <data>CLMA_130_148/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>29.271</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.072</data>
                            <data>29.343</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/_N331</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.010" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>51.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.007</data>
                            <data>52.350</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="295">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.350</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.300</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.290</data>
                            <data>52.010</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.677</data>
            <data>4</data>
            <data>9</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.831</data>
            <data>1.490</data>
            <data>2.321</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.528</data>
            <data>1.075 (42.5%)</data>
            <data>1.453 (57.5%)</data>
            <general_container>
                <data>Path #5: setup slack is 22.677(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.018" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>26.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.283</data>
                            <data>26.773</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.286</data>
                            <data>27.059</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_153/Y1</data>
                            <data>td</data>
                            <data>0.359</data>
                            <data>27.418</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.269</data>
                            <data>27.687</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1564</data>
                        </row>
                        <row>
                            <data>CLMA_150_160/Y1</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>27.838</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.550</data>
                            <data>28.388</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="110">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107</data>
                        </row>
                        <row>
                            <data>CLMA_150_204/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>28.538</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.348</data>
                            <data>28.886</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404</data>
                        </row>
                        <row>
                            <data>CLMS_150_205/CECO</data>
                            <data>td</data>
                            <data>0.132</data>
                            <data>29.018</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>29.018</data>
                            <data> </data>
                            <data object_valid="true">ntR95</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CECI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 51.695" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>51.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.978</data>
                            <data>52.321</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.321</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.576</data>
                            <data>51.695</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.677</data>
            <data>4</data>
            <data>9</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.831</data>
            <data>1.490</data>
            <data>2.321</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.528</data>
            <data>1.075 (42.5%)</data>
            <data>1.453 (57.5%)</data>
            <general_container>
                <data>Path #6: setup slack is 22.677(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 29.018" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>26.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/Y0</data>
                            <data>tco</data>
                            <data>0.283</data>
                            <data>26.773</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.286</data>
                            <data>27.059</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5030">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_153/Y1</data>
                            <data>td</data>
                            <data>0.359</data>
                            <data>27.418</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.269</data>
                            <data>27.687</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1564</data>
                        </row>
                        <row>
                            <data>CLMA_150_160/Y1</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>27.838</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.550</data>
                            <data>28.388</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="110">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107</data>
                        </row>
                        <row>
                            <data>CLMA_150_204/Y2</data>
                            <data>td</data>
                            <data>0.150</data>
                            <data>28.538</data>
                            <data>f</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.348</data>
                            <data>28.886</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404</data>
                        </row>
                        <row>
                            <data>CLMS_150_205/CECO</data>
                            <data>td</data>
                            <data>0.132</data>
                            <data>29.018</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>29.018</data>
                            <data> </data>
                            <data object_valid="true">ntR95</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CECI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 51.695" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>51.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.978</data>
                            <data>52.321</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_150_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.321</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.271</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.576</data>
                            <data>51.695</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.976</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.043</data>
            <data>2.619</data>
            <data>2.547</data>
            <data>0.029</data>
            <data>25.000</data>
            <data>0.645</data>
            <data>0.221 (34.3%)</data>
            <data>0.424 (65.7%)</data>
            <general_container>
                <data>Path #7: setup slack is 23.976(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.264" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.095</data>
                            <data>2.619</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.840</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.424</data>
                            <data>3.264</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/C2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.240" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>26.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.993</data>
                            <data>27.547</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.029</data>
                            <data>27.576</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.526</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.286</data>
                            <data>27.240</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.995</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.043</data>
            <data>2.619</data>
            <data>2.547</data>
            <data>0.029</data>
            <data>25.000</data>
            <data>0.645</data>
            <data>0.221 (34.3%)</data>
            <data>0.424 (65.7%)</data>
            <general_container>
                <data>Path #8: setup slack is 23.995(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.264" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.095</data>
                            <data>2.619</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.840</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.424</data>
                            <data>3.264</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.259" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>26.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.993</data>
                            <data>27.547</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.029</data>
                            <data>27.576</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.526</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.267</data>
                            <data>27.259</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.109</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.047</data>
            <data>2.619</data>
            <data>2.543</data>
            <data>0.029</data>
            <data>25.000</data>
            <data>0.736</data>
            <data>0.221 (30.0%)</data>
            <data>0.515 (70.0%)</data>
            <general_container>
                <data>Path #9: setup slack is 24.109(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.355" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.095</data>
                            <data>2.619</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_174_144/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.840</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="372">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.515</data>
                            <data>3.355</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="307">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_154_152/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.464" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>26.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.989</data>
                            <data>27.543</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_154_152/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.029</data>
                            <data>27.572</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.522</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.058</data>
                            <data>27.464</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.459</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.526</data>
            <data>2.841</data>
            <data>1.315</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.489</data>
            <data>0.223 (45.6%)</data>
            <data>0.266 (54.4%)</data>
            <general_container>
                <data>Path #10: setup slack is 47.459(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.330" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.724</data>
                            <data>76.724</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.724</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.117</data>
                            <data>77.841</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>78.064</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.266</data>
                            <data>78.330</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.789" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.315</data>
                            <data>126.315</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.265</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.789</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.459</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.526</data>
            <data>2.841</data>
            <data>1.315</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.489</data>
            <data>0.223 (45.6%)</data>
            <data>0.266 (54.4%)</data>
            <general_container>
                <data>Path #11: setup slack is 47.459(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.330" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.724</data>
                            <data>76.724</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.724</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.117</data>
                            <data>77.841</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>78.064</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.266</data>
                            <data>78.330</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.789" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.315</data>
                            <data>126.315</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.265</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.789</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.459</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.526</data>
            <data>2.841</data>
            <data>1.315</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>0.489</data>
            <data>0.223 (45.6%)</data>
            <data>0.266 (54.4%)</data>
            <general_container>
                <data>Path #12: setup slack is 47.459(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 78.330" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.724</data>
                            <data>76.724</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.724</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.117</data>
                            <data>77.841</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q1</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>78.064</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="513">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.266</data>
                            <data>78.330</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 125.789" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.315</data>
                            <data>126.315</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>126.265</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.476</data>
                            <data>125.789</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.197</data>
            <data>0</data>
            <data>4</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.057</data>
            <data>2.269</data>
            <data>2.684</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.381</data>
            <data>0.182 (47.8%)</data>
            <data>0.199 (52.2%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.197(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.650" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.983</data>
                            <data>2.269</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_138_164/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_164/Q3</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.451</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.199</data>
                            <data>2.650</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5885">u_CORES/u_debug_core_0/ram_wadr [1]</data>
                        </row>
                        <row>
                            <data>DRM_142_148/ADA0[4]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.453" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.104</data>
                            <data>2.684</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_148/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.127</data>
                            <data>2.453</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.221</data>
            <data>0</data>
            <data>4</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.048</data>
            <data>2.256</data>
            <data>2.662</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.396</data>
            <data>0.182 (46.0%)</data>
            <data>0.214 (54.0%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.221(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.652" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.970</data>
                            <data>2.256</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_138_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_176/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.438</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5920">u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.214</data>
                            <data>2.652</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="5885">u_CORES/u_debug_core_0/ram_wadr [9]</data>
                        </row>
                        <row>
                            <data>DRM_142_168/ADA0[12]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.431" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.082</data>
                            <data>2.662</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_168/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.304</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.304</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.127</data>
                            <data>2.431</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.223</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.061</data>
            <data>2.261</data>
            <data>2.680</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.403</data>
            <data>0.180 (44.7%)</data>
            <data>0.223 (55.3%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.223(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.664" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.975</data>
                            <data>2.261</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_138_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_196/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.441</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4110">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.223</data>
                            <data>2.664</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4105">u_CORES/u_debug_core_0/DATA_ff[0] [3]</data>
                        </row>
                        <row>
                            <data>DRM_142_192/DA0[4]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.441" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.100</data>
                            <data>2.680</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_192/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.322</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.322</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.119</data>
                            <data>2.441</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.252</data>
            <data>0</data>
            <data>3</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.015</data>
            <data>2.331</data>
            <data>2.631</data>
            <data>-0.285</data>
            <data>0.000</data>
            <data>0.238</data>
            <data>0.179 (75.2%)</data>
            <data>0.059 (24.8%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.252(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.569" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>1.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.988</data>
                            <data>2.331</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_138_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_138_208/Q0</data>
                            <data>tco</data>
                            <data>0.179</data>
                            <data>2.510</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.059</data>
                            <data>2.569</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="548">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33]</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.317" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.107</data>
                            <data>2.631</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.285</data>
                            <data>2.346</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.346</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.317</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.267</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>2.331</data>
            <data>2.631</data>
            <data>-0.300</data>
            <data>0.000</data>
            <data>0.239</data>
            <data>0.180 (75.3%)</data>
            <data>0.059 (24.7%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.267(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.570" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>1.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.988</data>
                            <data>2.331</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_154_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_154_148/Q1</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>2.511</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.059</data>
                            <data>2.570</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="308">u_CORES/u_jtag_hub/shift_data [2]</data>
                        </row>
                        <row>
                            <data>CLMA_154_148/C4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.303" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.107</data>
                            <data>2.631</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_154_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="396">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.300</data>
                            <data>2.331</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.331</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.028</data>
                            <data>2.303</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.268</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>2.345</data>
            <data>2.646</data>
            <data>-0.301</data>
            <data>0.000</data>
            <data>0.240</data>
            <data>0.178 (74.2%)</data>
            <data>0.062 (25.8%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.268(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.585" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.343</data>
                            <data>1.343</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.343</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.002</data>
                            <data>2.345</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_126_157/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_126_157/Q3</data>
                            <data>tco</data>
                            <data>0.178</data>
                            <data>2.523</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.062</data>
                            <data>2.585</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_wr.v" line_number="105">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]</data>
                        </row>
                        <row>
                            <data>CLMS_126_157/D4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.317" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.122</data>
                            <data>2.646</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_126_157/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_wr.v" line_number="107">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.301</data>
                            <data>2.345</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.345</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.028</data>
                            <data>2.317</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.377</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.057</data>
            <data>2.547</data>
            <data>1.490</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.350</data>
            <data>0.178 (50.9%)</data>
            <data>0.172 (49.1%)</data>
            <general_container>
                <data>Path #7: hold slack is 1.377(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.897" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>126.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.993</data>
                            <data>127.547</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q3</data>
                            <data>tco</data>
                            <data>0.178</data>
                            <data>127.725</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.172</data>
                            <data>127.897</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>126.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.490</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.540</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.020</data>
                            <data>126.520</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.380</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.057</data>
            <data>2.547</data>
            <data>1.490</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.353</data>
            <data>0.179 (50.7%)</data>
            <data>0.174 (49.3%)</data>
            <general_container>
                <data>Path #8: hold slack is 1.380(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.900" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>126.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.993</data>
                            <data>127.547</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q0</data>
                            <data>tco</data>
                            <data>0.179</data>
                            <data>127.726</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.174</data>
                            <data>127.900</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>126.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.490</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.540</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.020</data>
                            <data>126.520</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.383</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
            <data/>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-1.057</data>
            <data>2.547</data>
            <data>1.490</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.416</data>
            <data>0.180 (43.3%)</data>
            <data>0.236 (56.7%)</data>
            <general_container>
                <data>Path #9: hold slack is 1.383(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 127.963" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.554</data>
                            <data>126.554</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.554</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>0.993</data>
                            <data>127.547</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_154_149/Q2</data>
                            <data>tco</data>
                            <data>0.180</data>
                            <data>127.727</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_condition_v1_3.vp" line_number="576">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.236</data>
                            <data>127.963</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="135">u_CORES/id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/AD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 126.580" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.490</data>
                            <data>126.490</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMA_146_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="302">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>126.490</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>126.540</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.040</data>
                            <data>126.580</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.877</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.393</data>
            <data>1.242</data>
            <data>2.635</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.242</data>
            <data>0.179 (74.0%)</data>
            <data>0.063 (26.0%)</data>
            <general_container>
                <data>Path #10: hold slack is 23.877(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.484" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.242</data>
                            <data>26.242</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Q0</data>
                            <data>tco</data>
                            <data>0.179</data>
                            <data>26.421</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.063</data>
                            <data>26.484</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.607" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.111</data>
                            <data>2.635</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.635</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.685</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.078</data>
                            <data>2.607</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.877</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.393</data>
            <data>1.242</data>
            <data>2.635</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.291</data>
            <data>0.228 (78.4%)</data>
            <data>0.063 (21.6%)</data>
            <general_container>
                <data>Path #11: hold slack is 23.877(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.533" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.242</data>
                            <data>26.242</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Y2</data>
                            <data>tco</data>
                            <data>0.228</data>
                            <data>26.470</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.063</data>
                            <data>26.533</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.656" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.111</data>
                            <data>2.635</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="569">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.635</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.685</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.029</data>
                            <data>2.656</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.949</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1</data>
            <data/>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>1.393</data>
            <data>1.242</data>
            <data>2.635</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.308</data>
            <data>0.182 (59.1%)</data>
            <data>0.126 (40.9%)</data>
            <general_container>
                <data>Path #12: hold slack is 23.949(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 26.550" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.242</data>
                            <data>26.242</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_150_149/Q3</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>26.424</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.126</data>
                            <data>26.550</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="295">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/B1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.601" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_241_1/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.524</data>
                            <data>1.524</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_56_113/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.524</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=149)</data>
                            <data>1.111</data>
                            <data>2.635</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_150_148/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="381">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.635</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.685</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.084</data>
                            <data>2.601</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.448</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.002</data>
            <data>2.647</data>
            <data>2.291</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.504</data>
            <data>1.918 (76.6%)</data>
            <data>0.586 (23.4%)</data>
            <general_container>
                <data>Path #1: recovery slack is 17.448(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.151" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.067</data>
                            <data>2.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.870</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.586</data>
                            <data>3.456</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.569</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.569</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.682</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.682</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.795</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.795</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.908</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.908</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.021</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.021</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.134</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.134</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.247</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.247</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.360</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.360</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.473</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.473</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.586</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.586</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.699</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.699</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.812</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.812</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.925</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.925</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.038</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.038</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.151</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.151</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.599" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.005</data>
                            <data>22.291</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.649</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.448</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.002</data>
            <data>2.647</data>
            <data>2.291</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.504</data>
            <data>1.918 (76.6%)</data>
            <data>0.586 (23.4%)</data>
            <general_container>
                <data>Path #2: recovery slack is 17.448(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.151" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.067</data>
                            <data>2.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.870</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.586</data>
                            <data>3.456</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.569</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.569</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.682</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.682</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.795</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.795</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.908</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.908</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.021</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.021</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.134</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.134</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.247</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.247</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.360</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.360</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.473</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.473</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.586</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.586</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.699</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.699</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.812</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.812</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.925</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.925</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.038</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.038</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.151</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.151</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.599" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.005</data>
                            <data>22.291</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4151">u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.649</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.448</data>
            <data>15</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.002</data>
            <data>2.647</data>
            <data>2.291</data>
            <data>0.358</data>
            <data>20.000</data>
            <data>2.504</data>
            <data>1.918 (76.6%)</data>
            <data>0.586 (23.4%)</data>
            <general_container>
                <data>Path #3: recovery slack is 17.448(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.151" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.067</data>
                            <data>2.647</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.223</data>
                            <data>2.870</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.586</data>
                            <data>3.456</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_138_161/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.569</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="542">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.569</data>
                            <data> </data>
                            <data object_valid="true">ntR40</data>
                        </row>
                        <row>
                            <data>CLMS_138_165/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.682</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.682</data>
                            <data> </data>
                            <data object_valid="true">ntR39</data>
                        </row>
                        <row>
                            <data>CLMS_138_169/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.795</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.000</data>
                            <data>3.795</data>
                            <data> </data>
                            <data object_valid="true">ntR38</data>
                        </row>
                        <row>
                            <data>CLMS_138_173/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>3.908</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1049">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>3.908</data>
                            <data> </data>
                            <data object_valid="true">ntR37</data>
                        </row>
                        <row>
                            <data>CLMS_138_177/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.021</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="1064">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.021</data>
                            <data> </data>
                            <data object_valid="true">ntR36</data>
                        </row>
                        <row>
                            <data>CLMS_138_181/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.134</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4069">u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.134</data>
                            <data> </data>
                            <data object_valid="true">ntR35</data>
                        </row>
                        <row>
                            <data>CLMS_138_185/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.247</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.247</data>
                            <data> </data>
                            <data object_valid="true">ntR34</data>
                        </row>
                        <row>
                            <data>CLMS_138_193/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.360</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.360</data>
                            <data> </data>
                            <data object_valid="true">ntR33</data>
                        </row>
                        <row>
                            <data>CLMS_138_197/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.473</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="703">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.473</data>
                            <data> </data>
                            <data object_valid="true">ntR32</data>
                        </row>
                        <row>
                            <data>CLMS_138_201/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.586</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.586</data>
                            <data> </data>
                            <data object_valid="true">ntR31</data>
                        </row>
                        <row>
                            <data>CLMS_138_205/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.699</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.699</data>
                            <data> </data>
                            <data object_valid="true">ntR30</data>
                        </row>
                        <row>
                            <data>CLMS_138_209/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.812</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.812</data>
                            <data> </data>
                            <data object_valid="true">ntR29</data>
                        </row>
                        <row>
                            <data>CLMS_138_213/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>4.925</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.925</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMS_138_217/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.038</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="676">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>5.038</data>
                            <data> </data>
                            <data object_valid="true">ntR27</data>
                        </row>
                        <row>
                            <data>CLMS_138_221/RSCO</data>
                            <data>td</data>
                            <data>0.113</data>
                            <data>5.151</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>5.151</data>
                            <data> </data>
                            <data object_valid="true">ntR26</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.599" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>21.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.005</data>
                            <data>22.291</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_225/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="620">u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>22.649</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>22.599</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.503</data>
            <data>1</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.081</data>
            <data>2.234</data>
            <data>2.673</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.584</data>
            <data>0.274 (46.9%)</data>
            <data>0.310 (53.1%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.503(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.818" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.948</data>
                            <data>2.234</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.416</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.310</data>
                            <data>2.726</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_150_161/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.818</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.818</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.315" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.093</data>
                            <data>2.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.503</data>
            <data>1</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.081</data>
            <data>2.234</data>
            <data>2.673</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.584</data>
            <data>0.274 (46.9%)</data>
            <data>0.310 (53.1%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.503(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.818" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.948</data>
                            <data>2.234</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.416</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.310</data>
                            <data>2.726</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_150_161/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.818</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.818</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.315" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.093</data>
                            <data>2.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.503</data>
            <data>1</data>
            <data>92</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS</data>
            <data/>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.081</data>
            <data>2.234</data>
            <data>2.673</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.584</data>
            <data>0.274 (46.9%)</data>
            <data>0.310 (53.1%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.503(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.818" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>0.948</data>
                            <data>2.234</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_166_176/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.416</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3824">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=92)</data>
                            <data>0.310</data>
                            <data>2.726</data>
                            <data> </data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="3823">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMS_150_161/RSCO</data>
                            <data>td</data>
                            <data>0.092</data>
                            <data>2.818</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_debug_core_v1_4.vp" line_number="501">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>2.818</data>
                            <data> </data>
                            <data object_valid="true">ntR69</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.315" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_2port_ram.v" line_number="20">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=430)</data>
                            <data>1.093</data>
                            <data>2.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_150_165/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_2port/ram_2port.v" line_number="4082">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.315</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_192/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_192/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_192/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_142_192/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.282</data>
            <data>25.000</data>
            <data>0.718</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKB[0]</data>
            <data file_id="../ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v" line_number="113">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.504</data>
            <data>50.000</data>
            <data>0.496</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_150_149/CLK</data>
            <data file_id="../cores.v" line_number="350">u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:5s</data>
            <data>0h:0m:5s</data>
            <data>0h:0m:7s</data>
            <data>837</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_en' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_2port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Skip DB version check</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>