// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Wed May 29 21:49:05 2019
// Host        : nuc6i7 running 64-bit Ubuntu 19.04
// Command     : write_verilog -force -mode funcsim
//               /home/zhang/Projects/teaching/pynq-router/base/base/base.srcs/sources_1/bd/base/ip/base_axi_ethernet_0_0/bd_0/ip/ip_0/bd_6e76_eth_buf_0_sim_netlist.v
// Design      : bd_6e76_eth_buf_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_6e76_eth_buf_0,axi_ethernet_buffer_v2_0_19,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_ethernet_buffer_v2_0_19,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module bd_6e76_eth_buf_0
   (INTERRUPT,
    S_AXI_ACLK,
    S_AXI_ARESETN,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_RREADY,
    EMAC_CLIENT_AUTONEG_INT,
    EMAC_RESET_DONE_INT,
    EMAC_RX_DCM_LOCKED_INT,
    PCSPMA_STATUS_VECTOR,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA,
    AXI_STR_TXC_ACLK,
    AXI_STR_TXC_ARESETN,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TREADY,
    AXI_STR_TXC_TLAST,
    AXI_STR_TXC_TKEEP,
    AXI_STR_TXC_TDATA,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_KEEP,
    AXI_STR_RXD_DATA,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXS_VALID,
    AXI_STR_RXS_READY,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_KEEP,
    AXI_STR_RXS_DATA,
    pause_req,
    pause_val,
    S_AXI_2TEMAC_AWADDR,
    S_AXI_2TEMAC_AWVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WDATA,
    S_AXI_2TEMAC_WVALID,
    S_AXI_2TEMAC_WREADY,
    S_AXI_2TEMAC_BRESP,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_BREADY,
    S_AXI_2TEMAC_ARADDR,
    S_AXI_2TEMAC_ARVALID,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RRESP,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RREADY,
    RX_CLK_ENABLE_IN,
    rx_statistics_vector,
    rx_statistics_valid,
    rx_mac_aclk,
    rx_reset,
    rx_axis_mac_tdata,
    rx_axis_mac_tvalid,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    tx_ifg_delay,
    tx_mac_aclk,
    tx_reset,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tlast,
    tx_axis_mac_tuser,
    tx_axis_mac_tready,
    speed_is_10_100,
    RESET2PCSPMA,
    RESET2TEMACn,
    PHY_RST_N,
    mdio_i_top,
    mdio_o_top,
    mdio_t_top,
    mdc_top,
    mdio_t_pcspma,
    mdio_o_pcspma,
    mdio_i_temac,
    mdio_o_temac,
    mdio_t_temac,
    mdc_temac,
    GTX_CLK);
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output INTERRUPT;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI:S_AXI_2TEMAC, ASSOCIATED_RESET S_AXI_ARESETN, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input S_AXI_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input S_AXI_ARESETN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI, FREQ_HZ 1e+08, DATA_WIDTH 32, PROTOCOL AXI4LITE, ID_WIDTH 0, ADDR_WIDTH 18, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [17:0]S_AXI_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input S_AXI_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output S_AXI_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]S_AXI_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]S_AXI_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input S_AXI_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output S_AXI_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]S_AXI_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output S_AXI_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input S_AXI_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [17:0]S_AXI_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input S_AXI_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output S_AXI_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]S_AXI_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]S_AXI_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output S_AXI_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input S_AXI_RREADY;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 EMAC_CLIENT_AUTONEG_INT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME EMAC_CLIENT_AUTONEG_INT, SENSITIVITY EDGE_RISING, PortWidth 1" *) input EMAC_CLIENT_AUTONEG_INT;
  input EMAC_RESET_DONE_INT;
  input EMAC_RX_DCM_LOCKED_INT;
  input [15:0]PCSPMA_STATUS_VECTOR;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_TXD_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXD_ACLK, ASSOCIATED_BUSIF AXI_STR_TXD, ASSOCIATED_RESET AXI_STR_TXD_ARESETN, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI_STR_TXD_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_TXD_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXD_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_STR_TXD_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXD, FREQ_HZ 1e+08, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input AXI_STR_TXD_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TREADY" *) output AXI_STR_TXD_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TLAST" *) input AXI_STR_TXD_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TKEEP" *) input [3:0]AXI_STR_TXD_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXD TDATA" *) input [31:0]AXI_STR_TXD_TDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_TXC_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXC_ACLK, ASSOCIATED_BUSIF AXI_STR_TXC, ASSOCIATED_RESET AXI_STR_TXC_ARESETN, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI_STR_TXC_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_TXC_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXC_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_STR_TXC_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_TXC, FREQ_HZ 1e+08, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input AXI_STR_TXC_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TREADY" *) output AXI_STR_TXC_TREADY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TLAST" *) input AXI_STR_TXC_TLAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TKEEP" *) input [3:0]AXI_STR_TXC_TKEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_TXC TDATA" *) input [31:0]AXI_STR_TXC_TDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_RXD_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXD_ACLK, ASSOCIATED_BUSIF AXI_STR_RXD, ASSOCIATED_RESET AXI_STR_RXD_ARESETN, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI_STR_RXD_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_RXD_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXD_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_STR_RXD_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXD, FREQ_HZ 1e+08, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output AXI_STR_RXD_VALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TREADY" *) input AXI_STR_RXD_READY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TLAST" *) output AXI_STR_RXD_LAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TKEEP" *) output [3:0]AXI_STR_RXD_KEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXD TDATA" *) output [31:0]AXI_STR_RXD_DATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_STR_RXS_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXS_ACLK, ASSOCIATED_BUSIF AXI_STR_RXS, ASSOCIATED_RESET AXI_STR_RXS_ARESETN, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI_STR_RXS_ACLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_STR_RXS_ARESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI_STR_RXS_ARESETN;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_STR_RXS, FREQ_HZ 1e+08, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output AXI_STR_RXS_VALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TREADY" *) input AXI_STR_RXS_READY;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TLAST" *) output AXI_STR_RXS_LAST;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TKEEP" *) output [3:0]AXI_STR_RXS_KEEP;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 AXI_STR_RXS TDATA" *) output [31:0]AXI_STR_RXS_DATA;
  output pause_req;
  output [16:31]pause_val;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_2TEMAC, FREQ_HZ 1e+08, DATA_WIDTH 32, PROTOCOL AXI4LITE, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [11:0]S_AXI_2TEMAC_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWVALID" *) output S_AXI_2TEMAC_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC AWREADY" *) input S_AXI_2TEMAC_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WDATA" *) output [31:0]S_AXI_2TEMAC_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WVALID" *) output S_AXI_2TEMAC_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC WREADY" *) input S_AXI_2TEMAC_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BRESP" *) input [1:0]S_AXI_2TEMAC_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BVALID" *) input S_AXI_2TEMAC_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC BREADY" *) output S_AXI_2TEMAC_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARADDR" *) output [11:0]S_AXI_2TEMAC_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARVALID" *) output S_AXI_2TEMAC_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC ARREADY" *) input S_AXI_2TEMAC_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RDATA" *) input [31:0]S_AXI_2TEMAC_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RRESP" *) input [1:0]S_AXI_2TEMAC_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RVALID" *) input S_AXI_2TEMAC_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_2TEMAC RREADY" *) output S_AXI_2TEMAC_RREADY;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 RX_CLK_ENABLE_IN CE" *) (* x_interface_parameter = "XIL_INTERFACENAME RX_CLK_ENABLE_IN, POLARITY ACTIVE_LOW" *) input RX_CLK_ENABLE_IN;
  input [27:0]rx_statistics_vector;
  input rx_statistics_valid;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 rx_mac_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME rx_mac_aclk, ASSOCIATED_BUSIF RX_AXIS_MAC, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN /mac/rx_mac_aclk, INSERT_VIP 0" *) input rx_mac_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 rx_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME rx_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input rx_reset;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME RX_AXIS_MAC, FREQ_HZ 125000000, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN /mac/rx_mac_aclk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [7:0]rx_axis_mac_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TVALID" *) input rx_axis_mac_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TLAST" *) input rx_axis_mac_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 RX_AXIS_MAC TUSER" *) input rx_axis_mac_tuser;
  output [24:31]tx_ifg_delay;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 tx_mac_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME tx_mac_aclk, ASSOCIATED_BUSIF TX_AXIS_MAC, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN /eth/axi_ethernet_0_refclk_clk_out1, INSERT_VIP 0" *) input tx_mac_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 tx_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME tx_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input tx_reset;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME TX_AXIS_MAC, FREQ_HZ 125000000, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN /eth/axi_ethernet_0_refclk_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [7:0]tx_axis_mac_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TVALID" *) output tx_axis_mac_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TLAST" *) output tx_axis_mac_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TUSER" *) output [0:0]tx_axis_mac_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 TX_AXIS_MAC TREADY" *) input tx_axis_mac_tready;
  input speed_is_10_100;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET2PCSPMA RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET2PCSPMA, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output RESET2PCSPMA;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RESET2TEMACn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RESET2TEMACn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output RESET2TEMACn;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 PHY_RST_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME PHY_RST_N, BOARD.ASSOCIATED_PARAM PHYRST_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output PHY_RST_N;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_I" *) (* x_interface_parameter = "XIL_INTERFACENAME mdio_to_top, BOARD.ASSOCIATED_PARAM MDIO_BOARD_INTERFACE, CAN_DEBUG false" *) input mdio_i_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_O" *) output mdio_o_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDIO_T" *) output mdio_t_top;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_to_top MDC" *) output mdc_top;
  input mdio_t_pcspma;
  input mdio_o_pcspma;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_I" *) (* x_interface_parameter = "XIL_INTERFACENAME mdio_temac, CAN_DEBUG false" *) output mdio_i_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_O" *) input mdio_o_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDIO_T" *) input mdio_t_temac;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 mdio_temac MDC" *) input mdc_temac;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 GTX_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME GTX_CLK, FREQ_HZ 125000000, PHASE 0, CLK_DOMAIN /eth/axi_ethernet_0_refclk_clk_out1, INSERT_VIP 0" *) input GTX_CLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire [31:0]AXI_STR_RXD_DATA;
  wire [3:0]AXI_STR_RXD_KEEP;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire [31:0]AXI_STR_RXS_DATA;
  wire [3:0]AXI_STR_RXS_KEEP;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire [31:0]AXI_STR_TXC_TDATA;
  wire [3:0]AXI_STR_TXC_TKEEP;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_RESET_DONE_INT;
  wire EMAC_RX_DCM_LOCKED_INT;
  wire GTX_CLK;
  wire INTERRUPT;
  wire [15:0]PCSPMA_STATUS_VECTOR;
  wire PHY_RST_N;
  wire RESET2PCSPMA;
  wire RESET2TEMACn;
  wire RX_CLK_ENABLE_IN;
  wire [11:0]S_AXI_2TEMAC_ARADDR;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_ARVALID;
  wire [11:0]S_AXI_2TEMAC_AWADDR;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_AWVALID;
  wire S_AXI_2TEMAC_BREADY;
  wire [1:0]S_AXI_2TEMAC_BRESP;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RREADY;
  wire [1:0]S_AXI_2TEMAC_RRESP;
  wire S_AXI_2TEMAC_RVALID;
  wire [31:0]S_AXI_2TEMAC_WDATA;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_2TEMAC_WVALID;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire [3:0]S_AXI_WSTRB;
  wire S_AXI_WVALID;
  wire mdc_temac;
  wire mdc_top;
  wire mdio_i_temac;
  wire mdio_i_top;
  wire mdio_o_pcspma;
  wire mdio_o_temac;
  wire mdio_o_top;
  wire mdio_t_pcspma;
  wire mdio_t_temac;
  wire mdio_t_top;
  wire pause_req;
  wire [16:31]pause_val;
  wire [7:0]rx_axis_mac_tdata;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire [27:0]rx_statistics_vector;
  wire speed_is_10_100;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire [0:0]tx_axis_mac_tuser;
  wire tx_axis_mac_tvalid;
  wire [24:31]tx_ifg_delay;
  wire tx_mac_aclk;
  wire tx_reset;

  (* C_AVB = "0" *) 
  (* C_ENABLE_1588 = "0" *) 
  (* C_ENABLE_LVDS = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HALFDUP = "0" *) 
  (* C_MCAST_EXTEND = "0" *) 
  (* C_PHYADDR = "1" *) 
  (* C_PHY_RST_COUNT = "500" *) 
  (* C_PHY_TYPE = "3" *) 
  (* C_RXCSUM = "0" *) 
  (* C_RXMEM = "8192" *) 
  (* C_RXVLAN_STRP = "1" *) 
  (* C_RXVLAN_TAG = "1" *) 
  (* C_RXVLAN_TRAN = "1" *) 
  (* C_SIMULATION = "0" *) 
  (* C_STATS = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEMAC_ADDR_WIDTH = "12" *) 
  (* C_TXCSUM = "0" *) 
  (* C_TXMEM = "8192" *) 
  (* C_TXVLAN_STRP = "1" *) 
  (* C_TXVLAN_TAG = "1" *) 
  (* C_TXVLAN_TRAN = "1" *) 
  (* C_TYPE = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  bd_6e76_eth_buf_0_axi_ethernet_buffer_v2_0_19 U0
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_DATA(AXI_STR_RXD_DATA),
        .AXI_STR_RXD_KEEP(AXI_STR_RXD_KEEP),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_KEEP(AXI_STR_RXS_KEEP),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXC_TDATA(AXI_STR_TXC_TDATA),
        .AXI_STR_TXC_TKEEP(AXI_STR_TXC_TKEEP),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TREADY(AXI_STR_TXC_TREADY),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .EMAC_CLIENT_AUTONEG_INT(EMAC_CLIENT_AUTONEG_INT),
        .EMAC_RESET_DONE_INT(EMAC_RESET_DONE_INT),
        .EMAC_RX_DCM_LOCKED_INT(EMAC_RX_DCM_LOCKED_INT),
        .GTX_CLK(GTX_CLK),
        .INTERRUPT(INTERRUPT),
        .PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR),
        .PHY_RST_N(PHY_RST_N),
        .RESET2PCSPMA(RESET2PCSPMA),
        .RESET2TEMACn(RESET2TEMACn),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .S_AXI_2TEMAC_ARADDR(S_AXI_2TEMAC_ARADDR),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_ARVALID(S_AXI_2TEMAC_ARVALID),
        .S_AXI_2TEMAC_AWADDR(S_AXI_2TEMAC_AWADDR),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_AWVALID(S_AXI_2TEMAC_AWVALID),
        .S_AXI_2TEMAC_BREADY(S_AXI_2TEMAC_BREADY),
        .S_AXI_2TEMAC_BRESP(S_AXI_2TEMAC_BRESP),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RREADY(S_AXI_2TEMAC_RREADY),
        .S_AXI_2TEMAC_RRESP(S_AXI_2TEMAC_RRESP),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WDATA(S_AXI_2TEMAC_WDATA),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_2TEMAC_WVALID(S_AXI_2TEMAC_WVALID),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BRESP(S_AXI_BRESP),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RRESP(S_AXI_RRESP),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WDATA(S_AXI_WDATA),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WSTRB(S_AXI_WSTRB),
        .S_AXI_WVALID(S_AXI_WVALID),
        .mdc_temac(mdc_temac),
        .mdc_top(mdc_top),
        .mdio_i_temac(mdio_i_temac),
        .mdio_i_top(mdio_i_top),
        .mdio_o_pcspma(mdio_o_pcspma),
        .mdio_o_temac(mdio_o_temac),
        .mdio_o_top(mdio_o_top),
        .mdio_t_pcspma(mdio_t_pcspma),
        .mdio_t_temac(mdio_t_temac),
        .mdio_t_top(mdio_t_top),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .rx_axis_mac_tdata(rx_axis_mac_tdata),
        .rx_axis_mac_tlast(rx_axis_mac_tlast),
        .rx_axis_mac_tuser(rx_axis_mac_tuser),
        .rx_axis_mac_tvalid(rx_axis_mac_tvalid),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector(rx_statistics_vector),
        .speed_is_10_100(speed_is_10_100),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tuser(tx_axis_mac_tuser),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module bd_6e76_eth_buf_0_address_decoder
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    ip2shim_wr_ack_reg,
    ip2shim_rd_ack_reg,
    S_AXI_ACLK,
    bus2shim_r_nw,
    data0,
    BUS2IP_WrCE_reg,
    start2,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ,
    ip2shim_rd_ack,
    invalidRdReq,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3 ,
    ip2shim_wr_ack,
    invalidWrReq,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_4 ,
    Q);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  output ip2shim_wr_ack_reg;
  output ip2shim_rd_ack_reg;
  input S_AXI_ACLK;
  input bus2shim_r_nw;
  input [0:0]data0;
  input BUS2IP_WrCE_reg;
  input start2;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ;
  input ip2shim_rd_ack;
  input invalidRdReq;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3 ;
  input ip2shim_wr_ack;
  input invalidWrReq;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_4 ;
  input [6:0]Q;

  wire BUS2IP_WrCE_reg;
  wire Bus_RNW_reg;
  wire Bus_RNW_reg_i_1_n_0;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_4 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire [6:0]Q;
  wire S_AXI_ACLK;
  wire S_AXI_AWREADY_INST_0_i_4_n_0;
  wire S_AXI_AWREADY_INST_0_i_7_n_0;
  wire bus2shim_r_nw;
  wire ce_out_i;
  wire [0:0]data0;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_rd_ack_reg;
  wire ip2shim_wr_ack;
  wire ip2shim_wr_ack_reg;
  wire start2;

  LUT5 #(
    .INIT(32'h8FFF8000)) 
    BUS2IP_RdCE_reg_i_1
       (.I0(ce_out_i),
        .I1(Bus_RNW_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(bus2shim_r_nw),
        .I4(data0),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    BUS2IP_WrCE_reg_i_1
       (.I0(ce_out_i),
        .I1(Bus_RNW_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(bus2shim_r_nw),
        .I4(BUS2IP_WrCE_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(bus2shim_r_nw),
        .I1(start2),
        .I2(Bus_RNW_reg),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1 
       (.I0(ce_out_i),
        .I1(start2),
        .I2(ip2shim_wr_ack_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ),
        .I4(ip2shim_rd_ack_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1_n_0 ),
        .Q(ce_out_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(start2),
        .I2(ip2shim_wr_ack_reg),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 ),
        .I4(ip2shim_rd_ack_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    S_AXI_ARREADY_INST_0_i_2
       (.I0(ip2shim_rd_ack),
        .I1(invalidRdReq),
        .I2(S_AXI_AWREADY_INST_0_i_4_n_0),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3 ),
        .O(ip2shim_rd_ack_reg));
  LUT4 #(
    .INIT(16'hEFEE)) 
    S_AXI_AWREADY_INST_0_i_2
       (.I0(ip2shim_wr_ack),
        .I1(invalidWrReq),
        .I2(S_AXI_AWREADY_INST_0_i_4_n_0),
        .I3(\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_4 ),
        .O(ip2shim_wr_ack_reg));
  LUT4 #(
    .INIT(16'hFFF7)) 
    S_AXI_AWREADY_INST_0_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(S_AXI_AWREADY_INST_0_i_7_n_0),
        .O(S_AXI_AWREADY_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    S_AXI_AWREADY_INST_0_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[2]),
        .O(S_AXI_AWREADY_INST_0_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module bd_6e76_eth_buf_0_axi_lite_ipif
   (SR,
    bus2ip_rnw_i06_out,
    bus2shim_cs,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RVALID,
    S_AXI_ARADDR_7_sp_1,
    S_AXI_AWADDR_17_sp_1,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    Q,
    rst_reg,
    S_AXI_ACLK,
    data0,
    BUS2IP_WrCE_reg,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_ARVALID,
    embedded_araddr_reg,
    ip2shim_rd_ack,
    invalidRdReq,
    ip2shim_wr_ack,
    invalidWrReq,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RVALID,
    S_AXI_ARADDR,
    S_AXI_WVALID,
    S_AXI_AWVALID,
    S_AXI_AWADDR,
    S_AXI_RREADY,
    S_AXI_BREADY,
    embedded_awaddr_reg,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WREADY,
    \s_axi_rdata_i_reg[31] );
  output [0:0]SR;
  output bus2ip_rnw_i06_out;
  output bus2shim_cs;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output S_AXI_ARREADY;
  output [31:0]S_AXI_RDATA;
  output S_AXI_RVALID;
  output S_AXI_ARADDR_7_sp_1;
  output S_AXI_AWADDR_17_sp_1;
  output S_AXI_BVALID;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [15:0]Q;
  input rst_reg;
  input S_AXI_ACLK;
  input [0:0]data0;
  input BUS2IP_WrCE_reg;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  input S_AXI_2TEMAC_ARREADY;
  input S_AXI_ARVALID;
  input embedded_araddr_reg;
  input ip2shim_rd_ack;
  input invalidRdReq;
  input ip2shim_wr_ack;
  input invalidWrReq;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input S_AXI_2TEMAC_RVALID;
  input [17:0]S_AXI_ARADDR;
  input S_AXI_WVALID;
  input S_AXI_AWVALID;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_RREADY;
  input S_AXI_BREADY;
  input embedded_awaddr_reg;
  input S_AXI_2TEMAC_BVALID;
  input S_AXI_2TEMAC_AWREADY;
  input S_AXI_2TEMAC_WREADY;
  input [31:0]\s_axi_rdata_i_reg[31] ;

  wire BUS2IP_WrCE_reg;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARADDR_7_sn_1;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWADDR_17_sn_1;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire bus2ip_rnw_i06_out;
  wire bus2shim_cs;
  wire [0:0]data0;
  wire embedded_araddr_reg;
  wire embedded_awaddr_reg;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire rst_reg;
  wire [31:0]\s_axi_rdata_i_reg[31] ;

  assign S_AXI_ARADDR_7_sp_1 = S_AXI_ARADDR_7_sn_1;
  assign S_AXI_AWADDR_17_sp_1 = S_AXI_AWADDR_17_sn_1;
  bd_6e76_eth_buf_0_slave_attachment I_SLAVE_ATTACHMENT
       (.BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (bus2shim_cs),
        .Q(Q),
        .SR(SR),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARADDR_14_sp_1(bus2ip_rnw_i06_out),
        .S_AXI_ARADDR_7_sp_1(S_AXI_ARADDR_7_sn_1),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWADDR_17_sp_1(S_AXI_AWADDR_17_sn_1),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .data0(data0),
        .embedded_araddr_reg(embedded_araddr_reg),
        .embedded_awaddr_reg(embedded_awaddr_reg),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .rst_reg_0(rst_reg),
        .\s_axi_rdata_i_reg[31]_0 (\s_axi_rdata_i_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [2:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [6:0]DOBDO;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [2:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_72 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data_reg[30] ),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper_70
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [3:0]DOBDO;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  input [8:0]\IP2Bus_Data_reg[25] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  wire [3:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [8:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [13:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [1]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (DOBDO),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [0],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [0]}),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized0
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [35:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [35:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized0 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized1
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized1 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input Axi_Str_TxD_2_Mem_En;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized2 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized3
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized3 \blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module bd_6e76_eth_buf_0_slave_attachment
   (SR,
    S_AXI_ARADDR_14_sp_1,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RVALID,
    S_AXI_ARADDR_7_sp_1,
    S_AXI_AWADDR_17_sp_1,
    S_AXI_BVALID,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    Q,
    rst_reg_0,
    S_AXI_ACLK,
    data0,
    BUS2IP_WrCE_reg,
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_ARVALID,
    embedded_araddr_reg,
    ip2shim_rd_ack,
    invalidRdReq,
    ip2shim_wr_ack,
    invalidWrReq,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RVALID,
    S_AXI_ARADDR,
    S_AXI_WVALID,
    S_AXI_AWVALID,
    S_AXI_AWADDR,
    S_AXI_RREADY,
    S_AXI_BREADY,
    embedded_awaddr_reg,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WREADY,
    \s_axi_rdata_i_reg[31]_0 );
  output [0:0]SR;
  output S_AXI_ARADDR_14_sp_1;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  output S_AXI_ARREADY;
  output [31:0]S_AXI_RDATA;
  output S_AXI_RVALID;
  output S_AXI_ARADDR_7_sp_1;
  output S_AXI_AWADDR_17_sp_1;
  output S_AXI_BVALID;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [15:0]Q;
  input rst_reg_0;
  input S_AXI_ACLK;
  input [0:0]data0;
  input BUS2IP_WrCE_reg;
  input \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  input S_AXI_2TEMAC_ARREADY;
  input S_AXI_ARVALID;
  input embedded_araddr_reg;
  input ip2shim_rd_ack;
  input invalidRdReq;
  input ip2shim_wr_ack;
  input invalidWrReq;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input S_AXI_2TEMAC_RVALID;
  input [17:0]S_AXI_ARADDR;
  input S_AXI_WVALID;
  input S_AXI_AWVALID;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_RREADY;
  input S_AXI_BREADY;
  input embedded_awaddr_reg;
  input S_AXI_2TEMAC_BVALID;
  input S_AXI_2TEMAC_AWREADY;
  input S_AXI_2TEMAC_WREADY;
  input [31:0]\s_axi_rdata_i_reg[31]_0 ;

  wire BUS2IP_WrCE_reg;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ;
  wire [6:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire I_DECODER_n_3;
  wire I_DECODER_n_4;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_ARVALID_INST_0_i_2_n_0;
  wire S_AXI_2TEMAC_ARVALID_INST_0_i_3_n_0;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARADDR_14_sn_1;
  wire S_AXI_ARADDR_7_sn_1;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWADDR_17_sn_1;
  wire S_AXI_AWREADY;
  wire S_AXI_AWREADY_INST_0_i_3_n_0;
  wire S_AXI_AWREADY_INST_0_i_5_n_0;
  wire S_AXI_AWREADY_INST_0_i_6_n_0;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire S_AXI_RVALID;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire \bus2ip_addr_i[10]_i_1_n_0 ;
  wire \bus2ip_addr_i[11]_i_1_n_0 ;
  wire \bus2ip_addr_i[12]_i_1_n_0 ;
  wire \bus2ip_addr_i[13]_i_1_n_0 ;
  wire \bus2ip_addr_i[14]_i_1_n_0 ;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire \bus2ip_addr_i[16]_i_1_n_0 ;
  wire \bus2ip_addr_i[17]_i_1_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[9]_i_1_n_0 ;
  wire bus2shim_r_nw;
  wire [0:0]data0;
  wire embedded_araddr_reg;
  wire embedded_awaddr_reg;
  wire invalidRdReq;
  wire invalidWrReq;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire is_read_i_1_n_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [6:0]plusOp;
  wire rst_reg_0;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_embed;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata_i;
  wire [31:0]\s_axi_rdata_i_reg[31]_0 ;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_embed;
  wire s_axi_rvalid_i_i_1_n_0;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;

  assign S_AXI_ARADDR_14_sp_1 = S_AXI_ARADDR_14_sn_1;
  assign S_AXI_ARADDR_7_sp_1 = S_AXI_ARADDR_7_sn_1;
  assign S_AXI_AWADDR_17_sp_1 = S_AXI_AWADDR_17_sn_1;
  LUT5 #(
    .INIT(32'h44444F44)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(S_AXI_ARADDR_14_sn_1),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(I_DECODER_n_4),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(S_AXI_ARADDR_14_sn_1),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[2]_i_2_n_0 ),
        .I3(I_DECODER_n_3),
        .I4(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(S_AXI_AWADDR_17_sn_1),
        .I1(S_AXI_WVALID),
        .I2(S_AXI_AWVALID),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(I_DECODER_n_4),
        .I1(s_axi_rresp_i),
        .I2(s_axi_bresp_i),
        .I3(I_DECODER_n_3),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_embed),
        .I1(S_AXI_RREADY),
        .I2(s_axi_bvalid_embed),
        .I3(S_AXI_BREADY),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_3_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .R(\INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0 ));
  bd_6e76_eth_buf_0_address_decoder I_DECODER
       (.BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_3 (is_read_reg_n_0),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_4 (is_write_reg_n_0),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .bus2shim_r_nw(bus2shim_r_nw),
        .data0(data0),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_rd_ack_reg(I_DECODER_n_4),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .ip2shim_wr_ack_reg(I_DECODER_n_3),
        .start2(start2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    S_AXI_2TEMAC_ARVALID_INST_0_i_1
       (.I0(S_AXI_2TEMAC_ARVALID_INST_0_i_2_n_0),
        .I1(S_AXI_2TEMAC_ARVALID_INST_0_i_3_n_0),
        .I2(S_AXI_ARADDR[7]),
        .I3(S_AXI_ARADDR[8]),
        .I4(S_AXI_ARADDR[6]),
        .I5(S_AXI_ARADDR[9]),
        .O(S_AXI_ARADDR_7_sn_1));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    S_AXI_2TEMAC_ARVALID_INST_0_i_2
       (.I0(S_AXI_ARADDR[2]),
        .I1(S_AXI_ARADDR[1]),
        .I2(S_AXI_ARADDR[3]),
        .I3(S_AXI_ARADDR[0]),
        .I4(S_AXI_ARADDR[4]),
        .I5(S_AXI_ARADDR[5]),
        .O(S_AXI_2TEMAC_ARVALID_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    S_AXI_2TEMAC_ARVALID_INST_0_i_3
       (.I0(S_AXI_ARADDR[10]),
        .I1(S_AXI_ARADDR[13]),
        .I2(S_AXI_ARADDR[11]),
        .I3(S_AXI_ARADDR[12]),
        .O(S_AXI_2TEMAC_ARVALID_INST_0_i_3_n_0));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    S_AXI_ARREADY_INST_0
       (.I0(S_AXI_2TEMAC_ARREADY),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(I_DECODER_n_4),
        .O(S_AXI_ARREADY));
  LUT6 #(
    .INIT(64'hFFFF007600000000)) 
    S_AXI_ARREADY_INST_0_i_1
       (.I0(S_AXI_ARADDR[14]),
        .I1(S_AXI_ARADDR[15]),
        .I2(S_AXI_ARADDR_7_sn_1),
        .I3(S_AXI_ARADDR[16]),
        .I4(S_AXI_ARADDR[17]),
        .I5(S_AXI_ARVALID),
        .O(S_AXI_ARADDR_14_sn_1));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    S_AXI_AWREADY_INST_0
       (.I0(S_AXI_AWADDR_17_sn_1),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(I_DECODER_n_3),
        .I4(S_AXI_2TEMAC_AWREADY),
        .O(S_AXI_AWREADY));
  LUT5 #(
    .INIT(32'hABBBABBA)) 
    S_AXI_AWREADY_INST_0_i_1
       (.I0(S_AXI_AWADDR[17]),
        .I1(S_AXI_AWADDR[16]),
        .I2(S_AXI_AWADDR[14]),
        .I3(S_AXI_AWADDR[15]),
        .I4(S_AXI_AWREADY_INST_0_i_3_n_0),
        .O(S_AXI_AWADDR_17_sn_1));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    S_AXI_AWREADY_INST_0_i_3
       (.I0(S_AXI_AWREADY_INST_0_i_5_n_0),
        .I1(S_AXI_AWREADY_INST_0_i_6_n_0),
        .I2(S_AXI_AWADDR[6]),
        .I3(S_AXI_AWADDR[9]),
        .I4(S_AXI_AWADDR[7]),
        .I5(S_AXI_AWADDR[8]),
        .O(S_AXI_AWREADY_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    S_AXI_AWREADY_INST_0_i_5
       (.I0(S_AXI_AWADDR[2]),
        .I1(S_AXI_AWADDR[1]),
        .I2(S_AXI_AWADDR[3]),
        .I3(S_AXI_AWADDR[0]),
        .I4(S_AXI_AWADDR[4]),
        .I5(S_AXI_AWADDR[5]),
        .O(S_AXI_AWREADY_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    S_AXI_AWREADY_INST_0_i_6
       (.I0(S_AXI_AWADDR[10]),
        .I1(S_AXI_AWADDR[13]),
        .I2(S_AXI_AWADDR[11]),
        .I3(S_AXI_AWADDR[12]),
        .O(S_AXI_AWREADY_INST_0_i_6_n_0));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    S_AXI_BVALID_INST_0
       (.I0(S_AXI_AWADDR_17_sn_1),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(s_axi_bvalid_embed),
        .I4(S_AXI_2TEMAC_BVALID),
        .O(S_AXI_BVALID));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[0]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[0]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[0]),
        .O(S_AXI_RDATA[0]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[10]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[10]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[10]),
        .O(S_AXI_RDATA[10]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[11]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[11]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[11]),
        .O(S_AXI_RDATA[11]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[12]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[12]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[12]),
        .O(S_AXI_RDATA[12]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[13]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[13]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[13]),
        .O(S_AXI_RDATA[13]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[14]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[14]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[14]),
        .O(S_AXI_RDATA[14]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[15]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[15]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[15]),
        .O(S_AXI_RDATA[15]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[16]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[16]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[16]),
        .O(S_AXI_RDATA[16]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[17]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[17]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[17]),
        .O(S_AXI_RDATA[17]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[18]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[18]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[18]),
        .O(S_AXI_RDATA[18]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[19]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[19]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[19]),
        .O(S_AXI_RDATA[19]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[1]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[1]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[1]),
        .O(S_AXI_RDATA[1]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[20]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[20]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[20]),
        .O(S_AXI_RDATA[20]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[21]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[21]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[21]),
        .O(S_AXI_RDATA[21]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[22]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[22]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[22]),
        .O(S_AXI_RDATA[22]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[23]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[23]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[23]),
        .O(S_AXI_RDATA[23]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[24]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[24]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[24]),
        .O(S_AXI_RDATA[24]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[25]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[25]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[25]),
        .O(S_AXI_RDATA[25]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[26]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[26]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[26]),
        .O(S_AXI_RDATA[26]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[27]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[27]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[27]),
        .O(S_AXI_RDATA[27]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[28]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[28]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[28]),
        .O(S_AXI_RDATA[28]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[29]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[29]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[29]),
        .O(S_AXI_RDATA[29]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[2]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[2]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[2]),
        .O(S_AXI_RDATA[2]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[30]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[30]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[30]),
        .O(S_AXI_RDATA[30]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[31]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[31]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[31]),
        .O(S_AXI_RDATA[31]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[3]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[3]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[3]),
        .O(S_AXI_RDATA[3]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[4]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[4]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[4]),
        .O(S_AXI_RDATA[4]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[5]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[5]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[5]),
        .O(S_AXI_RDATA[5]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[6]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[6]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[6]),
        .O(S_AXI_RDATA[6]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[7]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[7]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[7]),
        .O(S_AXI_RDATA[7]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[8]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[8]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[8]),
        .O(S_AXI_RDATA[8]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \S_AXI_RDATA[9]_INST_0 
       (.I0(S_AXI_2TEMAC_RDATA[9]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rdata_i[9]),
        .O(S_AXI_RDATA[9]));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    S_AXI_RVALID_INST_0
       (.I0(S_AXI_2TEMAC_RVALID),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARVALID),
        .I3(embedded_araddr_reg),
        .I4(s_axi_rvalid_embed),
        .O(S_AXI_RVALID));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    S_AXI_WREADY_INST_0
       (.I0(S_AXI_AWADDR_17_sn_1),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(I_DECODER_n_3),
        .I4(S_AXI_2TEMAC_WREADY),
        .O(S_AXI_WREADY));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(S_AXI_AWADDR[10]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[10]),
        .O(\bus2ip_addr_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(S_AXI_AWADDR[11]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[11]),
        .O(\bus2ip_addr_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(S_AXI_AWADDR[12]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[12]),
        .O(\bus2ip_addr_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(S_AXI_AWADDR[13]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[13]),
        .O(\bus2ip_addr_i[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(S_AXI_AWADDR[14]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[14]),
        .O(\bus2ip_addr_i[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(S_AXI_AWADDR[15]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[15]),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[16]_i_1 
       (.I0(S_AXI_AWADDR[16]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[16]),
        .O(\bus2ip_addr_i[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[17]_i_1 
       (.I0(S_AXI_AWADDR[17]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[17]),
        .O(\bus2ip_addr_i[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(S_AXI_AWADDR[2]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[2]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(S_AXI_AWADDR[3]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[3]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(S_AXI_AWADDR[4]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[4]),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(S_AXI_AWADDR[5]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[5]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(S_AXI_AWADDR[6]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[6]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(S_AXI_AWADDR[7]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[7]),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(S_AXI_AWADDR[8]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[8]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(S_AXI_AWADDR[9]),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(S_AXI_ARADDR[9]),
        .O(\bus2ip_addr_i[9]_i_1_n_0 ));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(\bus2ip_addr_i[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE bus2ip_rnw_i_reg
       (.C(S_AXI_ACLK),
        .CE(start2_i_1_n_0),
        .D(S_AXI_ARADDR_14_sn_1),
        .Q(bus2shim_r_nw),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    is_read_i_1
       (.I0(S_AXI_ARADDR_14_sn_1),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2F202F2F20202020)) 
    is_write_i_1
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  FDRE is_write_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rst_reg_0),
        .Q(SR),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(S_AXI_BREADY),
        .I1(state[0]),
        .I2(state[1]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_bvalid_embed),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_embed),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [0]),
        .Q(s_axi_rdata_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [10]),
        .Q(s_axi_rdata_i[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [11]),
        .Q(s_axi_rdata_i[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [12]),
        .Q(s_axi_rdata_i[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [13]),
        .Q(s_axi_rdata_i[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [14]),
        .Q(s_axi_rdata_i[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [15]),
        .Q(s_axi_rdata_i[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [16]),
        .Q(s_axi_rdata_i[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [17]),
        .Q(s_axi_rdata_i[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [18]),
        .Q(s_axi_rdata_i[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [19]),
        .Q(s_axi_rdata_i[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [1]),
        .Q(s_axi_rdata_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [20]),
        .Q(s_axi_rdata_i[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [21]),
        .Q(s_axi_rdata_i[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [22]),
        .Q(s_axi_rdata_i[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [23]),
        .Q(s_axi_rdata_i[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [24]),
        .Q(s_axi_rdata_i[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [25]),
        .Q(s_axi_rdata_i[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [26]),
        .Q(s_axi_rdata_i[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [27]),
        .Q(s_axi_rdata_i[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [28]),
        .Q(s_axi_rdata_i[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [29]),
        .Q(s_axi_rdata_i[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [2]),
        .Q(s_axi_rdata_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [30]),
        .Q(s_axi_rdata_i[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [31]),
        .Q(s_axi_rdata_i[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [3]),
        .Q(s_axi_rdata_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [4]),
        .Q(s_axi_rdata_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [5]),
        .Q(s_axi_rdata_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [6]),
        .Q(s_axi_rdata_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [7]),
        .Q(s_axi_rdata_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [8]),
        .Q(s_axi_rdata_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(s_axi_rresp_i),
        .D(\s_axi_rdata_i_reg[31]_0 [9]),
        .Q(s_axi_rdata_i[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(S_AXI_RREADY),
        .I1(state[1]),
        .I2(state[0]),
        .I3(I_DECODER_n_4),
        .I4(s_axi_rvalid_embed),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_embed),
        .R(SR));
  LUT4 #(
    .INIT(16'h000E)) 
    start2_i_1
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(S_AXI_ARADDR_14_sn_1),
        .I2(state[0]),
        .I3(state[1]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFC0FAFA)) 
    \state[0]_i_1 
       (.I0(S_AXI_ARADDR_14_sn_1),
        .I1(\FSM_onehot_state[3]_i_2_n_0 ),
        .I2(state[0]),
        .I3(I_DECODER_n_3),
        .I4(state[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FF4F4F000F4F4)) 
    \state[1]_i_1 
       (.I0(S_AXI_ARADDR_14_sn_1),
        .I1(\FSM_onehot_state[2]_i_2_n_0 ),
        .I2(state[1]),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(state[0]),
        .I5(I_DECODER_n_4),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross
   (ClkBSignalOut,
    data_sync0_i,
    S_AXI_ACLK,
    out,
    rxclclk_frame_received_intrpt,
    rx_mac_aclk,
    ClkASignalToggle_reg_0);
  output ClkBSignalOut;
  input data_sync0_i;
  input S_AXI_ACLK;
  input out;
  input rxclclk_frame_received_intrpt;
  input rx_mac_aclk;
  input ClkASignalToggle_reg_0;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__3_n_0;
  wire ClkASignalToggle_reg_0;
  wire ClkBSignalOut;
  wire S_AXI_ACLK;
  wire data_sync0_i;
  wire data_sync_n_0;
  wire out;
  wire rx_mac_aclk;
  wire rxclclk_frame_received_intrpt;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_frame_received_intrpt),
        .Q(ClkASignalInReg),
        .R(out));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync0_i));
  LUT3 #(
    .INIT(8'hE1)) 
    ClkASignalToggle_i_1__3
       (.I0(ClkASignalInReg),
        .I1(ClkASignalToggle_reg_0),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__3_n_0),
        .Q(ClkASignalToggle),
        .R(out));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(ClkBSignalOut),
        .R(data_sync0_i));
  bd_6e76_eth_buf_0_sync_block_43 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .data_sync0_i_0(data_sync0_i));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_21
   (axiclk_frame_rejected_intrpt,
    data_sync7_i,
    S_AXI_ACLK,
    out,
    rxclclk_frame_rejected_intrpt,
    rx_mac_aclk);
  output axiclk_frame_rejected_intrpt;
  input data_sync7_i;
  input S_AXI_ACLK;
  input out;
  input rxclclk_frame_rejected_intrpt;
  input rx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1_n_0;
  wire S_AXI_ACLK;
  wire axiclk_frame_rejected_intrpt;
  wire data_sync7_i;
  wire data_sync_n_0;
  wire out;
  wire rx_mac_aclk;
  wire rxclclk_frame_rejected_intrpt;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_frame_rejected_intrpt),
        .Q(ClkASignalInReg),
        .R(out));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync7_i));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1
       (.I0(ClkASignalInReg),
        .I1(rxclclk_frame_rejected_intrpt),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1_n_0),
        .Q(ClkASignalToggle),
        .R(out));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(axiclk_frame_rejected_intrpt),
        .R(data_sync7_i));
  bd_6e76_eth_buf_0_sync_block_42 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .data_sync7_i_0(data_sync7_i));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_22
   (axiclk_buffer_mem_overflow_intrpt,
    data_sync0_i,
    S_AXI_ACLK,
    out,
    rxclclk_buffer_mem_overflow_intrpt,
    rx_mac_aclk);
  output axiclk_buffer_mem_overflow_intrpt;
  input data_sync0_i;
  input S_AXI_ACLK;
  input out;
  input rxclclk_buffer_mem_overflow_intrpt;
  input rx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__0_n_0;
  wire S_AXI_ACLK;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire data_sync0_i;
  wire data_sync_n_0;
  wire out;
  wire rx_mac_aclk;
  wire rxclclk_buffer_mem_overflow_intrpt;

  FDRE ClkASignalInReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rxclclk_buffer_mem_overflow_intrpt),
        .Q(ClkASignalInReg),
        .R(out));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync0_i));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__0
       (.I0(ClkASignalInReg),
        .I1(rxclclk_buffer_mem_overflow_intrpt),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__0_n_0),
        .Q(ClkASignalToggle),
        .R(out));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(axiclk_buffer_mem_overflow_intrpt),
        .R(data_sync0_i));
  bd_6e76_eth_buf_0_sync_block_41 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .data_sync0_i_0(data_sync0_i));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_27
   (EMAC_CLIENT_AUTONEG_INT_CROSS,
    data_sync7_i,
    S_AXI_ACLK,
    ClkASignalInReg_reg_0,
    EMAC_CLIENT_AUTONEG_INT,
    tx_mac_aclk);
  output EMAC_CLIENT_AUTONEG_INT_CROSS;
  input data_sync7_i;
  input S_AXI_ACLK;
  input ClkASignalInReg_reg_0;
  input EMAC_CLIENT_AUTONEG_INT;
  input tx_mac_aclk;

  wire ClkASignalInReg;
  wire ClkASignalInReg_reg_0;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__1_n_0;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire S_AXI_ACLK;
  wire data_sync7_i;
  wire data_sync_n_0;
  wire tx_mac_aclk;

  FDRE ClkASignalInReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(EMAC_CLIENT_AUTONEG_INT),
        .Q(ClkASignalInReg),
        .R(ClkASignalInReg_reg_0));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync7_i));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__1
       (.I0(ClkASignalInReg),
        .I1(EMAC_CLIENT_AUTONEG_INT),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__1_n_0),
        .Q(ClkASignalToggle),
        .R(ClkASignalInReg_reg_0));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .R(data_sync7_i));
  bd_6e76_eth_buf_0_sync_block_40 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .data_sync7_i_0(data_sync7_i));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_28
   (tx_cmplt_cross,
    data_sync0_i,
    S_AXI_ACLK,
    ClkASignalInReg_reg_0,
    ClkASignalIn,
    tx_mac_aclk);
  output tx_cmplt_cross;
  input data_sync0_i;
  input S_AXI_ACLK;
  input ClkASignalInReg_reg_0;
  input ClkASignalIn;
  input tx_mac_aclk;

  wire ClkASignalIn;
  wire ClkASignalInReg;
  wire ClkASignalInReg_reg_0;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__2_n_0;
  wire S_AXI_ACLK;
  wire data_sync0_i;
  wire data_sync_n_0;
  wire tx_cmplt_cross;
  wire tx_mac_aclk;

  FDRE ClkASignalInReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalIn),
        .Q(ClkASignalInReg),
        .R(ClkASignalInReg_reg_0));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync0_i));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__2
       (.I0(ClkASignalInReg),
        .I1(ClkASignalIn),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__2_n_0),
        .Q(ClkASignalToggle),
        .R(ClkASignalInReg_reg_0));
  FDRE ClkBSignalOut_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(tx_cmplt_cross),
        .R(data_sync0_i));
  bd_6e76_eth_buf_0_sync_block_39 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .data_sync0_i_0(data_sync0_i));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_32
   (sample_axi_str_config,
    data_in,
    AXI_STR_TXD_ACLK,
    ClkASignalToggle_reg_0,
    S_AXI_ACLK);
  output sample_axi_str_config;
  output data_in;
  input AXI_STR_TXD_ACLK;
  input ClkASignalToggle_reg_0;
  input S_AXI_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_reg_0;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_sync_n_0;
  wire sample_axi_str_config;

  FDRE ClkASignalToggleSyncReg_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggle_reg_0),
        .Q(data_in),
        .R(1'b0));
  FDRE ClkBSignalOut_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(sample_axi_str_config),
        .R(1'b0));
  bd_6e76_eth_buf_0_sync_block_37 data_sync
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .data_in(data_in),
        .data_out(ClkASignalToggleSync));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_33
   (sample_rx_mac_config,
    ClkASignalInReg_reg_0,
    ClkASignalInReg_reg_1,
    rx_mac_aclk,
    sample_config,
    S_AXI_ACLK,
    data_in,
    ClkASignalToggle_reg_0);
  output sample_rx_mac_config;
  output ClkASignalInReg_reg_0;
  output ClkASignalInReg_reg_1;
  input rx_mac_aclk;
  input sample_config;
  input S_AXI_ACLK;
  input data_in;
  input ClkASignalToggle_reg_0;

  wire ClkASignalInReg_reg_0;
  wire ClkASignalInReg_reg_1;
  wire ClkASignalToggle;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__7_n_0;
  wire ClkASignalToggle_reg_0;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_sync_n_0;
  wire \gen_sample_axi_str_config/ClkASignalInReg ;
  wire rx_mac_aclk;
  wire sample_config;
  wire sample_rx_mac_config;

  FDRE ClkASignalInReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sample_config),
        .Q(\gen_sample_axi_str_config/ClkASignalInReg ),
        .R(1'b0));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__5
       (.I0(\gen_sample_axi_str_config/ClkASignalInReg ),
        .I1(sample_config),
        .I2(data_in),
        .O(ClkASignalInReg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__6
       (.I0(\gen_sample_axi_str_config/ClkASignalInReg ),
        .I1(sample_config),
        .I2(ClkASignalToggle_reg_0),
        .O(ClkASignalInReg_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    ClkASignalToggle_i_1__7
       (.I0(\gen_sample_axi_str_config/ClkASignalInReg ),
        .I1(sample_config),
        .I2(ClkASignalToggle),
        .O(ClkASignalToggle_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggle_i_1__7_n_0),
        .Q(ClkASignalToggle),
        .R(1'b0));
  FDRE ClkBSignalOut_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(sample_rx_mac_config),
        .R(1'b0));
  bd_6e76_eth_buf_0_sync_block_36 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .data_in(ClkASignalToggle),
        .data_out(ClkASignalToggleSync),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_pulse_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_34
   (sample_tx_mac_config,
    data_in,
    tx_mac_aclk,
    ClkASignalToggle_reg_0,
    S_AXI_ACLK);
  output sample_tx_mac_config;
  output data_in;
  input tx_mac_aclk;
  input ClkASignalToggle_reg_0;
  input S_AXI_ACLK;

  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_reg_0;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_sync_n_0;
  wire sample_tx_mac_config;
  wire tx_mac_aclk;

  FDRE ClkASignalToggleSyncReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(ClkASignalToggle_reg_0),
        .Q(data_in),
        .R(1'b0));
  FDRE ClkBSignalOut_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(sample_tx_mac_config),
        .R(1'b0));
  bd_6e76_eth_buf_0_sync_block_35 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .data_in(data_in),
        .data_out(ClkASignalToggleSync),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross
   (out,
    AXI_STR_TXC_ACLK,
    async_rst4_reg,
    tx_mac_aclk,
    ClkARst);
  output out;
  input AXI_STR_TXC_ACLK;
  input async_rst4_reg;
  input tx_mac_aclk;
  input ClkARst;

  wire AXI_STR_TXC_ACLK;
  wire ClkARst;
  wire async_rst4_reg;
  wire out;
  wire tx_mac_aclk;

  bd_6e76_eth_buf_0_sync_reset_118 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .ClkARst(ClkARst),
        .async_rst4_reg_0(async_rst4_reg));
  bd_6e76_eth_buf_0_sync_reset_119 ClkB_reset_inst
       (.ClkARst(ClkARst),
        .out(out),
        .sync_rst1_reg_0(async_rst4_reg),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_80
   (out,
    \GEN_NonUScale.phy_reset_count_reg[10] ,
    \GEN_NonUScale.phy_reset_count_reg[10]_0 ,
    S_AXI_ACLK,
    GTX_CLK,
    ClkARst,
    S_AXI_ARESETN,
    \GEN_NonUScale.phy_reset_count_reg ,
    phyResetCntEnable,
    data_in,
    \GEN_NonUScale.PHY_RESET_N_reg ,
    PHY_RST_N);
  output out;
  output \GEN_NonUScale.phy_reset_count_reg[10] ;
  output \GEN_NonUScale.phy_reset_count_reg[10]_0 ;
  input S_AXI_ACLK;
  input GTX_CLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  input phyResetCntEnable;
  input data_in;
  input \GEN_NonUScale.PHY_RESET_N_reg ;
  input PHY_RST_N;

  wire ClkARst;
  wire \GEN_NonUScale.PHY_RESET_N_reg ;
  wire [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[10] ;
  wire \GEN_NonUScale.phy_reset_count_reg[10]_0 ;
  wire GTX_CLK;
  wire PHY_RST_N;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire data_in;
  wire out;
  wire phyResetCntEnable;

  bd_6e76_eth_buf_0_sync_reset_116 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN));
  bd_6e76_eth_buf_0_sync_reset_117 ClkB_reset_inst
       (.ClkARst(ClkARst),
        .\GEN_NonUScale.PHY_RESET_N_reg (\GEN_NonUScale.PHY_RESET_N_reg ),
        .\GEN_NonUScale.phy_reset_count_reg (\GEN_NonUScale.phy_reset_count_reg ),
        .\GEN_NonUScale.phy_reset_count_reg[10] (\GEN_NonUScale.phy_reset_count_reg[10] ),
        .\GEN_NonUScale.phy_reset_count_reg[10]_0 (\GEN_NonUScale.phy_reset_count_reg[10]_0 ),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .data_in(data_in),
        .out(out),
        .phyResetCntEnable(phyResetCntEnable));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_81
   (out,
    sync_rst1_reg,
    S_AXI_ACLK,
    rx_mac_aclk,
    async_rst3_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    S_AXI_ARESETN,
    sync_rst1_reg_3,
    sample_rx_mac_config);
  output out;
  output [0:0]sync_rst1_reg;
  input S_AXI_ACLK;
  input rx_mac_aclk;
  input async_rst3_reg;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;
  input S_AXI_ARESETN;
  input sync_rst1_reg_3;
  input sample_rx_mac_config;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire async_rst3_reg;
  wire out;
  wire rx_mac_aclk;
  wire sample_rx_mac_config;
  wire [0:0]sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;
  wire sync_rst1_reg_3;

  bd_6e76_eth_buf_0_sync_reset_114 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .sync_rst1_reg_0(sync_rst1_reg_0),
        .sync_rst1_reg_1(sync_rst1_reg_1),
        .sync_rst1_reg_2(sync_rst1_reg_2),
        .sync_rst1_reg_3(sync_rst1_reg_3));
  bd_6e76_eth_buf_0_sync_reset_115 ClkB_reset_inst
       (.async_rst3_reg_0(async_rst3_reg),
        .out(out),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_82
   (out,
    sync_rst1_reg,
    S_AXI_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkARst,
    S_AXI_ARESETN,
    AXI_STR_RXD_ARESETN);
  output out;
  output sync_rst1_reg;
  input S_AXI_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkARst;
  wire ClkBRst0_in;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset_112 ClkA_reset_inst
       (.ClkBRst0_in(ClkBRst0_in),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out));
  bd_6e76_eth_buf_0_sync_reset_113 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkARst(ClkARst),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_83
   (out,
    sync_rst1_reg,
    ClkARst,
    S_AXI_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    S_AXI_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output sync_rst1_reg;
  output ClkARst;
  input S_AXI_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input S_AXI_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire ClkARst;
  wire ClkBRst;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset_110 ClkA_reset_inst
       (.ClkBRst(ClkBRst),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out));
  bd_6e76_eth_buf_0_sync_reset_111 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .S_AXI_ARESETN_0(ClkARst),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_84
   (sync_rst1_reg,
    sync_rst1_reg_0,
    S_AXI_ACLK,
    tx_mac_aclk,
    async_rst4_reg,
    out,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    S_AXI_ARESETN,
    sync_rst1_reg_3,
    sample_tx_mac_config);
  output sync_rst1_reg;
  output [0:0]sync_rst1_reg_0;
  input S_AXI_ACLK;
  input tx_mac_aclk;
  input async_rst4_reg;
  input out;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;
  input S_AXI_ARESETN;
  input sync_rst1_reg_3;
  input sample_tx_mac_config;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire async_rst4_reg;
  wire out;
  wire sample_tx_mac_config;
  wire sync_rst1_reg;
  wire [0:0]sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;
  wire sync_rst1_reg_3;
  wire tx_mac_aclk;

  bd_6e76_eth_buf_0_sync_reset_108 ClkA_reset_inst
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg_1),
        .sync_rst1_reg_1(sync_rst1_reg_2),
        .sync_rst1_reg_2(sync_rst1_reg_3));
  bd_6e76_eth_buf_0_sync_reset_109 ClkB_reset_inst
       (.async_rst4_reg_0(async_rst4_reg),
        .sample_tx_mac_config(sample_tx_mac_config),
        .sync_rst1_reg_0(sync_rst1_reg),
        .sync_rst1_reg_1(sync_rst1_reg_0),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_85
   (out,
    sync_rst1_reg,
    sync_rst1_reg_0,
    S_AXI_ACLK,
    ClkBRst1_in,
    AXI_STR_TXC_ACLK,
    ClkARst,
    async_rst4_reg,
    async_rst4_reg_0,
    S_AXI_ARESETN,
    async_rst4_reg_1,
    AXI_STR_TXC_ARESETN);
  output out;
  output sync_rst1_reg;
  output sync_rst1_reg_0;
  input S_AXI_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXC_ACLK;
  input ClkARst;
  input async_rst4_reg;
  input async_rst4_reg_0;
  input S_AXI_ARESETN;
  input async_rst4_reg_1;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkARst;
  wire ClkBRst1_in;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire async_rst4_reg;
  wire async_rst4_reg_0;
  wire async_rst4_reg_1;
  wire out;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;

  bd_6e76_eth_buf_0_sync_reset_106 ClkA_reset_inst
       (.ClkBRst1_in(ClkBRst1_in),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .async_rst4_reg_0(async_rst4_reg),
        .async_rst4_reg_1(async_rst4_reg_0),
        .async_rst4_reg_2(async_rst4_reg_1),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg_0));
  bd_6e76_eth_buf_0_sync_reset_107 ClkB_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkARst(ClkARst),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_86
   (out,
    sync_rst1_reg,
    sync_rst1_reg_0,
    reset2axi_str_txd,
    S_AXI_ACLK,
    ClkBRst2_in,
    AXI_STR_TXD_ACLK,
    ClkARst,
    S_AXI_ARESETN,
    RESET2TEMACn,
    RESET2TEMACn_0,
    RESET2TEMACn_1,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_TXD_ARESETN,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 );
  output out;
  output sync_rst1_reg;
  output sync_rst1_reg_0;
  output reset2axi_str_txd;
  input S_AXI_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXD_ACLK;
  input ClkARst;
  input S_AXI_ARESETN;
  input RESET2TEMACn;
  input RESET2TEMACn_0;
  input RESET2TEMACn_1;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_TXD_ARESETN;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkARst;
  wire ClkBRst2_in;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire RESET2TEMACn;
  wire RESET2TEMACn_0;
  wire RESET2TEMACn_1;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire out;
  wire reset2axi_str_txd;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;

  bd_6e76_eth_buf_0_sync_reset_104 ClkA_reset_inst
       (.ClkBRst2_in(ClkBRst2_in),
        .RESET2TEMACn(RESET2TEMACn),
        .RESET2TEMACn_0(RESET2TEMACn_0),
        .RESET2TEMACn_1(RESET2TEMACn_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg_0));
  bd_6e76_eth_buf_0_sync_reset_105 ClkB_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkARst(ClkARst),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_87
   (out,
    sync_rst1_reg,
    ClkBRst,
    ClkBRst0_in,
    SR,
    AXI_STR_RXD_ARESETN_0,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXD_ARESETN,
    \rxd_word_cnt_reg[0] ,
    \rxd_word_cnt_reg[0]_0 ,
    \rxd_word_cnt_reg[0]_1 ,
    \FSM_onehot_rxd_axistream_current_state_reg[1] ,
    Q,
    AXI_STR_RXS_ARESETN);
  output out;
  output sync_rst1_reg;
  output ClkBRst;
  output ClkBRst0_in;
  output [0:0]SR;
  output AXI_STR_RXD_ARESETN_0;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXD_ARESETN;
  input \rxd_word_cnt_reg[0] ;
  input \rxd_word_cnt_reg[0]_0 ;
  input \rxd_word_cnt_reg[0]_1 ;
  input [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  input [0:0]Q;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_ARESETN_0;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire ClkBRst;
  wire ClkBRst0_in;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire out;
  wire \rxd_word_cnt_reg[0] ;
  wire \rxd_word_cnt_reg[0]_0 ;
  wire \rxd_word_cnt_reg[0]_1 ;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset_102 ClkA_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_ARESETN_0(AXI_STR_RXD_ARESETN_0),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_RXS_ARESETN_0(ClkBRst),
        .\FSM_onehot_rxd_axistream_current_state_reg[1] (\FSM_onehot_rxd_axistream_current_state_reg[1] ),
        .Q(Q),
        .SR(SR),
        .out(out),
        .\rxd_word_cnt_reg[0] (\rxd_word_cnt_reg[0] ),
        .\rxd_word_cnt_reg[0]_0 (\rxd_word_cnt_reg[0]_0 ),
        .\rxd_word_cnt_reg[0]_1 (\rxd_word_cnt_reg[0]_1 ));
  bd_6e76_eth_buf_0_sync_reset_103 ClkB_reset_inst
       (.AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_ARESETN_0(ClkBRst0_in),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_88
   (out,
    sync_rst1_reg,
    sync_rst1_reg_0,
    AXI_STR_TXC_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkBRst1_in,
    axi_str_txc_tready_int_i_7,
    AXI_STR_TXC_ARESETN,
    axi_str_txc_tready_int_i_7_0,
    axi_str_txc_tready_int_i_7_1,
    clr_txc_trdy,
    AXI_STR_RXD_ARESETN);
  output out;
  output sync_rst1_reg;
  output sync_rst1_reg_0;
  input AXI_STR_TXC_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkBRst1_in;
  input axi_str_txc_tready_int_i_7;
  input AXI_STR_TXC_ARESETN;
  input axi_str_txc_tready_int_i_7_0;
  input axi_str_txc_tready_int_i_7_1;
  input clr_txc_trdy;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst0_in;
  wire ClkBRst1_in;
  wire axi_str_txc_tready_int_i_7;
  wire axi_str_txc_tready_int_i_7_0;
  wire axi_str_txc_tready_int_i_7_1;
  wire clr_txc_trdy;
  wire out;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;

  bd_6e76_eth_buf_0_sync_reset_100 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .axi_str_txc_tready_int_i_7(axi_str_txc_tready_int_i_7),
        .axi_str_txc_tready_int_i_7_0(axi_str_txc_tready_int_i_7_0),
        .axi_str_txc_tready_int_i_7_1(axi_str_txc_tready_int_i_7_1),
        .clr_txc_trdy(clr_txc_trdy),
        .out(out),
        .sync_rst1_reg_0(sync_rst1_reg_0));
  bd_6e76_eth_buf_0_sync_reset_101 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkBRst1_in(ClkBRst1_in),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_89
   (out,
    sync_rst1_reg,
    ClkBRst1_in,
    AXI_STR_TXC_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    AXI_STR_TXC_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output sync_rst1_reg;
  output ClkBRst1_in;
  input AXI_STR_TXC_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_TXC_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst;
  wire ClkBRst1_in;
  wire out;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset_98 ClkA_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst(ClkBRst),
        .out(out));
  bd_6e76_eth_buf_0_sync_reset_99 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXC_ARESETN_0(ClkBRst1_in),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_90
   (out,
    sync_rst1_reg,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    E,
    AXI_STR_TXD_ACLK,
    ClkBRst0_in,
    AXI_STR_RXD_ACLK,
    ClkBRst2_in,
    \ClkBAxiEthBClkCrsBusOut_reg[0] ,
    AXI_STR_TXD_ARESETN,
    \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ,
    \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ,
    \update_cnt_reg[10] ,
    \update_bram_cnt_reg[7] ,
    sample_axi_str_config,
    AXI_STR_RXD_ARESETN);
  output out;
  output sync_rst1_reg;
  output [0:0]sync_rst1_reg_0;
  output [0:0]sync_rst1_reg_1;
  output [0:0]E;
  input AXI_STR_TXD_ACLK;
  input ClkBRst0_in;
  input AXI_STR_RXD_ACLK;
  input ClkBRst2_in;
  input \ClkBAxiEthBClkCrsBusOut_reg[0] ;
  input AXI_STR_TXD_ARESETN;
  input \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  input \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ;
  input \update_cnt_reg[10] ;
  input \update_bram_cnt_reg[7] ;
  input sample_axi_str_config;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0] ;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ;
  wire ClkBRst0_in;
  wire ClkBRst2_in;
  wire [0:0]E;
  wire out;
  wire sample_axi_str_config;
  wire sync_rst1_reg;
  wire [0:0]sync_rst1_reg_0;
  wire [0:0]sync_rst1_reg_1;
  wire \update_bram_cnt_reg[7] ;
  wire \update_cnt_reg[10] ;

  bd_6e76_eth_buf_0_sync_reset_96 ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .\ClkBAxiEthBClkCrsBusOut_reg[0] (\ClkBAxiEthBClkCrsBusOut_reg[0] ),
        .\ClkBAxiEthBClkCrsBusOut_reg[0]_0 (\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .\ClkBAxiEthBClkCrsBusOut_reg[0]_1 (\ClkBAxiEthBClkCrsBusOut_reg[0]_1 ),
        .ClkBRst0_in(ClkBRst0_in),
        .E(E),
        .out(out),
        .sample_axi_str_config(sample_axi_str_config),
        .sync_rst1_reg_0(sync_rst1_reg_0),
        .sync_rst1_reg_1(sync_rst1_reg_1),
        .\update_bram_cnt_reg[7] (\update_bram_cnt_reg[7] ),
        .\update_cnt_reg[10] (\update_cnt_reg[10] ));
  bd_6e76_eth_buf_0_sync_reset_97 ClkB_reset_inst
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkBRst2_in(ClkBRst2_in),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_91
   (out,
    sync_rst1_reg,
    ClkBRst2_in,
    AXI_STR_TXD_ACLK,
    ClkBRst,
    AXI_STR_RXS_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_RXS_ARESETN);
  output out;
  output sync_rst1_reg;
  output ClkBRst2_in;
  input AXI_STR_TXD_ACLK;
  input ClkBRst;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst;
  wire ClkBRst2_in;
  wire out;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset_94 ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst(ClkBRst),
        .out(out));
  bd_6e76_eth_buf_0_sync_reset_95 ClkB_reset_inst
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .AXI_STR_TXD_ARESETN_0(ClkBRst2_in),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "actv_hi_reset_clk_cross" *) 
module bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_92
   (out,
    sync_rst1_reg,
    AXI_STR_TXD_ACLK,
    ClkBRst1_in,
    AXI_STR_TXC_ACLK,
    ClkBRst2_in,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXC_ARESETN);
  output out;
  output sync_rst1_reg;
  input AXI_STR_TXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXC_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst1_in;
  wire ClkBRst2_in;
  wire out;
  wire sync_rst1_reg;

  bd_6e76_eth_buf_0_sync_reset ClkA_reset_inst
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst1_in(ClkBRst1_in),
        .out(out));
  bd_6e76_eth_buf_0_sync_reset_93 ClkB_reset_inst
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst2_in(ClkBRst2_in),
        .sync_rst1_reg_0(sync_rst1_reg));
endmodule

(* ORIG_REF_NAME = "addr_response_shim" *) 
module bd_6e76_eth_buf_0_addr_response_shim
   (data0,
    invalidRdReq,
    BUS2IP_WrCE_reg,
    invalidWrReq,
    \Shim2IP_RdCE_reg[0]_0 ,
    D,
    \Shim2IP_RdCE_reg[10]_0 ,
    \Shim2IP_RdCE_reg[17]_0 ,
    \Shim2IP_RdCE_reg[9]_0 ,
    \Shim2IP_RdCE_reg[7]_0 ,
    \Shim2IP_RdCE_reg[18]_0 ,
    \Shim2IP_RdCE_reg[11]_0 ,
    \Shim2IP_RdCE_reg[12]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \reg_data_reg[28] ,
    \reg_data_reg[29] ,
    \Shim2IP_RdCE_reg[3]_0 ,
    \Shim2IP_RdCE_reg[12]_1 ,
    \reg_data_reg[31] ,
    softWrite,
    \Shim2IP_WrCE_reg[0]_0 ,
    softRead,
    \Shim2IP_Addr_reg[18]_0 ,
    bus2shim_cs,
    S_AXI_ACLK,
    BUS2IP_RdCE_reg_reg_0,
    BUS2IP_WrCE_reg_reg_0,
    Q,
    \IP2Bus_Data_reg[0] ,
    \IP2Bus_Data_reg[0]_0 ,
    \IP2Bus_Data_reg[0]_1 ,
    \IP2Bus_Data_reg[0]_2 ,
    pcspma_status_cross,
    \IP2Bus_Data_reg[19] ,
    p_1_out,
    \IP2Bus_Data_reg[20] ,
    p_0_out,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[27]_0 ,
    \IP2Bus_Data_reg[27]_1 ,
    \IP2Bus_Data_reg[27]_2 ,
    \IP2Bus_Data_reg[27]_3 ,
    \IP2Bus_Data[27]_i_2_0 ,
    \IP2Bus_Data[27]_i_2_1 ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[31] ,
    \BUS2IP_Addr_reg_reg[14]_0 ,
    ip2shim_rd_ack,
    \Shim2IP_Addr_reg[29]_0 ,
    ip2shim_wr_ack);
  output [0:0]data0;
  output invalidRdReq;
  output BUS2IP_WrCE_reg;
  output invalidWrReq;
  output [14:0]\Shim2IP_RdCE_reg[0]_0 ;
  output [17:0]D;
  output \Shim2IP_RdCE_reg[10]_0 ;
  output \Shim2IP_RdCE_reg[17]_0 ;
  output \Shim2IP_RdCE_reg[9]_0 ;
  output \Shim2IP_RdCE_reg[7]_0 ;
  output \Shim2IP_RdCE_reg[18]_0 ;
  output \Shim2IP_RdCE_reg[11]_0 ;
  output \Shim2IP_RdCE_reg[12]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \reg_data_reg[28] ;
  output \reg_data_reg[29] ;
  output \Shim2IP_RdCE_reg[3]_0 ;
  output \Shim2IP_RdCE_reg[12]_1 ;
  output \reg_data_reg[31] ;
  output softWrite;
  output [12:0]\Shim2IP_WrCE_reg[0]_0 ;
  output softRead;
  output [11:0]\Shim2IP_Addr_reg[18]_0 ;
  input bus2shim_cs;
  input S_AXI_ACLK;
  input BUS2IP_RdCE_reg_reg_0;
  input BUS2IP_WrCE_reg_reg_0;
  input [19:0]Q;
  input [16:0]\IP2Bus_Data_reg[0] ;
  input [17:0]\IP2Bus_Data_reg[0]_0 ;
  input [16:0]\IP2Bus_Data_reg[0]_1 ;
  input [23:0]\IP2Bus_Data_reg[0]_2 ;
  input [12:0]pcspma_status_cross;
  input \IP2Bus_Data_reg[19] ;
  input [3:0]p_1_out;
  input [4:0]\IP2Bus_Data_reg[20] ;
  input [4:0]p_0_out;
  input [1:0]\IP2Bus_Data_reg[23] ;
  input \IP2Bus_Data_reg[24] ;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[26] ;
  input \IP2Bus_Data_reg[27] ;
  input \IP2Bus_Data_reg[27]_0 ;
  input [1:0]\IP2Bus_Data_reg[27]_1 ;
  input \IP2Bus_Data_reg[27]_2 ;
  input \IP2Bus_Data_reg[27]_3 ;
  input [4:0]\IP2Bus_Data[27]_i_2_0 ;
  input [2:0]\IP2Bus_Data[27]_i_2_1 ;
  input \IP2Bus_Data_reg[28] ;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[30] ;
  input \IP2Bus_Data_reg[31] ;
  input [15:0]\BUS2IP_Addr_reg_reg[14]_0 ;
  input ip2shim_rd_ack;
  input \Shim2IP_Addr_reg[29]_0 ;
  input ip2shim_wr_ack;

  wire [15:0]\BUS2IP_Addr_reg_reg[14]_0 ;
  wire \BUS2IP_Addr_reg_reg_n_0_[15] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[16] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[17] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[18] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[19] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[20] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[21] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[22] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[23] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[24] ;
  wire \BUS2IP_Addr_reg_reg_n_0_[25] ;
  wire BUS2IP_CS_reg;
  wire BUS2IP_RdCE_reg_reg_0;
  wire BUS2IP_WrCE_reg;
  wire BUS2IP_WrCE_reg_reg_0;
  wire [17:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire [4:0]\IP2Bus_Data[27]_i_2_0 ;
  wire [2:0]\IP2Bus_Data[27]_i_2_1 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_2_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire [16:0]\IP2Bus_Data_reg[0] ;
  wire [17:0]\IP2Bus_Data_reg[0]_0 ;
  wire [16:0]\IP2Bus_Data_reg[0]_1 ;
  wire [23:0]\IP2Bus_Data_reg[0]_2 ;
  wire \IP2Bus_Data_reg[19] ;
  wire [4:0]\IP2Bus_Data_reg[20] ;
  wire [1:0]\IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[27]_0 ;
  wire [1:0]\IP2Bus_Data_reg[27]_1 ;
  wire \IP2Bus_Data_reg[27]_2 ;
  wire \IP2Bus_Data_reg[27]_3 ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[31] ;
  wire [19:0]Q;
  wire S_AXI_ACLK;
  wire [11:0]\Shim2IP_Addr_reg[18]_0 ;
  wire \Shim2IP_Addr_reg[29]_0 ;
  wire Shim2IP_CS1;
  wire \Shim2IP_RdCE[0]_i_1_n_0 ;
  wire \Shim2IP_RdCE[10]_i_1_n_0 ;
  wire \Shim2IP_RdCE[11]_i_1_n_0 ;
  wire \Shim2IP_RdCE[12]_i_1_n_0 ;
  wire \Shim2IP_RdCE[12]_i_2_n_0 ;
  wire \Shim2IP_RdCE[17]_i_1_n_0 ;
  wire \Shim2IP_RdCE[18]_i_1_n_0 ;
  wire \Shim2IP_RdCE[1]_i_1_n_0 ;
  wire \Shim2IP_RdCE[20]_i_1_n_0 ;
  wire \Shim2IP_RdCE[2]_i_1_n_0 ;
  wire \Shim2IP_RdCE[3]_i_1_n_0 ;
  wire \Shim2IP_RdCE[4]_i_1_n_0 ;
  wire \Shim2IP_RdCE[5]_i_1_n_0 ;
  wire \Shim2IP_RdCE[6]_i_1_n_0 ;
  wire \Shim2IP_RdCE[7]_i_1_n_0 ;
  wire \Shim2IP_RdCE[8]_i_1_n_0 ;
  wire \Shim2IP_RdCE[9]_i_1_n_0 ;
  wire [14:0]\Shim2IP_RdCE_reg[0]_0 ;
  wire \Shim2IP_RdCE_reg[10]_0 ;
  wire \Shim2IP_RdCE_reg[11]_0 ;
  wire \Shim2IP_RdCE_reg[12]_0 ;
  wire \Shim2IP_RdCE_reg[12]_1 ;
  wire \Shim2IP_RdCE_reg[17]_0 ;
  wire \Shim2IP_RdCE_reg[18]_0 ;
  wire \Shim2IP_RdCE_reg[3]_0 ;
  wire \Shim2IP_RdCE_reg[7]_0 ;
  wire \Shim2IP_RdCE_reg[9]_0 ;
  wire \Shim2IP_WrCE[0]_i_1_n_0 ;
  wire \Shim2IP_WrCE[0]_i_2_n_0 ;
  wire \Shim2IP_WrCE[0]_i_3_n_0 ;
  wire \Shim2IP_WrCE[0]_i_4_n_0 ;
  wire \Shim2IP_WrCE[10]_i_1_n_0 ;
  wire \Shim2IP_WrCE[10]_i_2_n_0 ;
  wire \Shim2IP_WrCE[11]_i_1_n_0 ;
  wire \Shim2IP_WrCE[11]_i_2_n_0 ;
  wire \Shim2IP_WrCE[17]_i_1_n_0 ;
  wire \Shim2IP_WrCE[17]_i_2_n_0 ;
  wire \Shim2IP_WrCE[18]_i_1_n_0 ;
  wire \Shim2IP_WrCE[18]_i_2_n_0 ;
  wire \Shim2IP_WrCE[1]_i_1_n_0 ;
  wire \Shim2IP_WrCE[1]_i_2_n_0 ;
  wire \Shim2IP_WrCE[20]_i_1_n_0 ;
  wire \Shim2IP_WrCE[20]_i_2_n_0 ;
  wire \Shim2IP_WrCE[2]_i_1_n_0 ;
  wire \Shim2IP_WrCE[2]_i_2_n_0 ;
  wire \Shim2IP_WrCE[3]_i_1_n_0 ;
  wire \Shim2IP_WrCE[3]_i_2_n_0 ;
  wire \Shim2IP_WrCE[4]_i_1_n_0 ;
  wire \Shim2IP_WrCE[4]_i_2_n_0 ;
  wire \Shim2IP_WrCE[4]_i_3_n_0 ;
  wire \Shim2IP_WrCE[5]_i_1_n_0 ;
  wire \Shim2IP_WrCE[5]_i_2_n_0 ;
  wire \Shim2IP_WrCE[6]_i_1_n_0 ;
  wire \Shim2IP_WrCE[6]_i_2_n_0 ;
  wire \Shim2IP_WrCE[7]_i_1_n_0 ;
  wire \Shim2IP_WrCE[7]_i_2_n_0 ;
  wire \Shim2IP_WrCE[8]_i_1_n_0 ;
  wire \Shim2IP_WrCE[8]_i_2_n_0 ;
  wire \Shim2IP_WrCE[8]_i_3_n_0 ;
  wire \Shim2IP_WrCE[8]_i_4_n_0 ;
  wire \Shim2IP_WrCE[8]_i_5_n_0 ;
  wire \Shim2IP_WrCE[9]_i_1_n_0 ;
  wire \Shim2IP_WrCE[9]_i_2_n_0 ;
  wire [12:0]\Shim2IP_WrCE_reg[0]_0 ;
  wire bus2shim_cs;
  wire [0:0]data0;
  wire invalidAddrRspns_reg;
  wire invalidAddrRspns_reg_i_2_n_0;
  wire invalidAddrRspns_reg_i_3_n_0;
  wire invalidAddrRspns_reg_i_4_n_0;
  wire invalidRdReq;
  wire invalidRdReq_i_1_n_0;
  wire invalidWrReq;
  wire invalidWrReq_i_1_n_0;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire p_0_in0;
  wire [4:0]p_0_out;
  wire [3:0]p_1_out;
  wire p_3_in;
  wire [3:0]p_5_in;
  wire [12:0]pcspma_status_cross;
  wire \reg_data_reg[28] ;
  wire \reg_data_reg[29] ;
  wire \reg_data_reg[31] ;
  wire [20:20]shim2ip_rd_ce;
  wire [4:20]shim2ip_wr_ce;
  wire softRead;
  wire softRead_d1_i_2_n_0;
  wire softRead_d1_i_3_n_0;
  wire softRead_d1_i_4_n_0;
  wire softWrite;
  wire softWrite_d1_i_2_n_0;
  wire softWrite_d1_i_3_n_0;
  wire softWrite_d1_i_4_n_0;

  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \BUS2IP_Addr_reg[14]_i_1 
       (.I0(ip2shim_rd_ack),
        .I1(invalidRdReq),
        .I2(\Shim2IP_Addr_reg[29]_0 ),
        .I3(invalidWrReq),
        .I4(ip2shim_wr_ack),
        .O(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [15]),
        .Q(p_0_in0),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [14]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [13]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [12]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [11]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [10]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [9]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [8]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [7]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [6]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [5]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [4]),
        .Q(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [3]),
        .Q(p_5_in[3]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [2]),
        .Q(p_5_in[2]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [1]),
        .Q(p_5_in[1]),
        .R(Shim2IP_CS1));
  FDRE \BUS2IP_Addr_reg_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(\BUS2IP_Addr_reg_reg[14]_0 [0]),
        .Q(p_5_in[0]),
        .R(Shim2IP_CS1));
  FDRE BUS2IP_CS_reg_reg
       (.C(S_AXI_ACLK),
        .CE(bus2shim_cs),
        .D(bus2shim_cs),
        .Q(BUS2IP_CS_reg),
        .R(Shim2IP_CS1));
  FDRE BUS2IP_RdCE_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(BUS2IP_RdCE_reg_reg_0),
        .Q(data0),
        .R(Shim2IP_CS1));
  FDRE BUS2IP_WrCE_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(BUS2IP_WrCE_reg_reg_0),
        .Q(BUS2IP_WrCE_reg),
        .R(Shim2IP_CS1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[19]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [16]),
        .I4(\IP2Bus_Data[0]_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [17]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [16]),
        .I4(\IP2Bus_Data_reg[0]_2 [23]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[9]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [6]),
        .I4(\IP2Bus_Data[10]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [7]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [6]),
        .I4(\IP2Bus_Data_reg[0]_2 [13]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[8]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [5]),
        .I4(\IP2Bus_Data[11]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [6]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [5]),
        .I4(\IP2Bus_Data_reg[0]_2 [12]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[7]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [4]),
        .I4(\IP2Bus_Data[12]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [5]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [4]),
        .I4(\IP2Bus_Data_reg[0]_2 [11]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[6]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [3]),
        .I4(\IP2Bus_Data[13]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [4]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [3]),
        .I4(\IP2Bus_Data_reg[0]_2 [10]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[5]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [2]),
        .I4(\IP2Bus_Data[14]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [3]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [2]),
        .I4(\IP2Bus_Data_reg[0]_2 [9]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[4]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [1]),
        .I4(\IP2Bus_Data[15]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [2]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [1]),
        .I4(\IP2Bus_Data_reg[0]_2 [8]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I1(\IP2Bus_Data_reg[0]_1 [0]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I3(pcspma_status_cross[12]),
        .I4(\IP2Bus_Data_reg[19] ),
        .O(\Shim2IP_RdCE_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[18]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [15]),
        .I4(\IP2Bus_Data[1]_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [16]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [15]),
        .I4(\IP2Bus_Data_reg[0]_2 [22]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[20]_i_5_n_0 ),
        .I1(\Shim2IP_RdCE_reg[0]_0 [1]),
        .I2(p_1_out[3]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [5]),
        .I4(\IP2Bus_Data_reg[20] [4]),
        .O(\Shim2IP_RdCE_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data_reg[0]_2 [7]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I2(pcspma_status_cross[11]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [2]),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[21]_i_5_n_0 ),
        .I1(\Shim2IP_RdCE_reg[0]_0 [5]),
        .I2(\IP2Bus_Data_reg[20] [3]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [1]),
        .I4(p_1_out[2]),
        .O(\Shim2IP_RdCE_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data_reg[0]_2 [6]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I2(pcspma_status_cross[10]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [2]),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[22]_i_5_n_0 ),
        .I1(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I2(\IP2Bus_Data_reg[0] [0]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [0]),
        .I4(p_0_out[4]),
        .O(\Shim2IP_RdCE_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data_reg[0]_2 [5]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I2(pcspma_status_cross[9]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [2]),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [0]),
        .I1(p_0_out[3]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [14]),
        .I3(\IP2Bus_Data_reg[23] [1]),
        .I4(pcspma_status_cross[8]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [2]),
        .O(\Shim2IP_RdCE_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I1(\IP2Bus_Data_reg[0]_2 [4]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I3(pcspma_status_cross[7]),
        .I4(\IP2Bus_Data_reg[24] ),
        .O(\Shim2IP_RdCE_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I1(pcspma_status_cross[6]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I3(\IP2Bus_Data_reg[0]_2 [3]),
        .I4(\IP2Bus_Data_reg[25] ),
        .O(\Shim2IP_RdCE_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data[26]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[26] ),
        .I2(p_1_out[1]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [1]),
        .I4(p_0_out[2]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data_reg[20] [2]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [5]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I3(Q[3]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I5(pcspma_status_cross[5]),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[27] ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[27]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[27]_1 [1]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [13]),
        .I3(\IP2Bus_Data_reg[27]_2 ),
        .I4(\Shim2IP_RdCE_reg[0]_0 [11]),
        .I5(\IP2Bus_Data_reg[27]_3 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I1(\IP2Bus_Data_reg[0]_2 [2]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I3(pcspma_status_cross[4]),
        .I4(\IP2Bus_Data_reg[27]_0 ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I1(\IP2Bus_Data[27]_i_2_0 [4]),
        .I2(\IP2Bus_Data[27]_i_2_1 [2]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [12]),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[28]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I3(p_0_out[1]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [0]),
        .I5(\IP2Bus_Data_reg[28] ),
        .O(\reg_data_reg[28] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I1(pcspma_status_cross[3]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I3(\IP2Bus_Data_reg[0]_2 [1]),
        .I4(\IP2Bus_Data[28]_i_8_n_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I1(\IP2Bus_Data[27]_i_2_0 [3]),
        .I2(\IP2Bus_Data_reg[20] [1]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [5]),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[29]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[29] ),
        .I2(\IP2Bus_Data_reg[23] [0]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [14]),
        .I4(\IP2Bus_Data_reg[29]_0 ),
        .I5(\Shim2IP_RdCE_reg[0]_0 [11]),
        .O(\reg_data_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I1(\IP2Bus_Data[27]_i_2_0 [2]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [13]),
        .I3(\IP2Bus_Data_reg[27]_1 [0]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I5(pcspma_status_cross[2]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[17]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [14]),
        .I4(\IP2Bus_Data[2]_i_2_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [15]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [14]),
        .I4(\IP2Bus_Data_reg[0]_2 [21]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [11]),
        .I1(\IP2Bus_Data_reg[30] ),
        .I2(\Shim2IP_RdCE_reg[0]_0 [12]),
        .I3(\IP2Bus_Data[27]_i_2_1 [1]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [1]),
        .I5(p_1_out[0]),
        .O(\Shim2IP_RdCE_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I1(pcspma_status_cross[1]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I3(\IP2Bus_Data_reg[0]_0 [1]),
        .I4(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\Shim2IP_RdCE_reg[12]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I1(\IP2Bus_Data[27]_i_2_0 [1]),
        .I2(Q[1]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [6]),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(\IP2Bus_Data[31]_i_2_n_0 ),
        .I1(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(pcspma_status_cross[0]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I5(\IP2Bus_Data_reg[31] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I1(\IP2Bus_Data[27]_i_2_0 [0]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I3(\IP2Bus_Data_reg[0]_2 [0]),
        .O(\IP2Bus_Data[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data_reg[0]_0 [0]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [0]),
        .I3(p_0_out[0]),
        .I4(\IP2Bus_Data[31]_i_6_n_0 ),
        .O(\reg_data_reg[31] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [5]),
        .I1(\IP2Bus_Data_reg[20] [0]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [12]),
        .I3(\IP2Bus_Data[27]_i_2_1 [0]),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[16]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [13]),
        .I4(\IP2Bus_Data[3]_i_2_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [14]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [13]),
        .I4(\IP2Bus_Data_reg[0]_2 [20]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[15]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [12]),
        .I4(\IP2Bus_Data[4]_i_2_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [13]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [12]),
        .I4(\IP2Bus_Data_reg[0]_2 [19]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[14]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [11]),
        .I4(\IP2Bus_Data[5]_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [12]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [11]),
        .I4(\IP2Bus_Data_reg[0]_2 [18]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[13]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [10]),
        .I4(\IP2Bus_Data[6]_i_2_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [11]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [10]),
        .I4(\IP2Bus_Data_reg[0]_2 [17]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[12]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [9]),
        .I4(\IP2Bus_Data[7]_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [10]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [9]),
        .I4(\IP2Bus_Data_reg[0]_2 [16]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[11]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [8]),
        .I4(\IP2Bus_Data[8]_i_2_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [9]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [8]),
        .I4(\IP2Bus_Data_reg[0]_2 [15]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I1(Q[10]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [7]),
        .I3(\IP2Bus_Data_reg[0] [7]),
        .I4(\IP2Bus_Data[9]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[0]_0 [8]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I3(\IP2Bus_Data_reg[0]_1 [7]),
        .I4(\IP2Bus_Data_reg[0]_2 [14]),
        .I5(\Shim2IP_RdCE_reg[0]_0 [3]),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  FDRE \Shim2IP_Addr_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [11]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [10]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [9]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [8]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [7]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [6]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [5]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .Q(\Shim2IP_Addr_reg[18]_0 [4]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_5_in[3]),
        .Q(\Shim2IP_Addr_reg[18]_0 [3]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_5_in[2]),
        .Q(\Shim2IP_Addr_reg[18]_0 [2]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_5_in[1]),
        .Q(\Shim2IP_Addr_reg[18]_0 [1]),
        .R(Shim2IP_CS1));
  FDRE \Shim2IP_Addr_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_5_in[0]),
        .Q(\Shim2IP_Addr_reg[18]_0 [0]),
        .R(Shim2IP_CS1));
  LUT6 #(
    .INIT(64'h00000000FFFF1000)) 
    \Shim2IP_RdCE[0]_i_1 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .I2(data0),
        .I3(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[0]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[10]_i_1 
       (.I0(p_5_in[3]),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[10]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_RdCE[11]_i_1 
       (.I0(p_5_in[3]),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[11]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \Shim2IP_RdCE[12]_i_1 
       (.I0(\Shim2IP_RdCE[12]_i_2_n_0 ),
        .I1(data0),
        .I2(Shim2IP_CS1),
        .I3(p_5_in[0]),
        .I4(p_5_in[1]),
        .I5(p_5_in[2]),
        .O(\Shim2IP_RdCE[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \Shim2IP_RdCE[12]_i_2 
       (.I0(BUS2IP_CS_reg),
        .I1(\Shim2IP_WrCE[8]_i_3_n_0 ),
        .I2(p_5_in[3]),
        .O(\Shim2IP_RdCE[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \Shim2IP_RdCE[17]_i_1 
       (.I0(data0),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(Shim2IP_CS1),
        .I3(BUS2IP_CS_reg),
        .I4(\Shim2IP_WrCE[17]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \Shim2IP_RdCE[18]_i_1 
       (.I0(data0),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(\Shim2IP_WrCE[18]_i_2_n_0 ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I4(p_0_in0),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_RdCE[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[1]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[1]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \Shim2IP_RdCE[20]_i_1 
       (.I0(data0),
        .I1(\Shim2IP_WrCE[20]_i_2_n_0 ),
        .I2(invalidAddrRspns_reg_i_2_n_0),
        .I3(p_0_in0),
        .I4(Shim2IP_CS1),
        .I5(BUS2IP_CS_reg),
        .O(\Shim2IP_RdCE[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[2]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[2]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_RdCE[3]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[3]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF1000)) 
    \Shim2IP_RdCE[4]_i_1 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .I2(data0),
        .I3(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[4]_i_3_n_0 ),
        .O(\Shim2IP_RdCE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[5]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[5]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[6]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[6]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_RdCE[7]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(data0),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[7]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFA008)) 
    \Shim2IP_RdCE[8]_i_1 
       (.I0(p_5_in[3]),
        .I1(data0),
        .I2(\Shim2IP_WrCE[8]_i_2_n_0 ),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_WrCE[8]_i_3_n_0 ),
        .I5(\Shim2IP_WrCE[8]_i_4_n_0 ),
        .O(\Shim2IP_RdCE[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_RdCE[9]_i_1 
       (.I0(p_5_in[3]),
        .I1(data0),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[9]_i_2_n_0 ),
        .O(\Shim2IP_RdCE[9]_i_1_n_0 ));
  FDRE \Shim2IP_RdCE_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[0]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[10]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[11]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[12]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[17]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[18]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[1]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[20]_i_1_n_0 ),
        .Q(shim2ip_rd_ce),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[2]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[3]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[4]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[5]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[6]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[7]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[8]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \Shim2IP_RdCE_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_RdCE[9]_i_1_n_0 ),
        .Q(\Shim2IP_RdCE_reg[0]_0 [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF0008)) 
    \Shim2IP_WrCE[0]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[0]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Shim2IP_WrCE[0]_i_2 
       (.I0(p_5_in[2]),
        .I1(p_5_in[3]),
        .O(\Shim2IP_WrCE[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Shim2IP_WrCE[0]_i_3 
       (.I0(p_5_in[2]),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(Shim2IP_CS1),
        .I4(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \Shim2IP_WrCE[0]_i_4 
       (.I0(p_5_in[3]),
        .I1(BUS2IP_CS_reg),
        .I2(\Shim2IP_WrCE[8]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[10]_i_1 
       (.I0(p_5_in[3]),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[10]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \Shim2IP_WrCE[10]_i_2 
       (.I0(\Shim2IP_RdCE[12]_i_2_n_0 ),
        .I1(Shim2IP_CS1),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_WrCE[11]_i_1 
       (.I0(p_5_in[3]),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[11]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \Shim2IP_WrCE[11]_i_2 
       (.I0(\Shim2IP_RdCE[12]_i_2_n_0 ),
        .I1(Shim2IP_CS1),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \Shim2IP_WrCE[17]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(Shim2IP_CS1),
        .I3(BUS2IP_CS_reg),
        .I4(\Shim2IP_WrCE[17]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \Shim2IP_WrCE[17]_i_2 
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I2(p_0_in0),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .O(\Shim2IP_WrCE[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \Shim2IP_WrCE[18]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(\Shim2IP_WrCE[18]_i_2_n_0 ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I4(p_0_in0),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_WrCE[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Shim2IP_WrCE[18]_i_2 
       (.I0(Shim2IP_CS1),
        .I1(BUS2IP_CS_reg),
        .O(\Shim2IP_WrCE[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[1]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[1]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Shim2IP_WrCE[1]_i_2 
       (.I0(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .I1(p_5_in[0]),
        .I2(p_5_in[1]),
        .I3(Shim2IP_CS1),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \Shim2IP_WrCE[20]_i_1 
       (.I0(BUS2IP_WrCE_reg),
        .I1(\Shim2IP_WrCE[20]_i_2_n_0 ),
        .I2(invalidAddrRspns_reg_i_2_n_0),
        .I3(p_0_in0),
        .I4(Shim2IP_CS1),
        .I5(BUS2IP_CS_reg),
        .O(\Shim2IP_WrCE[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0B)) 
    \Shim2IP_WrCE[20]_i_2 
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I1(invalidAddrRspns_reg_i_4_n_0),
        .I2(p_0_in0),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(\Shim2IP_WrCE[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[2]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[2]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \Shim2IP_WrCE[2]_i_2 
       (.I0(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .I1(Shim2IP_CS1),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_WrCE[3]_i_1 
       (.I0(\Shim2IP_WrCE[0]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[3]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \Shim2IP_WrCE[3]_i_2 
       (.I0(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .I1(Shim2IP_CS1),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0008)) 
    \Shim2IP_WrCE[4]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[4]_i_3_n_0 ),
        .O(\Shim2IP_WrCE[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Shim2IP_WrCE[4]_i_2 
       (.I0(p_5_in[2]),
        .I1(p_5_in[3]),
        .O(\Shim2IP_WrCE[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \Shim2IP_WrCE[4]_i_3 
       (.I0(p_5_in[2]),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(Shim2IP_CS1),
        .I4(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[5]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[5]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \Shim2IP_WrCE[5]_i_2 
       (.I0(Shim2IP_CS1),
        .I1(p_5_in[1]),
        .I2(p_5_in[0]),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[6]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[6]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \Shim2IP_WrCE[6]_i_2 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .I2(Shim2IP_CS1),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \Shim2IP_WrCE[7]_i_1 
       (.I0(\Shim2IP_WrCE[4]_i_2_n_0 ),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[0]),
        .I3(p_5_in[1]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[7]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \Shim2IP_WrCE[7]_i_2 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .I2(Shim2IP_CS1),
        .I3(p_5_in[2]),
        .I4(\Shim2IP_WrCE[0]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8280)) 
    \Shim2IP_WrCE[8]_i_1 
       (.I0(p_5_in[3]),
        .I1(p_5_in[2]),
        .I2(\Shim2IP_WrCE[8]_i_2_n_0 ),
        .I3(BUS2IP_WrCE_reg),
        .I4(\Shim2IP_WrCE[8]_i_3_n_0 ),
        .I5(\Shim2IP_WrCE[8]_i_4_n_0 ),
        .O(\Shim2IP_WrCE[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Shim2IP_WrCE[8]_i_2 
       (.I0(p_5_in[0]),
        .I1(p_5_in[1]),
        .O(\Shim2IP_WrCE[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Shim2IP_WrCE[8]_i_3 
       (.I0(invalidAddrRspns_reg_i_3_n_0),
        .I1(\Shim2IP_WrCE[8]_i_5_n_0 ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[24] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[25] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[23] ),
        .I5(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .O(\Shim2IP_WrCE[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Shim2IP_WrCE[8]_i_4 
       (.I0(\Shim2IP_RdCE[12]_i_2_n_0 ),
        .I1(p_5_in[2]),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(Shim2IP_CS1),
        .O(\Shim2IP_WrCE[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Shim2IP_WrCE[8]_i_5 
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .O(\Shim2IP_WrCE[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0800)) 
    \Shim2IP_WrCE[9]_i_1 
       (.I0(p_5_in[3]),
        .I1(BUS2IP_WrCE_reg),
        .I2(p_5_in[1]),
        .I3(p_5_in[0]),
        .I4(invalidAddrRspns_reg_i_2_n_0),
        .I5(\Shim2IP_WrCE[9]_i_2_n_0 ),
        .O(\Shim2IP_WrCE[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Shim2IP_WrCE[9]_i_2 
       (.I0(\Shim2IP_RdCE[12]_i_2_n_0 ),
        .I1(p_5_in[0]),
        .I2(p_5_in[1]),
        .I3(Shim2IP_CS1),
        .I4(p_5_in[2]),
        .O(\Shim2IP_WrCE[9]_i_2_n_0 ));
  FDRE \Shim2IP_WrCE_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[0]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[10]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[11]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[17]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[18]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[1]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[20]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[20]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[2]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[3]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[4]_i_1_n_0 ),
        .Q(shim2ip_wr_ce[4]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[5]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[6]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[7]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[8]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \Shim2IP_WrCE_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\Shim2IP_WrCE[9]_i_1_n_0 ),
        .Q(\Shim2IP_WrCE_reg[0]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    invalidAddrRspns_reg_i_1
       (.I0(invalidAddrRspns_reg_i_2_n_0),
        .I1(BUS2IP_CS_reg),
        .I2(invalidAddrRspns_reg_i_3_n_0),
        .I3(invalidAddrRspns_reg_i_4_n_0),
        .O(p_3_in));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    invalidAddrRspns_reg_i_2
       (.I0(\Shim2IP_WrCE[8]_i_3_n_0 ),
        .I1(p_5_in[2]),
        .I2(p_5_in[3]),
        .I3(p_5_in[0]),
        .I4(p_5_in[1]),
        .O(invalidAddrRspns_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalidAddrRspns_reg_i_3
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[17] ),
        .I1(p_0_in0),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[15] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[16] ),
        .O(invalidAddrRspns_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    invalidAddrRspns_reg_i_4
       (.I0(\BUS2IP_Addr_reg_reg_n_0_[19] ),
        .I1(\BUS2IP_Addr_reg_reg_n_0_[18] ),
        .I2(\BUS2IP_Addr_reg_reg_n_0_[20] ),
        .I3(\BUS2IP_Addr_reg_reg_n_0_[22] ),
        .I4(\BUS2IP_Addr_reg_reg_n_0_[21] ),
        .O(invalidAddrRspns_reg_i_4_n_0));
  FDRE invalidAddrRspns_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(invalidAddrRspns_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    invalidRdReq_i_1
       (.I0(data0),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(BUS2IP_CS_reg),
        .I3(invalidAddrRspns_reg_i_3_n_0),
        .I4(invalidAddrRspns_reg_i_4_n_0),
        .I5(invalidAddrRspns_reg),
        .O(invalidRdReq_i_1_n_0));
  FDRE invalidRdReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(invalidRdReq_i_1_n_0),
        .Q(invalidRdReq),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    invalidWrReq_i_1
       (.I0(BUS2IP_WrCE_reg),
        .I1(invalidAddrRspns_reg_i_2_n_0),
        .I2(BUS2IP_CS_reg),
        .I3(invalidAddrRspns_reg_i_3_n_0),
        .I4(invalidAddrRspns_reg_i_4_n_0),
        .I5(invalidAddrRspns_reg),
        .O(invalidWrReq_i_1_n_0));
  FDRE invalidWrReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(invalidWrReq_i_1_n_0),
        .Q(invalidWrReq),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softRead_d1_i_1
       (.I0(softRead_d1_i_2_n_0),
        .I1(\Shim2IP_RdCE_reg[0]_0 [4]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [5]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [2]),
        .I4(\Shim2IP_RdCE_reg[0]_0 [3]),
        .I5(softRead_d1_i_3_n_0),
        .O(softRead));
  LUT4 #(
    .INIT(16'hFFFE)) 
    softRead_d1_i_2
       (.I0(\Shim2IP_RdCE_reg[0]_0 [0]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [1]),
        .I2(shim2ip_rd_ce),
        .I3(\Shim2IP_RdCE_reg[0]_0 [14]),
        .O(softRead_d1_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    softRead_d1_i_3
       (.I0(\Shim2IP_RdCE_reg[0]_0 [13]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [10]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [12]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [11]),
        .I4(softRead_d1_i_4_n_0),
        .O(softRead_d1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    softRead_d1_i_4
       (.I0(\Shim2IP_RdCE_reg[0]_0 [8]),
        .I1(\Shim2IP_RdCE_reg[0]_0 [9]),
        .I2(\Shim2IP_RdCE_reg[0]_0 [6]),
        .I3(\Shim2IP_RdCE_reg[0]_0 [7]),
        .O(softRead_d1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    softWrite_d1_i_1
       (.I0(softWrite_d1_i_2_n_0),
        .I1(softWrite_d1_i_3_n_0),
        .I2(softWrite_d1_i_4_n_0),
        .I3(\Shim2IP_WrCE_reg[0]_0 [9]),
        .I4(shim2ip_wr_ce[4]),
        .I5(\Shim2IP_WrCE_reg[0]_0 [11]),
        .O(softWrite));
  LUT4 #(
    .INIT(16'hFFFE)) 
    softWrite_d1_i_2
       (.I0(\Shim2IP_WrCE_reg[0]_0 [1]),
        .I1(\Shim2IP_WrCE_reg[0]_0 [4]),
        .I2(\Shim2IP_WrCE_reg[0]_0 [5]),
        .I3(\Shim2IP_WrCE_reg[0]_0 [8]),
        .O(softWrite_d1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    softWrite_d1_i_3
       (.I0(\Shim2IP_WrCE_reg[0]_0 [12]),
        .I1(\Shim2IP_WrCE_reg[0]_0 [10]),
        .I2(\Shim2IP_WrCE_reg[0]_0 [0]),
        .I3(\Shim2IP_WrCE_reg[0]_0 [2]),
        .O(softWrite_d1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    softWrite_d1_i_4
       (.I0(\Shim2IP_WrCE_reg[0]_0 [3]),
        .I1(\Shim2IP_WrCE_reg[0]_0 [6]),
        .I2(shim2ip_wr_ce[20]),
        .I3(\Shim2IP_WrCE_reg[0]_0 [7]),
        .O(softWrite_d1_i_4_n_0));
endmodule

(* C_AVB = "0" *) (* C_ENABLE_1588 = "0" *) (* C_ENABLE_LVDS = "0" *) 
(* C_FAMILY = "zynq" *) (* C_HALFDUP = "0" *) (* C_MCAST_EXTEND = "0" *) 
(* C_PHYADDR = "1" *) (* C_PHY_RST_COUNT = "500" *) (* C_PHY_TYPE = "3" *) 
(* C_RXCSUM = "0" *) (* C_RXMEM = "8192" *) (* C_RXVLAN_STRP = "1" *) 
(* C_RXVLAN_TAG = "1" *) (* C_RXVLAN_TRAN = "1" *) (* C_SIMULATION = "0" *) 
(* C_STATS = "1" *) (* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_TEMAC_ADDR_WIDTH = "12" *) (* C_TXCSUM = "0" *) (* C_TXMEM = "8192" *) 
(* C_TXVLAN_STRP = "1" *) (* C_TXVLAN_TAG = "1" *) (* C_TXVLAN_TRAN = "1" *) 
(* C_TYPE = "1" *) (* ORIG_REF_NAME = "axi_ethernet_buffer_v2_0_19" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bd_6e76_eth_buf_0_axi_ethernet_buffer_v2_0_19
   (S_AXI_ACLK,
    S_AXI_ARESETN,
    INTERRUPT,
    S_AXI_AWADDR,
    S_AXI_AWVALID,
    S_AXI_AWREADY,
    S_AXI_WDATA,
    S_AXI_WSTRB,
    S_AXI_WVALID,
    S_AXI_WREADY,
    S_AXI_BRESP,
    S_AXI_BVALID,
    S_AXI_BREADY,
    S_AXI_ARADDR,
    S_AXI_ARVALID,
    S_AXI_ARREADY,
    S_AXI_RDATA,
    S_AXI_RRESP,
    S_AXI_RVALID,
    S_AXI_RREADY,
    EMAC_CLIENT_AUTONEG_INT,
    EMAC_RESET_DONE_INT,
    EMAC_RX_DCM_LOCKED_INT,
    PCSPMA_STATUS_VECTOR,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXD_TREADY,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_TKEEP,
    AXI_STR_TXD_TDATA,
    AXI_STR_TXC_ACLK,
    AXI_STR_TXC_ARESETN,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TREADY,
    AXI_STR_TXC_TLAST,
    AXI_STR_TXC_TKEEP,
    AXI_STR_TXC_TDATA,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_READY,
    AXI_STR_RXD_LAST,
    AXI_STR_RXD_KEEP,
    AXI_STR_RXD_DATA,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXS_VALID,
    AXI_STR_RXS_READY,
    AXI_STR_RXS_LAST,
    AXI_STR_RXS_KEEP,
    AXI_STR_RXS_DATA,
    pause_req,
    pause_val,
    S_AXI_2TEMAC_AWADDR,
    S_AXI_2TEMAC_AWVALID,
    S_AXI_2TEMAC_AWREADY,
    S_AXI_2TEMAC_WDATA,
    S_AXI_2TEMAC_WVALID,
    S_AXI_2TEMAC_WREADY,
    S_AXI_2TEMAC_BRESP,
    S_AXI_2TEMAC_BVALID,
    S_AXI_2TEMAC_BREADY,
    S_AXI_2TEMAC_ARADDR,
    S_AXI_2TEMAC_ARVALID,
    S_AXI_2TEMAC_ARREADY,
    S_AXI_2TEMAC_RDATA,
    S_AXI_2TEMAC_RRESP,
    S_AXI_2TEMAC_RVALID,
    S_AXI_2TEMAC_RREADY,
    RX_CLK_ENABLE_IN,
    rx_statistics_vector,
    rx_statistics_valid,
    rx_mac_aclk,
    rx_reset,
    rx_axis_mac_tdata,
    rx_axis_mac_tvalid,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    tx_ifg_delay,
    tx_mac_aclk,
    tx_reset,
    tx_axis_mac_tdata,
    tx_axis_mac_tvalid,
    tx_axis_mac_tlast,
    tx_axis_mac_tuser,
    tx_axis_mac_tready,
    speed_is_10_100,
    RESET2PCSPMA,
    RESET2TEMACn,
    PHY_RST_N,
    mdio_i_top,
    mdio_o_top,
    mdio_t_top,
    mdc_top,
    mdio_t_pcspma,
    mdio_o_pcspma,
    mdio_i_temac,
    mdio_o_temac,
    mdio_t_temac,
    mdc_temac,
    GTX_CLK);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  output INTERRUPT;
  input [17:0]S_AXI_AWADDR;
  input S_AXI_AWVALID;
  output S_AXI_AWREADY;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input S_AXI_WVALID;
  output S_AXI_WREADY;
  output [1:0]S_AXI_BRESP;
  output S_AXI_BVALID;
  input S_AXI_BREADY;
  input [17:0]S_AXI_ARADDR;
  input S_AXI_ARVALID;
  output S_AXI_ARREADY;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output S_AXI_RVALID;
  input S_AXI_RREADY;
  input EMAC_CLIENT_AUTONEG_INT;
  input EMAC_RESET_DONE_INT;
  input EMAC_RX_DCM_LOCKED_INT;
  input [15:0]PCSPMA_STATUS_VECTOR;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_TXD_TVALID;
  output AXI_STR_TXD_TREADY;
  input AXI_STR_TXD_TLAST;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [31:0]AXI_STR_TXD_TDATA;
  input AXI_STR_TXC_ACLK;
  input AXI_STR_TXC_ARESETN;
  input AXI_STR_TXC_TVALID;
  output AXI_STR_TXC_TREADY;
  input AXI_STR_TXC_TLAST;
  input [3:0]AXI_STR_TXC_TKEEP;
  input [31:0]AXI_STR_TXC_TDATA;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_ARESETN;
  output AXI_STR_RXD_VALID;
  input AXI_STR_RXD_READY;
  output AXI_STR_RXD_LAST;
  output [3:0]AXI_STR_RXD_KEEP;
  output [31:0]AXI_STR_RXD_DATA;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  output AXI_STR_RXS_VALID;
  input AXI_STR_RXS_READY;
  output AXI_STR_RXS_LAST;
  output [3:0]AXI_STR_RXS_KEEP;
  output [31:0]AXI_STR_RXS_DATA;
  output pause_req;
  output [16:31]pause_val;
  output [11:0]S_AXI_2TEMAC_AWADDR;
  output S_AXI_2TEMAC_AWVALID;
  input S_AXI_2TEMAC_AWREADY;
  output [31:0]S_AXI_2TEMAC_WDATA;
  output S_AXI_2TEMAC_WVALID;
  input S_AXI_2TEMAC_WREADY;
  input [1:0]S_AXI_2TEMAC_BRESP;
  input S_AXI_2TEMAC_BVALID;
  output S_AXI_2TEMAC_BREADY;
  output [11:0]S_AXI_2TEMAC_ARADDR;
  output S_AXI_2TEMAC_ARVALID;
  input S_AXI_2TEMAC_ARREADY;
  input [31:0]S_AXI_2TEMAC_RDATA;
  input [1:0]S_AXI_2TEMAC_RRESP;
  input S_AXI_2TEMAC_RVALID;
  output S_AXI_2TEMAC_RREADY;
  input RX_CLK_ENABLE_IN;
  input [27:0]rx_statistics_vector;
  input rx_statistics_valid;
  input rx_mac_aclk;
  input rx_reset;
  input [7:0]rx_axis_mac_tdata;
  input rx_axis_mac_tvalid;
  input rx_axis_mac_tlast;
  input rx_axis_mac_tuser;
  output [24:31]tx_ifg_delay;
  input tx_mac_aclk;
  input tx_reset;
  output [7:0]tx_axis_mac_tdata;
  output tx_axis_mac_tvalid;
  output tx_axis_mac_tlast;
  output [0:0]tx_axis_mac_tuser;
  input tx_axis_mac_tready;
  input speed_is_10_100;
  output RESET2PCSPMA;
  output RESET2TEMACn;
  output PHY_RST_N;
  input mdio_i_top;
  output mdio_o_top;
  output mdio_t_top;
  output mdc_top;
  input mdio_t_pcspma;
  input mdio_o_pcspma;
  output mdio_i_temac;
  input mdio_o_temac;
  input mdio_t_temac;
  input mdc_temac;
  input GTX_CLK;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire [31:0]AXI_STR_RXD_DATA;
  wire [3:0]AXI_STR_RXD_KEEP;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire [31:0]AXI_STR_RXS_DATA;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire [31:0]AXI_STR_TXC_TDATA;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TREADY;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire BUS2IP_WrCE_reg;
  wire COMBINE_RESETS_n_10;
  wire COMBINE_RESETS_n_12;
  wire COMBINE_RESETS_n_14;
  wire COMBINE_RESETS_n_15;
  wire COMBINE_RESETS_n_7;
  wire ClkARst;
  wire ClkASignalIn;
  wire ClkASignalInReg;
  wire ClkASignalToggle;
  wire ClkASignalToggle0;
  wire ClkASignalToggle_0;
  wire ClkBSignalOut;
  wire EMAC_CLIENT_AUTONEG_INT;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire EMAC_RESET_DONE_CROSS;
  wire EMAC_RESET_DONE_INT;
  wire EMAC_RX_DCM_LOCKED_INT;
  wire \GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_2 ;
  wire \GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_3 ;
  wire GTX_CLK;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_0_d151 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_1_d151 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_2_d151 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_3_d151 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_0_in30_in ;
  wire [7:0]\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_2_in ;
  wire INTERRUPT;
  wire [0:31]IP2Bus_Data;
  wire IP2Bus_RdAck;
  wire I_ADDR_SHIM_n_37;
  wire I_ADDR_SHIM_n_38;
  wire I_ADDR_SHIM_n_39;
  wire I_ADDR_SHIM_n_40;
  wire I_ADDR_SHIM_n_41;
  wire I_ADDR_SHIM_n_42;
  wire I_ADDR_SHIM_n_43;
  wire I_ADDR_SHIM_n_44;
  wire I_ADDR_SHIM_n_45;
  wire I_ADDR_SHIM_n_46;
  wire I_ADDR_SHIM_n_47;
  wire I_ADDR_SHIM_n_48;
  wire I_ADDR_SHIM_n_49;
  wire I_AXI_LITE_IPIF_n_3;
  wire I_AXI_LITE_IPIF_n_39;
  wire I_AXI_LITE_IPIF_n_4;
  wire I_AXI_LITE_IPIF_n_40;
  wire I_REGISTERS_n_255;
  wire I_REGISTERS_n_256;
  wire I_REGISTERS_n_265;
  wire I_REGISTERS_n_266;
  wire I_REGISTERS_n_267;
  wire I_REGISTERS_n_268;
  wire I_REGISTERS_n_269;
  wire I_REGISTERS_n_270;
  wire I_REGISTERS_n_271;
  wire I_REGISTERS_n_272;
  wire I_REGISTERS_n_41;
  wire I_REGISTERS_n_42;
  wire I_REGISTERS_n_43;
  wire I_REGISTERS_n_45;
  wire I_REGISTERS_n_46;
  wire I_REGISTERS_n_47;
  wire I_REGISTERS_n_48;
  wire I_REGISTERS_n_49;
  wire \I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out ;
  wire [15:0]PCSPMA_STATUS_VECTOR;
  wire PHY_RST_N;
  wire RAF_REG_CROSS_I_n_8;
  wire RAF_REG_CROSS_I_n_9;
  wire RCV_INTFCE_I_n_101;
  wire RCV_INTFCE_I_n_102;
  wire RCV_INTFCE_I_n_105;
  wire RCV_INTFCE_I_n_84;
  wire RCV_INTFCE_I_n_93;
  wire RCV_INTFCE_I_n_94;
  wire RCV_INTFCE_I_n_95;
  wire RCV_INTFCE_I_n_96;
  wire RCV_INTFCE_I_n_97;
  wire RCV_INTFCE_I_n_98;
  wire RCV_INTFCE_I_n_99;
  wire RESET2PCSPMA;
  wire RESET2TEMACn;
  wire [4:0]\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [4:0]\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ;
  wire \RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ;
  wire [35:0]\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out ;
  wire \RX_AXISTREAM_IF_I/rxd_addr_cntr_load ;
  wire \RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ;
  wire RX_CLK_ENABLE_IN;
  wire RX_CL_CLK_BAD_FRAME_ENBL;
  wire RX_CL_CLK_BRDCAST_REJ;
  wire RX_CL_CLK_MULCAST_REJ;
  wire RX_CL_CLK_NEW_FNC_ENBL;
  wire [0:1]RX_CL_CLK_VSTRP_MODE;
  wire [0:1]RX_CL_CLK_VTAG_MODE;
  wire S_AXI_2TEMAC_ARREADY;
  wire S_AXI_2TEMAC_ARVALID;
  wire S_AXI_2TEMAC_AWREADY;
  wire S_AXI_2TEMAC_AWVALID;
  wire [1:0]S_AXI_2TEMAC_BRESP;
  wire S_AXI_2TEMAC_BVALID;
  wire [31:0]S_AXI_2TEMAC_RDATA;
  wire [1:0]S_AXI_2TEMAC_RRESP;
  wire S_AXI_2TEMAC_RVALID;
  wire S_AXI_2TEMAC_WREADY;
  wire S_AXI_2TEMAC_WVALID;
  wire S_AXI_ACLK;
  wire [17:0]S_AXI_ARADDR;
  wire S_AXI_ARESETN;
  wire S_AXI_ARREADY;
  wire S_AXI_ARVALID;
  wire [17:0]S_AXI_AWADDR;
  wire S_AXI_AWREADY;
  wire S_AXI_AWVALID;
  wire S_AXI_BREADY;
  wire [1:0]S_AXI_BRESP;
  wire S_AXI_BVALID;
  wire [31:0]S_AXI_RDATA;
  wire S_AXI_RREADY;
  wire [1:0]S_AXI_RRESP;
  wire S_AXI_RVALID;
  wire [31:0]S_AXI_WDATA;
  wire S_AXI_WREADY;
  wire S_AXI_WVALID;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/axi_str_txd_tlast_1 ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/clr_txc_trdy ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_0_out ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_2_out ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_4_out ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_6_out ;
  wire [2:2]\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_wr_cs ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_bram_cnt0 ;
  wire \TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_cnt0 ;
  wire TX_INTFCE_I_n_10;
  wire TX_INTFCE_I_n_11;
  wire TX_INTFCE_I_n_12;
  wire TX_INTFCE_I_n_13;
  wire TX_INTFCE_I_n_14;
  wire TX_INTFCE_I_n_15;
  wire TX_INTFCE_I_n_16;
  wire TX_INTFCE_I_n_17;
  wire TX_INTFCE_I_n_18;
  wire TX_INTFCE_I_n_19;
  wire TX_INTFCE_I_n_20;
  wire TX_INTFCE_I_n_21;
  wire TX_INTFCE_I_n_22;
  wire TX_INTFCE_I_n_23;
  wire TX_INTFCE_I_n_24;
  wire TX_INTFCE_I_n_25;
  wire TX_INTFCE_I_n_26;
  wire TX_INTFCE_I_n_39;
  wire TX_INTFCE_I_n_4;
  wire [11:0]axiStrTxDClk_vlan_addr;
  wire [13:0]axiStrTxDClk_vlan_rd_data;
  wire [35:0]axi_str_rxd_dpmem_rd_data;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire axiclk_frame_rejected_intrpt;
  wire bus2ip_reset_reg;
  wire [14:29]bus2shim_addr;
  wire bus2shim_cs;
  wire [17:30]cr_reg_data;
  wire cr_reg_data_bit20_sync;
  wire [41:41]data0;
  wire data_out;
  wire embedded_araddr_reg;
  wire embedded_araddr_reg_i_1_n_0;
  wire embedded_awaddr_reg;
  wire embedded_awaddr_reg_i_1_n_0;
  wire gen_sample_rx_mac_config_n_1;
  wire gen_sample_rx_mac_config_n_2;
  wire invalidRdReq;
  wire invalidWrReq;
  wire [0:31]ip2shim_data;
  wire ip2shim_rd_ack;
  wire ip2shim_wr_ack;
  wire mdc_temac;
  wire mdio_i_temac;
  wire mdio_i_top;
  wire mdio_o_pcspma;
  wire mdio_o_temac;
  wire mdio_t_pcspma;
  wire mdio_t_temac;
  wire [31:0]newTagData_cross;
  wire [9:0]p_0_out;
  wire [11:1]p_1_out;
  wire pause_req;
  wire [16:31]pause_val;
  wire [16:31]pcspma_status_cross;
  wire phy_reset_cmplte_intr;
  wire phy_reset_cmplte_intr_cross;
  wire [0:31]rdData;
  wire reg_ip2bus_wr_ack;
  wire reset2axi_str_rxd;
  wire reset2axi_str_rxs;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire reset2rx_client;
  wire reset2tx_client;
  wire [0:31]rtag_reg_data;
  wire [7:0]rx_axis_mac_tdata;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire [0:31]rx_cl_clk_rx_tag_reg_data;
  wire [23:25]rx_cl_clk_tpid1_reg_data;
  wire [0:11]rx_cl_clk_vlan_addr;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire [27:0]rx_statistics_vector;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_received_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire sample_axi_str_config;
  wire sample_config;
  wire sample_config0;
  wire sample_rx_mac_config;
  wire sample_tx_mac_config;
  wire [18:29]shim2ip_addr_i;
  wire [0:18]shim2ip_rd_ce;
  wire [0:18]shim2ip_wr_ce;
  wire softRead;
  wire softWrite;
  wire speed_is_10_100;
  wire [1:0]strpMode_cross;
  wire [1:0]tagMode_cross;
  wire [0:31]tpid0_reg_data;
  wire [0:31]tpid1_reg_data;
  wire [0:31]ttag_reg_data;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tvalid;
  wire tx_cmplt_cross;
  wire [24:31]tx_ifg_delay;
  wire [24:31]tx_ifg_delay_i;
  wire tx_init_in_prog_cross;
  wire tx_mac_aclk;
  wire [16:31]tx_pause_reg_data_i;
  wire tx_pause_request;
  wire tx_reset;
  wire [0:31]uawl_reg_data;
  wire [16:31]uawu_reg_data;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11_DOD_UNCONNECTED ;

  assign AXI_STR_RXS_KEEP[3] = \<const1> ;
  assign AXI_STR_RXS_KEEP[2] = \<const1> ;
  assign AXI_STR_RXS_KEEP[1] = \<const1> ;
  assign AXI_STR_RXS_KEEP[0] = \<const1> ;
  assign S_AXI_2TEMAC_ARADDR[11:0] = S_AXI_ARADDR[11:0];
  assign S_AXI_2TEMAC_AWADDR[11:0] = S_AXI_AWADDR[11:0];
  assign S_AXI_2TEMAC_BREADY = S_AXI_BREADY;
  assign S_AXI_2TEMAC_RREADY = S_AXI_RREADY;
  assign S_AXI_2TEMAC_WDATA[31:0] = S_AXI_WDATA;
  assign mdc_top = mdc_temac;
  assign mdio_o_top = mdio_o_temac;
  assign mdio_t_top = mdio_t_temac;
  assign tx_axis_mac_tuser[0] = \<const0> ;
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross AXITX_2_TXCLIENT_FSM_GO
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .ClkARst(ClkARst),
        .async_rst4_reg(reset2tx_client),
        .out(tx_init_in_prog_cross),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_sync_block CLK2AXICLK_ISR_7
       (.EMAC_RESET_DONE_INT(EMAC_RESET_DONE_INT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(EMAC_RESET_DONE_CROSS),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_reset_combiner COMBINE_RESETS
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_ARESETN_0(COMBINE_RESETS_n_7),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .E(COMBINE_RESETS_n_12),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .Q(\RX_AXISTREAM_IF_I/rxd_addr_cntr_load ),
        .SR(\RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .clr_txc_trdy(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/clr_txc_trdy ),
        .data_in(phy_reset_cmplte_intr),
        .out(reset2rx_client),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .reset2axi_str_txc(reset2axi_str_txc),
        .reset2axi_str_txd(reset2axi_str_txd),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_axi_str_config(sample_axi_str_config),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sample_tx_mac_config(sample_tx_mac_config),
        .sync_rst1_reg(reset2tx_client),
        .sync_rst1_reg_0(RESET2PCSPMA),
        .sync_rst1_reg_1(reset2axi_str_rxs),
        .sync_rst1_reg_2(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_cnt0 ),
        .sync_rst1_reg_3(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_bram_cnt0 ),
        .sync_rst1_reg_4(COMBINE_RESETS_n_10),
        .sync_rst1_reg_5(RESET2TEMACn),
        .sync_rst1_reg_6(COMBINE_RESETS_n_14),
        .sync_rst1_reg_7(COMBINE_RESETS_n_15),
        .tx_mac_aclk(tx_mac_aclk),
        .\update_bram_cnt_reg[7] (TX_INTFCE_I_n_26),
        .\update_cnt_reg[10] (TX_INTFCE_I_n_4));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[1:0]),
        .DIB(axi_str_rxd_dpmem_rd_data[3:2]),
        .DIC(axi_str_rxd_dpmem_rd_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [1:0]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [3:2]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [5:4]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[13:12]),
        .DIB(axi_str_rxd_dpmem_rd_data[15:14]),
        .DIC(axi_str_rxd_dpmem_rd_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [13:12]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [15:14]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [17:16]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[19:18]),
        .DIB(axi_str_rxd_dpmem_rd_data[21:20]),
        .DIC(axi_str_rxd_dpmem_rd_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [19:18]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [21:20]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [23:22]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[25:24]),
        .DIB(axi_str_rxd_dpmem_rd_data[27:26]),
        .DIC(axi_str_rxd_dpmem_rd_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [25:24]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [27:26]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [29:28]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[31:30]),
        .DIB(axi_str_rxd_dpmem_rd_data[33:32]),
        .DIC(axi_str_rxd_dpmem_rd_data[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [31:30]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [33:32]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [35:34]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11 
       (.ADDRA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .ADDRD(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .DIA(axi_str_rxd_dpmem_rd_data[7:6]),
        .DIB(axi_str_rxd_dpmem_rd_data[9:8]),
        .DIC(axi_str_rxd_dpmem_rd_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [7:6]),
        .DOB(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [9:8]),
        .DOC(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out [11:10]),
        .DOD(\NLW_ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(AXI_STR_RXD_ACLK),
        .WE(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ));
  bd_6e76_eth_buf_0_sync_block_0 \GEN_TX_VLAN_NEWFNCEN_CROSS.gen_cr_reg_data_bit20_sync 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Q(cr_reg_data[20]),
        .data_out(cr_reg_data_bit20_sync),
        .reset2axi_str_txd(reset2axi_str_txd));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized6 \GEN_TX_VLAN_STRP_CROSS.TX_STRP_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .E(TX_INTFCE_I_n_39),
        .Q({cr_reg_data[23],cr_reg_data[24]}),
        .out(strpMode_cross));
  bd_6e76_eth_buf_0_bus_clk_cross \GEN_TX_VLAN_TAG_BUS_CROSS.TX_VLAN_TAG_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .E(COMBINE_RESETS_n_12),
        .Q({ttag_reg_data[0],ttag_reg_data[1],ttag_reg_data[2],ttag_reg_data[3],ttag_reg_data[4],ttag_reg_data[5],ttag_reg_data[6],ttag_reg_data[7],ttag_reg_data[8],ttag_reg_data[9],ttag_reg_data[10],ttag_reg_data[11],ttag_reg_data[12],ttag_reg_data[13],ttag_reg_data[14],ttag_reg_data[15],ttag_reg_data[16],ttag_reg_data[17],ttag_reg_data[18],ttag_reg_data[19],ttag_reg_data[20],ttag_reg_data[21],ttag_reg_data[22],ttag_reg_data[23],ttag_reg_data[24],ttag_reg_data[25],ttag_reg_data[26],ttag_reg_data[27],ttag_reg_data[28],ttag_reg_data[29],ttag_reg_data[30],ttag_reg_data[31]}),
        .out(newTagData_cross));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized6_1 \GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .\ClkBAxiEthBClkCrsBusOut_reg[1]_0 (\GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_3 ),
        .\ClkBAxiEthBClkCrsBusOut_reg[1]_1 ({cr_reg_data[27],cr_reg_data[28]}),
        .E(TX_INTFCE_I_n_39),
        .Q(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_wr_cs ),
        .axi_str_txd_tlast_1(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/axi_str_txd_tlast_1 ),
        .axi_str_txd_tlast_1_reg(\GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_2 ),
        .out(tagMode_cross));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized2 \GEN_TX_VLAN_TPID_CROSS.TX_VLAN_TPID0_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .CO(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_6_out ),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ({tpid0_reg_data[16],tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23],tpid0_reg_data[24],tpid0_reg_data[25],tpid0_reg_data[26],tpid0_reg_data[27],tpid0_reg_data[28],tpid0_reg_data[29],tpid0_reg_data[30],tpid0_reg_data[31]}),
        .E(COMBINE_RESETS_n_12),
        .Q({TX_INTFCE_I_n_10,TX_INTFCE_I_n_11,TX_INTFCE_I_n_12,TX_INTFCE_I_n_13,TX_INTFCE_I_n_14,TX_INTFCE_I_n_15,TX_INTFCE_I_n_16,TX_INTFCE_I_n_17,TX_INTFCE_I_n_18,TX_INTFCE_I_n_19,TX_INTFCE_I_n_20,TX_INTFCE_I_n_21,TX_INTFCE_I_n_22,TX_INTFCE_I_n_23,TX_INTFCE_I_n_24,TX_INTFCE_I_n_25}));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_2 \GEN_TX_VLAN_TPID_CROSS.TX_VLAN_TPID1_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .CO(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_4_out ),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15]}),
        .E(COMBINE_RESETS_n_12),
        .Q({TX_INTFCE_I_n_10,TX_INTFCE_I_n_11,TX_INTFCE_I_n_12,TX_INTFCE_I_n_13,TX_INTFCE_I_n_14,TX_INTFCE_I_n_15,TX_INTFCE_I_n_16,TX_INTFCE_I_n_17,TX_INTFCE_I_n_18,TX_INTFCE_I_n_19,TX_INTFCE_I_n_20,TX_INTFCE_I_n_21,TX_INTFCE_I_n_22,TX_INTFCE_I_n_23,TX_INTFCE_I_n_24,TX_INTFCE_I_n_25}));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_3 \GEN_TX_VLAN_TPID_CROSS.TX_VLAN_TPID2_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .CO(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_2_out ),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ({tpid1_reg_data[16],tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[26],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[29],tpid1_reg_data[30],tpid1_reg_data[31]}),
        .E(COMBINE_RESETS_n_12),
        .Q({TX_INTFCE_I_n_10,TX_INTFCE_I_n_11,TX_INTFCE_I_n_12,TX_INTFCE_I_n_13,TX_INTFCE_I_n_14,TX_INTFCE_I_n_15,TX_INTFCE_I_n_16,TX_INTFCE_I_n_17,TX_INTFCE_I_n_18,TX_INTFCE_I_n_19,TX_INTFCE_I_n_20,TX_INTFCE_I_n_21,TX_INTFCE_I_n_22,TX_INTFCE_I_n_23,TX_INTFCE_I_n_24,TX_INTFCE_I_n_25}));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_4 \GEN_TX_VLAN_TPID_CROSS.TX_VLAN_TPID3_CROSS_I 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .CO(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_0_out ),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15]}),
        .E(COMBINE_RESETS_n_12),
        .Q({TX_INTFCE_I_n_10,TX_INTFCE_I_n_11,TX_INTFCE_I_n_12,TX_INTFCE_I_n_13,TX_INTFCE_I_n_14,TX_INTFCE_I_n_15,TX_INTFCE_I_n_16,TX_INTFCE_I_n_17,TX_INTFCE_I_n_18,TX_INTFCE_I_n_19,TX_INTFCE_I_n_20,TX_INTFCE_I_n_21,TX_INTFCE_I_n_22,TX_INTFCE_I_n_23,TX_INTFCE_I_n_24,TX_INTFCE_I_n_25}));
  GND GND
       (.G(\<const0> ));
  bd_6e76_eth_buf_0_addr_response_shim I_ADDR_SHIM
       (.\BUS2IP_Addr_reg_reg[14]_0 ({bus2shim_addr[14],bus2shim_addr[15],bus2shim_addr[16],bus2shim_addr[17],bus2shim_addr[18],bus2shim_addr[19],bus2shim_addr[20],bus2shim_addr[21],bus2shim_addr[22],bus2shim_addr[23],bus2shim_addr[24],bus2shim_addr[25],bus2shim_addr[26],bus2shim_addr[27],bus2shim_addr[28],bus2shim_addr[29]}),
        .BUS2IP_RdCE_reg_reg_0(I_AXI_LITE_IPIF_n_3),
        .BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .BUS2IP_WrCE_reg_reg_0(I_AXI_LITE_IPIF_n_4),
        .D({rdData[0],rdData[1],rdData[2],rdData[3],rdData[4],rdData[5],rdData[6],rdData[7],rdData[8],rdData[9],rdData[10],rdData[11],rdData[12],rdData[13],rdData[14],rdData[15],rdData[27],rdData[31]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (I_ADDR_SHIM_n_44),
        .\IP2Bus_Data[27]_i_2_0 ({I_REGISTERS_n_45,I_REGISTERS_n_46,I_REGISTERS_n_47,I_REGISTERS_n_48,I_REGISTERS_n_49}),
        .\IP2Bus_Data[27]_i_2_1 ({tx_ifg_delay_i[27],tx_ifg_delay_i[30],tx_ifg_delay_i[31]}),
        .\IP2Bus_Data_reg[0] ({rtag_reg_data[0],rtag_reg_data[1],rtag_reg_data[2],rtag_reg_data[3],rtag_reg_data[4],rtag_reg_data[5],rtag_reg_data[6],rtag_reg_data[7],rtag_reg_data[8],rtag_reg_data[9],rtag_reg_data[10],rtag_reg_data[11],rtag_reg_data[12],rtag_reg_data[13],rtag_reg_data[14],rtag_reg_data[15],rtag_reg_data[22]}),
        .\IP2Bus_Data_reg[0]_0 ({ttag_reg_data[0],ttag_reg_data[1],ttag_reg_data[2],ttag_reg_data[3],ttag_reg_data[4],ttag_reg_data[5],ttag_reg_data[6],ttag_reg_data[7],ttag_reg_data[8],ttag_reg_data[9],ttag_reg_data[10],ttag_reg_data[11],ttag_reg_data[12],ttag_reg_data[13],ttag_reg_data[14],ttag_reg_data[15],ttag_reg_data[30],ttag_reg_data[31]}),
        .\IP2Bus_Data_reg[0]_1 ({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15],tpid0_reg_data[19]}),
        .\IP2Bus_Data_reg[0]_2 ({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[31]}),
        .\IP2Bus_Data_reg[19] (I_REGISTERS_n_255),
        .\IP2Bus_Data_reg[20] ({uawu_reg_data[20],uawu_reg_data[21],uawu_reg_data[26],uawu_reg_data[28],uawu_reg_data[31]}),
        .\IP2Bus_Data_reg[23] ({cr_reg_data[23],cr_reg_data[29]}),
        .\IP2Bus_Data_reg[24] (I_REGISTERS_n_256),
        .\IP2Bus_Data_reg[25] (I_REGISTERS_n_265),
        .\IP2Bus_Data_reg[26] (I_REGISTERS_n_266),
        .\IP2Bus_Data_reg[27] (I_REGISTERS_n_267),
        .\IP2Bus_Data_reg[27]_0 (I_REGISTERS_n_268),
        .\IP2Bus_Data_reg[27]_1 ({tx_pause_reg_data_i[27],tx_pause_reg_data_i[29]}),
        .\IP2Bus_Data_reg[27]_2 (I_REGISTERS_n_41),
        .\IP2Bus_Data_reg[27]_3 (I_REGISTERS_n_269),
        .\IP2Bus_Data_reg[28] (I_REGISTERS_n_270),
        .\IP2Bus_Data_reg[29] (I_REGISTERS_n_271),
        .\IP2Bus_Data_reg[29]_0 (I_REGISTERS_n_42),
        .\IP2Bus_Data_reg[30] (I_REGISTERS_n_43),
        .\IP2Bus_Data_reg[31] (I_REGISTERS_n_272),
        .Q({uawl_reg_data[0],uawl_reg_data[1],uawl_reg_data[2],uawl_reg_data[3],uawl_reg_data[4],uawl_reg_data[5],uawl_reg_data[6],uawl_reg_data[7],uawl_reg_data[8],uawl_reg_data[9],uawl_reg_data[10],uawl_reg_data[11],uawl_reg_data[12],uawl_reg_data[13],uawl_reg_data[14],uawl_reg_data[15],uawl_reg_data[26],uawl_reg_data[28],uawl_reg_data[30],uawl_reg_data[31]}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .\Shim2IP_Addr_reg[18]_0 ({shim2ip_addr_i[18],shim2ip_addr_i[19],shim2ip_addr_i[20],shim2ip_addr_i[21],shim2ip_addr_i[22],shim2ip_addr_i[23],shim2ip_addr_i[24],shim2ip_addr_i[25],shim2ip_addr_i[26],shim2ip_addr_i[27],shim2ip_addr_i[28],shim2ip_addr_i[29]}),
        .\Shim2IP_Addr_reg[29]_0 (RESET2TEMACn),
        .\Shim2IP_RdCE_reg[0]_0 ({shim2ip_rd_ce[0],shim2ip_rd_ce[1],shim2ip_rd_ce[2],shim2ip_rd_ce[3],shim2ip_rd_ce[4],shim2ip_rd_ce[5],shim2ip_rd_ce[6],shim2ip_rd_ce[7],shim2ip_rd_ce[8],shim2ip_rd_ce[9],shim2ip_rd_ce[10],shim2ip_rd_ce[11],shim2ip_rd_ce[12],shim2ip_rd_ce[17],shim2ip_rd_ce[18]}),
        .\Shim2IP_RdCE_reg[10]_0 (I_ADDR_SHIM_n_37),
        .\Shim2IP_RdCE_reg[11]_0 (I_ADDR_SHIM_n_42),
        .\Shim2IP_RdCE_reg[12]_0 (I_ADDR_SHIM_n_43),
        .\Shim2IP_RdCE_reg[12]_1 (I_ADDR_SHIM_n_48),
        .\Shim2IP_RdCE_reg[17]_0 (I_ADDR_SHIM_n_38),
        .\Shim2IP_RdCE_reg[18]_0 (I_ADDR_SHIM_n_41),
        .\Shim2IP_RdCE_reg[3]_0 (I_ADDR_SHIM_n_47),
        .\Shim2IP_RdCE_reg[7]_0 (I_ADDR_SHIM_n_40),
        .\Shim2IP_RdCE_reg[9]_0 (I_ADDR_SHIM_n_39),
        .\Shim2IP_WrCE_reg[0]_0 ({shim2ip_wr_ce[0],shim2ip_wr_ce[1],shim2ip_wr_ce[2],shim2ip_wr_ce[3],shim2ip_wr_ce[5],shim2ip_wr_ce[6],shim2ip_wr_ce[7],shim2ip_wr_ce[8],shim2ip_wr_ce[9],shim2ip_wr_ce[10],shim2ip_wr_ce[11],shim2ip_wr_ce[17],shim2ip_wr_ce[18]}),
        .bus2shim_cs(bus2shim_cs),
        .data0(data0),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .p_0_out({p_0_out[9:8],p_0_out[5],p_0_out[3],p_0_out[0]}),
        .p_1_out({p_1_out[11:10],p_1_out[5],p_1_out[1]}),
        .pcspma_status_cross({pcspma_status_cross[19],pcspma_status_cross[20],pcspma_status_cross[21],pcspma_status_cross[22],pcspma_status_cross[23],pcspma_status_cross[24],pcspma_status_cross[25],pcspma_status_cross[26],pcspma_status_cross[27],pcspma_status_cross[28],pcspma_status_cross[29],pcspma_status_cross[30],pcspma_status_cross[31]}),
        .\reg_data_reg[28] (I_ADDR_SHIM_n_45),
        .\reg_data_reg[29] (I_ADDR_SHIM_n_46),
        .\reg_data_reg[31] (I_ADDR_SHIM_n_49),
        .softRead(softRead),
        .softWrite(softWrite));
  bd_6e76_eth_buf_0_axi_lite_ipif I_AXI_LITE_IPIF
       (.BUS2IP_WrCE_reg(BUS2IP_WrCE_reg),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] (I_AXI_LITE_IPIF_n_3),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0 (I_AXI_LITE_IPIF_n_4),
        .\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1 (RESET2TEMACn),
        .Q({bus2shim_addr[14],bus2shim_addr[15],bus2shim_addr[16],bus2shim_addr[17],bus2shim_addr[18],bus2shim_addr[19],bus2shim_addr[20],bus2shim_addr[21],bus2shim_addr[22],bus2shim_addr[23],bus2shim_addr[24],bus2shim_addr[25],bus2shim_addr[26],bus2shim_addr[27],bus2shim_addr[28],bus2shim_addr[29]}),
        .SR(bus2ip_reset_reg),
        .S_AXI_2TEMAC_ARREADY(S_AXI_2TEMAC_ARREADY),
        .S_AXI_2TEMAC_AWREADY(S_AXI_2TEMAC_AWREADY),
        .S_AXI_2TEMAC_BVALID(S_AXI_2TEMAC_BVALID),
        .S_AXI_2TEMAC_RDATA(S_AXI_2TEMAC_RDATA),
        .S_AXI_2TEMAC_RVALID(S_AXI_2TEMAC_RVALID),
        .S_AXI_2TEMAC_WREADY(S_AXI_2TEMAC_WREADY),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARADDR(S_AXI_ARADDR),
        .S_AXI_ARADDR_7_sp_1(I_AXI_LITE_IPIF_n_39),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_ARVALID(S_AXI_ARVALID),
        .S_AXI_AWADDR(S_AXI_AWADDR),
        .S_AXI_AWADDR_17_sp_1(I_AXI_LITE_IPIF_n_40),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_AWVALID(S_AXI_AWVALID),
        .S_AXI_BREADY(S_AXI_BREADY),
        .S_AXI_BVALID(S_AXI_BVALID),
        .S_AXI_RDATA(S_AXI_RDATA),
        .S_AXI_RREADY(S_AXI_RREADY),
        .S_AXI_RVALID(S_AXI_RVALID),
        .S_AXI_WREADY(S_AXI_WREADY),
        .S_AXI_WVALID(S_AXI_WVALID),
        .bus2ip_rnw_i06_out(\I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out ),
        .bus2shim_cs(bus2shim_cs),
        .data0(data0),
        .embedded_araddr_reg(embedded_araddr_reg),
        .embedded_awaddr_reg(embedded_awaddr_reg),
        .invalidRdReq(invalidRdReq),
        .invalidWrReq(invalidWrReq),
        .ip2shim_rd_ack(ip2shim_rd_ack),
        .ip2shim_wr_ack(ip2shim_wr_ack),
        .rst_reg(RESET2PCSPMA),
        .\s_axi_rdata_i_reg[31] ({ip2shim_data[0],ip2shim_data[1],ip2shim_data[2],ip2shim_data[3],ip2shim_data[4],ip2shim_data[5],ip2shim_data[6],ip2shim_data[7],ip2shim_data[8],ip2shim_data[9],ip2shim_data[10],ip2shim_data[11],ip2shim_data[12],ip2shim_data[13],ip2shim_data[14],ip2shim_data[15],ip2shim_data[16],ip2shim_data[17],ip2shim_data[18],ip2shim_data[19],ip2shim_data[20],ip2shim_data[21],ip2shim_data[22],ip2shim_data[23],ip2shim_data[24],ip2shim_data[25],ip2shim_data[26],ip2shim_data[27],ip2shim_data[28],ip2shim_data[29],ip2shim_data[30],ip2shim_data[31]}));
  bd_6e76_eth_buf_0_registers I_REGISTERS
       (.ADDRARDADDR(axiStrTxDClk_vlan_addr),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .ClkASignalInReg(ClkASignalInReg),
        .ClkBSignalOut(ClkBSignalOut),
        .D({rdData[0],rdData[1],rdData[2],rdData[3],rdData[4],rdData[5],rdData[6],rdData[7],rdData[8],rdData[9],rdData[10],rdData[11],rdData[12],rdData[13],rdData[14],rdData[15],rdData[27],rdData[31]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({p_1_out[11:10],p_1_out[5],p_1_out[1]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ({p_0_out[9:8],p_0_out[5],p_0_out[3],p_0_out[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ({shim2ip_addr_i[18],shim2ip_addr_i[19],shim2ip_addr_i[20],shim2ip_addr_i[21],shim2ip_addr_i[22],shim2ip_addr_i[23],shim2ip_addr_i[24],shim2ip_addr_i[25],shim2ip_addr_i[26],shim2ip_addr_i[27],shim2ip_addr_i[28],shim2ip_addr_i[29]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ({rx_cl_clk_vlan_addr[0],rx_cl_clk_vlan_addr[1],rx_cl_clk_vlan_addr[2],rx_cl_clk_vlan_addr[3],rx_cl_clk_vlan_addr[4],rx_cl_clk_vlan_addr[5],rx_cl_clk_vlan_addr[6],rx_cl_clk_vlan_addr[7],rx_cl_clk_vlan_addr[8],rx_cl_clk_vlan_addr[9],rx_cl_clk_vlan_addr[10],rx_cl_clk_vlan_addr[11]}),
        .E(ClkASignalToggle0),
        .EMAC_CLIENT_AUTONEG_INT_CROSS(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .INTERRUPT(INTERRUPT),
        .\IP2Bus_Data_reg[0]_0 ({IP2Bus_Data[0],IP2Bus_Data[1],IP2Bus_Data[2],IP2Bus_Data[3],IP2Bus_Data[4],IP2Bus_Data[5],IP2Bus_Data[6],IP2Bus_Data[7],IP2Bus_Data[8],IP2Bus_Data[9],IP2Bus_Data[10],IP2Bus_Data[11],IP2Bus_Data[12],IP2Bus_Data[13],IP2Bus_Data[14],IP2Bus_Data[15],IP2Bus_Data[16],IP2Bus_Data[17],IP2Bus_Data[18],IP2Bus_Data[19],IP2Bus_Data[20],IP2Bus_Data[21],IP2Bus_Data[22],IP2Bus_Data[23],IP2Bus_Data[24],IP2Bus_Data[25],IP2Bus_Data[26],IP2Bus_Data[27],IP2Bus_Data[28],IP2Bus_Data[29],IP2Bus_Data[30],IP2Bus_Data[31]}),
        .\IP2Bus_Data_reg[19]_0 (I_ADDR_SHIM_n_37),
        .\IP2Bus_Data_reg[20]_0 (I_ADDR_SHIM_n_38),
        .\IP2Bus_Data_reg[21]_0 (I_ADDR_SHIM_n_39),
        .\IP2Bus_Data_reg[22]_0 ({shim2ip_rd_ce[0],shim2ip_rd_ce[1],shim2ip_rd_ce[2],shim2ip_rd_ce[3],shim2ip_rd_ce[4],shim2ip_rd_ce[5],shim2ip_rd_ce[6],shim2ip_rd_ce[7],shim2ip_rd_ce[8],shim2ip_rd_ce[9],shim2ip_rd_ce[10],shim2ip_rd_ce[11],shim2ip_rd_ce[12],shim2ip_rd_ce[17],shim2ip_rd_ce[18]}),
        .\IP2Bus_Data_reg[22]_1 (I_ADDR_SHIM_n_40),
        .\IP2Bus_Data_reg[23]_0 (I_ADDR_SHIM_n_41),
        .\IP2Bus_Data_reg[24]_0 (I_ADDR_SHIM_n_42),
        .\IP2Bus_Data_reg[25]_0 (I_ADDR_SHIM_n_43),
        .\IP2Bus_Data_reg[26]_0 (I_ADDR_SHIM_n_44),
        .\IP2Bus_Data_reg[28]_0 (I_ADDR_SHIM_n_45),
        .\IP2Bus_Data_reg[29]_0 (I_ADDR_SHIM_n_46),
        .\IP2Bus_Data_reg[30]_0 (I_ADDR_SHIM_n_47),
        .\IP2Bus_Data_reg[30]_1 (I_ADDR_SHIM_n_48),
        .\IP2Bus_Data_reg[31]_0 (I_ADDR_SHIM_n_49),
        .IP2Bus_RdAck(IP2Bus_RdAck),
        .Q({I_REGISTERS_n_45,I_REGISTERS_n_46,I_REGISTERS_n_47,I_REGISTERS_n_48,I_REGISTERS_n_49}),
        .SR(bus2ip_reset_reg),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[6] (I_REGISTERS_n_269),
        .\Shim2IP_RdCE_reg[7] (I_REGISTERS_n_272),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data),
        .axiclk_buffer_mem_overflow_intrpt(axiclk_buffer_mem_overflow_intrpt),
        .axiclk_frame_rejected_intrpt(axiclk_frame_rejected_intrpt),
        .data_out(phy_reset_cmplte_intr_cross),
        .pcspma_status_cross({pcspma_status_cross[16],pcspma_status_cross[17],pcspma_status_cross[18]}),
        .\reg_data_reg[0] ({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15],tpid1_reg_data[16],tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[26],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[29],tpid1_reg_data[30],tpid1_reg_data[31]}),
        .\reg_data_reg[0]_0 ({rtag_reg_data[0],rtag_reg_data[1],rtag_reg_data[2],rtag_reg_data[3],rtag_reg_data[4],rtag_reg_data[5],rtag_reg_data[6],rtag_reg_data[7],rtag_reg_data[8],rtag_reg_data[9],rtag_reg_data[10],rtag_reg_data[11],rtag_reg_data[12],rtag_reg_data[13],rtag_reg_data[14],rtag_reg_data[15],rtag_reg_data[16],rtag_reg_data[17],rtag_reg_data[18],rtag_reg_data[19],rtag_reg_data[20],rtag_reg_data[21],rtag_reg_data[22],rtag_reg_data[23],rtag_reg_data[24],rtag_reg_data[25],rtag_reg_data[26],rtag_reg_data[27],rtag_reg_data[28],rtag_reg_data[29],rtag_reg_data[30],rtag_reg_data[31]}),
        .\reg_data_reg[0]_1 ({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15],tpid0_reg_data[16],tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23],tpid0_reg_data[24],tpid0_reg_data[25],tpid0_reg_data[26],tpid0_reg_data[27],tpid0_reg_data[28],tpid0_reg_data[29],tpid0_reg_data[30],tpid0_reg_data[31]}),
        .\reg_data_reg[0]_2 ({ttag_reg_data[0],ttag_reg_data[1],ttag_reg_data[2],ttag_reg_data[3],ttag_reg_data[4],ttag_reg_data[5],ttag_reg_data[6],ttag_reg_data[7],ttag_reg_data[8],ttag_reg_data[9],ttag_reg_data[10],ttag_reg_data[11],ttag_reg_data[12],ttag_reg_data[13],ttag_reg_data[14],ttag_reg_data[15],ttag_reg_data[16],ttag_reg_data[17],ttag_reg_data[18],ttag_reg_data[19],ttag_reg_data[20],ttag_reg_data[21],ttag_reg_data[22],ttag_reg_data[23],ttag_reg_data[24],ttag_reg_data[25],ttag_reg_data[26],ttag_reg_data[27],ttag_reg_data[28],ttag_reg_data[29],ttag_reg_data[30],ttag_reg_data[31]}),
        .\reg_data_reg[0]_3 ({uawl_reg_data[0],uawl_reg_data[1],uawl_reg_data[2],uawl_reg_data[3],uawl_reg_data[4],uawl_reg_data[5],uawl_reg_data[6],uawl_reg_data[7],uawl_reg_data[8],uawl_reg_data[9],uawl_reg_data[10],uawl_reg_data[11],uawl_reg_data[12],uawl_reg_data[13],uawl_reg_data[14],uawl_reg_data[15],uawl_reg_data[16],uawl_reg_data[17],uawl_reg_data[18],uawl_reg_data[19],uawl_reg_data[20],uawl_reg_data[21],uawl_reg_data[22],uawl_reg_data[23],uawl_reg_data[24],uawl_reg_data[25],uawl_reg_data[26],uawl_reg_data[27],uawl_reg_data[28],uawl_reg_data[29],uawl_reg_data[30],uawl_reg_data[31]}),
        .\reg_data_reg[16] ({tx_pause_reg_data_i[16],tx_pause_reg_data_i[17],tx_pause_reg_data_i[18],tx_pause_reg_data_i[19],tx_pause_reg_data_i[20],tx_pause_reg_data_i[21],tx_pause_reg_data_i[22],tx_pause_reg_data_i[23],tx_pause_reg_data_i[24],tx_pause_reg_data_i[25],tx_pause_reg_data_i[26],tx_pause_reg_data_i[27],tx_pause_reg_data_i[28],tx_pause_reg_data_i[29],tx_pause_reg_data_i[30],tx_pause_reg_data_i[31]}),
        .\reg_data_reg[16]_0 ({uawu_reg_data[16],uawu_reg_data[17],uawu_reg_data[18],uawu_reg_data[19],uawu_reg_data[20],uawu_reg_data[21],uawu_reg_data[22],uawu_reg_data[23],uawu_reg_data[24],uawu_reg_data[25],uawu_reg_data[26],uawu_reg_data[27],uawu_reg_data[28],uawu_reg_data[29],uawu_reg_data[30],uawu_reg_data[31]}),
        .\reg_data_reg[17] ({cr_reg_data[17],cr_reg_data[19],cr_reg_data[20],cr_reg_data[21],cr_reg_data[22],cr_reg_data[23],cr_reg_data[24],cr_reg_data[25],cr_reg_data[26],cr_reg_data[27],cr_reg_data[28],cr_reg_data[29],cr_reg_data[30]}),
        .\reg_data_reg[19] (I_REGISTERS_n_255),
        .\reg_data_reg[24] (I_REGISTERS_n_256),
        .\reg_data_reg[24]_0 ({tx_ifg_delay_i[24],tx_ifg_delay_i[25],tx_ifg_delay_i[26],tx_ifg_delay_i[27],tx_ifg_delay_i[28],tx_ifg_delay_i[29],tx_ifg_delay_i[30],tx_ifg_delay_i[31]}),
        .\reg_data_reg[24]_1 (EMAC_RESET_DONE_CROSS),
        .\reg_data_reg[25] (I_REGISTERS_n_265),
        .\reg_data_reg[25]_0 (data_out),
        .\reg_data_reg[26] (I_REGISTERS_n_266),
        .\reg_data_reg[27] (I_REGISTERS_n_41),
        .\reg_data_reg[27]_0 (I_REGISTERS_n_267),
        .\reg_data_reg[27]_1 (I_REGISTERS_n_268),
        .\reg_data_reg[28] (I_REGISTERS_n_270),
        .\reg_data_reg[29] (I_REGISTERS_n_42),
        .\reg_data_reg[29]_0 (I_REGISTERS_n_271),
        .\reg_data_reg[30] (I_REGISTERS_n_43),
        .\reg_data_reg[30]_0 ({shim2ip_wr_ce[0],shim2ip_wr_ce[1],shim2ip_wr_ce[2],shim2ip_wr_ce[3],shim2ip_wr_ce[5],shim2ip_wr_ce[6],shim2ip_wr_ce[7],shim2ip_wr_ce[8],shim2ip_wr_ce[9],shim2ip_wr_ce[10],shim2ip_wr_ce[11],shim2ip_wr_ce[17],shim2ip_wr_ce[18]}),
        .\reg_data_reg[30]_1 (RESET2TEMACn),
        .\reg_data_reg[31] (RESET2PCSPMA),
        .reg_ip2bus_wr_ack(reg_ip2bus_wr_ack),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_config0(sample_config0),
        .softRead(softRead),
        .softWrite(softWrite),
        .tx_cmplt_cross(tx_cmplt_cross),
        .tx_pause_request(tx_pause_request));
  bd_6e76_eth_buf_0_sync_block_5 \PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[0]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[31]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_6 \PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[10]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[21]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_7 \PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[11]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[20]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_8 \PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[12]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[19]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_9 \PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[13]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[18]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_10 \PCSPMA_STATUS_CROSS_I[14].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[14]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[17]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_11 \PCSPMA_STATUS_CROSS_I[15].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[15]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[16]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_12 \PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[1]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[30]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_13 \PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[2]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[29]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_14 \PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[3]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[28]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_15 \PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[4]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[27]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_16 \PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[5]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[26]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_17 \PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[6]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[25]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_18 \PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[7]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[24]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_19 \PCSPMA_STATUS_CROSS_I[8].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[8]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[23]),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_sync_block_20 \PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status 
       (.PCSPMA_STATUS_VECTOR(PCSPMA_STATUS_VECTOR[9]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(pcspma_status_cross[22]),
        .data_sync7_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized4 RAF_REG_CROSS_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[9]_0 (RAF_REG_CROSS_I_n_8),
        .D({cr_reg_data[17],cr_reg_data[19],cr_reg_data[20],cr_reg_data[21],cr_reg_data[22],cr_reg_data[23],cr_reg_data[24],cr_reg_data[25],cr_reg_data[26],cr_reg_data[27],cr_reg_data[28],cr_reg_data[29],cr_reg_data[30]}),
        .E(COMBINE_RESETS_n_15),
        .Q(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_0_in30_in ),
        .\first_vlan_tag_bram_value_d18_reg[30] (RAF_REG_CROSS_I_n_9),
        .out({RX_CL_CLK_BAD_FRAME_ENBL,RX_CL_CLK_NEW_FNC_ENBL,RX_CL_CLK_VSTRP_MODE[0],RX_CL_CLK_VSTRP_MODE[1],RX_CL_CLK_VTAG_MODE[0],RX_CL_CLK_VTAG_MODE[1],RX_CL_CLK_BRDCAST_REJ,RX_CL_CLK_MULCAST_REJ}),
        .\rx_client_rxd_dpmem_wr_data_d1[35]_i_3 (RCV_INTFCE_I_n_101),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_rx_if RCV_INTFCE_I
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .CO(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_1_d151 ),
        .DIN(axi_str_rxd_dpmem_rd_data),
        .E(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .\FSM_onehot_receive_frame_data_current_state_reg[3] (RCV_INTFCE_I_n_102),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\RX_AXISTREAM_IF_I/rxd_addr_cntr_load ),
        .\FSM_onehot_rxd_axistream_current_state_reg[1] (\RX_AXISTREAM_IF_I/rxd_axistream_current_state0 ),
        .\FSM_sequential_receive_frame_current_state[0]_i_3 ({RX_CL_CLK_BAD_FRAME_ENBL,RX_CL_CLK_NEW_FNC_ENBL,RX_CL_CLK_VSTRP_MODE[0],RX_CL_CLK_VSTRP_MODE[1],RX_CL_CLK_VTAG_MODE[0],RX_CL_CLK_VTAG_MODE[1],RX_CL_CLK_BRDCAST_REJ,RX_CL_CLK_MULCAST_REJ}),
        .Q(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .S(RCV_INTFCE_I_n_105),
        .SR(reset2axi_str_rxs),
        .first_tag_is_vlan_TPID_0_d15_reg(RCV_INTFCE_I_n_101),
        .first_tag_is_vlan_TPID_0_d15_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_0_d151 ),
        .first_tag_is_vlan_TPID_2_d15_reg(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_2_d151 ),
        .first_tag_is_vlan_TPID_2_d15_reg_i_3({rx_cl_clk_tpid1_reg_data[23],rx_cl_clk_tpid1_reg_data[24],rx_cl_clk_tpid1_reg_data[25]}),
        .first_tag_is_vlan_TPID_3_d15_reg(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_3_d151 ),
        .\first_vlan_tag_bram_value_d18_reg[30] (\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_0_in30_in ),
        .\gc0.count_d1_reg[4] (\RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\goreg_dm.dout_i_reg[35] ({AXI_STR_RXD_KEEP,AXI_STR_RXD_DATA}),
        .out({rx_cl_clk_rx_tag_reg_data[0],rx_cl_clk_rx_tag_reg_data[1],rx_cl_clk_rx_tag_reg_data[2],rx_cl_clk_rx_tag_reg_data[3],rx_cl_clk_rx_tag_reg_data[4],rx_cl_clk_rx_tag_reg_data[5],rx_cl_clk_rx_tag_reg_data[6],rx_cl_clk_rx_tag_reg_data[7],rx_cl_clk_rx_tag_reg_data[8],rx_cl_clk_rx_tag_reg_data[9],rx_cl_clk_rx_tag_reg_data[10],rx_cl_clk_rx_tag_reg_data[11],rx_cl_clk_rx_tag_reg_data[12],rx_cl_clk_rx_tag_reg_data[13],rx_cl_clk_rx_tag_reg_data[14],rx_cl_clk_rx_tag_reg_data[15],rx_cl_clk_rx_tag_reg_data[16],rx_cl_clk_rx_tag_reg_data[17],rx_cl_clk_rx_tag_reg_data[18],rx_cl_clk_rx_tag_reg_data[19],rx_cl_clk_rx_tag_reg_data[20],rx_cl_clk_rx_tag_reg_data[21],rx_cl_clk_rx_tag_reg_data[22],rx_cl_clk_rx_tag_reg_data[23],rx_cl_clk_rx_tag_reg_data[24],rx_cl_clk_rx_tag_reg_data[25],rx_cl_clk_rx_tag_reg_data[26],rx_cl_clk_rx_tag_reg_data[27],rx_cl_clk_rx_tag_reg_data[28],rx_cl_clk_rx_tag_reg_data[29],rx_cl_clk_rx_tag_reg_data[30],rx_cl_clk_rx_tag_reg_data[31]}),
        .p_0_out(\RX_AXISTREAM_IF_I/ELASTIC_FIFO/p_0_out ),
        .p_2_in(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_2_in ),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .rx_axis_mac_tdata(rx_axis_mac_tdata),
        .rx_axis_mac_tlast(rx_axis_mac_tlast),
        .rx_axis_mac_tuser(rx_axis_mac_tuser),
        .rx_axis_mac_tvalid(rx_axis_mac_tvalid),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (RAF_REG_CROSS_I_n_8),
        .\rx_data_packed_word_reg[16] (RCV_INTFCE_I_n_99),
        .\rx_data_packed_word_reg[17] (RCV_INTFCE_I_n_98),
        .\rx_data_packed_word_reg[18] (RCV_INTFCE_I_n_97),
        .\rx_data_packed_word_reg[19] (RCV_INTFCE_I_n_96),
        .\rx_data_packed_word_reg[19]_0 ({rx_cl_clk_vlan_addr[0],rx_cl_clk_vlan_addr[1],rx_cl_clk_vlan_addr[2],rx_cl_clk_vlan_addr[3],rx_cl_clk_vlan_addr[4],rx_cl_clk_vlan_addr[5],rx_cl_clk_vlan_addr[6],rx_cl_clk_vlan_addr[7],rx_cl_clk_vlan_addr[8],rx_cl_clk_vlan_addr[9],rx_cl_clk_vlan_addr[10],rx_cl_clk_vlan_addr[11]}),
        .\rx_data_packed_word_reg[20] (RCV_INTFCE_I_n_95),
        .\rx_data_packed_word_reg[21] (RCV_INTFCE_I_n_94),
        .\rx_data_packed_word_reg[22] (RCV_INTFCE_I_n_93),
        .\rx_data_packed_word_reg[23] (RCV_INTFCE_I_n_84),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_statistics_valid(rx_statistics_valid),
        .rx_statistics_vector({rx_statistics_vector[26:23],rx_statistics_vector[21:0]}),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt),
        .rxclclk_frame_received_intrpt(rxclclk_frame_received_intrpt),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt),
        .\rxd_mem_addr_cntr[10]_i_3 (RAF_REG_CROSS_I_n_9),
        .\rxd_word_cnt_reg[0] (COMBINE_RESETS_n_7),
        .speed_is_10_100(speed_is_10_100));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross RXCLCLK2AXICLK_INTRPT0
       (.ClkASignalToggle_reg_0(RCV_INTFCE_I_n_102),
        .ClkBSignalOut(ClkBSignalOut),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_sync0_i(RESET2PCSPMA),
        .out(reset2rx_client),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_frame_received_intrpt(rxclclk_frame_received_intrpt));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_21 RXCLCLK2AXICLK_INTRPT1
       (.S_AXI_ACLK(S_AXI_ACLK),
        .axiclk_frame_rejected_intrpt(axiclk_frame_rejected_intrpt),
        .data_sync7_i(RESET2PCSPMA),
        .out(reset2rx_client),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_22 RXCLCLK2AXICLK_INTRPT2
       (.S_AXI_ACLK(S_AXI_ACLK),
        .axiclk_buffer_mem_overflow_intrpt(axiclk_buffer_mem_overflow_intrpt),
        .data_sync0_i(RESET2PCSPMA),
        .out(reset2rx_client),
        .rx_mac_aclk(rx_mac_aclk),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt));
  bd_6e76_eth_buf_0_sync_block_23 RXCLCLK2AXICLK_ISR_6
       (.EMAC_RX_DCM_LOCKED_INT(EMAC_RX_DCM_LOCKED_INT),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_out(data_out),
        .data_sync0_i_0(RESET2PCSPMA));
  LUT6 #(
    .INIT(64'h0000FF8900000000)) 
    S_AXI_2TEMAC_ARVALID_INST_0
       (.I0(S_AXI_ARADDR[14]),
        .I1(S_AXI_ARADDR[15]),
        .I2(I_AXI_LITE_IPIF_n_39),
        .I3(S_AXI_ARADDR[16]),
        .I4(S_AXI_ARADDR[17]),
        .I5(S_AXI_ARVALID),
        .O(S_AXI_2TEMAC_ARVALID));
  LUT2 #(
    .INIT(4'h2)) 
    S_AXI_2TEMAC_AWVALID_INST_0
       (.I0(S_AXI_AWVALID),
        .I1(I_AXI_LITE_IPIF_n_40),
        .O(S_AXI_2TEMAC_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    S_AXI_2TEMAC_WVALID_INST_0
       (.I0(I_AXI_LITE_IPIF_n_40),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_WVALID),
        .O(S_AXI_2TEMAC_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \S_AXI_BRESP[0]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_40),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_BRESP[0]),
        .O(S_AXI_BRESP[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \S_AXI_BRESP[1]_INST_0 
       (.I0(I_AXI_LITE_IPIF_n_40),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_2TEMAC_BRESP[1]),
        .O(S_AXI_BRESP[1]));
  LUT4 #(
    .INIT(16'h00A2)) 
    \S_AXI_RRESP[0]_INST_0 
       (.I0(S_AXI_2TEMAC_RRESP[0]),
        .I1(embedded_araddr_reg),
        .I2(S_AXI_ARVALID),
        .I3(\I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out ),
        .O(S_AXI_RRESP[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \S_AXI_RRESP[1]_INST_0 
       (.I0(S_AXI_2TEMAC_RRESP[1]),
        .I1(embedded_araddr_reg),
        .I2(S_AXI_ARVALID),
        .I3(\I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out ),
        .O(S_AXI_RRESP[1]));
  bd_6e76_eth_buf_0_bus_clk_cross_24 TAG_REG_CROSS_I
       (.D({rtag_reg_data[0],rtag_reg_data[1],rtag_reg_data[2],rtag_reg_data[3],rtag_reg_data[4],rtag_reg_data[5],rtag_reg_data[6],rtag_reg_data[7],rtag_reg_data[8],rtag_reg_data[9],rtag_reg_data[10],rtag_reg_data[11],rtag_reg_data[12],rtag_reg_data[13],rtag_reg_data[14],rtag_reg_data[15],rtag_reg_data[16],rtag_reg_data[17],rtag_reg_data[18],rtag_reg_data[19],rtag_reg_data[20],rtag_reg_data[21],rtag_reg_data[22],rtag_reg_data[23],rtag_reg_data[24],rtag_reg_data[25],rtag_reg_data[26],rtag_reg_data[27],rtag_reg_data[28],rtag_reg_data[29],rtag_reg_data[30],rtag_reg_data[31]}),
        .E(COMBINE_RESETS_n_15),
        .out({rx_cl_clk_rx_tag_reg_data[0],rx_cl_clk_rx_tag_reg_data[1],rx_cl_clk_rx_tag_reg_data[2],rx_cl_clk_rx_tag_reg_data[3],rx_cl_clk_rx_tag_reg_data[4],rx_cl_clk_rx_tag_reg_data[5],rx_cl_clk_rx_tag_reg_data[6],rx_cl_clk_rx_tag_reg_data[7],rx_cl_clk_rx_tag_reg_data[8],rx_cl_clk_rx_tag_reg_data[9],rx_cl_clk_rx_tag_reg_data[10],rx_cl_clk_rx_tag_reg_data[11],rx_cl_clk_rx_tag_reg_data[12],rx_cl_clk_rx_tag_reg_data[13],rx_cl_clk_rx_tag_reg_data[14],rx_cl_clk_rx_tag_reg_data[15],rx_cl_clk_rx_tag_reg_data[16],rx_cl_clk_rx_tag_reg_data[17],rx_cl_clk_rx_tag_reg_data[18],rx_cl_clk_rx_tag_reg_data[19],rx_cl_clk_rx_tag_reg_data[20],rx_cl_clk_rx_tag_reg_data[21],rx_cl_clk_rx_tag_reg_data[22],rx_cl_clk_rx_tag_reg_data[23],rx_cl_clk_rx_tag_reg_data[24],rx_cl_clk_rx_tag_reg_data[25],rx_cl_clk_rx_tag_reg_data[26],rx_cl_clk_rx_tag_reg_data[27],rx_cl_clk_rx_tag_reg_data[28],rx_cl_clk_rx_tag_reg_data[29],rx_cl_clk_rx_tag_reg_data[30],rx_cl_clk_rx_tag_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_bus_clk_cross_25 TPID0_REG_CROSS_I
       (.CO(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_1_d151 ),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 (\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_0_d151 ),
        .D({tpid0_reg_data[0],tpid0_reg_data[1],tpid0_reg_data[2],tpid0_reg_data[3],tpid0_reg_data[4],tpid0_reg_data[5],tpid0_reg_data[6],tpid0_reg_data[7],tpid0_reg_data[8],tpid0_reg_data[9],tpid0_reg_data[10],tpid0_reg_data[11],tpid0_reg_data[12],tpid0_reg_data[13],tpid0_reg_data[14],tpid0_reg_data[15],tpid0_reg_data[16],tpid0_reg_data[17],tpid0_reg_data[18],tpid0_reg_data[19],tpid0_reg_data[20],tpid0_reg_data[21],tpid0_reg_data[22],tpid0_reg_data[23],tpid0_reg_data[24],tpid0_reg_data[25],tpid0_reg_data[26],tpid0_reg_data[27],tpid0_reg_data[28],tpid0_reg_data[29],tpid0_reg_data[30],tpid0_reg_data[31]}),
        .E(COMBINE_RESETS_n_15),
        .first_tag_is_vlan_TPID_0_d15_reg_i_2_0(RCV_INTFCE_I_n_93),
        .first_tag_is_vlan_TPID_0_d15_reg_i_2_1(RCV_INTFCE_I_n_94),
        .first_tag_is_vlan_TPID_0_d15_reg_i_2_2(RCV_INTFCE_I_n_95),
        .first_tag_is_vlan_TPID_0_d15_reg_i_2_3(RCV_INTFCE_I_n_84),
        .first_tag_is_vlan_TPID_0_d15_reg_i_3_0(RCV_INTFCE_I_n_99),
        .first_tag_is_vlan_TPID_0_d15_reg_i_3_1(RCV_INTFCE_I_n_97),
        .first_tag_is_vlan_TPID_0_d15_reg_i_3_2(RCV_INTFCE_I_n_96),
        .first_tag_is_vlan_TPID_0_d15_reg_i_3_3(RCV_INTFCE_I_n_98),
        .p_2_in(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_2_in ),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_bus_clk_cross_26 TPID1_REG_CROSS_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[0]_0 (COMBINE_RESETS_n_15),
        .\ClkBAxiEthBClkCrsBusOut_reg[15]_0 (\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_2_d151 ),
        .\ClkBAxiEthBClkCrsBusOut_reg[31]_0 (\INCLUDE_RX_VLAN.RX_EMAC_IF_I/first_tag_is_vlan_TPID_3_d151 ),
        .D({tpid1_reg_data[0],tpid1_reg_data[1],tpid1_reg_data[2],tpid1_reg_data[3],tpid1_reg_data[4],tpid1_reg_data[5],tpid1_reg_data[6],tpid1_reg_data[7],tpid1_reg_data[8],tpid1_reg_data[9],tpid1_reg_data[10],tpid1_reg_data[11],tpid1_reg_data[12],tpid1_reg_data[13],tpid1_reg_data[14],tpid1_reg_data[15],tpid1_reg_data[16],tpid1_reg_data[17],tpid1_reg_data[18],tpid1_reg_data[19],tpid1_reg_data[20],tpid1_reg_data[21],tpid1_reg_data[22],tpid1_reg_data[23],tpid1_reg_data[24],tpid1_reg_data[25],tpid1_reg_data[26],tpid1_reg_data[27],tpid1_reg_data[28],tpid1_reg_data[29],tpid1_reg_data[30],tpid1_reg_data[31]}),
        .S(RCV_INTFCE_I_n_105),
        .first_tag_is_vlan_TPID_3_d15_reg_i_2_0(RCV_INTFCE_I_n_93),
        .first_tag_is_vlan_TPID_3_d15_reg_i_2_1(RCV_INTFCE_I_n_94),
        .first_tag_is_vlan_TPID_3_d15_reg_i_2_2(RCV_INTFCE_I_n_95),
        .first_tag_is_vlan_TPID_3_d15_reg_i_2_3(RCV_INTFCE_I_n_84),
        .first_tag_is_vlan_TPID_3_d15_reg_i_3_0(RCV_INTFCE_I_n_96),
        .first_tag_is_vlan_TPID_3_d15_reg_i_3_1(RCV_INTFCE_I_n_98),
        .first_tag_is_vlan_TPID_3_d15_reg_i_3_2(RCV_INTFCE_I_n_97),
        .first_tag_is_vlan_TPID_3_d15_reg_i_3_3(RCV_INTFCE_I_n_99),
        .out({rx_cl_clk_tpid1_reg_data[23],rx_cl_clk_tpid1_reg_data[24],rx_cl_clk_tpid1_reg_data[25]}),
        .p_2_in(\INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_2_in ),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_27 TXCLCLK2AXICLK_ISR_1
       (.ClkASignalInReg_reg_0(reset2tx_client),
        .EMAC_CLIENT_AUTONEG_INT(EMAC_CLIENT_AUTONEG_INT),
        .EMAC_CLIENT_AUTONEG_INT_CROSS(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_sync7_i(RESET2PCSPMA),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_28 TXCLCLK2AXICLK_ISR_5
       (.ClkASignalIn(ClkASignalIn),
        .ClkASignalInReg_reg_0(reset2tx_client),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_sync0_i(RESET2PCSPMA),
        .tx_cmplt_cross(tx_cmplt_cross),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_sync_block_29 TXCLCLK2AXICLK_ISR_8
       (.S_AXI_ACLK(S_AXI_ACLK),
        .data_in(phy_reset_cmplte_intr),
        .data_out(phy_reset_cmplte_intr_cross),
        .data_sync0_i_0(RESET2PCSPMA));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized8 TX_IFGP_CROSS_I
       (.D({tx_ifg_delay_i[24],tx_ifg_delay_i[25],tx_ifg_delay_i[26],tx_ifg_delay_i[27],tx_ifg_delay_i[28],tx_ifg_delay_i[29],tx_ifg_delay_i[30],tx_ifg_delay_i[31]}),
        .E(COMBINE_RESETS_n_14),
        .tx_ifg_delay(tx_ifg_delay),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_tx_if TX_INTFCE_I
       (.ADDRARDADDR(axiStrTxDClk_vlan_addr),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TDATA(AXI_STR_TXC_TDATA[31:28]),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .CO(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_2_out ),
        .ClkARst(ClkARst),
        .ClkASignalIn(ClkASignalIn),
        .E(TX_INTFCE_I_n_39),
        .\FSM_sequential_txd_wr_cs_reg[0] (TX_INTFCE_I_n_26),
        .\FSM_sequential_txd_wr_cs_reg[3] (\GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_3 ),
        .\FSM_sequential_txd_wr_cs_reg[4] (TX_INTFCE_I_n_4),
        .\GEN_TAG0_HIT.tag0TotalHit_reg (strpMode_cross),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg (\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_0_out ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 (\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_4_out ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 (\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/p_6_out ),
        .Q(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_wr_cs ),
        .SR(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_bram_cnt0 ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data),
        .axi_str_txc_tready_int_i_5(COMBINE_RESETS_n_10),
        .axi_str_txc_tready_int_reg(AXI_STR_TXC_TREADY),
        .\axi_str_txd_tdata_dly0_reg[15] ({TX_INTFCE_I_n_10,TX_INTFCE_I_n_11,TX_INTFCE_I_n_12,TX_INTFCE_I_n_13,TX_INTFCE_I_n_14,TX_INTFCE_I_n_15,TX_INTFCE_I_n_16,TX_INTFCE_I_n_17,TX_INTFCE_I_n_18,TX_INTFCE_I_n_19,TX_INTFCE_I_n_20,TX_INTFCE_I_n_21,TX_INTFCE_I_n_22,TX_INTFCE_I_n_23,TX_INTFCE_I_n_24,TX_INTFCE_I_n_25}),
        .\axi_str_txd_tdata_dly1[22]_i_2 (\GEN_TX_VLAN_TAG_CROSS.TX_STRP_CROSS_I_n_2 ),
        .\axi_str_txd_tdata_dly1_reg[7] (newTagData_cross),
        .axi_str_txd_tlast_1(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/axi_str_txd_tlast_1 ),
        .clr_txc_trdy(\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/clr_txc_trdy ),
        .data_out(cr_reg_data_bit20_sync),
        .out(tagMode_cross),
        .reset2axi_str_txc(reset2axi_str_txc),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sample_axi_str_config(sample_axi_str_config),
        .speed_is_10_100(speed_is_10_100),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .txcl_init_in_prog_dly1_reg(tx_init_in_prog_cross),
        .\update_cnt_reg[10] (\TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/update_cnt0 ));
  bd_6e76_eth_buf_0_bus_and_enable_clk_cross TX_PAUSE_FRAME_CROSS_I
       (.ClkASignalInReg(ClkASignalInReg),
        .D({tx_pause_reg_data_i[16],tx_pause_reg_data_i[17],tx_pause_reg_data_i[18],tx_pause_reg_data_i[19],tx_pause_reg_data_i[20],tx_pause_reg_data_i[21],tx_pause_reg_data_i[22],tx_pause_reg_data_i[23],tx_pause_reg_data_i[24],tx_pause_reg_data_i[25],tx_pause_reg_data_i[26],tx_pause_reg_data_i[27],tx_pause_reg_data_i[28],tx_pause_reg_data_i[29],tx_pause_reg_data_i[30],tx_pause_reg_data_i[31]}),
        .E(ClkASignalToggle0),
        .S_AXI_ACLK(S_AXI_ACLK),
        .\clk_a2b_bus_reg[0]_0 (RESET2PCSPMA),
        .data_sync7_i(reset2tx_client),
        .pause_req(pause_req),
        .pause_val(pause_val),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_pause_request(tx_pause_request));
  bd_6e76_eth_buf_0_bus_clk_cross_30 UAWL_REG_CROSS_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[31]_0 (COMBINE_RESETS_n_15),
        .D({uawl_reg_data[0],uawl_reg_data[1],uawl_reg_data[2],uawl_reg_data[3],uawl_reg_data[4],uawl_reg_data[5],uawl_reg_data[6],uawl_reg_data[7],uawl_reg_data[8],uawl_reg_data[9],uawl_reg_data[10],uawl_reg_data[11],uawl_reg_data[12],uawl_reg_data[13],uawl_reg_data[14],uawl_reg_data[15],uawl_reg_data[16],uawl_reg_data[17],uawl_reg_data[18],uawl_reg_data[19],uawl_reg_data[20],uawl_reg_data[21],uawl_reg_data[22],uawl_reg_data[23],uawl_reg_data[24],uawl_reg_data[25],uawl_reg_data[26],uawl_reg_data[27],uawl_reg_data[28],uawl_reg_data[29],uawl_reg_data[30],uawl_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_31 UAWU_REG_CROSS_I
       (.\ClkBAxiEthBClkCrsBusOut_reg[15]_0 (COMBINE_RESETS_n_15),
        .D({uawu_reg_data[16],uawu_reg_data[17],uawu_reg_data[18],uawu_reg_data[19],uawu_reg_data[20],uawu_reg_data[21],uawu_reg_data[22],uawu_reg_data[23],uawu_reg_data[24],uawu_reg_data[25],uawu_reg_data[26],uawu_reg_data[27],uawu_reg_data[28],uawu_reg_data[29],uawu_reg_data[30],uawu_reg_data[31]}),
        .rx_mac_aclk(rx_mac_aclk));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    embedded_araddr_reg_i_1
       (.I0(\I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out ),
        .I1(S_AXI_ARVALID),
        .I2(embedded_araddr_reg),
        .I3(S_AXI_ARESETN),
        .O(embedded_araddr_reg_i_1_n_0));
  FDRE embedded_araddr_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(embedded_araddr_reg_i_1_n_0),
        .Q(embedded_araddr_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    embedded_awaddr_reg_i_1
       (.I0(I_AXI_LITE_IPIF_n_40),
        .I1(S_AXI_AWVALID),
        .I2(embedded_awaddr_reg),
        .I3(S_AXI_ARESETN),
        .O(embedded_awaddr_reg_i_1_n_0));
  FDRE embedded_awaddr_reg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(embedded_awaddr_reg_i_1_n_0),
        .Q(embedded_awaddr_reg),
        .R(1'b0));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_32 gen_sample_axi_str_config
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .ClkASignalToggle_reg_0(gen_sample_rx_mac_config_n_2),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle),
        .sample_axi_str_config(sample_axi_str_config));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_33 gen_sample_rx_mac_config
       (.ClkASignalInReg_reg_0(gen_sample_rx_mac_config_n_1),
        .ClkASignalInReg_reg_1(gen_sample_rx_mac_config_n_2),
        .ClkASignalToggle_reg_0(ClkASignalToggle),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle_0),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_config(sample_config),
        .sample_rx_mac_config(sample_rx_mac_config));
  bd_6e76_eth_buf_0_actv_hi_pulse_clk_cross_34 gen_sample_tx_mac_config
       (.ClkASignalToggle_reg_0(gen_sample_rx_mac_config_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .data_in(ClkASignalToggle_0),
        .sample_tx_mac_config(sample_tx_mac_config),
        .tx_mac_aclk(tx_mac_aclk));
  FDRE \ip2shim_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[0]),
        .Q(ip2shim_data[0]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[10]),
        .Q(ip2shim_data[10]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[11]),
        .Q(ip2shim_data[11]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[12]),
        .Q(ip2shim_data[12]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[13]),
        .Q(ip2shim_data[13]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[14]),
        .Q(ip2shim_data[14]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[15]),
        .Q(ip2shim_data[15]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[16]),
        .Q(ip2shim_data[16]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[17]),
        .Q(ip2shim_data[17]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[18]),
        .Q(ip2shim_data[18]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[19]),
        .Q(ip2shim_data[19]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[1]),
        .Q(ip2shim_data[1]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[20]),
        .Q(ip2shim_data[20]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[21]),
        .Q(ip2shim_data[21]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[22]),
        .Q(ip2shim_data[22]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[23]),
        .Q(ip2shim_data[23]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[24]),
        .Q(ip2shim_data[24]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[25]),
        .Q(ip2shim_data[25]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[26]),
        .Q(ip2shim_data[26]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[27]),
        .Q(ip2shim_data[27]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[28]),
        .Q(ip2shim_data[28]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[29]),
        .Q(ip2shim_data[29]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[2]),
        .Q(ip2shim_data[2]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[30]),
        .Q(ip2shim_data[30]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[31]),
        .Q(ip2shim_data[31]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[3]),
        .Q(ip2shim_data[3]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[4]),
        .Q(ip2shim_data[4]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[5]),
        .Q(ip2shim_data[5]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[6]),
        .Q(ip2shim_data[6]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[7]),
        .Q(ip2shim_data[7]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[8]),
        .Q(ip2shim_data[8]),
        .R(RESET2PCSPMA));
  FDRE \ip2shim_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_Data[9]),
        .Q(ip2shim_data[9]),
        .R(RESET2PCSPMA));
  FDRE ip2shim_rd_ack_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(IP2Bus_RdAck),
        .Q(ip2shim_rd_ack),
        .R(RESET2PCSPMA));
  FDRE ip2shim_wr_ack_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(reg_ip2bus_wr_ack),
        .Q(ip2shim_wr_ack),
        .R(RESET2PCSPMA));
  LUT3 #(
    .INIT(8'hA8)) 
    mdio_i_temac_INST_0
       (.I0(mdio_i_top),
        .I1(mdio_t_pcspma),
        .I2(mdio_o_pcspma),
        .O(mdio_i_temac));
  FDRE #(
    .INIT(1'b0)) 
    sample_config_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sample_config0),
        .Q(sample_config),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "basic_sfifo_fg" *) 
module bd_6e76_eth_buf_0_basic_sfifo_fg
   (\gcc0.gc0.count_d1_reg[4] ,
    E,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    p_0_out);
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [7:0]Q;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [35:0]p_0_out;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_fifo_generator_v13_2_3 I_BASIC_SFIFO
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module bd_6e76_eth_buf_0_bindec
   (enb_array,
    Q,
    Axi_Str_TxD_2_Mem_En);
  output [1:0]enb_array;
  input [0:0]Q;
  input Axi_Str_TxD_2_Mem_En;

  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]Q;
  wire [1:0]enb_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q),
        .I1(Axi_Str_TxD_2_Mem_En),
        .O(enb_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Axi_Str_TxD_2_Mem_En),
        .I1(Q),
        .O(enb_array[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  input [8:0]\IP2Bus_Data_reg[25] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  wire [2:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [8:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [13:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] ({\IP2Bus_Data_reg[25] [8:5],\IP2Bus_Data_reg[25] [3:0]}),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:0]),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data[8:0]));
  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .\IP2Bus_Data_reg[19] ({\IP2Bus_Data_reg[25] [4],\IP2Bus_Data_reg[25] [1]}),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19] ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[13:9]),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data[13:9]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr_75
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [2:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [6:0]DOBDO;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [2:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_width_76 \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[30] ({\IP2Bus_Data_reg[30] [2],\IP2Bus_Data_reg[30] [0]}),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:0]),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data({rx_cl_clk_vlan_rd_data[23],rx_cl_clk_vlan_rd_data[24],rx_cl_clk_vlan_rd_data[25],rx_cl_clk_vlan_rd_data[26],rx_cl_clk_vlan_rd_data[27],rx_cl_clk_vlan_rd_data[28],rx_cl_clk_vlan_rd_data[29],rx_cl_clk_vlan_rd_data[30],rx_cl_clk_vlan_rd_data[31]}),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized0_77 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[30] [1:0]),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19] ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[13:9]),
        .rx_cl_clk_vlan_rd_data({rx_cl_clk_vlan_rd_data[18],rx_cl_clk_vlan_rd_data[19],rx_cl_clk_vlan_rd_data[20],rx_cl_clk_vlan_rd_data[21],rx_cl_clk_vlan_rd_data[22]}),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [35:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [35:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [17:0]),
        .DIN(DIN[17:0]),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized2 \ramloop[1].ram.r 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [35:18]),
        .DIN(DIN[35:18]),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input Axi_Str_TxD_2_Mem_En;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_bindec \bindec_b.bindec_inst_b 
       (.Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .Q(Q[10]),
        .enb_array(enb_array));
  bd_6e76_eth_buf_0_blk_mem_gen_mux \has_mux_a.A 
       (.\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized4 \ramloop[0].ram.r 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [7:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q[9:0]),
        .WEBWE(WEBWE),
        .enb_array(enb_array[0]),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized5 \ramloop[1].ram.r 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [15:8]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q[9:0]),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .enb_array(enb_array[1]),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\txd_1_reg[7] (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [7:0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized3
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized6 \ramloop[0].ram.r 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_mux
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    tx_mac_aclk);
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input tx_mac_aclk;

  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  wire tx_mac_aclk;

  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [8:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [8:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\IP2Bus_Data_reg[25] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [2:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [7:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [8:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data[31]_i_3_0 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width_76
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [8:0]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [6:0]DOBDO;
  wire [1:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [8:0]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper_79 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data_reg[30] ),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized0
   (axiStrTxDClk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 );
  output [4:0]axiStrTxDClk_vlan_rd_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [4:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[19]_0 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\IP2Bus_Data_reg[19] ;
  wire [0:0]\IP2Bus_Data_reg[19]_0 ;
  wire S_AXI_ACLK;
  wire [4:0]S_AXI_WDATA;
  wire [4:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19]_0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized0_77
   (rx_cl_clk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 );
  output [4:0]rx_cl_clk_vlan_rd_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [4:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [1:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[19]_0 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [1:0]\IP2Bus_Data_reg[19] ;
  wire [0:0]\IP2Bus_Data_reg[19]_0 ;
  wire S_AXI_ACLK;
  wire [4:0]S_AXI_WDATA;
  wire [4:0]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0_78 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[19]_0 (\IP2Bus_Data_reg[19]_0 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized1
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [17:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [17:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized2
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [17:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [17:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized3
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    enb_array,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]enb_array;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [9:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]enb_array;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .enb_array(enb_array),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    ena_array,
    enb_array,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    \txd_1_reg[0] ,
    \txd_1_reg[7] );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [9:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input \txd_1_reg[0] ;
  input [7:0]\txd_1_reg[7] ;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire \txd_1_reg[0] ;
  wire [7:0]\txd_1_reg[7] ;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txd_1_reg[0] (\txd_1_reg[0] ),
        .\txd_1_reg[7] (\txd_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_width__parameterized6
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3_0 );
  output [8:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [8:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\IP2Bus_Data_reg[25] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3_0 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [2:0]DOBDO;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire [0:0]\IP2Bus_Data[31]_i_3_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [7:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [8:0]axiStrTxDClk_vlan_rd_data;
  wire [7:0]p_1_out;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(AXI_STR_TXD_ACLK),
        .CLKBWRCLK(S_AXI_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXI_WDATA[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,S_AXI_WDATA[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],axiStrTxDClk_vlan_rd_data[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],p_1_out[7:6],DOBDO[2:1],p_1_out[3:2],DOBDO[0],p_1_out[0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],axiStrTxDClk_vlan_rd_data[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 }));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(p_1_out[7]),
        .I1(\IP2Bus_Data_reg[25] [1]),
        .I2(\IP2Bus_Data_reg[25] [7]),
        .I3(\IP2Bus_Data_reg[24] [1]),
        .I4(\IP2Bus_Data_reg[25] [0]),
        .I5(\IP2Bus_Data_reg[24]_0 [2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(p_1_out[6]),
        .I1(\IP2Bus_Data_reg[25] [1]),
        .I2(\IP2Bus_Data_reg[25] [0]),
        .I3(\IP2Bus_Data_reg[24]_0 [1]),
        .I4(\IP2Bus_Data_reg[25] [7]),
        .I5(\IP2Bus_Data_reg[24] [0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(p_1_out[3]),
        .I1(\IP2Bus_Data_reg[25] [1]),
        .I2(\IP2Bus_Data_reg[25] [5]),
        .I3(\IP2Bus_Data_reg[28] ),
        .I4(\IP2Bus_Data_reg[25] [4]),
        .I5(Q),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[29] ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(p_1_out[2]),
        .I1(\IP2Bus_Data_reg[25] [1]),
        .I2(\IP2Bus_Data_reg[24]_0 [0]),
        .I3(\IP2Bus_Data_reg[25] [0]),
        .I4(\IP2Bus_Data_reg[29]_0 ),
        .I5(\IP2Bus_Data_reg[29]_1 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data[31]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[25] [3]),
        .I2(\IP2Bus_Data_reg[31] ),
        .I3(\IP2Bus_Data_reg[25] [2]),
        .I4(\IP2Bus_Data_reg[31]_0 ),
        .I5(\IP2Bus_Data_reg[31]_1 ),
        .O(\Shim2IP_RdCE_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(p_1_out[0]),
        .I1(\IP2Bus_Data_reg[25] [1]),
        .I2(\IP2Bus_Data_reg[25] [6]),
        .I3(\IP2Bus_Data[31]_i_3_0 ),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper_79
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [8:0]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [1:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [6:0]DOBDO;
  wire [1:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [1:1]p_0_out;
  wire [8:0]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(S_AXI_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXI_WDATA[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,S_AXI_WDATA[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],rx_cl_clk_vlan_rd_data[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO[6:1],p_0_out,DOBDO[0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],rx_cl_clk_vlan_rd_data[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data_reg[30] [0]),
        .I1(p_0_out),
        .I2(\IP2Bus_Data_reg[30]_0 ),
        .I3(\IP2Bus_Data_reg[30] [1]),
        .I4(\IP2Bus_Data_reg[30]_1 ),
        .O(\Shim2IP_RdCE_reg[18] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0
   (axiStrTxDClk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 );
  output [4:0]axiStrTxDClk_vlan_rd_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [4:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [1:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[19]_0 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [1:0]\IP2Bus_Data_reg[19] ;
  wire [0:0]\IP2Bus_Data_reg[19]_0 ;
  wire S_AXI_ACLK;
  wire [4:0]S_AXI_WDATA;
  wire [4:0]axiStrTxDClk_vlan_rd_data;
  wire [12:12]p_1_out;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(AXI_STR_TXD_ACLK),
        .CLKBWRCLK(S_AXI_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXI_WDATA}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_30 ,axiStrTxDClk_vlan_rd_data}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3],p_1_out,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [2:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(p_1_out),
        .I1(\IP2Bus_Data_reg[19] [0]),
        .I2(\IP2Bus_Data_reg[19]_0 ),
        .I3(\IP2Bus_Data_reg[19] [1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized0_78
   (rx_cl_clk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 );
  output [4:0]rx_cl_clk_vlan_rd_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [4:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [1:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[19]_0 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [1:0]\IP2Bus_Data_reg[19] ;
  wire [0:0]\IP2Bus_Data_reg[19]_0 ;
  wire S_AXI_ACLK;
  wire [4:0]S_AXI_WDATA;
  wire [12:12]p_0_out;
  wire [4:0]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(S_AXI_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXI_WDATA}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_30 ,rx_cl_clk_vlan_rd_data}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3],p_0_out,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [2:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 }));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(p_0_out),
        .I1(\IP2Bus_Data_reg[19] [0]),
        .I2(\IP2Bus_Data_reg[19]_0 ),
        .I3(\IP2Bus_Data_reg[19] [1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized1
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    WEA);
  output [17:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [17:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [17:0]rx_client_rxd_dpmem_rd_data;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(AXI_STR_RXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [16:9],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [17],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],rx_client_rxd_dpmem_rd_data[16:9],rx_client_rxd_dpmem_rd_data[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DIN[16:9],DIN[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],rx_client_rxd_dpmem_rd_data[17],rx_client_rxd_dpmem_rd_data[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DIN[17],DIN[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(rx_client_clk_enbl_d1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized2
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    WEA);
  output [17:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [17:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [17:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire [35:18]rx_client_rxd_dpmem_rd_data;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(AXI_STR_RXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [16:9],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [17],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],rx_client_rxd_dpmem_rd_data[34:27],rx_client_rxd_dpmem_rd_data[25:18]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DIN[16:9],DIN[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],rx_client_rxd_dpmem_rd_data[35],rx_client_rxd_dpmem_rd_data[26]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DIN[17],DIN[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(rx_client_clk_enbl_d1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized3
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire [35:0]rx_client_rxs_dpmem_rd_data;
  wire rx_mac_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(rx_mac_aclk),
        .CLKBWRCLK(AXI_STR_RXS_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [31:27],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [25:18],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [16:9],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_str_rxs_dpmem_wr_data[9],axi_str_rxs_dpmem_wr_data[7:0]}),
        .DIPADIP({1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [26],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [17],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,axi_str_rxs_dpmem_wr_data[8]}),
        .DOADO({rx_client_rxs_dpmem_rd_data[34:27],rx_client_rxs_dpmem_rd_data[25:18],rx_client_rxs_dpmem_rd_data[16:9],rx_client_rxs_dpmem_rd_data[7:0]}),
        .DOBDO({D[34:27],D[25:18],D[16:9],D[7:0]}),
        .DOPADOP({rx_client_rxs_dpmem_rd_data[35],rx_client_rxs_dpmem_rd_data[26],rx_client_rxs_dpmem_rd_data[17],rx_client_rxs_dpmem_rd_data[8]}),
        .DOPBDOP({D[35],D[26],D[17],D[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(rx_client_clk_enbl_d1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    enb_array,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [0:0]enb_array;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [9:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire [8:8]douta_array;
  wire [0:0]enb_array;
  wire [35:0]ram_doutb6_out;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(tx_mac_aclk),
        .CLKBWRCLK(AXI_STR_TXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({Axi_Str_TxD_2_Mem_Din[34:27],Axi_Str_TxD_2_Mem_Din[25:18],Axi_Str_TxD_2_Mem_Din[16:9],Axi_Str_TxD_2_Mem_Din[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({Axi_Str_TxD_2_Mem_Din[35],Axi_Str_TxD_2_Mem_Din[26],Axi_Str_TxD_2_Mem_Din[17],Axi_Str_TxD_2_Mem_Din[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({ram_doutb6_out[34:27],ram_doutb6_out[25:18],ram_doutb6_out[16:9],ram_doutb6_out[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array}),
        .DOPBDOP({ram_doutb6_out[35],ram_doutb6_out[26],ram_doutb6_out[17],ram_doutb6_out[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(tx_reset),
        .RSTRAMB(reset2axi_str_txd),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    ena_array,
    enb_array,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    \txd_1_reg[0] ,
    \txd_1_reg[7] );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [9:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input \txd_1_reg[0] ;
  input [7:0]\txd_1_reg[7] ;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_36 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_40 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_41 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_42 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_43 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_44 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_48 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_49 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_50 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_51 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_52 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_57 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_58 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_59 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_64 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_65 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_66 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_67 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_72 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_73 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_74 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 ;
  wire [9:0]Q;
  wire [0:0]WEBWE;
  wire [17:17]douta_array;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;
  wire \txd_1_reg[0] ;
  wire [7:0]\txd_1_reg[7] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(tx_mac_aclk),
        .CLKBWRCLK(AXI_STR_TXD_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({Axi_Str_TxD_2_Mem_Din[34:27],Axi_Str_TxD_2_Mem_Din[25:18],Axi_Str_TxD_2_Mem_Din[16:9],Axi_Str_TxD_2_Mem_Din[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({Axi_Str_TxD_2_Mem_Din[35],Axi_Str_TxD_2_Mem_Din[26],Axi_Str_TxD_2_Mem_Din[17],Axi_Str_TxD_2_Mem_Din[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_36 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_39 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_40 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_41 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_42 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_43 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_44 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_47 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_48 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_49 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_50 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_51 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_52 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_56 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_57 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_58 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_59 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_63 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_64 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_65 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_66 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_67 }),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_72 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_73 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_74 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(tx_reset),
        .RSTRAMB(reset2axi_str_txd),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [0]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [1]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [2]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [4]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [5]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [5]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [6]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [6]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \txd_1[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [7]),
        .I1(\txd_1_reg[0] ),
        .I2(\txd_1_reg[7] [7]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 [7]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_prim_wrapper_init
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire [35:11]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]S;
  wire [35:13]Tx_Client_TxC_2_Mem_Dout;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(tx_mac_aclk),
        .CLKBWRCLK(AXI_STR_TXC_ACLK),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 [10:9],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 [7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_Din[12:9],Axi_Str_TxC_2_Mem_Din[7:0]}),
        .DIPADIP({1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 [8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_Din[8]}),
        .DOADO({Tx_Client_TxC_2_Mem_Dout[34:27],Tx_Client_TxC_2_Mem_Dout[25:18],Tx_Client_TxC_2_Mem_Dout[16:13],D[12:9],D[7:0]}),
        .DOBDO({Axi_Str_TxC_2_Mem_Dout[34:27],Axi_Str_TxC_2_Mem_Dout[25:18],Axi_Str_TxC_2_Mem_Dout[16:11],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [10:9],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [7:0]}),
        .DOPADOP({Tx_Client_TxC_2_Mem_Dout[35],Tx_Client_TxC_2_Mem_Dout[26],Tx_Client_TxC_2_Mem_Dout[17],D[8]}),
        .DOPBDOP({Axi_Str_TxC_2_Mem_Dout[35],Axi_Str_TxC_2_Mem_Dout[26],Axi_Str_TxC_2_Mem_Dout[17],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Tx_Client_TxC_2_Mem_En),
        .ENBWREN(Axi_Str_TxC_2_Mem_En),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(tx_reset),
        .RSTRAMB(reset2axi_str_txc),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We,Axi_Str_TxC_2_Mem_We}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txc_rd_addr2_pntr[9]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [5]),
        .I1(\txc_rd_addr2_pntr_reg[9]_i_2 [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3]),
        .I3(\txc_rd_addr2_pntr_reg[9]_i_2 [0]),
        .I4(\txc_rd_addr2_pntr_reg[9]_i_2 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txd_rd_pntr[10]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [4]),
        .I1(\txd_rd_pntr_reg[10]_i_2 [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3]),
        .I3(\txd_rd_pntr_reg[10]_i_2 [0]),
        .I4(\txd_rd_pntr_reg[10]_i_2 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [5]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  input [8:0]\IP2Bus_Data_reg[25] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  wire [2:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [8:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [13:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top_74
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [2:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [6:0]DOBDO;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [2:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr_75 \valid.cstr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data_reg[30] ),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized0
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [35:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [35:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized1
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input Axi_Str_TxD_2_Mem_En;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized3
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_generic_cstr__parameterized3 \valid.cstr 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  input [8:0]\IP2Bus_Data_reg[25] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  wire [2:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [8:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [13:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_72
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [2:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [6:0]DOBDO;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [2:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth_73 inst_blk_mem_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data_reg[30] ),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized0
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [35:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [35:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized1
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized1 inst_blk_mem_gen
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input Axi_Str_TxD_2_Mem_En;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized2 inst_blk_mem_gen
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2__parameterized3
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized3 inst_blk_mem_gen
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth
   (axiStrTxDClk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    D,
    \Shim2IP_RdCE_reg[7] ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[28] ,
    Q,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[29]_1 ,
    \IP2Bus_Data_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data[31]_i_3 );
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [2:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  output [0:0]D;
  output \Shim2IP_RdCE_reg[7] ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  input [8:0]\IP2Bus_Data_reg[25] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [1:0]\IP2Bus_Data_reg[24] ;
  input [2:0]\IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[28] ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[29] ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[29]_1 ;
  input [0:0]\IP2Bus_Data_reg[31] ;
  input [0:0]\IP2Bus_Data_reg[31]_0 ;
  input \IP2Bus_Data_reg[31]_1 ;
  input [0:0]\IP2Bus_Data[31]_i_3 ;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ;
  wire [2:0]DOBDO;
  wire [0:0]\IP2Bus_Data[31]_i_3 ;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [1:0]\IP2Bus_Data_reg[24] ;
  wire [2:0]\IP2Bus_Data_reg[24]_0 ;
  wire [8:0]\IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[29]_1 ;
  wire [0:0]\IP2Bus_Data_reg[31] ;
  wire [0:0]\IP2Bus_Data_reg[31]_0 ;
  wire \IP2Bus_Data_reg[31]_1 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [13:0]axiStrTxDClk_vlan_rd_data;

  bd_6e76_eth_buf_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data[31]_i_3 (\IP2Bus_Data[31]_i_3 ),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24] ),
        .\IP2Bus_Data_reg[24]_0 (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25] ),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28] ),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29] ),
        .\IP2Bus_Data_reg[29]_0 (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_1 (\IP2Bus_Data_reg[29]_1 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .Q(Q),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth_73
   (rx_cl_clk_vlan_rd_data,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \Shim2IP_RdCE_reg[18] ,
    rx_mac_aclk,
    S_AXI_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    S_AXI_WDATA,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 );
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [6:0]DOBDO;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output \Shim2IP_RdCE_reg[18] ;
  input rx_mac_aclk;
  input S_AXI_ACLK;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input [13:0]S_AXI_WDATA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [2:0]\IP2Bus_Data_reg[30] ;
  input [0:0]\IP2Bus_Data_reg[19] ;
  input [0:0]\IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [6:0]DOBDO;
  wire [0:0]\IP2Bus_Data_reg[19] ;
  wire [2:0]\IP2Bus_Data_reg[30] ;
  wire [0:0]\IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire S_AXI_ACLK;
  wire [13:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[18] ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_top_74 \gnbram.gnativebmg.native_blk_mem_gen 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .DOBDO(DOBDO),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19] ),
        .\IP2Bus_Data_reg[30] (\IP2Bus_Data_reg[30] ),
        .\IP2Bus_Data_reg[30]_0 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[18] (\Shim2IP_RdCE_reg[18] ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized0
   (DIN,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    WEA);
  output [35:0]DIN;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input rx_client_clk_enbl_d1;
  input [10:0]Q;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]WEA;

  wire AXI_STR_RXD_ACLK;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [35:0]DIN;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .DIN(DIN),
        .Q(Q),
        .WEA(WEA),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized1
   (D,
    rx_mac_aclk,
    AXI_STR_RXS_ACLK,
    rx_client_clk_enbl_d1,
    Q,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    axi_str_rxs_dpmem_wr_data,
    WEA,
    WEBWE);
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXS_ACLK;
  input rx_client_clk_enbl_d1;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_mac_aclk;

  bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  input Axi_Str_TxD_2_Mem_En;

  wire AXI_STR_TXD_ACLK;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [10:0]Q;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire reset2axi_str_txd;
  wire tx_mac_aclk;
  wire tx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module bd_6e76_eth_buf_0_blk_mem_gen_v8_4_2_synth__parameterized3
   (D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_mac_aclk,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    tx_reset,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 );
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input tx_mac_aclk;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input tx_reset;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [12:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire reset2axi_str_txc;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_top__parameterized3 \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
endmodule

(* ORIG_REF_NAME = "bus_and_enable_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_and_enable_clk_cross
   (pause_val,
    pause_req,
    ClkASignalInReg,
    data_sync7_i,
    tx_mac_aclk,
    \clk_a2b_bus_reg[0]_0 ,
    tx_pause_request,
    S_AXI_ACLK,
    E,
    D);
  output [16:31]pause_val;
  output pause_req;
  output ClkASignalInReg;
  input data_sync7_i;
  input tx_mac_aclk;
  input \clk_a2b_bus_reg[0]_0 ;
  input tx_pause_request;
  input S_AXI_ACLK;
  input [0:0]E;
  input [15:0]D;

  wire ClkASignalInReg;
  wire ClkASignalToggleSync;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggle_i_1__4_n_0;
  wire ClkASignalToggle_reg_n_0;
  (* async_reg = "true" *) wire [0:15]ClkBAxiEthBaEClkCrsBusOut;
  wire [15:0]D;
  wire [0:0]E;
  wire S_AXI_ACLK;
  wire [15:0]clk_a2b_bus;
  wire \clk_a2b_bus_reg[0]_0 ;
  wire data_sync7_i;
  wire data_sync_n_0;
  wire pause_req;
  wire tx_mac_aclk;
  wire tx_pause_request;

  assign pause_val[16] = ClkBAxiEthBaEClkCrsBusOut[15];
  assign pause_val[17] = ClkBAxiEthBaEClkCrsBusOut[14];
  assign pause_val[18] = ClkBAxiEthBaEClkCrsBusOut[13];
  assign pause_val[19] = ClkBAxiEthBaEClkCrsBusOut[12];
  assign pause_val[20] = ClkBAxiEthBaEClkCrsBusOut[11];
  assign pause_val[21] = ClkBAxiEthBaEClkCrsBusOut[10];
  assign pause_val[22] = ClkBAxiEthBaEClkCrsBusOut[9];
  assign pause_val[23] = ClkBAxiEthBaEClkCrsBusOut[8];
  assign pause_val[24] = ClkBAxiEthBaEClkCrsBusOut[7];
  assign pause_val[25] = ClkBAxiEthBaEClkCrsBusOut[6];
  assign pause_val[26] = ClkBAxiEthBaEClkCrsBusOut[5];
  assign pause_val[27] = ClkBAxiEthBaEClkCrsBusOut[4];
  assign pause_val[28] = ClkBAxiEthBaEClkCrsBusOut[3];
  assign pause_val[29] = ClkBAxiEthBaEClkCrsBusOut[2];
  assign pause_val[30] = ClkBAxiEthBaEClkCrsBusOut[1];
  assign pause_val[31] = ClkBAxiEthBaEClkCrsBusOut[0];
  FDRE ClkASignalInReg_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(tx_pause_request),
        .Q(ClkASignalInReg),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE ClkASignalToggleSyncReg_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(ClkASignalToggleSync),
        .Q(ClkASignalToggleSyncReg),
        .R(data_sync7_i));
  LUT1 #(
    .INIT(2'h1)) 
    ClkASignalToggle_i_1__4
       (.I0(ClkASignalToggle_reg_n_0),
        .O(ClkASignalToggle_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ClkASignalToggle_reg
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(ClkASignalToggle_i_1__4_n_0),
        .Q(ClkASignalToggle_reg_n_0),
        .R(\clk_a2b_bus_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[0] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[0]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[0]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[10] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[10]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[10]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[11] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[11]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[11]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[12] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[12]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[12]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[13] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[13]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[13]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[14] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[14]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[14]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[15] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[15]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[15]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[1] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[1]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[1]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[2] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[2]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[2]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[3] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[3]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[3]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[4] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[4]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[4]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[5] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[5]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[5]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[6] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[6]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[6]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[7] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[7]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[7]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[8] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[8]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[8]),
        .R(data_sync7_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBaEClkCrsBusOut_reg[9] 
       (.C(tx_mac_aclk),
        .CE(data_sync_n_0),
        .D(clk_a2b_bus[9]),
        .Q(ClkBAxiEthBaEClkCrsBusOut[9]),
        .R(data_sync7_i));
  FDRE ClkBSignalOut_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync_n_0),
        .Q(pause_req),
        .R(data_sync7_i));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[0]),
        .Q(clk_a2b_bus[0]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[10]),
        .Q(clk_a2b_bus[10]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[11]),
        .Q(clk_a2b_bus[11]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[12]),
        .Q(clk_a2b_bus[12]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[13]),
        .Q(clk_a2b_bus[13]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[14]),
        .Q(clk_a2b_bus[14]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[15]),
        .Q(clk_a2b_bus[15]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[1]),
        .Q(clk_a2b_bus[1]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[2]),
        .Q(clk_a2b_bus[2]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[3]),
        .Q(clk_a2b_bus[3]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[4]),
        .Q(clk_a2b_bus[4]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[5]),
        .Q(clk_a2b_bus[5]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[6]),
        .Q(clk_a2b_bus[6]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[7]),
        .Q(clk_a2b_bus[7]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[8]),
        .Q(clk_a2b_bus[8]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_a2b_bus_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(E),
        .D(D[9]),
        .Q(clk_a2b_bus[9]),
        .R(\clk_a2b_bus_reg[0]_0 ));
  bd_6e76_eth_buf_0_sync_block_38 data_sync
       (.ClkASignalToggleSyncReg(ClkASignalToggleSyncReg),
        .ClkASignalToggleSyncReg_reg(data_sync_n_0),
        .data_in(ClkASignalToggle_reg_n_0),
        .data_out(ClkASignalToggleSync),
        .data_sync7_i_0(data_sync7_i),
        .tx_mac_aclk(tx_mac_aclk));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross
   (out,
    E,
    Q,
    AXI_STR_TXD_ACLK);
  output [31:0]out;
  input [0:0]E;
  input [31:0]Q;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]E;
  wire [31:0]Q;

  assign out[31:0] = ClkBAxiEthBClkCrsBusOut;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross_24
   (out,
    E,
    D,
    rx_mac_aclk);
  output [31:0]out;
  input [0:0]E;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [31:0]D;
  wire [0:0]E;
  wire rx_mac_aclk;

  assign out[31:0] = ClkBAxiEthBClkCrsBusOut;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross_25
   (CO,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    p_2_in,
    first_tag_is_vlan_TPID_0_d15_reg_i_3_0,
    first_tag_is_vlan_TPID_0_d15_reg_i_3_1,
    first_tag_is_vlan_TPID_0_d15_reg_i_3_2,
    first_tag_is_vlan_TPID_0_d15_reg_i_3_3,
    first_tag_is_vlan_TPID_0_d15_reg_i_2_0,
    first_tag_is_vlan_TPID_0_d15_reg_i_2_1,
    first_tag_is_vlan_TPID_0_d15_reg_i_2_2,
    first_tag_is_vlan_TPID_0_d15_reg_i_2_3,
    E,
    D,
    rx_mac_aclk);
  output [0:0]CO;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input [7:0]p_2_in;
  input first_tag_is_vlan_TPID_0_d15_reg_i_3_0;
  input first_tag_is_vlan_TPID_0_d15_reg_i_3_1;
  input first_tag_is_vlan_TPID_0_d15_reg_i_3_2;
  input first_tag_is_vlan_TPID_0_d15_reg_i_3_3;
  input first_tag_is_vlan_TPID_0_d15_reg_i_2_0;
  input first_tag_is_vlan_TPID_0_d15_reg_i_2_1;
  input first_tag_is_vlan_TPID_0_d15_reg_i_2_2;
  input first_tag_is_vlan_TPID_0_d15_reg_i_2_3;
  input [0:0]E;
  input [31:0]D;
  input rx_mac_aclk;

  wire [0:0]CO;
  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire first_tag_is_vlan_TPID_0_d15_i_4_n_0;
  wire first_tag_is_vlan_TPID_0_d15_i_5_n_0;
  wire first_tag_is_vlan_TPID_0_d15_i_6_n_0;
  wire first_tag_is_vlan_TPID_0_d15_i_7_n_0;
  wire first_tag_is_vlan_TPID_0_d15_i_8_n_0;
  wire first_tag_is_vlan_TPID_0_d15_i_9_n_0;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_2_0;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_2_1;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_2_2;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_2_3;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_2_n_3;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_0;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_1;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_2;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_3;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_n_0;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_n_1;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_n_2;
  wire first_tag_is_vlan_TPID_0_d15_reg_i_3_n_3;
  wire first_tag_is_vlan_TPID_1_d15_i_4_n_0;
  wire first_tag_is_vlan_TPID_1_d15_i_5_n_0;
  wire first_tag_is_vlan_TPID_1_d15_i_6_n_0;
  wire first_tag_is_vlan_TPID_1_d15_i_7_n_0;
  wire first_tag_is_vlan_TPID_1_d15_i_8_n_0;
  wire first_tag_is_vlan_TPID_1_d15_i_9_n_0;
  wire first_tag_is_vlan_TPID_1_d15_reg_i_2_n_3;
  wire first_tag_is_vlan_TPID_1_d15_reg_i_3_n_0;
  wire first_tag_is_vlan_TPID_1_d15_reg_i_3_n_1;
  wire first_tag_is_vlan_TPID_1_d15_reg_i_3_n_2;
  wire first_tag_is_vlan_TPID_1_d15_reg_i_3_n_3;
  wire [7:0]p_2_in;
  wire rx_mac_aclk;
  wire [3:2]NLW_first_tag_is_vlan_TPID_0_d15_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_0_d15_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_0_d15_reg_i_3_O_UNCONNECTED;
  wire [3:2]NLW_first_tag_is_vlan_TPID_1_d15_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_1_d15_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_1_d15_reg_i_3_O_UNCONNECTED;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    first_tag_is_vlan_TPID_0_d15_i_4
       (.I0(ClkBAxiEthBClkCrsBusOut[15]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_2_3),
        .O(first_tag_is_vlan_TPID_0_d15_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_0_d15_i_5
       (.I0(ClkBAxiEthBClkCrsBusOut[14]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_2_0),
        .I2(first_tag_is_vlan_TPID_0_d15_reg_i_2_2),
        .I3(ClkBAxiEthBClkCrsBusOut[12]),
        .I4(first_tag_is_vlan_TPID_0_d15_reg_i_2_1),
        .I5(ClkBAxiEthBClkCrsBusOut[13]),
        .O(first_tag_is_vlan_TPID_0_d15_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_0_d15_i_6
       (.I0(ClkBAxiEthBClkCrsBusOut[11]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_3_2),
        .I2(first_tag_is_vlan_TPID_0_d15_reg_i_3_3),
        .I3(ClkBAxiEthBClkCrsBusOut[9]),
        .I4(first_tag_is_vlan_TPID_0_d15_reg_i_3_1),
        .I5(ClkBAxiEthBClkCrsBusOut[10]),
        .O(first_tag_is_vlan_TPID_0_d15_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_0_d15_i_7
       (.I0(ClkBAxiEthBClkCrsBusOut[8]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_3_0),
        .I2(p_2_in[6]),
        .I3(ClkBAxiEthBClkCrsBusOut[6]),
        .I4(p_2_in[7]),
        .I5(ClkBAxiEthBClkCrsBusOut[7]),
        .O(first_tag_is_vlan_TPID_0_d15_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_0_d15_i_8
       (.I0(ClkBAxiEthBClkCrsBusOut[5]),
        .I1(p_2_in[5]),
        .I2(p_2_in[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[3]),
        .I4(p_2_in[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(first_tag_is_vlan_TPID_0_d15_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_0_d15_i_9
       (.I0(ClkBAxiEthBClkCrsBusOut[2]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[0]),
        .I4(p_2_in[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[1]),
        .O(first_tag_is_vlan_TPID_0_d15_i_9_n_0));
  CARRY4 first_tag_is_vlan_TPID_0_d15_reg_i_2
       (.CI(first_tag_is_vlan_TPID_0_d15_reg_i_3_n_0),
        .CO({NLW_first_tag_is_vlan_TPID_0_d15_reg_i_2_CO_UNCONNECTED[3:2],\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,first_tag_is_vlan_TPID_0_d15_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_0_d15_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_tag_is_vlan_TPID_0_d15_i_4_n_0,first_tag_is_vlan_TPID_0_d15_i_5_n_0}));
  CARRY4 first_tag_is_vlan_TPID_0_d15_reg_i_3
       (.CI(1'b0),
        .CO({first_tag_is_vlan_TPID_0_d15_reg_i_3_n_0,first_tag_is_vlan_TPID_0_d15_reg_i_3_n_1,first_tag_is_vlan_TPID_0_d15_reg_i_3_n_2,first_tag_is_vlan_TPID_0_d15_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_0_d15_reg_i_3_O_UNCONNECTED[3:0]),
        .S({first_tag_is_vlan_TPID_0_d15_i_6_n_0,first_tag_is_vlan_TPID_0_d15_i_7_n_0,first_tag_is_vlan_TPID_0_d15_i_8_n_0,first_tag_is_vlan_TPID_0_d15_i_9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_tag_is_vlan_TPID_1_d15_i_4
       (.I0(ClkBAxiEthBClkCrsBusOut[31]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_2_3),
        .O(first_tag_is_vlan_TPID_1_d15_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_1_d15_i_5
       (.I0(ClkBAxiEthBClkCrsBusOut[30]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_2_0),
        .I2(first_tag_is_vlan_TPID_0_d15_reg_i_2_1),
        .I3(ClkBAxiEthBClkCrsBusOut[29]),
        .I4(first_tag_is_vlan_TPID_0_d15_reg_i_2_2),
        .I5(ClkBAxiEthBClkCrsBusOut[28]),
        .O(first_tag_is_vlan_TPID_1_d15_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_1_d15_i_6
       (.I0(ClkBAxiEthBClkCrsBusOut[26]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_3_1),
        .I2(first_tag_is_vlan_TPID_0_d15_reg_i_3_2),
        .I3(ClkBAxiEthBClkCrsBusOut[27]),
        .I4(first_tag_is_vlan_TPID_0_d15_reg_i_3_3),
        .I5(ClkBAxiEthBClkCrsBusOut[25]),
        .O(first_tag_is_vlan_TPID_1_d15_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_1_d15_i_7
       (.I0(ClkBAxiEthBClkCrsBusOut[24]),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_i_3_0),
        .I2(p_2_in[7]),
        .I3(ClkBAxiEthBClkCrsBusOut[23]),
        .I4(p_2_in[6]),
        .I5(ClkBAxiEthBClkCrsBusOut[22]),
        .O(first_tag_is_vlan_TPID_1_d15_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_1_d15_i_8
       (.I0(ClkBAxiEthBClkCrsBusOut[21]),
        .I1(p_2_in[5]),
        .I2(p_2_in[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[19]),
        .I4(p_2_in[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[20]),
        .O(first_tag_is_vlan_TPID_1_d15_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_1_d15_i_9
       (.I0(ClkBAxiEthBClkCrsBusOut[18]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[16]),
        .I4(p_2_in[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[17]),
        .O(first_tag_is_vlan_TPID_1_d15_i_9_n_0));
  CARRY4 first_tag_is_vlan_TPID_1_d15_reg_i_2
       (.CI(first_tag_is_vlan_TPID_1_d15_reg_i_3_n_0),
        .CO({NLW_first_tag_is_vlan_TPID_1_d15_reg_i_2_CO_UNCONNECTED[3:2],CO,first_tag_is_vlan_TPID_1_d15_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_1_d15_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_tag_is_vlan_TPID_1_d15_i_4_n_0,first_tag_is_vlan_TPID_1_d15_i_5_n_0}));
  CARRY4 first_tag_is_vlan_TPID_1_d15_reg_i_3
       (.CI(1'b0),
        .CO({first_tag_is_vlan_TPID_1_d15_reg_i_3_n_0,first_tag_is_vlan_TPID_1_d15_reg_i_3_n_1,first_tag_is_vlan_TPID_1_d15_reg_i_3_n_2,first_tag_is_vlan_TPID_1_d15_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_1_d15_reg_i_3_O_UNCONNECTED[3:0]),
        .S({first_tag_is_vlan_TPID_1_d15_i_6_n_0,first_tag_is_vlan_TPID_1_d15_i_7_n_0,first_tag_is_vlan_TPID_1_d15_i_8_n_0,first_tag_is_vlan_TPID_1_d15_i_9_n_0}));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross_26
   (out,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    \ClkBAxiEthBClkCrsBusOut_reg[31]_0 ,
    p_2_in,
    first_tag_is_vlan_TPID_3_d15_reg_i_3_0,
    first_tag_is_vlan_TPID_3_d15_reg_i_3_1,
    first_tag_is_vlan_TPID_3_d15_reg_i_3_2,
    first_tag_is_vlan_TPID_3_d15_reg_i_2_0,
    first_tag_is_vlan_TPID_3_d15_reg_i_2_1,
    first_tag_is_vlan_TPID_3_d15_reg_i_2_2,
    first_tag_is_vlan_TPID_3_d15_reg_i_3_3,
    S,
    first_tag_is_vlan_TPID_3_d15_reg_i_2_3,
    \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ,
    D,
    rx_mac_aclk);
  output [2:0]out;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  output [0:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  input [7:0]p_2_in;
  input first_tag_is_vlan_TPID_3_d15_reg_i_3_0;
  input first_tag_is_vlan_TPID_3_d15_reg_i_3_1;
  input first_tag_is_vlan_TPID_3_d15_reg_i_3_2;
  input first_tag_is_vlan_TPID_3_d15_reg_i_2_0;
  input first_tag_is_vlan_TPID_3_d15_reg_i_2_1;
  input first_tag_is_vlan_TPID_3_d15_reg_i_2_2;
  input first_tag_is_vlan_TPID_3_d15_reg_i_3_3;
  input [0:0]S;
  input first_tag_is_vlan_TPID_3_d15_reg_i_2_3;
  input [0:0]\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  wire [31:0]D;
  wire [0:0]S;
  wire first_tag_is_vlan_TPID_2_d15_i_4_n_0;
  wire first_tag_is_vlan_TPID_2_d15_i_5_n_0;
  wire first_tag_is_vlan_TPID_2_d15_i_6_n_0;
  wire first_tag_is_vlan_TPID_2_d15_i_8_n_0;
  wire first_tag_is_vlan_TPID_2_d15_i_9_n_0;
  wire first_tag_is_vlan_TPID_2_d15_reg_i_2_n_3;
  wire first_tag_is_vlan_TPID_2_d15_reg_i_3_n_0;
  wire first_tag_is_vlan_TPID_2_d15_reg_i_3_n_1;
  wire first_tag_is_vlan_TPID_2_d15_reg_i_3_n_2;
  wire first_tag_is_vlan_TPID_2_d15_reg_i_3_n_3;
  wire first_tag_is_vlan_TPID_3_d15_i_4_n_0;
  wire first_tag_is_vlan_TPID_3_d15_i_5_n_0;
  wire first_tag_is_vlan_TPID_3_d15_i_6_n_0;
  wire first_tag_is_vlan_TPID_3_d15_i_7_n_0;
  wire first_tag_is_vlan_TPID_3_d15_i_8_n_0;
  wire first_tag_is_vlan_TPID_3_d15_i_9_n_0;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_2_0;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_2_1;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_2_2;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_2_3;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_2_n_3;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_0;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_1;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_2;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_3;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_n_0;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_n_1;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_n_2;
  wire first_tag_is_vlan_TPID_3_d15_reg_i_3_n_3;
  wire [7:0]p_2_in;
  wire rx_mac_aclk;
  wire [3:2]NLW_first_tag_is_vlan_TPID_2_d15_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_2_d15_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_2_d15_reg_i_3_O_UNCONNECTED;
  wire [3:2]NLW_first_tag_is_vlan_TPID_3_d15_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_3_d15_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_first_tag_is_vlan_TPID_3_d15_reg_i_3_O_UNCONNECTED;

  assign out[2:0] = ClkBAxiEthBClkCrsBusOut[8:6];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    first_tag_is_vlan_TPID_2_d15_i_4
       (.I0(ClkBAxiEthBClkCrsBusOut[15]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_2_3),
        .O(first_tag_is_vlan_TPID_2_d15_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_2_d15_i_5
       (.I0(ClkBAxiEthBClkCrsBusOut[14]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_2_0),
        .I2(first_tag_is_vlan_TPID_3_d15_reg_i_2_1),
        .I3(ClkBAxiEthBClkCrsBusOut[13]),
        .I4(first_tag_is_vlan_TPID_3_d15_reg_i_2_2),
        .I5(ClkBAxiEthBClkCrsBusOut[12]),
        .O(first_tag_is_vlan_TPID_2_d15_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_2_d15_i_6
       (.I0(ClkBAxiEthBClkCrsBusOut[11]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_3_0),
        .I2(first_tag_is_vlan_TPID_3_d15_reg_i_3_1),
        .I3(ClkBAxiEthBClkCrsBusOut[9]),
        .I4(first_tag_is_vlan_TPID_3_d15_reg_i_3_2),
        .I5(ClkBAxiEthBClkCrsBusOut[10]),
        .O(first_tag_is_vlan_TPID_2_d15_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_2_d15_i_8
       (.I0(ClkBAxiEthBClkCrsBusOut[5]),
        .I1(p_2_in[5]),
        .I2(p_2_in[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[3]),
        .I4(p_2_in[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(first_tag_is_vlan_TPID_2_d15_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_2_d15_i_9
       (.I0(ClkBAxiEthBClkCrsBusOut[2]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[0]),
        .I4(p_2_in[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[1]),
        .O(first_tag_is_vlan_TPID_2_d15_i_9_n_0));
  CARRY4 first_tag_is_vlan_TPID_2_d15_reg_i_2
       (.CI(first_tag_is_vlan_TPID_2_d15_reg_i_3_n_0),
        .CO({NLW_first_tag_is_vlan_TPID_2_d15_reg_i_2_CO_UNCONNECTED[3:2],\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,first_tag_is_vlan_TPID_2_d15_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_2_d15_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_tag_is_vlan_TPID_2_d15_i_4_n_0,first_tag_is_vlan_TPID_2_d15_i_5_n_0}));
  CARRY4 first_tag_is_vlan_TPID_2_d15_reg_i_3
       (.CI(1'b0),
        .CO({first_tag_is_vlan_TPID_2_d15_reg_i_3_n_0,first_tag_is_vlan_TPID_2_d15_reg_i_3_n_1,first_tag_is_vlan_TPID_2_d15_reg_i_3_n_2,first_tag_is_vlan_TPID_2_d15_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_2_d15_reg_i_3_O_UNCONNECTED[3:0]),
        .S({first_tag_is_vlan_TPID_2_d15_i_6_n_0,S,first_tag_is_vlan_TPID_2_d15_i_8_n_0,first_tag_is_vlan_TPID_2_d15_i_9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_tag_is_vlan_TPID_3_d15_i_4
       (.I0(ClkBAxiEthBClkCrsBusOut[31]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_2_3),
        .O(first_tag_is_vlan_TPID_3_d15_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_3_d15_i_5
       (.I0(ClkBAxiEthBClkCrsBusOut[29]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_2_1),
        .I2(first_tag_is_vlan_TPID_3_d15_reg_i_2_0),
        .I3(ClkBAxiEthBClkCrsBusOut[30]),
        .I4(first_tag_is_vlan_TPID_3_d15_reg_i_2_2),
        .I5(ClkBAxiEthBClkCrsBusOut[28]),
        .O(first_tag_is_vlan_TPID_3_d15_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_3_d15_i_6
       (.I0(ClkBAxiEthBClkCrsBusOut[27]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_3_0),
        .I2(first_tag_is_vlan_TPID_3_d15_reg_i_3_2),
        .I3(ClkBAxiEthBClkCrsBusOut[26]),
        .I4(first_tag_is_vlan_TPID_3_d15_reg_i_3_1),
        .I5(ClkBAxiEthBClkCrsBusOut[25]),
        .O(first_tag_is_vlan_TPID_3_d15_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_3_d15_i_7
       (.I0(ClkBAxiEthBClkCrsBusOut[24]),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_i_3_3),
        .I2(p_2_in[6]),
        .I3(ClkBAxiEthBClkCrsBusOut[22]),
        .I4(p_2_in[7]),
        .I5(ClkBAxiEthBClkCrsBusOut[23]),
        .O(first_tag_is_vlan_TPID_3_d15_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_3_d15_i_8
       (.I0(ClkBAxiEthBClkCrsBusOut[21]),
        .I1(p_2_in[5]),
        .I2(p_2_in[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[19]),
        .I4(p_2_in[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[20]),
        .O(first_tag_is_vlan_TPID_3_d15_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_3_d15_i_9
       (.I0(ClkBAxiEthBClkCrsBusOut[18]),
        .I1(p_2_in[2]),
        .I2(p_2_in[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[16]),
        .I4(p_2_in[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[17]),
        .O(first_tag_is_vlan_TPID_3_d15_i_9_n_0));
  CARRY4 first_tag_is_vlan_TPID_3_d15_reg_i_2
       (.CI(first_tag_is_vlan_TPID_3_d15_reg_i_3_n_0),
        .CO({NLW_first_tag_is_vlan_TPID_3_d15_reg_i_2_CO_UNCONNECTED[3:2],\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ,first_tag_is_vlan_TPID_3_d15_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_3_d15_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_tag_is_vlan_TPID_3_d15_i_4_n_0,first_tag_is_vlan_TPID_3_d15_i_5_n_0}));
  CARRY4 first_tag_is_vlan_TPID_3_d15_reg_i_3
       (.CI(1'b0),
        .CO({first_tag_is_vlan_TPID_3_d15_reg_i_3_n_0,first_tag_is_vlan_TPID_3_d15_reg_i_3_n_1,first_tag_is_vlan_TPID_3_d15_reg_i_3_n_2,first_tag_is_vlan_TPID_3_d15_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_tag_is_vlan_TPID_3_d15_reg_i_3_O_UNCONNECTED[3:0]),
        .S({first_tag_is_vlan_TPID_3_d15_i_6_n_0,first_tag_is_vlan_TPID_3_d15_i_7_n_0,first_tag_is_vlan_TPID_3_d15_i_8_n_0,first_tag_is_vlan_TPID_3_d15_i_9_n_0}));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross_30
   (\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ,
    D,
    rx_mac_aclk);
  input [0:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  input [31:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [31:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ;
  wire [31:0]D;
  wire rx_mac_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[16] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[16]),
        .Q(ClkBAxiEthBClkCrsBusOut[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[17] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[17]),
        .Q(ClkBAxiEthBClkCrsBusOut[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[18] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[18]),
        .Q(ClkBAxiEthBClkCrsBusOut[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[19] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[19]),
        .Q(ClkBAxiEthBClkCrsBusOut[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[20] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[20]),
        .Q(ClkBAxiEthBClkCrsBusOut[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[21] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[21]),
        .Q(ClkBAxiEthBClkCrsBusOut[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[22] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[22]),
        .Q(ClkBAxiEthBClkCrsBusOut[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[23] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[23]),
        .Q(ClkBAxiEthBClkCrsBusOut[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[24] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[24]),
        .Q(ClkBAxiEthBClkCrsBusOut[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[25] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[25]),
        .Q(ClkBAxiEthBClkCrsBusOut[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[26] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[26]),
        .Q(ClkBAxiEthBClkCrsBusOut[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[27] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[27]),
        .Q(ClkBAxiEthBClkCrsBusOut[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[28] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[28]),
        .Q(ClkBAxiEthBClkCrsBusOut[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[29] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[29]),
        .Q(ClkBAxiEthBClkCrsBusOut[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[30] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[30]),
        .Q(ClkBAxiEthBClkCrsBusOut[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[31] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[31]),
        .Q(ClkBAxiEthBClkCrsBusOut[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[31]_0 ),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized2
   (CO,
    Q,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    AXI_STR_TXD_ACLK);
  output [0:0]CO;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire [0:0]CO;
  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [0:0]E;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_16_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_17_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_30_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_31_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_32_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_33_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_2 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_3 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_n_3 ;
  wire [15:0]Q;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_O_UNCONNECTED ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_16 
       (.I0(ClkBAxiEthBClkCrsBusOut[7]),
        .I1(Q[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_17 
       (.I0(ClkBAxiEthBClkCrsBusOut[6]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(ClkBAxiEthBClkCrsBusOut[5]),
        .I4(Q[12]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_30 
       (.I0(ClkBAxiEthBClkCrsBusOut[3]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(ClkBAxiEthBClkCrsBusOut[1]),
        .I4(Q[10]),
        .I5(ClkBAxiEthBClkCrsBusOut[2]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_31 
       (.I0(ClkBAxiEthBClkCrsBusOut[0]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(ClkBAxiEthBClkCrsBusOut[14]),
        .I4(Q[7]),
        .I5(ClkBAxiEthBClkCrsBusOut[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_32 
       (.I0(ClkBAxiEthBClkCrsBusOut[12]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ClkBAxiEthBClkCrsBusOut[13]),
        .I4(Q[3]),
        .I5(ClkBAxiEthBClkCrsBusOut[11]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_33 
       (.I0(ClkBAxiEthBClkCrsBusOut[10]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[8]),
        .I4(Q[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[9]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_33_n_0 ));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15 
       (.CI(1'b0),
        .CO({\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_1 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_2 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_O_UNCONNECTED [3:0]),
        .S({\GEN_TAG0_HIT.tag0TpidHit_int_i_30_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_31_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_32_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_33_n_0 }));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5 
       (.CI(\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_15_n_0 ),
        .CO({\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_CO_UNCONNECTED [3:2],CO,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_TAG0_HIT.tag0TpidHit_int_i_16_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_17_n_0 }));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_2
   (CO,
    Q,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    AXI_STR_TXD_ACLK);
  output [0:0]CO;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire [0:0]CO;
  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [0:0]E;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_13_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_14_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_26_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_27_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_28_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_29_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_2 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_3 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_n_3 ;
  wire [15:0]Q;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_O_UNCONNECTED ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_13 
       (.I0(ClkBAxiEthBClkCrsBusOut[7]),
        .I1(Q[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_14 
       (.I0(ClkBAxiEthBClkCrsBusOut[6]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(ClkBAxiEthBClkCrsBusOut[5]),
        .I4(Q[12]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_26 
       (.I0(ClkBAxiEthBClkCrsBusOut[3]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(ClkBAxiEthBClkCrsBusOut[2]),
        .I4(Q[9]),
        .I5(ClkBAxiEthBClkCrsBusOut[1]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_27 
       (.I0(ClkBAxiEthBClkCrsBusOut[15]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(ClkBAxiEthBClkCrsBusOut[0]),
        .I4(Q[6]),
        .I5(ClkBAxiEthBClkCrsBusOut[14]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_28 
       (.I0(ClkBAxiEthBClkCrsBusOut[13]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[11]),
        .I4(Q[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[12]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_29 
       (.I0(ClkBAxiEthBClkCrsBusOut[10]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[8]),
        .I4(Q[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[9]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_29_n_0 ));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12 
       (.CI(1'b0),
        .CO({\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_1 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_2 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_O_UNCONNECTED [3:0]),
        .S({\GEN_TAG0_HIT.tag0TpidHit_int_i_26_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_27_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_28_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_29_n_0 }));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4 
       (.CI(\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_12_n_0 ),
        .CO({\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_CO_UNCONNECTED [3:2],CO,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_TAG0_HIT.tag0TpidHit_int_i_13_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_14_n_0 }));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_3
   (CO,
    Q,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    AXI_STR_TXD_ACLK);
  output [0:0]CO;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire [0:0]CO;
  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [0:0]E;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_18_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_19_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_20_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_21_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_7_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_8_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_n_3 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_2 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_3 ;
  wire [15:0]Q;
  wire [3:2]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_O_UNCONNECTED ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_18 
       (.I0(ClkBAxiEthBClkCrsBusOut[3]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(ClkBAxiEthBClkCrsBusOut[2]),
        .I4(Q[9]),
        .I5(ClkBAxiEthBClkCrsBusOut[1]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_19 
       (.I0(ClkBAxiEthBClkCrsBusOut[0]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(ClkBAxiEthBClkCrsBusOut[14]),
        .I4(Q[7]),
        .I5(ClkBAxiEthBClkCrsBusOut[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_20 
       (.I0(ClkBAxiEthBClkCrsBusOut[13]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[11]),
        .I4(Q[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[12]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_21 
       (.I0(ClkBAxiEthBClkCrsBusOut[10]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ClkBAxiEthBClkCrsBusOut[8]),
        .I4(Q[1]),
        .I5(ClkBAxiEthBClkCrsBusOut[9]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_7 
       (.I0(ClkBAxiEthBClkCrsBusOut[7]),
        .I1(Q[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_8 
       (.I0(ClkBAxiEthBClkCrsBusOut[6]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(ClkBAxiEthBClkCrsBusOut[5]),
        .I4(Q[12]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_8_n_0 ));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2 
       (.CI(\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_0 ),
        .CO({\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_CO_UNCONNECTED [3:2],CO,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_TAG0_HIT.tag0TpidHit_int_i_7_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_8_n_0 }));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6 
       (.CI(1'b0),
        .CO({\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_1 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_2 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_6_O_UNCONNECTED [3:0]),
        .S({\GEN_TAG0_HIT.tag0TpidHit_int_i_18_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_19_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_20_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_21_n_0 }));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_31
   (\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    D,
    rx_mac_aclk);
  input [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input [15:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [15:0]D;
  wire rx_mac_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized2_4
   (CO,
    Q,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[15]_0 ,
    AXI_STR_TXD_ACLK);
  output [0:0]CO;
  input [15:0]Q;
  input [0:0]E;
  input [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire [0:0]CO;
  (* async_reg = "true" *) wire [15:0]ClkBAxiEthBClkCrsBusOut;
  wire [15:0]\ClkBAxiEthBClkCrsBusOut_reg[15]_0 ;
  wire [0:0]E;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_10_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_11_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_22_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_23_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_24_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_25_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_n_3 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_2 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_3 ;
  wire [15:0]Q;
  wire [3:2]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_O_UNCONNECTED ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [10]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [11]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [12]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [13]),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [14]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [15]),
        .Q(ClkBAxiEthBClkCrsBusOut[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [8]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[15]_0 [9]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_10 
       (.I0(ClkBAxiEthBClkCrsBusOut[7]),
        .I1(Q[15]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_11 
       (.I0(ClkBAxiEthBClkCrsBusOut[5]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(ClkBAxiEthBClkCrsBusOut[6]),
        .I4(Q[12]),
        .I5(ClkBAxiEthBClkCrsBusOut[4]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_22 
       (.I0(ClkBAxiEthBClkCrsBusOut[3]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(ClkBAxiEthBClkCrsBusOut[1]),
        .I4(Q[10]),
        .I5(ClkBAxiEthBClkCrsBusOut[2]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_23 
       (.I0(ClkBAxiEthBClkCrsBusOut[0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(ClkBAxiEthBClkCrsBusOut[15]),
        .I4(Q[6]),
        .I5(ClkBAxiEthBClkCrsBusOut[14]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_24 
       (.I0(ClkBAxiEthBClkCrsBusOut[13]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ClkBAxiEthBClkCrsBusOut[11]),
        .I4(Q[4]),
        .I5(ClkBAxiEthBClkCrsBusOut[12]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_25 
       (.I0(ClkBAxiEthBClkCrsBusOut[9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ClkBAxiEthBClkCrsBusOut[10]),
        .I4(Q[0]),
        .I5(ClkBAxiEthBClkCrsBusOut[8]),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_25_n_0 ));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3 
       (.CI(\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_0 ),
        .CO({\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_CO_UNCONNECTED [3:2],CO,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_TAG0_HIT.tag0TpidHit_int_i_10_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_11_n_0 }));
  CARRY4 \GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9 
       (.CI(1'b0),
        .CO({\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_1 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_2 ,\GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_TAG0_HIT.tag0TpidHit_int_reg_i_9_O_UNCONNECTED [3:0]),
        .S({\GEN_TAG0_HIT.tag0TpidHit_int_i_22_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_23_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_24_n_0 ,\GEN_TAG0_HIT.tag0TpidHit_int_i_25_n_0 }));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized4
   (out,
    \ClkBAxiEthBClkCrsBusOut_reg[9]_0 ,
    \first_vlan_tag_bram_value_d18_reg[30] ,
    Q,
    \rx_client_rxd_dpmem_wr_data_d1[35]_i_3 ,
    E,
    D,
    rx_mac_aclk);
  output [7:0]out;
  output \ClkBAxiEthBClkCrsBusOut_reg[9]_0 ;
  output \first_vlan_tag_bram_value_d18_reg[30] ;
  input [0:0]Q;
  input \rx_client_rxd_dpmem_wr_data_d1[35]_i_3 ;
  input [0:0]E;
  input [12:0]D;
  input rx_mac_aclk;

  (* async_reg = "true" *) wire [14:0]ClkBAxiEthBClkCrsBusOut;
  wire \ClkBAxiEthBClkCrsBusOut_reg[9]_0 ;
  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \first_vlan_tag_bram_value_d18_reg[30] ;
  wire \rx_client_rxd_dpmem_wr_data_d1[35]_i_3 ;
  wire rx_mac_aclk;

  assign out[7] = ClkBAxiEthBClkCrsBusOut[14];
  assign out[6:4] = ClkBAxiEthBClkCrsBusOut[11:9];
  assign out[3:2] = ClkBAxiEthBClkCrsBusOut[6:5];
  assign out[1:0] = ClkBAxiEthBClkCrsBusOut[2:1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[10] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[9]),
        .Q(ClkBAxiEthBClkCrsBusOut[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[11] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[10]),
        .Q(ClkBAxiEthBClkCrsBusOut[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[12] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[11]),
        .Q(ClkBAxiEthBClkCrsBusOut[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[13] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ClkBAxiEthBClkCrsBusOut[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[14] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[12]),
        .Q(ClkBAxiEthBClkCrsBusOut[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[8] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[9] 
       (.C(rx_mac_aclk),
        .CE(E),
        .D(D[8]),
        .Q(ClkBAxiEthBClkCrsBusOut[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77F7FFFF)) 
    \rx_client_rxd_dpmem_wr_data_d1[35]_i_4 
       (.I0(ClkBAxiEthBClkCrsBusOut[9]),
        .I1(ClkBAxiEthBClkCrsBusOut[11]),
        .I2(ClkBAxiEthBClkCrsBusOut[10]),
        .I3(Q),
        .I4(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3 ),
        .O(\ClkBAxiEthBClkCrsBusOut_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \rxd_mem_addr_cntr[10]_i_10__0 
       (.I0(Q),
        .I1(ClkBAxiEthBClkCrsBusOut[10]),
        .I2(ClkBAxiEthBClkCrsBusOut[11]),
        .I3(ClkBAxiEthBClkCrsBusOut[9]),
        .O(\first_vlan_tag_bram_value_d18_reg[30] ));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized6
   (out,
    E,
    Q,
    AXI_STR_TXD_ACLK);
  output [1:0]out;
  input [0:0]E;
  input [1:0]Q;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  (* async_reg = "true" *) wire [1:0]ClkBAxiEthBClkCrsBusOut;
  wire [0:0]E;
  wire [1:0]Q;

  assign out[1:0] = ClkBAxiEthBClkCrsBusOut;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(Q[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized6_1
   (out,
    axi_str_txd_tlast_1_reg,
    \ClkBAxiEthBClkCrsBusOut_reg[1]_0 ,
    axi_str_txd_tlast_1,
    Q,
    E,
    \ClkBAxiEthBClkCrsBusOut_reg[1]_1 ,
    AXI_STR_TXD_ACLK);
  output [1:0]out;
  output axi_str_txd_tlast_1_reg;
  output \ClkBAxiEthBClkCrsBusOut_reg[1]_0 ;
  input axi_str_txd_tlast_1;
  input [0:0]Q;
  input [0:0]E;
  input [1:0]\ClkBAxiEthBClkCrsBusOut_reg[1]_1 ;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  (* async_reg = "true" *) wire [1:0]ClkBAxiEthBClkCrsBusOut;
  wire \ClkBAxiEthBClkCrsBusOut_reg[1]_0 ;
  wire [1:0]\ClkBAxiEthBClkCrsBusOut_reg[1]_1 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_str_txd_tlast_1;
  wire axi_str_txd_tlast_1_reg;

  assign out[1:0] = ClkBAxiEthBClkCrsBusOut;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[1]_1 [0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(E),
        .D(\ClkBAxiEthBClkCrsBusOut_reg[1]_1 [1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_txd_wr_cs[3]_i_2 
       (.I0(ClkBAxiEthBClkCrsBusOut[1]),
        .I1(ClkBAxiEthBClkCrsBusOut[0]),
        .I2(axi_str_txd_tlast_1),
        .I3(Q),
        .O(\ClkBAxiEthBClkCrsBusOut_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \axi_str_txd_tdata_dly1[31]_i_17 
       (.I0(axi_str_txd_tlast_1),
        .I1(ClkBAxiEthBClkCrsBusOut[0]),
        .I2(ClkBAxiEthBClkCrsBusOut[1]),
        .O(axi_str_txd_tlast_1_reg));
endmodule

(* ORIG_REF_NAME = "bus_clk_cross" *) 
module bd_6e76_eth_buf_0_bus_clk_cross__parameterized8
   (tx_ifg_delay,
    E,
    D,
    tx_mac_aclk);
  output [24:31]tx_ifg_delay;
  input [0:0]E;
  input [7:0]D;
  input tx_mac_aclk;

  (* async_reg = "true" *) wire [0:7]ClkBAxiEthBClkCrsBusOut;
  wire [7:0]D;
  wire [0:0]E;
  wire tx_mac_aclk;

  assign tx_ifg_delay[24] = ClkBAxiEthBClkCrsBusOut[7];
  assign tx_ifg_delay[25] = ClkBAxiEthBClkCrsBusOut[6];
  assign tx_ifg_delay[26] = ClkBAxiEthBClkCrsBusOut[5];
  assign tx_ifg_delay[27] = ClkBAxiEthBClkCrsBusOut[4];
  assign tx_ifg_delay[28] = ClkBAxiEthBClkCrsBusOut[3];
  assign tx_ifg_delay[29] = ClkBAxiEthBClkCrsBusOut[2];
  assign tx_ifg_delay[30] = ClkBAxiEthBClkCrsBusOut[1];
  assign tx_ifg_delay[31] = ClkBAxiEthBClkCrsBusOut[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[0] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[0]),
        .Q(ClkBAxiEthBClkCrsBusOut[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[1] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[1]),
        .Q(ClkBAxiEthBClkCrsBusOut[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[2] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[2]),
        .Q(ClkBAxiEthBClkCrsBusOut[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[3] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[3]),
        .Q(ClkBAxiEthBClkCrsBusOut[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[4] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[4]),
        .Q(ClkBAxiEthBClkCrsBusOut[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[5] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[5]),
        .Q(ClkBAxiEthBClkCrsBusOut[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[6] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[6]),
        .Q(ClkBAxiEthBClkCrsBusOut[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \ClkBAxiEthBClkCrsBusOut_reg[7] 
       (.C(tx_mac_aclk),
        .CE(E),
        .D(D[7]),
        .Q(ClkBAxiEthBClkCrsBusOut[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module bd_6e76_eth_buf_0_dc_ss_fwft
   (D,
    fifoAlmostFull,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_LAST,
    \count_reg[4] ,
    out,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \FSM_onehot_rxd_axistream_current_state_reg[2] ,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    E,
    AXI_STR_RXD_ACLK);
  output [2:0]D;
  output fifoAlmostFull;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_LAST;
  input \count_reg[4] ;
  input out;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [6:0]Q;
  input [0:0]CO;
  input \FSM_onehot_rxd_axistream_current_state_reg[2] ;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input [0:0]E;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[2] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [6:0]Q;
  wire \count_reg[4] ;
  wire fifoAlmostFull;
  wire out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_updn_cntr dc
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[2] (\FSM_onehot_rxd_axistream_current_state_reg[2] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\count_reg[2]_0 (fifoAlmostFull),
        .\count_reg[4]_0 (\count_reg[4] ),
        .out(out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module bd_6e76_eth_buf_0_dmem
   (Q,
    reset2axi_str_rxd,
    E,
    p_0_out,
    AXI_STR_RXD_ACLK);
  output [35:0]Q;
  input reset2axi_str_rxd;
  input [0:0]E;
  input [35:0]p_0_out;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [35:0]Q;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;

  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[10]),
        .Q(Q[10]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[11]),
        .Q(Q[11]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[12]),
        .Q(Q[12]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[13]),
        .Q(Q[13]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[14]),
        .Q(Q[14]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[15]),
        .Q(Q[15]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[16]),
        .Q(Q[16]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[17]),
        .Q(Q[17]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[18]),
        .Q(Q[18]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[19]),
        .Q(Q[19]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[20]),
        .Q(Q[20]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[21]),
        .Q(Q[21]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[22]),
        .Q(Q[22]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[23]),
        .Q(Q[23]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[24]),
        .Q(Q[24]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[25]),
        .Q(Q[25]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[26]),
        .Q(Q[26]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[27]),
        .Q(Q[27]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[28]),
        .Q(Q[28]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[29]),
        .Q(Q[29]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[30]),
        .Q(Q[30]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[31]),
        .Q(Q[31]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[32]),
        .Q(Q[32]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[33]),
        .Q(Q[33]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[34]),
        .Q(Q[34]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[35]),
        .Q(Q[35]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[8]),
        .Q(Q[8]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(p_0_out[9]),
        .Q(Q[9]),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module bd_6e76_eth_buf_0_fifo_generator_ramfifo
   (\gcc0.gc0.count_d1_reg[4] ,
    E,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    p_0_out);
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [7:0]Q;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [35:0]p_0_out;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [35:0]p_0_out;
  wire p_5_out;
  wire p_7_out;
  wire ram_rd_en_i;
  wire [4:2]rd_pntr_plus1;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(p_7_out),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4] (rd_pntr_plus1),
        .\gpregsm1.curr_fwft_state_reg[0] (ram_rd_en_i),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (p_5_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_i_2(\gcc0.gc0.count_d1_reg[4] ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
  bd_6e76_eth_buf_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(p_7_out),
        .\FSM_onehot_rxd_axistream_current_state_reg[2] (E),
        .Q(Q[2]),
        .\gc0.count_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_i_3(rd_pntr_plus1),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_0 ),
        .ram_full_fb_i_reg_0(\gc0.count_d1_reg[4] ),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  bd_6e76_eth_buf_0_memory \gntv_or_sync_fifo.mem 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(ram_rd_en_i),
        .\goreg_dm.dout_i_reg[35]_0 (\goreg_dm.dout_i_reg[35] ),
        .\goreg_dm.dout_i_reg[35]_1 (p_5_out),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module bd_6e76_eth_buf_0_fifo_generator_top
   (\gcc0.gc0.count_d1_reg[4] ,
    E,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    p_0_out);
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [7:0]Q;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [35:0]p_0_out;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_fifo_generator_ramfifo \grf.rf 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module bd_6e76_eth_buf_0_fifo_generator_v13_2_3
   (\gcc0.gc0.count_d1_reg[4] ,
    E,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    p_0_out);
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [7:0]Q;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [35:0]p_0_out;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module bd_6e76_eth_buf_0_fifo_generator_v13_2_3_synth
   (\gcc0.gc0.count_d1_reg[4] ,
    E,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    p_0_out);
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [7:0]Q;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [35:0]p_0_out;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_fifo_generator_top \gconvfifo.rf 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q(Q),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module bd_6e76_eth_buf_0_memory
   (\goreg_dm.dout_i_reg[35]_0 ,
    reset2axi_str_rxd,
    E,
    p_0_out,
    AXI_STR_RXD_ACLK,
    \goreg_dm.dout_i_reg[35]_1 );
  output [35:0]\goreg_dm.dout_i_reg[35]_0 ;
  input reset2axi_str_rxd;
  input [0:0]E;
  input [35:0]p_0_out;
  input AXI_STR_RXD_ACLK;
  input [0:0]\goreg_dm.dout_i_reg[35]_1 ;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [35:0]dout_i;
  wire [35:0]\goreg_dm.dout_i_reg[35]_0 ;
  wire [0:0]\goreg_dm.dout_i_reg[35]_1 ;
  wire [35:0]p_0_out;
  wire reset2axi_str_rxd;

  bd_6e76_eth_buf_0_dmem \gdm.dm_gen.dm 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(E),
        .Q(dout_i),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[0]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[10]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [10]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[11]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [11]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[12]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [12]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[13]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [13]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[14]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [14]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[15]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [15]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[16]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [16]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[17]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [17]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[18]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [18]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[19]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [19]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[1]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[20]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [20]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[21]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [21]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[22]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [22]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[23]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [23]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[24]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [24]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[25]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [25]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[26]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [26]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[27]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [27]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[28]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [28]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[29]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [29]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[2]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[30]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [30]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[31]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [31]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[32]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [32]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[33]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [33]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[34]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [34]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[35]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [35]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[3]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[4]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[5]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[6]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [6]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[7]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [7]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[8]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [8]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\goreg_dm.dout_i_reg[35]_1 ),
        .D(dout_i[9]),
        .Q(\goreg_dm.dout_i_reg[35]_0 [9]),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module bd_6e76_eth_buf_0_rd_bin_cntr
   (ram_empty_fb_i_reg,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_reg[4]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    out,
    ram_empty_fb_i_reg_0,
    Q,
    reset2axi_str_rxd,
    E,
    ram_empty_fb_i_reg_1,
    ram_empty_fb_i_i_2_0,
    AXI_STR_RXD_ACLK);
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[0]_0 ;
  output [2:0]\gc0.count_reg[4]_0 ;
  output [4:0]\gc0.count_d1_reg[4]_0 ;
  input out;
  input ram_empty_fb_i_reg_0;
  input [0:0]Q;
  input reset2axi_str_rxd;
  input [0:0]E;
  input ram_empty_fb_i_reg_1;
  input [4:0]ram_empty_fb_i_i_2_0;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_d1_reg[0]_0 ;
  wire [4:0]\gc0.count_d1_reg[4]_0 ;
  wire [2:0]\gc0.count_reg[4]_0 ;
  wire out;
  wire [4:0]plusOp;
  wire [4:0]ram_empty_fb_i_i_2_0;
  wire ram_empty_fb_i_i_3_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_fb_i_reg_1;
  wire [1:0]rd_pntr_plus1;
  wire reset2axi_str_rxd;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(\gc0.count_reg[4]_0 [0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_reg[4]_0 [0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(\gc0.count_reg[4]_0 [1]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_reg[4]_0 [1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gc0.count_reg[4]_0 [0]),
        .I4(\gc0.count_reg[4]_0 [2]),
        .O(plusOp[4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[4]_0 [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[4]_0 [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\gc0.count_reg[4]_0 [0]),
        .Q(\gc0.count_d1_reg[4]_0 [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\gc0.count_reg[4]_0 [1]),
        .Q(\gc0.count_d1_reg[4]_0 [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\gc0.count_reg[4]_0 [2]),
        .Q(\gc0.count_d1_reg[4]_0 [4]),
        .R(reset2axi_str_rxd));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .S(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[2]),
        .Q(\gc0.count_reg[4]_0 [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[3]),
        .Q(\gc0.count_reg[4]_0 [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(plusOp[4]),
        .Q(\gc0.count_reg[4]_0 [2]),
        .R(reset2axi_str_rxd));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC8CC)) 
    ram_empty_fb_i_i_1
       (.I0(\gc0.count_d1_reg[0]_0 ),
        .I1(out),
        .I2(ram_empty_fb_i_reg_0),
        .I3(Q),
        .I4(reset2axi_str_rxd),
        .I5(ram_empty_fb_i_i_3_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_4_n_0),
        .I1(\gc0.count_d1_reg[4]_0 [0]),
        .I2(ram_empty_fb_i_i_2_0[0]),
        .I3(\gc0.count_d1_reg[4]_0 [1]),
        .I4(ram_empty_fb_i_i_2_0[1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000080000800008)) 
    ram_empty_fb_i_i_3
       (.I0(E),
        .I1(ram_empty_fb_i_reg_1),
        .I2(ram_empty_fb_i_i_2_0[0]),
        .I3(ram_empty_fb_i_i_2_0[1]),
        .I4(rd_pntr_plus1[0]),
        .I5(rd_pntr_plus1[1]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(\gc0.count_d1_reg[4]_0 [2]),
        .I1(ram_empty_fb_i_i_2_0[2]),
        .I2(\gc0.count_d1_reg[4]_0 [3]),
        .I3(ram_empty_fb_i_i_2_0[3]),
        .I4(\gc0.count_d1_reg[4]_0 [4]),
        .I5(ram_empty_fb_i_i_2_0[4]),
        .O(ram_empty_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module bd_6e76_eth_buf_0_rd_fwft
   (out,
    \gpregsm1.user_valid_reg_0 ,
    \gpregsm1.user_valid_reg_1 ,
    E,
    D,
    AXI_STR_RXD_VALID,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    \gpregsm1.curr_fwft_state_reg[0]_1 ,
    AXI_STR_RXD_READY_0,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    aempty_fwft_i_reg_0,
    Q,
    CO,
    fifoAlmostFull,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_1 ,
    \count_reg[0] );
  output out;
  output \gpregsm1.user_valid_reg_0 ;
  output \gpregsm1.user_valid_reg_1 ;
  output [0:0]E;
  output [2:0]D;
  output AXI_STR_RXD_VALID;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_1 ;
  output [0:0]AXI_STR_RXD_READY_0;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input aempty_fwft_i_reg_0;
  input [2:0]Q;
  input [0:0]CO;
  input fifoAlmostFull;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  input [0:0]\FSM_onehot_rxd_axistream_current_state_reg[4]_1 ;
  input \count_reg[0] ;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_READY;
  wire [0:0]AXI_STR_RXD_READY_0;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[4]_1 ;
  wire [2:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg_0;
  wire \count_reg[0] ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire fifoAlmostFull;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_1 ;
  wire \gpregsm1.user_valid_reg_1 ;
  wire [1:0]next_fwft_state;
  wire reset2axi_str_rxd;
  (* DONT_TOUCH *) wire user_valid;

  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out = empty_fwft_i;
  LUT1 #(
    .INIT(2'h1)) 
    AXI_STR_RXD_VALID_INST_0
       (.I0(empty_fwft_i),
        .O(AXI_STR_RXD_VALID));
  LUT4 #(
    .INIT(16'h0F08)) 
    \FSM_onehot_rxd_axistream_current_state[3]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(empty_fwft_i),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF88F888FF88FF88)) 
    \FSM_onehot_rxd_axistream_current_state[4]_i_1 
       (.I0(Q[1]),
        .I1(empty_fwft_i),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .I3(Q[2]),
        .I4(\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .I5(\FSM_onehot_rxd_axistream_current_state_reg[4]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8A00)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_1 
       (.I0(Q[0]),
        .I1(empty_fwft_i),
        .I2(CO),
        .I3(fifoAlmostFull),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFF8FEF0FAF0FFF0)) 
    aempty_fwft_fb_i_i_1
       (.I0(aempty_fwft_i_reg_0),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    \count[4]_i_2 
       (.I0(user_valid),
        .I1(reset2axi_str_rxd),
        .I2(AXI_STR_RXD_READY),
        .O(\gpregsm1.user_valid_reg_1 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \count[5]_i_1 
       (.I0(AXI_STR_RXD_READY),
        .I1(user_valid),
        .I2(Q[0]),
        .I3(\count_reg[0] ),
        .O(AXI_STR_RXD_READY_0));
  LUT5 #(
    .INIT(32'hFAF0FEFA)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(AXI_STR_RXD_READY),
        .I2(reset2axi_str_rxd),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1
       (.I0(AXI_STR_RXD_READY),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(reset2axi_str_rxd),
        .I2(AXI_STR_RXD_READY),
        .I3(curr_fwft_state[0]),
        .I4(aempty_fwft_i_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_dm.dout_i[35]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(AXI_STR_RXD_READY),
        .I2(curr_fwft_state[1]),
        .O(\gpregsm1.curr_fwft_state_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gpr1.dout_i[35]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(AXI_STR_RXD_READY),
        .I2(curr_fwft_state[1]),
        .I3(aempty_fwft_i_reg_0),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(AXI_STR_RXD_READY),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(AXI_STR_RXD_READY),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(reset2axi_str_rxd));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module bd_6e76_eth_buf_0_rd_logic
   (\gc0.count_d1_reg[0] ,
    E,
    \gc0.count_reg[4] ,
    \gc0.count_d1_reg[4] ,
    D,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXD_LAST,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    out,
    Q,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_i_2,
    CO,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[4]_0 );
  output \gc0.count_d1_reg[0] ;
  output [0:0]E;
  output [2:0]\gc0.count_reg[4] ;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [5:0]D;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output AXI_STR_RXD_LAST;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input out;
  input [7:0]Q;
  input ram_empty_fb_i_reg;
  input [4:0]ram_empty_fb_i_i_2;
  input [0:0]CO;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  input \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[4]_0 ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [7:0]Q;
  wire cntr_en;
  wire fifoAlmostFull;
  wire fifoEmpty;
  wire \gc0.count_d1_reg[0] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [2:0]\gc0.count_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire \gr1.gr1_int.rfwft_n_2 ;
  wire out;
  wire p_2_out;
  wire p_3_out;
  wire [4:0]ram_empty_fb_i_i_2;
  wire ram_empty_fb_i_reg;
  wire reset2axi_str_rxd;
  wire rpntr_n_0;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  bd_6e76_eth_buf_0_dc_ss_fwft \gr1.gdcf.dc 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .CO(CO),
        .D({D[5:4],D[0]}),
        .E(cntr_en),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[2] (fifoEmpty),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (\FSM_sequential_rxs_axistream_current_state_reg[0] ),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (\FSM_sequential_rxs_axistream_current_state_reg[1] ),
        .Q({Q[7:5],Q[3:0]}),
        .\count_reg[4] (\gr1.gr1_int.rfwft_n_2 ),
        .fifoAlmostFull(fifoAlmostFull),
        .out(p_3_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (\rxd_mem_addr_cntr_reg[0] ),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (\rxd_mem_last_read_out_ptr_reg_reg[0] ));
  bd_6e76_eth_buf_0_rd_fwft \gr1.gr1_int.rfwft 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_READY_0(cntr_en),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(CO),
        .D(D[3:1]),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state_reg[4] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_onehot_rxd_axistream_current_state_reg[4]_0 ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_1 (\rxd_mem_last_read_out_ptr_reg_reg[0] [2]),
        .Q(Q[4:2]),
        .aempty_fwft_i_reg_0(p_2_out),
        .\count_reg[0] (out),
        .fifoAlmostFull(fifoAlmostFull),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[0]_1 (\gpregsm1.curr_fwft_state_reg[0]_0 ),
        .\gpregsm1.user_valid_reg_0 (p_3_out),
        .\gpregsm1.user_valid_reg_1 (\gr1.gr1_int.rfwft_n_2 ),
        .out(fifoEmpty),
        .reset2axi_str_rxd(reset2axi_str_rxd));
  bd_6e76_eth_buf_0_rd_status_flags_ss \grss.rsts 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(rpntr_n_0));
  bd_6e76_eth_buf_0_rd_bin_cntr rpntr
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(E),
        .Q(Q[2]),
        .\gc0.count_d1_reg[0]_0 (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[4]_0 (\gc0.count_reg[4] ),
        .out(p_2_out),
        .ram_empty_fb_i_i_2_0(ram_empty_fb_i_i_2),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(out),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module bd_6e76_eth_buf_0_rd_status_flags_ss
   (out,
    ram_empty_fb_i_reg_0,
    AXI_STR_RXD_ACLK);
  output out;
  input ram_empty_fb_i_reg_0;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reg_16bl" *) 
module bd_6e76_eth_buf_0_reg_16bl
   (D,
    \reg_data_reg[16]_0 ,
    \Shim2IP_RdCE_reg[9] ,
    \IP2Bus_Data_reg[16] ,
    \IP2Bus_Data_reg[30] ,
    pcspma_status_cross,
    \IP2Bus_Data_reg[16]_0 ,
    \IP2Bus_Data_reg[16]_1 ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[18]_0 ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 ,
    \IP2Bus_Data_reg[30]_2 ,
    \IP2Bus_Data_reg[30]_3 ,
    \IP2Bus_Data[30]_i_2_0 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [1:0]D;
  output [15:0]\reg_data_reg[16]_0 ;
  output \Shim2IP_RdCE_reg[9] ;
  input [1:0]\IP2Bus_Data_reg[16] ;
  input [5:0]\IP2Bus_Data_reg[30] ;
  input [0:0]pcspma_status_cross;
  input \IP2Bus_Data_reg[16]_0 ;
  input [1:0]\IP2Bus_Data_reg[16]_1 ;
  input \IP2Bus_Data_reg[18] ;
  input \IP2Bus_Data_reg[18]_0 ;
  input \IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;
  input [0:0]\IP2Bus_Data_reg[30]_2 ;
  input \IP2Bus_Data_reg[30]_3 ;
  input [0:0]\IP2Bus_Data[30]_i_2_0 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [15:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [1:0]D;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire [0:0]\IP2Bus_Data[30]_i_2_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire [1:0]\IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[16]_0 ;
  wire [1:0]\IP2Bus_Data_reg[16]_1 ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[18]_0 ;
  wire [5:0]\IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire [0:0]\IP2Bus_Data_reg[30]_2 ;
  wire \IP2Bus_Data_reg[30]_3 ;
  wire S_AXI_ACLK;
  wire [15:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[9] ;
  wire [0:0]pcspma_status_cross;
  wire [15:0]\reg_data_reg[16]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[16] [1]),
        .I2(\IP2Bus_Data_reg[30] [1]),
        .I3(pcspma_status_cross),
        .I4(\IP2Bus_Data_reg[30] [0]),
        .I5(\IP2Bus_Data_reg[16]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\reg_data_reg[16]_0 [15]),
        .I1(\IP2Bus_Data_reg[30] [2]),
        .I2(\IP2Bus_Data_reg[16]_1 [1]),
        .I3(\IP2Bus_Data_reg[30] [3]),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data_reg[30] [2]),
        .I1(\reg_data_reg[16]_0 [13]),
        .I2(\IP2Bus_Data_reg[30] [3]),
        .I3(\IP2Bus_Data_reg[16]_1 [0]),
        .I4(\IP2Bus_Data_reg[18] ),
        .I5(\IP2Bus_Data_reg[18]_0 ),
        .O(\Shim2IP_RdCE_reg[9] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[30]_0 ),
        .I2(\IP2Bus_Data_reg[30]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[30]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[30]_2 ),
        .I2(\IP2Bus_Data_reg[30] [5]),
        .I3(\IP2Bus_Data_reg[16] [0]),
        .I4(\IP2Bus_Data_reg[30] [1]),
        .I5(\IP2Bus_Data_reg[30]_3 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\reg_data_reg[16]_0 [1]),
        .I1(\IP2Bus_Data_reg[30] [2]),
        .I2(\IP2Bus_Data[30]_i_2_0 ),
        .I3(\IP2Bus_Data_reg[30] [4]),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[16]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[16]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[16]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[16]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[16]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[16]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[16]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[16]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[16]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[16]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[16]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[16]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[16]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[16]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[16]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[16]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_6e76_eth_buf_0_reg_32b
   (\Shim2IP_RdCE_reg[7] ,
    \reg_data_reg[0]_0 ,
    \reg_data_reg[18]_0 ,
    \reg_data_reg[23]_0 ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[25]_0 ,
    \reg_data_reg[26]_0 ,
    \reg_data_reg[28]_0 ,
    \reg_data_reg[29]_0 ,
    \IP2Bus_Data[28]_i_3 ,
    \IP2Bus_Data_reg[16] ,
    \IP2Bus_Data_reg[16]_0 ,
    DOBDO,
    \IP2Bus_Data[23]_i_6 ,
    \IP2Bus_Data[28]_i_3_0 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \Shim2IP_RdCE_reg[7] ;
  output [31:0]\reg_data_reg[0]_0 ;
  output \reg_data_reg[18]_0 ;
  output \reg_data_reg[23]_0 ;
  output \reg_data_reg[24]_0 ;
  output \reg_data_reg[25]_0 ;
  output \reg_data_reg[26]_0 ;
  output \reg_data_reg[28]_0 ;
  output \reg_data_reg[29]_0 ;
  input [4:0]\IP2Bus_Data[28]_i_3 ;
  input [3:0]\IP2Bus_Data_reg[16] ;
  input \IP2Bus_Data_reg[16]_0 ;
  input [0:0]DOBDO;
  input [1:0]\IP2Bus_Data[23]_i_6 ;
  input [0:0]\IP2Bus_Data[28]_i_3_0 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [0:0]DOBDO;
  wire [1:0]\IP2Bus_Data[23]_i_6 ;
  wire [4:0]\IP2Bus_Data[28]_i_3 ;
  wire [0:0]\IP2Bus_Data[28]_i_3_0 ;
  wire [3:0]\IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[16]_0 ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[7] ;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire \reg_data_reg[18]_0 ;
  wire \reg_data_reg[23]_0 ;
  wire \reg_data_reg[24]_0 ;
  wire \reg_data_reg[25]_0 ;
  wire \reg_data_reg[26]_0 ;
  wire \reg_data_reg[28]_0 ;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[28]_i_3 [2]),
        .I1(\reg_data_reg[0]_0 [15]),
        .I2(\IP2Bus_Data[28]_i_3 [1]),
        .I3(\IP2Bus_Data_reg[16] [3]),
        .I4(\IP2Bus_Data_reg[16]_0 ),
        .O(\Shim2IP_RdCE_reg[7] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\reg_data_reg[0]_0 [13]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(DOBDO),
        .I3(\IP2Bus_Data[28]_i_3 [0]),
        .O(\reg_data_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\reg_data_reg[0]_0 [8]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data[23]_i_6 [1]),
        .I3(\IP2Bus_Data[28]_i_3 [3]),
        .O(\reg_data_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[24]_i_8 
       (.I0(\reg_data_reg[0]_0 [7]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data_reg[16] [2]),
        .I3(\IP2Bus_Data[28]_i_3 [1]),
        .O(\reg_data_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(\reg_data_reg[0]_0 [6]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data_reg[16] [1]),
        .I3(\IP2Bus_Data[28]_i_3 [1]),
        .O(\reg_data_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(\reg_data_reg[0]_0 [5]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data_reg[16] [0]),
        .I3(\IP2Bus_Data[28]_i_3 [1]),
        .O(\reg_data_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\reg_data_reg[0]_0 [3]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data[28]_i_3_0 ),
        .I3(\IP2Bus_Data[28]_i_3 [4]),
        .O(\reg_data_reg[28]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\reg_data_reg[0]_0 [2]),
        .I1(\IP2Bus_Data[28]_i_3 [2]),
        .I2(\IP2Bus_Data[23]_i_6 [0]),
        .I3(\IP2Bus_Data[28]_i_3 [3]),
        .O(\reg_data_reg[29]_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg[0]_0 [31]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg[0]_0 [21]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg[0]_0 [20]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg[0]_0 [19]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg[0]_0 [18]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg[0]_0 [17]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg[0]_0 [16]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[0]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[0]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[0]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[0]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg[0]_0 [30]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[0]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[0]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[0]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[0]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[0]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[0]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[0]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[0]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[0]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[0]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg[0]_0 [29]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[0]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[0]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg[0]_0 [28]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg[0]_0 [27]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg[0]_0 [26]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg[0]_0 [25]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg[0]_0 [24]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg[0]_0 [23]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg[0]_0 [22]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_6e76_eth_buf_0_reg_32b_67
   (\Shim2IP_RdCE_reg[10] ,
    \reg_data_reg[0]_0 ,
    \reg_data_reg[27]_0 ,
    \Shim2IP_RdCE_reg[10]_0 ,
    \reg_data_reg[30]_0 ,
    \IP2Bus_Data[30]_i_3 ,
    \IP2Bus_Data[23]_i_4 ,
    \IP2Bus_Data[23]_i_4_0 ,
    \IP2Bus_Data[27]_i_6 ,
    \IP2Bus_Data[29]_i_2 ,
    \IP2Bus_Data[29]_i_2_0 ,
    Q,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \Shim2IP_RdCE_reg[10] ;
  output [31:0]\reg_data_reg[0]_0 ;
  output \reg_data_reg[27]_0 ;
  output \Shim2IP_RdCE_reg[10]_0 ;
  output \reg_data_reg[30]_0 ;
  input [4:0]\IP2Bus_Data[30]_i_3 ;
  input [0:0]\IP2Bus_Data[23]_i_4 ;
  input \IP2Bus_Data[23]_i_4_0 ;
  input [0:0]\IP2Bus_Data[27]_i_6 ;
  input [0:0]\IP2Bus_Data[29]_i_2 ;
  input \IP2Bus_Data[29]_i_2_0 ;
  input [0:0]Q;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [0:0]\IP2Bus_Data[23]_i_4 ;
  wire \IP2Bus_Data[23]_i_4_0 ;
  wire [0:0]\IP2Bus_Data[27]_i_6 ;
  wire [0:0]\IP2Bus_Data[29]_i_2 ;
  wire \IP2Bus_Data[29]_i_2_0 ;
  wire [4:0]\IP2Bus_Data[30]_i_3 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[10] ;
  wire \Shim2IP_RdCE_reg[10]_0 ;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[30]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[30]_i_3 [1]),
        .I1(\reg_data_reg[0]_0 [8]),
        .I2(\IP2Bus_Data[30]_i_3 [0]),
        .I3(\IP2Bus_Data[23]_i_4 ),
        .I4(\IP2Bus_Data[23]_i_4_0 ),
        .O(\Shim2IP_RdCE_reg[10] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[27]_i_8 
       (.I0(\reg_data_reg[0]_0 [4]),
        .I1(\IP2Bus_Data[30]_i_3 [1]),
        .I2(\IP2Bus_Data[27]_i_6 ),
        .I3(\IP2Bus_Data[30]_i_3 [3]),
        .O(\reg_data_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[30]_i_3 [1]),
        .I1(\reg_data_reg[0]_0 [2]),
        .I2(\IP2Bus_Data[30]_i_3 [2]),
        .I3(\IP2Bus_Data[29]_i_2 ),
        .I4(\IP2Bus_Data[29]_i_2_0 ),
        .O(\Shim2IP_RdCE_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(\reg_data_reg[0]_0 [1]),
        .I1(\IP2Bus_Data[30]_i_3 [1]),
        .I2(\IP2Bus_Data[30]_i_3 [4]),
        .I3(Q),
        .O(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg[0]_0 [31]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg[0]_0 [21]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg[0]_0 [20]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg[0]_0 [19]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg[0]_0 [18]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg[0]_0 [17]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg[0]_0 [16]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[0]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[0]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[0]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[0]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg[0]_0 [30]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[0]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[0]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[0]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[0]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[0]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[0]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[0]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[0]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[0]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[0]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg[0]_0 [29]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[0]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[0]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg[0]_0 [28]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg[0]_0 [27]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg[0]_0 [26]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg[0]_0 [25]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg[0]_0 [24]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg[0]_0 [23]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg[0]_0 [22]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_6e76_eth_buf_0_reg_32b_68
   (\reg_data_reg[17]_0 ,
    \reg_data_reg[0]_0 ,
    \reg_data_reg[26]_0 ,
    \reg_data_reg[29]_0 ,
    \IP2Bus_Data[26]_i_5 ,
    \IP2Bus_Data[17]_i_3 ,
    \IP2Bus_Data[26]_i_5_0 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \reg_data_reg[17]_0 ;
  output [31:0]\reg_data_reg[0]_0 ;
  output \reg_data_reg[26]_0 ;
  output \reg_data_reg[29]_0 ;
  input [2:0]\IP2Bus_Data[26]_i_5 ;
  input [1:0]\IP2Bus_Data[17]_i_3 ;
  input [0:0]\IP2Bus_Data[26]_i_5_0 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [1:0]\IP2Bus_Data[17]_i_3 ;
  wire [2:0]\IP2Bus_Data[26]_i_5 ;
  wire [0:0]\IP2Bus_Data[26]_i_5_0 ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire \reg_data_reg[17]_0 ;
  wire \reg_data_reg[26]_0 ;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\reg_data_reg[0]_0 [14]),
        .I1(\IP2Bus_Data[26]_i_5 [0]),
        .I2(\IP2Bus_Data[17]_i_3 [1]),
        .I3(\IP2Bus_Data[26]_i_5 [1]),
        .O(\reg_data_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[26]_i_8 
       (.I0(\reg_data_reg[0]_0 [5]),
        .I1(\IP2Bus_Data[26]_i_5 [0]),
        .I2(\IP2Bus_Data[26]_i_5_0 ),
        .I3(\IP2Bus_Data[26]_i_5 [2]),
        .O(\reg_data_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(\reg_data_reg[0]_0 [2]),
        .I1(\IP2Bus_Data[26]_i_5 [0]),
        .I2(\IP2Bus_Data[17]_i_3 [0]),
        .I3(\IP2Bus_Data[26]_i_5 [1]),
        .O(\reg_data_reg[29]_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg[0]_0 [31]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg[0]_0 [21]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg[0]_0 [20]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg[0]_0 [19]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg[0]_0 [18]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg[0]_0 [17]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg[0]_0 [16]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[0]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[0]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[0]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[0]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg[0]_0 [30]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[0]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[0]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[0]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[0]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[0]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[0]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[0]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[0]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[0]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[0]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg[0]_0 [29]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[0]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[0]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg[0]_0 [28]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg[0]_0 [27]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg[0]_0 [26]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg[0]_0 [25]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg[0]_0 [24]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg[0]_0 [23]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg[0]_0 [22]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_6e76_eth_buf_0_reg_32b_69
   (\reg_data_reg[18]_0 ,
    \reg_data_reg[0]_0 ,
    \Shim2IP_RdCE_reg[1] ,
    \Shim2IP_RdCE_reg[1]_0 ,
    \Shim2IP_RdCE_reg[9] ,
    \Shim2IP_RdCE_reg[6] ,
    \Shim2IP_RdCE_reg[6]_0 ,
    \Shim2IP_RdCE_reg[6]_1 ,
    \Shim2IP_RdCE_reg[6]_2 ,
    \IP2Bus_Data_reg[21] ,
    DOBDO,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data[20]_i_4_0 ,
    \IP2Bus_Data_reg[22] ,
    Q,
    \IP2Bus_Data[24]_i_2 ,
    \IP2Bus_Data[25]_i_2 ,
    \IP2Bus_Data[26]_i_2 ,
    \IP2Bus_Data[26]_i_2_0 ,
    \IP2Bus_Data[27]_i_2 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \reg_data_reg[18]_0 ;
  output [31:0]\reg_data_reg[0]_0 ;
  output \Shim2IP_RdCE_reg[1] ;
  output \Shim2IP_RdCE_reg[1]_0 ;
  output \Shim2IP_RdCE_reg[9] ;
  output \Shim2IP_RdCE_reg[6] ;
  output \Shim2IP_RdCE_reg[6]_0 ;
  output \Shim2IP_RdCE_reg[6]_1 ;
  output \Shim2IP_RdCE_reg[6]_2 ;
  input [7:0]\IP2Bus_Data_reg[21] ;
  input [1:0]DOBDO;
  input [2:0]\IP2Bus_Data_reg[20] ;
  input [1:0]\IP2Bus_Data_reg[20]_0 ;
  input [1:0]\IP2Bus_Data[20]_i_4_0 ;
  input [0:0]\IP2Bus_Data_reg[22] ;
  input [2:0]Q;
  input \IP2Bus_Data[24]_i_2 ;
  input \IP2Bus_Data[25]_i_2 ;
  input [0:0]\IP2Bus_Data[26]_i_2 ;
  input \IP2Bus_Data[26]_i_2_0 ;
  input \IP2Bus_Data[27]_i_2 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [1:0]DOBDO;
  wire [1:0]\IP2Bus_Data[20]_i_4_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_2 ;
  wire \IP2Bus_Data[25]_i_2 ;
  wire [0:0]\IP2Bus_Data[26]_i_2 ;
  wire \IP2Bus_Data[26]_i_2_0 ;
  wire \IP2Bus_Data[27]_i_2 ;
  wire [2:0]\IP2Bus_Data_reg[20] ;
  wire [1:0]\IP2Bus_Data_reg[20]_0 ;
  wire [7:0]\IP2Bus_Data_reg[21] ;
  wire [0:0]\IP2Bus_Data_reg[22] ;
  wire [2:0]Q;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[1] ;
  wire \Shim2IP_RdCE_reg[1]_0 ;
  wire \Shim2IP_RdCE_reg[6] ;
  wire \Shim2IP_RdCE_reg[6]_0 ;
  wire \Shim2IP_RdCE_reg[6]_1 ;
  wire \Shim2IP_RdCE_reg[6]_2 ;
  wire \Shim2IP_RdCE_reg[9] ;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire \reg_data_reg[18]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\reg_data_reg[0]_0 [13]),
        .I1(\IP2Bus_Data_reg[21] [4]),
        .I2(DOBDO[1]),
        .I3(\IP2Bus_Data_reg[21] [1]),
        .O(\reg_data_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[20]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[21] [7]),
        .I2(\IP2Bus_Data_reg[20] [2]),
        .I3(\IP2Bus_Data_reg[21] [0]),
        .I4(\IP2Bus_Data_reg[20]_0 [1]),
        .O(\Shim2IP_RdCE_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\reg_data_reg[0]_0 [11]),
        .I1(\IP2Bus_Data_reg[21] [4]),
        .I2(\IP2Bus_Data[20]_i_4_0 [1]),
        .I3(\IP2Bus_Data_reg[21] [3]),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[21]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[21] [7]),
        .I2(\IP2Bus_Data_reg[20] [1]),
        .I3(\IP2Bus_Data_reg[21] [0]),
        .I4(\IP2Bus_Data_reg[20]_0 [0]),
        .O(\Shim2IP_RdCE_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\reg_data_reg[0]_0 [10]),
        .I1(\IP2Bus_Data_reg[21] [4]),
        .I2(\IP2Bus_Data[20]_i_4_0 [0]),
        .I3(\IP2Bus_Data_reg[21] [3]),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[22]_i_6_n_0 ),
        .I1(\IP2Bus_Data_reg[21] [2]),
        .I2(\IP2Bus_Data_reg[22] ),
        .I3(\IP2Bus_Data_reg[21] [1]),
        .I4(DOBDO[0]),
        .O(\Shim2IP_RdCE_reg[9] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\reg_data_reg[0]_0 [9]),
        .I1(\IP2Bus_Data_reg[21] [4]),
        .I2(\IP2Bus_Data_reg[20] [0]),
        .I3(\IP2Bus_Data_reg[21] [7]),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(\IP2Bus_Data_reg[21] [4]),
        .I1(\reg_data_reg[0]_0 [7]),
        .I2(\IP2Bus_Data_reg[21] [6]),
        .I3(Q[2]),
        .I4(\IP2Bus_Data[24]_i_2 ),
        .O(\Shim2IP_RdCE_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data_reg[21] [4]),
        .I1(\reg_data_reg[0]_0 [6]),
        .I2(\IP2Bus_Data_reg[21] [6]),
        .I3(Q[1]),
        .I4(\IP2Bus_Data[25]_i_2 ),
        .O(\Shim2IP_RdCE_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data_reg[21] [4]),
        .I1(\reg_data_reg[0]_0 [5]),
        .I2(\IP2Bus_Data[26]_i_2 ),
        .I3(\IP2Bus_Data_reg[21] [5]),
        .I4(\IP2Bus_Data[26]_i_2_0 ),
        .O(\Shim2IP_RdCE_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data_reg[21] [4]),
        .I1(\reg_data_reg[0]_0 [4]),
        .I2(\IP2Bus_Data_reg[21] [6]),
        .I3(Q[0]),
        .I4(\IP2Bus_Data[27]_i_2 ),
        .O(\Shim2IP_RdCE_reg[6]_2 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg[0]_0 [31]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg[0]_0 [21]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg[0]_0 [20]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg[0]_0 [19]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg[0]_0 [18]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg[0]_0 [17]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg[0]_0 [16]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[0]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[0]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[0]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[0]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg[0]_0 [30]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[0]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[0]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[0]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[0]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[0]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[0]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[0]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[0]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[0]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[0]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg[0]_0 [29]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[0]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[0]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg[0]_0 [28]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg[0]_0 [27]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg[0]_0 [26]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg[0]_0 [25]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg[0]_0 [24]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg[0]_0 [23]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg[0]_0 [22]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_32b" *) 
module bd_6e76_eth_buf_0_reg_32b_71
   (D,
    \reg_data_reg[0]_0 ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[25]_0 ,
    \reg_data_reg[27]_0 ,
    \IP2Bus_Data_reg[17] ,
    pcspma_status_cross,
    \IP2Bus_Data_reg[22] ,
    \IP2Bus_Data_reg[17]_0 ,
    \IP2Bus_Data_reg[17]_1 ,
    \IP2Bus_Data_reg[17]_2 ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[19]_0 ,
    \IP2Bus_Data_reg[19]_1 ,
    \IP2Bus_Data_reg[19]_2 ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data_reg[21] ,
    \IP2Bus_Data_reg[21]_0 ,
    \IP2Bus_Data_reg[22]_0 ,
    \IP2Bus_Data_reg[22]_1 ,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data_reg[23]_1 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [5:0]D;
  output [31:0]\reg_data_reg[0]_0 ;
  output \reg_data_reg[24]_0 ;
  output \reg_data_reg[25]_0 ;
  output \reg_data_reg[27]_0 ;
  input \IP2Bus_Data_reg[17] ;
  input [0:0]pcspma_status_cross;
  input [6:0]\IP2Bus_Data_reg[22] ;
  input [3:0]\IP2Bus_Data_reg[17]_0 ;
  input [3:0]\IP2Bus_Data_reg[17]_1 ;
  input [1:0]\IP2Bus_Data_reg[17]_2 ;
  input \IP2Bus_Data_reg[19] ;
  input \IP2Bus_Data_reg[19]_0 ;
  input \IP2Bus_Data_reg[19]_1 ;
  input [4:0]\IP2Bus_Data_reg[19]_2 ;
  input \IP2Bus_Data_reg[20] ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data_reg[21] ;
  input \IP2Bus_Data_reg[21]_0 ;
  input \IP2Bus_Data_reg[22]_0 ;
  input \IP2Bus_Data_reg[22]_1 ;
  input \IP2Bus_Data_reg[23] ;
  input \IP2Bus_Data_reg[23]_0 ;
  input [0:0]\IP2Bus_Data_reg[23]_1 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [31:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [5:0]D;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data_reg[17] ;
  wire [3:0]\IP2Bus_Data_reg[17]_0 ;
  wire [3:0]\IP2Bus_Data_reg[17]_1 ;
  wire [1:0]\IP2Bus_Data_reg[17]_2 ;
  wire \IP2Bus_Data_reg[19] ;
  wire \IP2Bus_Data_reg[19]_0 ;
  wire \IP2Bus_Data_reg[19]_1 ;
  wire [4:0]\IP2Bus_Data_reg[19]_2 ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[21] ;
  wire \IP2Bus_Data_reg[21]_0 ;
  wire [6:0]\IP2Bus_Data_reg[22] ;
  wire \IP2Bus_Data_reg[22]_0 ;
  wire \IP2Bus_Data_reg[22]_1 ;
  wire \IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[23]_0 ;
  wire [0:0]\IP2Bus_Data_reg[23]_1 ;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire [0:0]pcspma_status_cross;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire \reg_data_reg[24]_0 ;
  wire \reg_data_reg[25]_0 ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[17] ),
        .I2(pcspma_status_cross),
        .I3(\IP2Bus_Data_reg[22] [1]),
        .I4(\IP2Bus_Data_reg[17]_0 [3]),
        .I5(\IP2Bus_Data_reg[22] [2]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\reg_data_reg[0]_0 [14]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [6]),
        .I3(\IP2Bus_Data_reg[17]_1 [3]),
        .I4(\IP2Bus_Data_reg[22] [5]),
        .I5(\IP2Bus_Data_reg[17]_2 [1]),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[19] ),
        .I2(\IP2Bus_Data_reg[19]_0 ),
        .I3(\IP2Bus_Data_reg[19]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\reg_data_reg[0]_0 [12]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [5]),
        .I3(\IP2Bus_Data_reg[17]_2 [0]),
        .I4(\IP2Bus_Data_reg[22] [3]),
        .I5(\IP2Bus_Data_reg[19]_2 [4]),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[20] ),
        .I2(\IP2Bus_Data_reg[20]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\reg_data_reg[0]_0 [11]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [2]),
        .I3(\IP2Bus_Data_reg[17]_0 [2]),
        .I4(\IP2Bus_Data_reg[22] [6]),
        .I5(\IP2Bus_Data_reg[17]_1 [2]),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[21] ),
        .I2(\IP2Bus_Data_reg[21]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\reg_data_reg[0]_0 [10]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [2]),
        .I3(\IP2Bus_Data_reg[17]_0 [1]),
        .I4(\IP2Bus_Data_reg[22] [6]),
        .I5(\IP2Bus_Data_reg[17]_1 [1]),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[22]_0 ),
        .I2(\IP2Bus_Data_reg[22]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\reg_data_reg[0]_0 [9]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [2]),
        .I3(\IP2Bus_Data_reg[17]_0 [0]),
        .I4(\IP2Bus_Data_reg[22] [6]),
        .I5(\IP2Bus_Data_reg[17]_1 [0]),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data_reg[23] ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[23]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\reg_data_reg[0]_0 [8]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[22] [0]),
        .I3(\IP2Bus_Data_reg[23]_1 ),
        .I4(\IP2Bus_Data_reg[22] [3]),
        .I5(\IP2Bus_Data_reg[19]_2 [3]),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(\reg_data_reg[0]_0 [7]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[19]_2 [2]),
        .I3(\IP2Bus_Data_reg[22] [3]),
        .O(\reg_data_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\reg_data_reg[0]_0 [6]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[19]_2 [1]),
        .I3(\IP2Bus_Data_reg[22] [3]),
        .O(\reg_data_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\reg_data_reg[0]_0 [4]),
        .I1(\IP2Bus_Data_reg[22] [4]),
        .I2(\IP2Bus_Data_reg[19]_2 [0]),
        .I3(\IP2Bus_Data_reg[22] [3]),
        .O(\reg_data_reg[27]_0 ));
  FDRE \reg_data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[31]),
        .Q(\reg_data_reg[0]_0 [31]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[21]),
        .Q(\reg_data_reg[0]_0 [21]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[20]),
        .Q(\reg_data_reg[0]_0 [20]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[19]),
        .Q(\reg_data_reg[0]_0 [19]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[18]),
        .Q(\reg_data_reg[0]_0 [18]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[17]),
        .Q(\reg_data_reg[0]_0 [17]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[16]),
        .Q(\reg_data_reg[0]_0 [16]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[0]_0 [15]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[0]_0 [14]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[0]_0 [13]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[0]_0 [12]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[30]),
        .Q(\reg_data_reg[0]_0 [30]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[0]_0 [11]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[0]_0 [10]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[0]_0 [9]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[0]_0 [8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[0]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[0]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[0]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[0]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[0]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[0]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[29]),
        .Q(\reg_data_reg[0]_0 [29]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[0]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[0]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[28]),
        .Q(\reg_data_reg[0]_0 [28]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[27]),
        .Q(\reg_data_reg[0]_0 [27]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[26]),
        .Q(\reg_data_reg[0]_0 [26]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[25]),
        .Q(\reg_data_reg[0]_0 [25]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[24]),
        .Q(\reg_data_reg[0]_0 [24]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[23]),
        .Q(\reg_data_reg[0]_0 [23]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[22]),
        .Q(\reg_data_reg[0]_0 [22]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_cr" *) 
module bd_6e76_eth_buf_0_reg_cr
   (\reg_data_reg[19]_0 ,
    \reg_data_reg[17]_0 ,
    D,
    \reg_data_reg[27]_0 ,
    \reg_data_reg[28]_0 ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data[19]_i_3 ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[26]_0 ,
    Q,
    \IP2Bus_Data_reg[26]_1 ,
    \IP2Bus_Data[26]_i_2_0 ,
    DOBDO,
    \IP2Bus_Data_reg[27]_0 ,
    \IP2Bus_Data[28]_i_2 ,
    \reg_data_reg[17]_1 ,
    \reg_data_reg[30]_0 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output \reg_data_reg[19]_0 ;
  output [12:0]\reg_data_reg[17]_0 ;
  output [0:0]D;
  output \reg_data_reg[27]_0 ;
  output \reg_data_reg[28]_0 ;
  input [7:0]\IP2Bus_Data_reg[27] ;
  input [0:0]\IP2Bus_Data[19]_i_3 ;
  input \IP2Bus_Data_reg[26] ;
  input [0:0]\IP2Bus_Data_reg[26]_0 ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[26]_1 ;
  input \IP2Bus_Data[26]_i_2_0 ;
  input [0:0]DOBDO;
  input [0:0]\IP2Bus_Data_reg[27]_0 ;
  input [0:0]\IP2Bus_Data[28]_i_2 ;
  input \reg_data_reg[17]_1 ;
  input [0:0]\reg_data_reg[30]_0 ;
  input [12:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [0:0]D;
  wire [0:0]DOBDO;
  wire [0:0]\IP2Bus_Data[19]_i_3 ;
  wire \IP2Bus_Data[26]_i_2_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire [0:0]\IP2Bus_Data[28]_i_2 ;
  wire \IP2Bus_Data_reg[26] ;
  wire [0:0]\IP2Bus_Data_reg[26]_0 ;
  wire \IP2Bus_Data_reg[26]_1 ;
  wire [7:0]\IP2Bus_Data_reg[27] ;
  wire [0:0]\IP2Bus_Data_reg[27]_0 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [12:0]S_AXI_WDATA;
  wire [12:0]\reg_data_reg[17]_0 ;
  wire \reg_data_reg[17]_1 ;
  wire \reg_data_reg[19]_0 ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[28]_0 ;
  wire [0:0]\reg_data_reg[30]_0 ;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\reg_data_reg[17]_0 [11]),
        .I1(\IP2Bus_Data_reg[27] [7]),
        .I2(\IP2Bus_Data[19]_i_3 ),
        .I3(\IP2Bus_Data_reg[27] [2]),
        .O(\reg_data_reg[19]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[26] ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[26]_i_4_n_0 ),
        .I1(\IP2Bus_Data_reg[26]_0 ),
        .I2(\IP2Bus_Data_reg[27] [6]),
        .I3(Q),
        .I4(\IP2Bus_Data_reg[27] [4]),
        .I5(\IP2Bus_Data_reg[26]_1 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\reg_data_reg[17]_0 [4]),
        .I1(\IP2Bus_Data_reg[27] [7]),
        .I2(\IP2Bus_Data[26]_i_2_0 ),
        .I3(\IP2Bus_Data_reg[27] [5]),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\reg_data_reg[17]_0 [3]),
        .I1(\IP2Bus_Data_reg[27] [7]),
        .I2(\IP2Bus_Data_reg[27] [0]),
        .I3(DOBDO),
        .I4(\IP2Bus_Data_reg[27] [1]),
        .I5(\IP2Bus_Data_reg[27]_0 ),
        .O(\reg_data_reg[27]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\reg_data_reg[17]_0 [2]),
        .I1(\IP2Bus_Data_reg[27] [7]),
        .I2(\IP2Bus_Data[28]_i_2 ),
        .I3(\IP2Bus_Data_reg[27] [3]),
        .O(\reg_data_reg[28]_0 ));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[17]_0 [12]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[17]_0 [11]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[17]_0 [10]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[17]_0 [9]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[17]_0 [8]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[17]_0 [7]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[17]_0 [6]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[17]_0 [5]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[17]_0 [4]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[17]_0 [3]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[17]_0 [2]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[17]_0 [1]),
        .R(\reg_data_reg[17]_1 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[30]_0 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[17]_0 [0]),
        .R(\reg_data_reg[17]_1 ));
endmodule

(* ORIG_REF_NAME = "reg_ie" *) 
module bd_6e76_eth_buf_0_reg_ie
   (Q,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [8:0]Q;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [8:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [8:0]Q;
  wire S_AXI_ACLK;
  wire [8:0]S_AXI_WDATA;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[8]),
        .Q(Q[8]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(Q[7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(Q[6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(Q[5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(Q[4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(Q[3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(Q[2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(Q[1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(Q[0]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_ifgp" *) 
module bd_6e76_eth_buf_0_reg_ifgp
   (D,
    \reg_data_reg[24]_0 ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[24]_1 ,
    \IP2Bus_Data_reg[24]_2 ,
    \IP2Bus_Data_reg[24]_3 ,
    \IP2Bus_Data_reg[24]_4 ,
    Q,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[28]_0 ,
    \IP2Bus_Data_reg[28]_1 ,
    \IP2Bus_Data_reg[28]_2 ,
    \reg_data_reg[31]_0 ,
    \reg_data_reg[31]_1 ,
    S_AXI_WDATA,
    S_AXI_ACLK);
  output [1:0]D;
  output [7:0]\reg_data_reg[24]_0 ;
  input \IP2Bus_Data_reg[24] ;
  input \IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[24]_1 ;
  input [4:0]\IP2Bus_Data_reg[24]_2 ;
  input [0:0]\IP2Bus_Data_reg[24]_3 ;
  input \IP2Bus_Data_reg[24]_4 ;
  input [0:0]Q;
  input \IP2Bus_Data_reg[28] ;
  input \IP2Bus_Data_reg[28]_0 ;
  input [0:0]\IP2Bus_Data_reg[28]_1 ;
  input \IP2Bus_Data_reg[28]_2 ;
  input \reg_data_reg[31]_0 ;
  input [0:0]\reg_data_reg[31]_1 ;
  input [7:0]S_AXI_WDATA;
  input S_AXI_ACLK;

  wire [1:0]D;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[24]_0 ;
  wire \IP2Bus_Data_reg[24]_1 ;
  wire [4:0]\IP2Bus_Data_reg[24]_2 ;
  wire [0:0]\IP2Bus_Data_reg[24]_3 ;
  wire \IP2Bus_Data_reg[24]_4 ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[28]_0 ;
  wire [0:0]\IP2Bus_Data_reg[28]_1 ;
  wire \IP2Bus_Data_reg[28]_2 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [7:0]S_AXI_WDATA;
  wire [7:0]\reg_data_reg[24]_0 ;
  wire \reg_data_reg[31]_0 ;
  wire [0:0]\reg_data_reg[31]_1 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[24] ),
        .I2(\IP2Bus_Data_reg[24]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data[24]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[24]_1 ),
        .I2(\IP2Bus_Data_reg[24]_2 [2]),
        .I3(\IP2Bus_Data_reg[24]_3 ),
        .I4(\IP2Bus_Data_reg[24]_2 [4]),
        .I5(\IP2Bus_Data_reg[24]_4 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\reg_data_reg[24]_0 [7]),
        .I1(\IP2Bus_Data_reg[24]_2 [3]),
        .I2(\IP2Bus_Data_reg[24]_2 [1]),
        .I3(Q),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data_reg[28] ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[28]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data_reg[24]_2 [3]),
        .I1(\reg_data_reg[24]_0 [3]),
        .I2(\IP2Bus_Data_reg[24]_2 [0]),
        .I3(\IP2Bus_Data_reg[28]_1 ),
        .I4(\IP2Bus_Data_reg[28]_2 ),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[24]_0 [7]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[24]_0 [6]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[24]_0 [5]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[24]_0 [4]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[24]_0 [3]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[24]_0 [2]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[24]_0 [1]),
        .R(\reg_data_reg[31]_0 ));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(\reg_data_reg[31]_1 ),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[24]_0 [0]),
        .R(\reg_data_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_ip" *) 
module bd_6e76_eth_buf_0_reg_ip
   (INTERRUPT,
    Q,
    \reg_data_reg[29]_0 ,
    S_AXI_ACLK,
    Intrpt_reg_0,
    \IP2Bus_Data[29]_i_3 ,
    \IP2Bus_Data[29]_i_3_0 ,
    \reg_data_reg[30]_0 ,
    D);
  output INTERRUPT;
  output [6:0]Q;
  output \reg_data_reg[29]_0 ;
  input S_AXI_ACLK;
  input Intrpt_reg_0;
  input [1:0]\IP2Bus_Data[29]_i_3 ;
  input [0:0]\IP2Bus_Data[29]_i_3_0 ;
  input \reg_data_reg[30]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire INTERRUPT;
  wire [1:0]\IP2Bus_Data[29]_i_3 ;
  wire [0:0]\IP2Bus_Data[29]_i_3_0 ;
  wire Intrpt_i_1_n_0;
  wire Intrpt_i_2_n_0;
  wire Intrpt_reg_0;
  wire [6:0]Q;
  wire S_AXI_ACLK;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[30]_0 ;
  wire \reg_data_reg_n_0_[29] ;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(\reg_data_reg_n_0_[29] ),
        .I1(\IP2Bus_Data[29]_i_3 [0]),
        .I2(\IP2Bus_Data[29]_i_3_0 ),
        .I3(\IP2Bus_Data[29]_i_3 [1]),
        .O(\reg_data_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    Intrpt_i_1
       (.I0(Intrpt_reg_0),
        .I1(Intrpt_i_2_n_0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(Intrpt_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Intrpt_i_2
       (.I0(\reg_data_reg_n_0_[29] ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[1]),
        .O(Intrpt_i_2_n_0));
  FDRE Intrpt_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(Intrpt_i_1_n_0),
        .Q(INTERRUPT),
        .R(1'b0));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[6]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[5]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[4]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[3]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[2]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[1]),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_data_reg_n_0_[29] ),
        .R(\reg_data_reg[30]_0 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\reg_data_reg[30]_0 ));
endmodule

(* ORIG_REF_NAME = "reg_is" *) 
module bd_6e76_eth_buf_0_reg_is
   (\reg_data_reg[23]_0 ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[26]_0 ,
    \reg_data_reg[27]_0 ,
    \reg_data_reg[28]_0 ,
    \reg_data_reg[29]_0 ,
    \reg_data_reg[30]_0 ,
    D,
    \reg_data_reg[25]_0 ,
    \reg_data_reg[30]_1 ,
    S_AXI_ACLK,
    Q,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[25]_1 ,
    \IP2Bus_Data_reg[25]_2 ,
    \IP2Bus_Data_reg[25]_3 ,
    \IP2Bus_Data_reg[25]_4 ,
    data_out,
    \reg_data_reg[30]_2 ,
    S_AXI_WDATA,
    \reg_data_reg[30]_3 ,
    \reg_data_reg[24]_1 ,
    \reg_data_reg[25]_1 ,
    tx_cmplt_cross,
    axiclk_buffer_mem_overflow_intrpt,
    axiclk_frame_rejected_intrpt,
    ClkBSignalOut,
    EMAC_CLIENT_AUTONEG_INT_CROSS);
  output \reg_data_reg[23]_0 ;
  output \reg_data_reg[24]_0 ;
  output \reg_data_reg[26]_0 ;
  output \reg_data_reg[27]_0 ;
  output \reg_data_reg[28]_0 ;
  output \reg_data_reg[29]_0 ;
  output \reg_data_reg[30]_0 ;
  output [7:0]D;
  output [0:0]\reg_data_reg[25]_0 ;
  input \reg_data_reg[30]_1 ;
  input S_AXI_ACLK;
  input [7:0]Q;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input [0:0]\IP2Bus_Data_reg[25]_1 ;
  input [3:0]\IP2Bus_Data_reg[25]_2 ;
  input [0:0]\IP2Bus_Data_reg[25]_3 ;
  input \IP2Bus_Data_reg[25]_4 ;
  input data_out;
  input \reg_data_reg[30]_2 ;
  input [7:0]S_AXI_WDATA;
  input [0:0]\reg_data_reg[30]_3 ;
  input \reg_data_reg[24]_1 ;
  input \reg_data_reg[25]_1 ;
  input tx_cmplt_cross;
  input axiclk_buffer_mem_overflow_intrpt;
  input axiclk_frame_rejected_intrpt;
  input ClkBSignalOut;
  input EMAC_CLIENT_AUTONEG_INT_CROSS;

  wire ClkBSignalOut;
  wire [7:0]D;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire [0:0]\IP2Bus_Data_reg[25]_1 ;
  wire [3:0]\IP2Bus_Data_reg[25]_2 ;
  wire [0:0]\IP2Bus_Data_reg[25]_3 ;
  wire \IP2Bus_Data_reg[25]_4 ;
  wire [7:0]Q;
  wire S_AXI_ACLK;
  wire [7:0]S_AXI_WDATA;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire axiclk_frame_rejected_intrpt;
  wire data_out;
  wire \reg_data[23]_i_1__0_n_0 ;
  wire \reg_data[24]_i_1__0_n_0 ;
  wire \reg_data[25]_i_1__0_n_0 ;
  wire \reg_data[26]_i_1__0_n_0 ;
  wire \reg_data[27]_i_1__0_n_0 ;
  wire \reg_data[28]_i_1__0_n_0 ;
  wire \reg_data[29]_i_1__0_n_0 ;
  wire \reg_data[30]_i_1__0_n_0 ;
  wire \reg_data_reg[23]_0 ;
  wire \reg_data_reg[24]_0 ;
  wire \reg_data_reg[24]_1 ;
  wire [0:0]\reg_data_reg[25]_0 ;
  wire \reg_data_reg[25]_1 ;
  wire \reg_data_reg[26]_0 ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[28]_0 ;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[30]_0 ;
  wire \reg_data_reg[30]_1 ;
  wire \reg_data_reg[30]_2 ;
  wire [0:0]\reg_data_reg[30]_3 ;
  wire \reg_data_reg_n_0_[25] ;
  wire tx_cmplt_cross;

  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data_reg[25] ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .O(\reg_data_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[25]_i_5_n_0 ),
        .I1(\IP2Bus_Data_reg[25]_1 ),
        .I2(\IP2Bus_Data_reg[25]_2 [3]),
        .I3(\IP2Bus_Data_reg[25]_3 ),
        .I4(\IP2Bus_Data_reg[25]_2 [2]),
        .I5(\IP2Bus_Data_reg[25]_4 ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\reg_data_reg_n_0_[25] ),
        .I1(\IP2Bus_Data_reg[25]_2 [1]),
        .I2(\IP2Bus_Data_reg[25]_2 [0]),
        .I3(Q[5]),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[23]_i_1 
       (.I0(\reg_data_reg[23]_0 ),
        .I1(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[23]_i_1__0 
       (.I0(\reg_data_reg[23]_0 ),
        .I1(data_out),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[7]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[23]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[24]_i_1 
       (.I0(\reg_data_reg[24]_0 ),
        .I1(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[24]_i_1__0 
       (.I0(\reg_data_reg[24]_0 ),
        .I1(\reg_data_reg[24]_1 ),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[6]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[25]_i_1 
       (.I0(\reg_data_reg_n_0_[25] ),
        .I1(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[25]_i_1__0 
       (.I0(\reg_data_reg_n_0_[25] ),
        .I1(\reg_data_reg[25]_1 ),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[5]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[25]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[26]_i_1 
       (.I0(\reg_data_reg[26]_0 ),
        .I1(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[26]_i_1__0 
       (.I0(\reg_data_reg[26]_0 ),
        .I1(tx_cmplt_cross),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[4]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[26]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[27]_i_1 
       (.I0(\reg_data_reg[27]_0 ),
        .I1(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[27]_i_1__0 
       (.I0(\reg_data_reg[27]_0 ),
        .I1(axiclk_buffer_mem_overflow_intrpt),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[3]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[27]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[28]_i_1 
       (.I0(\reg_data_reg[28]_0 ),
        .I1(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[28]_i_1__0 
       (.I0(\reg_data_reg[28]_0 ),
        .I1(axiclk_frame_rejected_intrpt),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[2]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[28]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[29]_i_1 
       (.I0(\reg_data_reg[29]_0 ),
        .I1(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[29]_i_1__0 
       (.I0(\reg_data_reg[29]_0 ),
        .I1(ClkBSignalOut),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[1]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[29]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data[30]_i_1 
       (.I0(\reg_data_reg[30]_0 ),
        .I1(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \reg_data[30]_i_1__0 
       (.I0(\reg_data_reg[30]_0 ),
        .I1(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .I2(\reg_data_reg[30]_2 ),
        .I3(S_AXI_WDATA[0]),
        .I4(\reg_data_reg[30]_3 ),
        .O(\reg_data[30]_i_1__0_n_0 ));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[23]_i_1__0_n_0 ),
        .Q(\reg_data_reg[23]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[24]_i_1__0_n_0 ),
        .Q(\reg_data_reg[24]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[25]_i_1__0_n_0 ),
        .Q(\reg_data_reg_n_0_[25] ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[26]_i_1__0_n_0 ),
        .Q(\reg_data_reg[26]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[27]_i_1__0_n_0 ),
        .Q(\reg_data_reg[27]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[28]_i_1__0_n_0 ),
        .Q(\reg_data_reg[28]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[29]_i_1__0_n_0 ),
        .Q(\reg_data_reg[29]_0 ),
        .R(\reg_data_reg[30]_1 ));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(\reg_data[30]_i_1__0_n_0 ),
        .Q(\reg_data_reg[30]_0 ),
        .R(\reg_data_reg[30]_1 ));
endmodule

(* ORIG_REF_NAME = "reg_tp" *) 
module bd_6e76_eth_buf_0_reg_tp
   (tx_pause_request,
    \reg_data_reg[16]_0 ,
    \reg_data_reg[16]_1 ,
    \Shim2IP_RdCE_reg[1] ,
    D,
    \reg_data_reg[23]_0 ,
    E,
    TPReq_reg_0,
    wrCE_d_reg_0,
    S_AXI_ACLK,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data[16]_i_3 ,
    \IP2Bus_Data_reg[17] ,
    pcspma_status_cross,
    \IP2Bus_Data_reg[18]_0 ,
    \IP2Bus_Data_reg[18]_1 ,
    \IP2Bus_Data_reg[18]_2 ,
    Q,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data[23]_i_4_0 ,
    ClkASignalInReg,
    S_AXI_WDATA);
  output tx_pause_request;
  output \reg_data_reg[16]_0 ;
  output [15:0]\reg_data_reg[16]_1 ;
  output \Shim2IP_RdCE_reg[1] ;
  output [0:0]D;
  output \reg_data_reg[23]_0 ;
  output [0:0]E;
  input TPReq_reg_0;
  input [0:0]wrCE_d_reg_0;
  input S_AXI_ACLK;
  input [7:0]\IP2Bus_Data_reg[18] ;
  input [1:0]\IP2Bus_Data[16]_i_3 ;
  input \IP2Bus_Data_reg[17] ;
  input [0:0]pcspma_status_cross;
  input [0:0]\IP2Bus_Data_reg[18]_0 ;
  input \IP2Bus_Data_reg[18]_1 ;
  input [0:0]\IP2Bus_Data_reg[18]_2 ;
  input [0:0]Q;
  input [0:0]\IP2Bus_Data_reg[23] ;
  input \IP2Bus_Data_reg[23]_0 ;
  input \IP2Bus_Data[23]_i_4_0 ;
  input ClkASignalInReg;
  input [15:0]S_AXI_WDATA;

  wire ClkASignalInReg;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\IP2Bus_Data[16]_i_3 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_4_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data_reg[17] ;
  wire [7:0]\IP2Bus_Data_reg[18] ;
  wire [0:0]\IP2Bus_Data_reg[18]_0 ;
  wire \IP2Bus_Data_reg[18]_1 ;
  wire [0:0]\IP2Bus_Data_reg[18]_2 ;
  wire [0:0]\IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[23]_0 ;
  wire [0:0]Q;
  wire S_AXI_ACLK;
  wire [15:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[1] ;
  wire TPReq_reg_0;
  wire [0:0]pcspma_status_cross;
  wire \reg_data_reg[16]_0 ;
  wire [15:0]\reg_data_reg[16]_1 ;
  wire \reg_data_reg[23]_0 ;
  wire tx_pause_request;
  wire wrCE_d;
  wire [0:0]wrCE_d_reg_0;

  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\reg_data_reg[16]_1 [15]),
        .I1(\IP2Bus_Data_reg[18] [7]),
        .I2(\IP2Bus_Data[16]_i_3 [1]),
        .I3(\IP2Bus_Data_reg[18] [3]),
        .O(\reg_data_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data_reg[18] [7]),
        .I1(\reg_data_reg[16]_1 [14]),
        .I2(\IP2Bus_Data_reg[18] [3]),
        .I3(\IP2Bus_Data[16]_i_3 [0]),
        .I4(\IP2Bus_Data_reg[17] ),
        .O(\Shim2IP_RdCE_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(pcspma_status_cross),
        .I2(\IP2Bus_Data_reg[18] [0]),
        .I3(\IP2Bus_Data_reg[18]_0 ),
        .I4(\IP2Bus_Data_reg[18] [1]),
        .I5(\IP2Bus_Data_reg[18]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\reg_data_reg[16]_1 [13]),
        .I1(\IP2Bus_Data_reg[18] [7]),
        .I2(\IP2Bus_Data_reg[18]_2 ),
        .I3(\IP2Bus_Data_reg[18] [2]),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[23]_i_5_n_0 ),
        .I1(Q),
        .I2(\IP2Bus_Data_reg[18] [5]),
        .I3(\IP2Bus_Data_reg[18] [4]),
        .I4(\IP2Bus_Data_reg[23] ),
        .I5(\IP2Bus_Data_reg[23]_0 ),
        .O(\reg_data_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\reg_data_reg[16]_1 [8]),
        .I1(\IP2Bus_Data_reg[18] [7]),
        .I2(\IP2Bus_Data[23]_i_4_0 ),
        .I3(\IP2Bus_Data_reg[18] [6]),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  FDRE TPReq_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(wrCE_d),
        .Q(tx_pause_request),
        .R(TPReq_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_a2b_bus[15]_i_1 
       (.I0(tx_pause_request),
        .I1(ClkASignalInReg),
        .O(E));
  FDRE \reg_data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[15]),
        .Q(\reg_data_reg[16]_1 [15]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[14]),
        .Q(\reg_data_reg[16]_1 [14]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[13]),
        .Q(\reg_data_reg[16]_1 [13]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[12]),
        .Q(\reg_data_reg[16]_1 [12]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[11]),
        .Q(\reg_data_reg[16]_1 [11]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[10]),
        .Q(\reg_data_reg[16]_1 [10]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[9]),
        .Q(\reg_data_reg[16]_1 [9]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[8]),
        .Q(\reg_data_reg[16]_1 [8]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[7]),
        .Q(\reg_data_reg[16]_1 [7]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[6]),
        .Q(\reg_data_reg[16]_1 [6]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[5]),
        .Q(\reg_data_reg[16]_1 [5]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[4]),
        .Q(\reg_data_reg[16]_1 [4]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[3]),
        .Q(\reg_data_reg[16]_1 [3]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[2]),
        .Q(\reg_data_reg[16]_1 [2]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[1]),
        .Q(\reg_data_reg[16]_1 [1]),
        .R(TPReq_reg_0));
  FDRE \reg_data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(wrCE_d_reg_0),
        .D(S_AXI_WDATA[0]),
        .Q(\reg_data_reg[16]_1 [0]),
        .R(TPReq_reg_0));
  FDRE wrCE_d_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(wrCE_d_reg_0),
        .Q(wrCE_d),
        .R(TPReq_reg_0));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module bd_6e76_eth_buf_0_registers
   (axiStrTxDClk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    rx_cl_clk_vlan_rd_data,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    tx_pause_request,
    reg_ip2bus_wr_ack,
    IP2Bus_RdAck,
    INTERRUPT,
    \reg_data_reg[27] ,
    \reg_data_reg[29] ,
    \reg_data_reg[30] ,
    sample_config0,
    Q,
    \reg_data_reg[0] ,
    \reg_data_reg[0]_0 ,
    \reg_data_reg[0]_1 ,
    \reg_data_reg[16] ,
    \reg_data_reg[0]_2 ,
    \reg_data_reg[16]_0 ,
    \reg_data_reg[0]_3 ,
    \reg_data_reg[17] ,
    \reg_data_reg[19] ,
    \reg_data_reg[24] ,
    \reg_data_reg[24]_0 ,
    \reg_data_reg[25] ,
    \reg_data_reg[26] ,
    \reg_data_reg[27]_0 ,
    \reg_data_reg[27]_1 ,
    \Shim2IP_RdCE_reg[6] ,
    \reg_data_reg[28] ,
    \reg_data_reg[29]_0 ,
    \Shim2IP_RdCE_reg[7] ,
    E,
    \IP2Bus_Data_reg[0]_0 ,
    AXI_STR_TXD_ACLK,
    S_AXI_ACLK,
    ADDRARDADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    S_AXI_WDATA,
    \reg_data_reg[30]_0 ,
    rx_mac_aclk,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    \reg_data_reg[31] ,
    softWrite,
    softRead,
    \reg_data_reg[30]_1 ,
    SR,
    D,
    \IP2Bus_Data_reg[22]_0 ,
    pcspma_status_cross,
    \IP2Bus_Data_reg[19]_0 ,
    \IP2Bus_Data_reg[20]_0 ,
    \IP2Bus_Data_reg[21]_0 ,
    \IP2Bus_Data_reg[22]_1 ,
    \IP2Bus_Data_reg[23]_0 ,
    \IP2Bus_Data_reg[24]_0 ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[26]_0 ,
    \IP2Bus_Data_reg[28]_0 ,
    \IP2Bus_Data_reg[29]_0 ,
    \IP2Bus_Data_reg[30]_0 ,
    \IP2Bus_Data_reg[30]_1 ,
    \IP2Bus_Data_reg[31]_0 ,
    ClkASignalInReg,
    data_out,
    \reg_data_reg[24]_1 ,
    \reg_data_reg[25]_0 ,
    tx_cmplt_cross,
    axiclk_buffer_mem_overflow_intrpt,
    axiclk_frame_rejected_intrpt,
    ClkBSignalOut,
    EMAC_CLIENT_AUTONEG_INT_CROSS);
  output [13:0]axiStrTxDClk_vlan_rd_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [18:31]rx_cl_clk_vlan_rd_data;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output tx_pause_request;
  output reg_ip2bus_wr_ack;
  output IP2Bus_RdAck;
  output INTERRUPT;
  output \reg_data_reg[27] ;
  output \reg_data_reg[29] ;
  output \reg_data_reg[30] ;
  output sample_config0;
  output [4:0]Q;
  output [31:0]\reg_data_reg[0] ;
  output [31:0]\reg_data_reg[0]_0 ;
  output [31:0]\reg_data_reg[0]_1 ;
  output [15:0]\reg_data_reg[16] ;
  output [31:0]\reg_data_reg[0]_2 ;
  output [15:0]\reg_data_reg[16]_0 ;
  output [31:0]\reg_data_reg[0]_3 ;
  output [12:0]\reg_data_reg[17] ;
  output \reg_data_reg[19] ;
  output \reg_data_reg[24] ;
  output [7:0]\reg_data_reg[24]_0 ;
  output \reg_data_reg[25] ;
  output \reg_data_reg[26] ;
  output \reg_data_reg[27]_0 ;
  output \reg_data_reg[27]_1 ;
  output \Shim2IP_RdCE_reg[6] ;
  output \reg_data_reg[28] ;
  output \reg_data_reg[29]_0 ;
  output \Shim2IP_RdCE_reg[7] ;
  output [0:0]E;
  output [31:0]\IP2Bus_Data_reg[0]_0 ;
  input AXI_STR_TXD_ACLK;
  input S_AXI_ACLK;
  input [11:0]ADDRARDADDR;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  input [31:0]S_AXI_WDATA;
  input [12:0]\reg_data_reg[30]_0 ;
  input rx_mac_aclk;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input \reg_data_reg[31] ;
  input softWrite;
  input softRead;
  input \reg_data_reg[30]_1 ;
  input [0:0]SR;
  input [17:0]D;
  input [14:0]\IP2Bus_Data_reg[22]_0 ;
  input [2:0]pcspma_status_cross;
  input \IP2Bus_Data_reg[19]_0 ;
  input \IP2Bus_Data_reg[20]_0 ;
  input \IP2Bus_Data_reg[21]_0 ;
  input \IP2Bus_Data_reg[22]_1 ;
  input \IP2Bus_Data_reg[23]_0 ;
  input \IP2Bus_Data_reg[24]_0 ;
  input \IP2Bus_Data_reg[25]_0 ;
  input \IP2Bus_Data_reg[26]_0 ;
  input \IP2Bus_Data_reg[28]_0 ;
  input \IP2Bus_Data_reg[29]_0 ;
  input \IP2Bus_Data_reg[30]_0 ;
  input \IP2Bus_Data_reg[30]_1 ;
  input \IP2Bus_Data_reg[31]_0 ;
  input ClkASignalInReg;
  input data_out;
  input \reg_data_reg[24]_1 ;
  input \reg_data_reg[25]_0 ;
  input tx_cmplt_cross;
  input axiclk_buffer_mem_overflow_intrpt;
  input axiclk_frame_rejected_intrpt;
  input ClkBSignalOut;
  input EMAC_CLIENT_AUTONEG_INT_CROSS;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXD_ACLK;
  wire ClkASignalInReg;
  wire ClkBSignalOut;
  wire [17:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]E;
  wire EMAC_CLIENT_AUTONEG_INT_CROSS;
  wire IE_I_n_0;
  wire IE_I_n_1;
  wire IE_I_n_2;
  wire IE_I_n_3;
  wire INTERRUPT;
  wire [31:0]\IP2Bus_Data_reg[0]_0 ;
  wire \IP2Bus_Data_reg[19]_0 ;
  wire \IP2Bus_Data_reg[20]_0 ;
  wire \IP2Bus_Data_reg[21]_0 ;
  wire [14:0]\IP2Bus_Data_reg[22]_0 ;
  wire \IP2Bus_Data_reg[22]_1 ;
  wire \IP2Bus_Data_reg[23]_0 ;
  wire \IP2Bus_Data_reg[24]_0 ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire \IP2Bus_Data_reg[26]_0 ;
  wire \IP2Bus_Data_reg[28]_0 ;
  wire \IP2Bus_Data_reg[29]_0 ;
  wire \IP2Bus_Data_reg[30]_0 ;
  wire \IP2Bus_Data_reg[30]_1 ;
  wire \IP2Bus_Data_reg[31]_0 ;
  wire IP2Bus_RdAck;
  wire IP_I_n_1;
  wire IP_I_n_2;
  wire IP_I_n_3;
  wire IP_I_n_4;
  wire IP_I_n_5;
  wire IP_I_n_6;
  wire IP_I_n_7;
  wire IS_I_n_0;
  wire IS_I_n_1;
  wire IS_I_n_10;
  wire IS_I_n_11;
  wire IS_I_n_12;
  wire IS_I_n_13;
  wire IS_I_n_14;
  wire IS_I_n_2;
  wire IS_I_n_4;
  wire IS_I_n_7;
  wire IS_I_n_8;
  wire IS_I_n_9;
  wire [4:0]Q;
  wire RTAG_I_n_0;
  wire RTAG_I_n_33;
  wire RTAG_I_n_34;
  wire RTAG_I_n_35;
  wire RTAG_I_n_36;
  wire RTAG_I_n_38;
  wire RTAG_I_n_39;
  wire \RX_VLAN_BRAM.I_RX_VLAN_MEM_n_26 ;
  wire \RX_VLAN_BRAM.I_RX_VLAN_MEM_n_27 ;
  wire [0:0]SR;
  wire S_AXI_ACLK;
  wire [31:0]S_AXI_WDATA;
  wire \Shim2IP_RdCE_reg[6] ;
  wire \Shim2IP_RdCE_reg[7] ;
  wire TPID0_I_n_0;
  wire TPID0_I_n_33;
  wire TPID0_I_n_34;
  wire TPID0_I_n_35;
  wire TPID1_I_n_0;
  wire TPID1_I_n_33;
  wire TPID1_I_n_34;
  wire TP_I_n_1;
  wire TP_I_n_18;
  wire TP_I_n_20;
  wire TTAG_I_n_0;
  wire TTAG_I_n_33;
  wire TTAG_I_n_34;
  wire TTAG_I_n_35;
  wire TTAG_I_n_36;
  wire TTAG_I_n_37;
  wire TTAG_I_n_38;
  wire \TX_VLAN_BRAM.I_TX_VLAN_MEM_n_22 ;
  wire \TX_VLAN_BRAM.I_TX_VLAN_MEM_n_23 ;
  wire \TX_VLAN_BRAM.I_TX_VLAN_MEM_n_24 ;
  wire \TX_VLAN_BRAM.I_TX_VLAN_MEM_n_25 ;
  wire UAWU_I_n_18;
  wire [13:0]axiStrTxDClk_vlan_rd_data;
  wire axiclk_buffer_mem_overflow_intrpt;
  wire axiclk_frame_rejected_intrpt;
  wire data_out;
  wire iP2Bus_RdAck_i;
  wire iP2Bus_RdAck_i0;
  wire iP2Bus_WrAck_i;
  wire iP2Bus_WrAck_i0;
  wire [13:2]p_0_out;
  wire [13:4]p_1_out;
  wire [2:0]pcspma_status_cross;
  wire rdAckBlocker;
  wire [16:30]rdData;
  wire [31:0]\reg_data_reg[0] ;
  wire [31:0]\reg_data_reg[0]_0 ;
  wire [31:0]\reg_data_reg[0]_1 ;
  wire [31:0]\reg_data_reg[0]_2 ;
  wire [31:0]\reg_data_reg[0]_3 ;
  wire [15:0]\reg_data_reg[16] ;
  wire [15:0]\reg_data_reg[16]_0 ;
  wire [12:0]\reg_data_reg[17] ;
  wire \reg_data_reg[19] ;
  wire \reg_data_reg[24] ;
  wire [7:0]\reg_data_reg[24]_0 ;
  wire \reg_data_reg[24]_1 ;
  wire \reg_data_reg[25] ;
  wire \reg_data_reg[25]_0 ;
  wire \reg_data_reg[26] ;
  wire \reg_data_reg[27] ;
  wire \reg_data_reg[27]_0 ;
  wire \reg_data_reg[27]_1 ;
  wire \reg_data_reg[28] ;
  wire \reg_data_reg[29] ;
  wire \reg_data_reg[29]_0 ;
  wire \reg_data_reg[30] ;
  wire [12:0]\reg_data_reg[30]_0 ;
  wire \reg_data_reg[30]_1 ;
  wire \reg_data_reg[31] ;
  wire reg_ip2bus_wr_ack;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire rx_mac_aclk;
  wire sample_config0;
  wire softRead;
  wire softRead_d1;
  wire softWrite;
  wire softWrite_d1;
  wire tx_cmplt_cross;
  wire tx_pause_request;
  wire wrAckBlocker;

  bd_6e76_eth_buf_0_reg_cr CR_I
       (.D(rdData[26]),
        .DOBDO(p_0_out[4]),
        .\IP2Bus_Data[19]_i_3 (\reg_data_reg[0] [12]),
        .\IP2Bus_Data[26]_i_2_0 (IS_I_n_2),
        .\IP2Bus_Data[28]_i_2 (\reg_data_reg[0]_1 [3]),
        .\IP2Bus_Data_reg[26] (\IP2Bus_Data_reg[26]_0 ),
        .\IP2Bus_Data_reg[26]_0 (\reg_data_reg[24]_0 [5]),
        .\IP2Bus_Data_reg[26]_1 (TTAG_I_n_38),
        .\IP2Bus_Data_reg[27] ({\IP2Bus_Data_reg[22]_0 [14],\IP2Bus_Data_reg[22]_0 [12:10],\IP2Bus_Data_reg[22]_0 [4:3],\IP2Bus_Data_reg[22]_0 [1:0]}),
        .\IP2Bus_Data_reg[27]_0 (p_1_out[4]),
        .Q(IP_I_n_4),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA({S_AXI_WDATA[14],S_AXI_WDATA[12:1]}),
        .\reg_data_reg[17]_0 (\reg_data_reg[17] ),
        .\reg_data_reg[17]_1 (\reg_data_reg[31] ),
        .\reg_data_reg[19]_0 (\reg_data_reg[19] ),
        .\reg_data_reg[27]_0 (\reg_data_reg[27]_0 ),
        .\reg_data_reg[28]_0 (\reg_data_reg[28] ),
        .\reg_data_reg[30]_0 (\reg_data_reg[30]_0 [12]));
  bd_6e76_eth_buf_0_reg_ie IE_I
       (.Q({IE_I_n_0,IE_I_n_1,IE_I_n_2,IE_I_n_3,Q}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:0]),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [8]));
  bd_6e76_eth_buf_0_reg_ifgp IFGP_I
       (.D({rdData[24],rdData[28]}),
        .\IP2Bus_Data_reg[24] (\IP2Bus_Data_reg[24]_0 ),
        .\IP2Bus_Data_reg[24]_0 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_23 ),
        .\IP2Bus_Data_reg[24]_1 (IS_I_n_1),
        .\IP2Bus_Data_reg[24]_2 ({\IP2Bus_Data_reg[22]_0 [13:11],\IP2Bus_Data_reg[22]_0 [9:8]}),
        .\IP2Bus_Data_reg[24]_3 (\reg_data_reg[16] [7]),
        .\IP2Bus_Data_reg[24]_4 (TTAG_I_n_36),
        .\IP2Bus_Data_reg[28] (\IP2Bus_Data_reg[28]_0 ),
        .\IP2Bus_Data_reg[28]_0 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_25 ),
        .\IP2Bus_Data_reg[28]_1 (\reg_data_reg[0]_2 [3]),
        .\IP2Bus_Data_reg[28]_2 (RTAG_I_n_38),
        .Q(IE_I_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[7:0]),
        .\reg_data_reg[24]_0 (\reg_data_reg[24]_0 ),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [10]));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\IP2Bus_Data_reg[0]_0 [31]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\IP2Bus_Data_reg[0]_0 [21]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\IP2Bus_Data_reg[0]_0 [20]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\IP2Bus_Data_reg[0]_0 [19]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\IP2Bus_Data_reg[0]_0 [18]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\IP2Bus_Data_reg[0]_0 [17]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\IP2Bus_Data_reg[0]_0 [16]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[16]),
        .Q(\IP2Bus_Data_reg[0]_0 [15]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[17]),
        .Q(\IP2Bus_Data_reg[0]_0 [14]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[18]),
        .Q(\IP2Bus_Data_reg[0]_0 [13]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[19]),
        .Q(\IP2Bus_Data_reg[0]_0 [12]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\IP2Bus_Data_reg[0]_0 [30]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[20]),
        .Q(\IP2Bus_Data_reg[0]_0 [11]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[21]),
        .Q(\IP2Bus_Data_reg[0]_0 [10]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[22]),
        .Q(\IP2Bus_Data_reg[0]_0 [9]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[23]),
        .Q(\IP2Bus_Data_reg[0]_0 [8]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[24]),
        .Q(\IP2Bus_Data_reg[0]_0 [7]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[25]),
        .Q(\IP2Bus_Data_reg[0]_0 [6]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[26]),
        .Q(\IP2Bus_Data_reg[0]_0 [5]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\IP2Bus_Data_reg[0]_0 [4]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[28]),
        .Q(\IP2Bus_Data_reg[0]_0 [3]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[29]),
        .Q(\IP2Bus_Data_reg[0]_0 [2]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\IP2Bus_Data_reg[0]_0 [29]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(rdData[30]),
        .Q(\IP2Bus_Data_reg[0]_0 [1]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\IP2Bus_Data_reg[0]_0 [0]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\IP2Bus_Data_reg[0]_0 [28]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\IP2Bus_Data_reg[0]_0 [27]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\IP2Bus_Data_reg[0]_0 [26]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\IP2Bus_Data_reg[0]_0 [25]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\IP2Bus_Data_reg[0]_0 [24]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\IP2Bus_Data_reg[0]_0 [23]),
        .R(\reg_data_reg[31] ));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\IP2Bus_Data_reg[0]_0 [22]),
        .R(\reg_data_reg[31] ));
  FDRE IP2Bus_RdAck_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_RdAck_i),
        .Q(IP2Bus_RdAck),
        .R(\reg_data_reg[31] ));
  FDRE IP2Bus_WrAck_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_WrAck_i),
        .Q(reg_ip2bus_wr_ack),
        .R(\reg_data_reg[31] ));
  bd_6e76_eth_buf_0_reg_ip IP_I
       (.D({IS_I_n_7,IS_I_n_8,IS_I_n_9,IS_I_n_10,IS_I_n_11,IS_I_n_12,IS_I_n_13,IS_I_n_14}),
        .INTERRUPT(INTERRUPT),
        .\IP2Bus_Data[29]_i_3 ({\IP2Bus_Data_reg[22]_0 [12],\IP2Bus_Data_reg[22]_0 [10]}),
        .\IP2Bus_Data[29]_i_3_0 (\reg_data_reg[24]_0 [2]),
        .Intrpt_reg_0(\reg_data_reg[30]_1 ),
        .Q({IP_I_n_1,IP_I_n_2,IP_I_n_3,IP_I_n_4,IP_I_n_5,IP_I_n_6,IP_I_n_7}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .\reg_data_reg[29]_0 (\reg_data_reg[29]_0 ),
        .\reg_data_reg[30]_0 (\reg_data_reg[31] ));
  bd_6e76_eth_buf_0_reg_is IS_I
       (.ClkBSignalOut(ClkBSignalOut),
        .D({IS_I_n_7,IS_I_n_8,IS_I_n_9,IS_I_n_10,IS_I_n_11,IS_I_n_12,IS_I_n_13,IS_I_n_14}),
        .EMAC_CLIENT_AUTONEG_INT_CROSS(EMAC_CLIENT_AUTONEG_INT_CROSS),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data_reg[25]_0 ),
        .\IP2Bus_Data_reg[25]_0 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_24 ),
        .\IP2Bus_Data_reg[25]_1 (\reg_data_reg[16] [6]),
        .\IP2Bus_Data_reg[25]_2 ({\IP2Bus_Data_reg[22]_0 [13:11],\IP2Bus_Data_reg[22]_0 [9]}),
        .\IP2Bus_Data_reg[25]_3 (\reg_data_reg[24]_0 [6]),
        .\IP2Bus_Data_reg[25]_4 (TTAG_I_n_37),
        .Q({IE_I_n_0,IE_I_n_1,IE_I_n_2,IE_I_n_3,Q[4:1]}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[8:1]),
        .axiclk_buffer_mem_overflow_intrpt(axiclk_buffer_mem_overflow_intrpt),
        .axiclk_frame_rejected_intrpt(axiclk_frame_rejected_intrpt),
        .data_out(data_out),
        .\reg_data_reg[23]_0 (IS_I_n_0),
        .\reg_data_reg[24]_0 (IS_I_n_1),
        .\reg_data_reg[24]_1 (\reg_data_reg[24]_1 ),
        .\reg_data_reg[25]_0 (rdData[25]),
        .\reg_data_reg[25]_1 (\reg_data_reg[25]_0 ),
        .\reg_data_reg[26]_0 (IS_I_n_2),
        .\reg_data_reg[27]_0 (\reg_data_reg[27] ),
        .\reg_data_reg[28]_0 (IS_I_n_4),
        .\reg_data_reg[29]_0 (\reg_data_reg[29] ),
        .\reg_data_reg[30]_0 (\reg_data_reg[30] ),
        .\reg_data_reg[30]_1 (\reg_data_reg[31] ),
        .\reg_data_reg[30]_2 (\reg_data_reg[30]_1 ),
        .\reg_data_reg[30]_3 (\reg_data_reg[30]_0 [9]),
        .tx_cmplt_cross(tx_cmplt_cross));
  bd_6e76_eth_buf_0_reg_32b RTAG_I
       (.DOBDO(p_0_out[13]),
        .\IP2Bus_Data[23]_i_6 ({\reg_data_reg[0]_2 [8],\reg_data_reg[0]_2 [2]}),
        .\IP2Bus_Data[28]_i_3 ({\IP2Bus_Data_reg[22]_0 [13],\IP2Bus_Data_reg[22]_0 [8:7],\IP2Bus_Data_reg[22]_0 [4],\IP2Bus_Data_reg[22]_0 [0]}),
        .\IP2Bus_Data[28]_i_3_0 (\reg_data_reg[16] [3]),
        .\IP2Bus_Data_reg[16] ({\reg_data_reg[0]_1 [15],\reg_data_reg[0]_1 [7:5]}),
        .\IP2Bus_Data_reg[16]_0 (TP_I_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[7] (RTAG_I_n_0),
        .\reg_data_reg[0]_0 (\reg_data_reg[0]_0 ),
        .\reg_data_reg[18]_0 (RTAG_I_n_33),
        .\reg_data_reg[23]_0 (RTAG_I_n_34),
        .\reg_data_reg[24]_0 (RTAG_I_n_35),
        .\reg_data_reg[25]_0 (RTAG_I_n_36),
        .\reg_data_reg[26]_0 (\reg_data_reg[26] ),
        .\reg_data_reg[28]_0 (RTAG_I_n_38),
        .\reg_data_reg[29]_0 (RTAG_I_n_39),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [6]));
  bd_6e76_eth_buf_0_blk_mem_gen_wrapper \RX_VLAN_BRAM.I_RX_VLAN_MEM 
       (.\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({p_0_out[13],p_0_out[11:10],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [4]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [3]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\RX_VLAN_BRAM.I_RX_VLAN_MEM_n_26 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\reg_data_reg[30]_0 [0]),
        .DOBDO({p_0_out[7:6],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [2],p_0_out[4],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [1],p_0_out[2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 [0]}),
        .\IP2Bus_Data_reg[19] (\reg_data_reg[16] [12]),
        .\IP2Bus_Data_reg[30] ({\IP2Bus_Data_reg[22]_0 [14:13],\IP2Bus_Data_reg[22]_0 [0]}),
        .\IP2Bus_Data_reg[30]_0 (\reg_data_reg[17] [0]),
        .\IP2Bus_Data_reg[30]_1 (TPID0_I_n_35),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[13:0]),
        .\Shim2IP_RdCE_reg[18] (\RX_VLAN_BRAM.I_RX_VLAN_MEM_n_27 ),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_reg_32b_67 TPID0_I
       (.\IP2Bus_Data[23]_i_4 (\reg_data_reg[0] [8]),
        .\IP2Bus_Data[23]_i_4_0 (RTAG_I_n_34),
        .\IP2Bus_Data[27]_i_6 (\reg_data_reg[0]_0 [4]),
        .\IP2Bus_Data[29]_i_2 (\reg_data_reg[0]_3 [2]),
        .\IP2Bus_Data[29]_i_2_0 (TPID1_I_n_34),
        .\IP2Bus_Data[30]_i_3 ({\IP2Bus_Data_reg[22]_0 [10],\IP2Bus_Data_reg[22]_0 [7:6],\IP2Bus_Data_reg[22]_0 [4:3]}),
        .Q(IP_I_n_7),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[10] (TPID0_I_n_0),
        .\Shim2IP_RdCE_reg[10]_0 (TPID0_I_n_34),
        .\reg_data_reg[0]_0 (\reg_data_reg[0]_1 ),
        .\reg_data_reg[27]_0 (TPID0_I_n_33),
        .\reg_data_reg[30]_0 (TPID0_I_n_35),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [3]));
  bd_6e76_eth_buf_0_reg_32b_68 TPID1_I
       (.\IP2Bus_Data[17]_i_3 ({\reg_data_reg[16]_0 [14],\reg_data_reg[16]_0 [2]}),
        .\IP2Bus_Data[26]_i_5 ({\IP2Bus_Data_reg[22]_0 [13],\IP2Bus_Data_reg[22]_0 [5],\IP2Bus_Data_reg[22]_0 [3]}),
        .\IP2Bus_Data[26]_i_5_0 (\reg_data_reg[16] [5]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\reg_data_reg[0]_0 (\reg_data_reg[0] ),
        .\reg_data_reg[17]_0 (TPID1_I_n_0),
        .\reg_data_reg[26]_0 (TPID1_I_n_33),
        .\reg_data_reg[29]_0 (TPID1_I_n_34),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [2]));
  bd_6e76_eth_buf_0_reg_tp TP_I
       (.ClkASignalInReg(ClkASignalInReg),
        .D(rdData[18]),
        .E(E),
        .\IP2Bus_Data[16]_i_3 (\reg_data_reg[0]_2 [15:14]),
        .\IP2Bus_Data[23]_i_4_0 (IS_I_n_0),
        .\IP2Bus_Data_reg[17] (TPID1_I_n_0),
        .\IP2Bus_Data_reg[18] ({\IP2Bus_Data_reg[22]_0 [13],\IP2Bus_Data_reg[22]_0 [11:8],\IP2Bus_Data_reg[22]_0 [4:2]}),
        .\IP2Bus_Data_reg[18]_0 (\reg_data_reg[0] [13]),
        .\IP2Bus_Data_reg[18]_1 (UAWU_I_n_18),
        .\IP2Bus_Data_reg[18]_2 (\reg_data_reg[0]_1 [13]),
        .\IP2Bus_Data_reg[23] (IE_I_n_0),
        .\IP2Bus_Data_reg[23]_0 (TPID0_I_n_0),
        .Q(IP_I_n_1),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[15:0]),
        .\Shim2IP_RdCE_reg[1] (TP_I_n_18),
        .TPReq_reg_0(\reg_data_reg[31] ),
        .pcspma_status_cross(pcspma_status_cross[0]),
        .\reg_data_reg[16]_0 (TP_I_n_1),
        .\reg_data_reg[16]_1 (\reg_data_reg[16] ),
        .\reg_data_reg[23]_0 (TP_I_n_20),
        .tx_pause_request(tx_pause_request),
        .wrCE_d_reg_0(\reg_data_reg[30]_0 [11]));
  bd_6e76_eth_buf_0_reg_32b_69 TTAG_I
       (.DOBDO({p_1_out[13],p_1_out[9]}),
        .\IP2Bus_Data[20]_i_4_0 (\reg_data_reg[0]_0 [11:10]),
        .\IP2Bus_Data[24]_i_2 (RTAG_I_n_35),
        .\IP2Bus_Data[25]_i_2 (RTAG_I_n_36),
        .\IP2Bus_Data[26]_i_2 (IE_I_n_3),
        .\IP2Bus_Data[26]_i_2_0 (TPID1_I_n_33),
        .\IP2Bus_Data[27]_i_2 (TPID0_I_n_33),
        .\IP2Bus_Data_reg[20] (\reg_data_reg[16] [11:9]),
        .\IP2Bus_Data_reg[20]_0 (p_0_out[11:10]),
        .\IP2Bus_Data_reg[21] ({\IP2Bus_Data_reg[22]_0 [13],\IP2Bus_Data_reg[22]_0 [10:7],\IP2Bus_Data_reg[22]_0 [5],\IP2Bus_Data_reg[22]_0 [1:0]}),
        .\IP2Bus_Data_reg[22] (\reg_data_reg[16]_0 [9]),
        .Q({IP_I_n_2,IP_I_n_3,IP_I_n_5}),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .\Shim2IP_RdCE_reg[1] (TTAG_I_n_33),
        .\Shim2IP_RdCE_reg[1]_0 (TTAG_I_n_34),
        .\Shim2IP_RdCE_reg[6] (TTAG_I_n_36),
        .\Shim2IP_RdCE_reg[6]_0 (TTAG_I_n_37),
        .\Shim2IP_RdCE_reg[6]_1 (TTAG_I_n_38),
        .\Shim2IP_RdCE_reg[6]_2 (\Shim2IP_RdCE_reg[6] ),
        .\Shim2IP_RdCE_reg[9] (TTAG_I_n_35),
        .\reg_data_reg[0]_0 (\reg_data_reg[0]_2 ),
        .\reg_data_reg[18]_0 (TTAG_I_n_0),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [7]));
  bd_6e76_eth_buf_0_blk_mem_gen_wrapper_70 \TX_VLAN_BRAM.I_TX_VLAN_MEM 
       (.ADDRARDADDR(ADDRARDADDR),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .D(rdData[29]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({p_1_out[8],p_1_out[4]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [1:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_22 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_23 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_24 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_25 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6 (\reg_data_reg[30]_0 [1]),
        .DOBDO({p_1_out[13],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram [3:2],p_1_out[9]}),
        .\IP2Bus_Data[31]_i_3 (\reg_data_reg[16] [0]),
        .\IP2Bus_Data_reg[19] (\reg_data_reg[0]_2 [12]),
        .\IP2Bus_Data_reg[24] (\reg_data_reg[17] [6:5]),
        .\IP2Bus_Data_reg[24]_0 ({p_0_out[7:6],p_0_out[2]}),
        .\IP2Bus_Data_reg[25] ({\IP2Bus_Data_reg[22]_0 [14:13],\IP2Bus_Data_reg[22]_0 [11:10],\IP2Bus_Data_reg[22]_0 [8:7],\IP2Bus_Data_reg[22]_0 [4],\IP2Bus_Data_reg[22]_0 [1:0]}),
        .\IP2Bus_Data_reg[28] (IS_I_n_4),
        .\IP2Bus_Data_reg[29] (\IP2Bus_Data_reg[29]_0 ),
        .\IP2Bus_Data_reg[29]_0 (RTAG_I_n_39),
        .\IP2Bus_Data_reg[29]_1 (TPID0_I_n_34),
        .\IP2Bus_Data_reg[31] (\reg_data_reg[0]_0 [0]),
        .\IP2Bus_Data_reg[31]_0 (\reg_data_reg[0]_1 [0]),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_0 ),
        .Q(IP_I_n_6),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[13:0]),
        .\Shim2IP_RdCE_reg[7] (\Shim2IP_RdCE_reg[7] ),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data));
  bd_6e76_eth_buf_0_reg_32b_71 UAWL_I
       (.D({rdData[17],rdData[19],rdData[20],rdData[21],rdData[22],rdData[23]}),
        .\IP2Bus_Data_reg[17] (TP_I_n_18),
        .\IP2Bus_Data_reg[17]_0 ({\reg_data_reg[0]_1 [14],\reg_data_reg[0]_1 [11:9]}),
        .\IP2Bus_Data_reg[17]_1 ({\reg_data_reg[17] [12],\reg_data_reg[17] [10:8]}),
        .\IP2Bus_Data_reg[17]_2 ({\reg_data_reg[0]_0 [14],\reg_data_reg[0]_0 [12]}),
        .\IP2Bus_Data_reg[19] (\IP2Bus_Data_reg[19]_0 ),
        .\IP2Bus_Data_reg[19]_0 (\TX_VLAN_BRAM.I_TX_VLAN_MEM_n_22 ),
        .\IP2Bus_Data_reg[19]_1 (\RX_VLAN_BRAM.I_RX_VLAN_MEM_n_26 ),
        .\IP2Bus_Data_reg[19]_2 ({\reg_data_reg[16]_0 [12],\reg_data_reg[16]_0 [8:6],\reg_data_reg[16]_0 [4]}),
        .\IP2Bus_Data_reg[20] (\IP2Bus_Data_reg[20]_0 ),
        .\IP2Bus_Data_reg[20]_0 (TTAG_I_n_33),
        .\IP2Bus_Data_reg[21] (\IP2Bus_Data_reg[21]_0 ),
        .\IP2Bus_Data_reg[21]_0 (TTAG_I_n_34),
        .\IP2Bus_Data_reg[22] ({\IP2Bus_Data_reg[22]_0 [14],\IP2Bus_Data_reg[22]_0 [7:4],\IP2Bus_Data_reg[22]_0 [2:1]}),
        .\IP2Bus_Data_reg[22]_0 (\IP2Bus_Data_reg[22]_1 ),
        .\IP2Bus_Data_reg[22]_1 (TTAG_I_n_35),
        .\IP2Bus_Data_reg[23] (\IP2Bus_Data_reg[23]_0 ),
        .\IP2Bus_Data_reg[23]_0 (TP_I_n_20),
        .\IP2Bus_Data_reg[23]_1 (p_1_out[8]),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA),
        .pcspma_status_cross(pcspma_status_cross[1]),
        .\reg_data_reg[0]_0 (\reg_data_reg[0]_3 ),
        .\reg_data_reg[24]_0 (\reg_data_reg[24] ),
        .\reg_data_reg[25]_0 (\reg_data_reg[25] ),
        .\reg_data_reg[27]_0 (\reg_data_reg[27]_1 ),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [5]));
  bd_6e76_eth_buf_0_reg_16bl UAWU_I
       (.D({rdData[16],rdData[30]}),
        .\IP2Bus_Data[30]_i_2_0 (\reg_data_reg[0]_0 [1]),
        .\IP2Bus_Data_reg[16] ({\reg_data_reg[0] [15],\reg_data_reg[0] [1]}),
        .\IP2Bus_Data_reg[16]_0 (RTAG_I_n_0),
        .\IP2Bus_Data_reg[16]_1 ({\reg_data_reg[0]_3 [15],\reg_data_reg[0]_3 [13]}),
        .\IP2Bus_Data_reg[18] (TTAG_I_n_0),
        .\IP2Bus_Data_reg[18]_0 (RTAG_I_n_33),
        .\IP2Bus_Data_reg[30] ({\IP2Bus_Data_reg[22]_0 [13],\IP2Bus_Data_reg[22]_0 [7:5],\IP2Bus_Data_reg[22]_0 [3:2]}),
        .\IP2Bus_Data_reg[30]_0 (\RX_VLAN_BRAM.I_RX_VLAN_MEM_n_27 ),
        .\IP2Bus_Data_reg[30]_1 (\IP2Bus_Data_reg[30]_0 ),
        .\IP2Bus_Data_reg[30]_2 (\reg_data_reg[16] [1]),
        .\IP2Bus_Data_reg[30]_3 (\IP2Bus_Data_reg[30]_1 ),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_WDATA(S_AXI_WDATA[15:0]),
        .\Shim2IP_RdCE_reg[9] (UAWU_I_n_18),
        .pcspma_status_cross(pcspma_status_cross[2]),
        .\reg_data_reg[16]_0 (\reg_data_reg[16]_0 ),
        .\reg_data_reg[31]_0 (\reg_data_reg[31] ),
        .\reg_data_reg[31]_1 (\reg_data_reg[30]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    iP2Bus_RdAck_i_i_1
       (.I0(softRead_d1),
        .I1(rdAckBlocker),
        .O(iP2Bus_RdAck_i0));
  FDRE iP2Bus_RdAck_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_RdAck_i0),
        .Q(iP2Bus_RdAck_i),
        .R(\reg_data_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    iP2Bus_WrAck_i_i_1
       (.I0(softWrite_d1),
        .I1(wrAckBlocker),
        .O(iP2Bus_WrAck_i0));
  FDRE iP2Bus_WrAck_i_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(iP2Bus_WrAck_i0),
        .Q(iP2Bus_WrAck_i),
        .R(\reg_data_reg[31] ));
  FDRE rdAckBlocker_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softRead_d1),
        .Q(rdAckBlocker),
        .R(\reg_data_reg[31] ));
  LUT3 #(
    .INIT(8'hEA)) 
    sample_config_i_1
       (.I0(reg_ip2bus_wr_ack),
        .I1(\reg_data_reg[30]_1 ),
        .I2(SR),
        .O(sample_config0));
  FDRE softRead_d1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softRead),
        .Q(softRead_d1),
        .R(\reg_data_reg[31] ));
  FDRE softWrite_d1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softWrite),
        .Q(softWrite_d1),
        .R(\reg_data_reg[31] ));
  FDRE wrAckBlocker_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(softWrite_d1),
        .Q(wrAckBlocker),
        .R(\reg_data_reg[31] ));
endmodule

(* ORIG_REF_NAME = "reset_combiner" *) 
module bd_6e76_eth_buf_0_reset_combiner
   (out,
    sync_rst1_reg,
    sync_rst1_reg_0,
    PHY_RST_N,
    data_in,
    SR,
    sync_rst1_reg_1,
    AXI_STR_RXD_ARESETN_0,
    sync_rst1_reg_2,
    sync_rst1_reg_3,
    sync_rst1_reg_4,
    sync_rst1_reg_5,
    E,
    reset2axi_str_txd,
    sync_rst1_reg_6,
    sync_rst1_reg_7,
    reset2axi_str_txc,
    reset2axi_str_rxd,
    S_AXI_ACLK,
    rx_mac_aclk,
    tx_mac_aclk,
    GTX_CLK,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXC_ACLK,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXD_ARESETN,
    Q,
    AXI_STR_TXD_ARESETN,
    \update_cnt_reg[10] ,
    \update_bram_cnt_reg[7] ,
    AXI_STR_TXC_ARESETN,
    clr_txc_trdy,
    S_AXI_ARESETN,
    sample_axi_str_config,
    sample_tx_mac_config,
    sample_rx_mac_config,
    AXI_STR_RXS_ARESETN);
  output out;
  output sync_rst1_reg;
  output sync_rst1_reg_0;
  output PHY_RST_N;
  output data_in;
  output [0:0]SR;
  output [0:0]sync_rst1_reg_1;
  output AXI_STR_RXD_ARESETN_0;
  output [0:0]sync_rst1_reg_2;
  output [0:0]sync_rst1_reg_3;
  output sync_rst1_reg_4;
  output sync_rst1_reg_5;
  output [0:0]E;
  output reset2axi_str_txd;
  output [0:0]sync_rst1_reg_6;
  output [0:0]sync_rst1_reg_7;
  output reset2axi_str_txc;
  output reset2axi_str_rxd;
  input S_AXI_ACLK;
  input rx_mac_aclk;
  input tx_mac_aclk;
  input GTX_CLK;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXC_ACLK;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXD_ARESETN;
  input [0:0]Q;
  input AXI_STR_TXD_ARESETN;
  input \update_cnt_reg[10] ;
  input \update_bram_cnt_reg[7] ;
  input AXI_STR_TXC_ARESETN;
  input clr_txc_trdy;
  input S_AXI_ARESETN;
  input sample_axi_str_config;
  input sample_tx_mac_config;
  input sample_rx_mac_config;
  input AXI_STR_RXS_ARESETN;

  wire AXI_RESET_TO_GTX_n_0;
  wire AXI_RESET_TO_GTX_n_1;
  wire AXI_RESET_TO_GTX_n_2;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_ARESETN_0;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkAOutOfClkBRst;
  wire ClkARst;
  wire ClkBOutOfClkARst;
  wire ClkBRst;
  wire ClkBRst0_in;
  wire ClkBRst1_in;
  wire ClkBRst2_in;
  wire [0:0]E;
  wire \GEN_NonUScale.PHY_RESET_N_i_2_n_0 ;
  wire \GEN_NonUScale.PHY_RESET_N_i_3_n_0 ;
  wire \GEN_NonUScale.phy_reset_count[0]_i_3_n_0 ;
  wire [11:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ;
  wire \GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ;
  wire \GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ;
  wire GTX_CLK;
  wire PHY_RST_N;
  wire [0:0]Q;
  wire [0:0]SR;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  wire axiStrRxSResetSaxiDomain;
  wire axiStrRxdResetAxiStrRxsDomain;
  wire axiStrRxdResetAxiStrTxcDomain;
  wire axiStrRxdResetAxiStrTxdDomain;
  wire axiStrRxdResetSaxiDomain;
  wire axiStrRxsResetAxiStrRxdDomain;
  wire axiStrRxsResetAxiStrTxcDomain;
  wire axiStrRxsResetAxiStrTxdDomain;
  wire axiStrTxcResetAxiStrRxdDomain;
  wire axiStrTxcResetAxiStrRxsDomain;
  wire axiStrTxcResetAxiStrTxdDomain;
  wire axiStrTxcResetSaxiDomain;
  wire axiStrTxdResetAxiStrRxdDomain;
  wire axiStrTxdResetAxiStrRxsDomain;
  wire axiStrTxdResetAxiStrTxcDomain;
  wire clr_txc_trdy;
  wire data_in;
  wire out;
  wire p_3_out;
  wire phyResetCntEnable;
  wire phy_reset_count;
  wire reset2axi_str_rxd;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire rx_mac_aclk;
  wire sample_axi_str_config;
  wire sample_rx_mac_config;
  wire sample_tx_mac_config;
  wire saxiResetAxiStrRxdDomain;
  wire saxiResetAxiStrRxsDomain;
  wire saxiResetAxiStrTxcDomain;
  wire [30:0]srl32_1_reg;
  wire srl32_2_output;
  wire srl32_2_output_d1;
  wire sync_rst1_reg;
  wire sync_rst1_reg_0;
  wire [0:0]sync_rst1_reg_1;
  wire [0:0]sync_rst1_reg_2;
  wire [0:0]sync_rst1_reg_3;
  wire sync_rst1_reg_4;
  wire sync_rst1_reg_5;
  wire [0:0]sync_rst1_reg_6;
  wire [0:0]sync_rst1_reg_7;
  wire tx_mac_aclk;
  wire \update_bram_cnt_reg[7] ;
  wire \update_cnt_reg[10] ;
  wire [3:3]\NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED ;

  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_80 AXI_RESET_TO_GTX
       (.ClkARst(ClkARst),
        .\GEN_NonUScale.PHY_RESET_N_reg (\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ),
        .\GEN_NonUScale.phy_reset_count_reg (\GEN_NonUScale.phy_reset_count_reg [11:10]),
        .\GEN_NonUScale.phy_reset_count_reg[10] (AXI_RESET_TO_GTX_n_1),
        .\GEN_NonUScale.phy_reset_count_reg[10]_0 (AXI_RESET_TO_GTX_n_2),
        .GTX_CLK(GTX_CLK),
        .PHY_RST_N(PHY_RST_N),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .data_in(data_in),
        .out(AXI_RESET_TO_GTX_n_0),
        .phyResetCntEnable(phyResetCntEnable));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_81 AXI_RESET_TO_RXCLIENT
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .async_rst3_reg(sync_rst1_reg_0),
        .out(out),
        .rx_mac_aclk(rx_mac_aclk),
        .sample_rx_mac_config(sample_rx_mac_config),
        .sync_rst1_reg(sync_rst1_reg_7),
        .sync_rst1_reg_0(axiStrTxcResetSaxiDomain),
        .sync_rst1_reg_1(axiStrRxSResetSaxiDomain),
        .sync_rst1_reg_2(axiStrRxdResetSaxiDomain),
        .sync_rst1_reg_3(ClkAOutOfClkBRst));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_82 AXI_RESET_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst0_in(ClkBRst0_in),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(axiStrRxdResetSaxiDomain),
        .sync_rst1_reg(saxiResetAxiStrRxdDomain));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_83 AXI_RESET_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst(ClkBRst),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(axiStrRxSResetSaxiDomain),
        .sync_rst1_reg(saxiResetAxiStrRxsDomain));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_84 AXI_RESET_TO_TXCLIENT
       (.S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .async_rst4_reg(sync_rst1_reg_0),
        .out(axiStrTxcResetSaxiDomain),
        .sample_tx_mac_config(sample_tx_mac_config),
        .sync_rst1_reg(sync_rst1_reg),
        .sync_rst1_reg_0(sync_rst1_reg_6),
        .sync_rst1_reg_1(axiStrRxSResetSaxiDomain),
        .sync_rst1_reg_2(axiStrRxdResetSaxiDomain),
        .sync_rst1_reg_3(ClkAOutOfClkBRst),
        .tx_mac_aclk(tx_mac_aclk));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_85 AXI_RESET_TO_TXC_AXSTREAM
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst1_in(ClkBRst1_in),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .async_rst4_reg(axiStrRxSResetSaxiDomain),
        .async_rst4_reg_0(axiStrRxdResetSaxiDomain),
        .async_rst4_reg_1(ClkAOutOfClkBRst),
        .out(axiStrTxcResetSaxiDomain),
        .sync_rst1_reg(saxiResetAxiStrTxcDomain),
        .sync_rst1_reg_0(sync_rst1_reg_0));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_86 AXI_RESET_TO_TXD_AXSTREAM
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkARst(ClkARst),
        .ClkBRst2_in(ClkBRst2_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (axiStrTxcResetAxiStrTxdDomain),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (axiStrRxsResetAxiStrTxdDomain),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (axiStrRxdResetAxiStrTxdDomain),
        .RESET2TEMACn(axiStrRxdResetSaxiDomain),
        .RESET2TEMACn_0(axiStrRxSResetSaxiDomain),
        .RESET2TEMACn_1(axiStrTxcResetSaxiDomain),
        .S_AXI_ACLK(S_AXI_ACLK),
        .S_AXI_ARESETN(S_AXI_ARESETN),
        .out(ClkAOutOfClkBRst),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sync_rst1_reg(ClkBOutOfClkARst),
        .sync_rst1_reg_0(sync_rst1_reg_5));
  FDRE \GEN_NonUScale.PHY_RESET_CMPLTE_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(AXI_RESET_TO_GTX_n_1),
        .Q(data_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_NonUScale.PHY_RESET_N_i_2 
       (.I0(\GEN_NonUScale.PHY_RESET_N_i_3_n_0 ),
        .I1(\GEN_NonUScale.phy_reset_count_reg [4]),
        .I2(\GEN_NonUScale.phy_reset_count_reg [5]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [2]),
        .I4(\GEN_NonUScale.phy_reset_count_reg [3]),
        .O(\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_NonUScale.PHY_RESET_N_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [8]),
        .I1(\GEN_NonUScale.phy_reset_count_reg [9]),
        .I2(\GEN_NonUScale.phy_reset_count_reg [6]),
        .I3(\GEN_NonUScale.phy_reset_count_reg [7]),
        .I4(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I5(\GEN_NonUScale.phy_reset_count_reg [0]),
        .O(\GEN_NonUScale.PHY_RESET_N_i_3_n_0 ));
  FDRE \GEN_NonUScale.PHY_RESET_N_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(AXI_RESET_TO_GTX_n_2),
        .Q(PHY_RST_N),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NonUScale.phyResetCntEnable_i_1 
       (.I0(srl32_2_output),
        .I1(srl32_2_output_d1),
        .O(p_3_out));
  FDRE \GEN_NonUScale.phyResetCntEnable_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(p_3_out),
        .Q(phyResetCntEnable),
        .R(AXI_RESET_TO_GTX_n_0));
  LUT4 #(
    .INIT(16'h7F00)) 
    \GEN_NonUScale.phy_reset_count[0]_i_1 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [11]),
        .I1(\GEN_NonUScale.phy_reset_count_reg [10]),
        .I2(\GEN_NonUScale.PHY_RESET_N_i_2_n_0 ),
        .I3(phyResetCntEnable),
        .O(phy_reset_count));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_NonUScale.phy_reset_count[0]_i_3 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [0]),
        .O(\GEN_NonUScale.phy_reset_count[0]_i_3_n_0 ));
  FDRE \GEN_NonUScale.phy_reset_count_reg[0] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [0]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ,\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_7 }),
        .S({\GEN_NonUScale.phy_reset_count_reg [3:1],\GEN_NonUScale.phy_reset_count[0]_i_3_n_0 }));
  FDRE \GEN_NonUScale.phy_reset_count_reg[10] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [10]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[11] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [11]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[1] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [1]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[2] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [2]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[3] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [3]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[4] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [4]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[4]_i_1 
       (.CI(\GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_0 ),
        .CO({\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ,\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_7 }),
        .S(\GEN_NonUScale.phy_reset_count_reg [7:4]));
  FDRE \GEN_NonUScale.phy_reset_count_reg[5] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [5]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[6] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_5 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [6]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[7] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_4 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [7]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.phy_reset_count_reg[8] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [8]),
        .R(AXI_RESET_TO_GTX_n_0));
  CARRY4 \GEN_NonUScale.phy_reset_count_reg[8]_i_1 
       (.CI(\GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_0 ),
        .CO({\NLW_GEN_NonUScale.phy_reset_count_reg[8]_i_1_CO_UNCONNECTED [3],\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_4 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_5 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ,\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_7 }),
        .S(\GEN_NonUScale.phy_reset_count_reg [11:8]));
  FDRE \GEN_NonUScale.phy_reset_count_reg[9] 
       (.C(GTX_CLK),
        .CE(phy_reset_count),
        .D(\GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_6 ),
        .Q(\GEN_NonUScale.phy_reset_count_reg [9]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDSE \GEN_NonUScale.srl32_1_reg_reg[0] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[30]),
        .Q(srl32_1_reg[0]),
        .S(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[10] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[9]),
        .Q(srl32_1_reg[10]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[11] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[10]),
        .Q(srl32_1_reg[11]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[12] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[11]),
        .Q(srl32_1_reg[12]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[13] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[12]),
        .Q(srl32_1_reg[13]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[14] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[13]),
        .Q(srl32_1_reg[14]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[15] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[14]),
        .Q(srl32_1_reg[15]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[16] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[15]),
        .Q(srl32_1_reg[16]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[17] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[16]),
        .Q(srl32_1_reg[17]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[18] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[17]),
        .Q(srl32_1_reg[18]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[19] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[18]),
        .Q(srl32_1_reg[19]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[1] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[0]),
        .Q(srl32_1_reg[1]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[20] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[19]),
        .Q(srl32_1_reg[20]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[21] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[20]),
        .Q(srl32_1_reg[21]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[22] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[21]),
        .Q(srl32_1_reg[22]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[23] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[22]),
        .Q(srl32_1_reg[23]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[24] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[23]),
        .Q(srl32_1_reg[24]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[25] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[24]),
        .Q(srl32_1_reg[25]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[26] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[25]),
        .Q(srl32_1_reg[26]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[27] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[26]),
        .Q(srl32_1_reg[27]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[28] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[27]),
        .Q(srl32_1_reg[28]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[29] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[28]),
        .Q(srl32_1_reg[29]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[2] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[1]),
        .Q(srl32_1_reg[2]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[30] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[29]),
        .Q(srl32_1_reg[30]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[3] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[2]),
        .Q(srl32_1_reg[3]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[4] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[3]),
        .Q(srl32_1_reg[4]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[5] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[4]),
        .Q(srl32_1_reg[5]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[6] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[5]),
        .Q(srl32_1_reg[6]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[7] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[6]),
        .Q(srl32_1_reg[7]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[8] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[7]),
        .Q(srl32_1_reg[8]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_1_reg_reg[9] 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_1_reg[8]),
        .Q(srl32_1_reg[9]),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_output_d1_reg 
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(srl32_2_output),
        .Q(srl32_2_output_d1),
        .R(AXI_RESET_TO_GTX_n_0));
  FDSE \GEN_NonUScale.srl32_2_reg_reg[0] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(srl32_2_output),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ),
        .S(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[10] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[11] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[10] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[12] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[11] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[13] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[12] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[14] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[13] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[15] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[14] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[16] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[15] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[17] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[16] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[18] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[17] ),
        .Q(srl32_2_output),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[1] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[0] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[2] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[1] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[3] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[2] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[4] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[3] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[5] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[4] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[6] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[5] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[7] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[6] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[8] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[7] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ),
        .R(AXI_RESET_TO_GTX_n_0));
  FDRE \GEN_NonUScale.srl32_2_reg_reg[9] 
       (.C(GTX_CLK),
        .CE(srl32_1_reg[30]),
        .D(\GEN_NonUScale.srl32_2_reg_reg_n_0_[8] ),
        .Q(\GEN_NonUScale.srl32_2_reg_reg_n_0_[9] ),
        .R(AXI_RESET_TO_GTX_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    RESET2AXI_STR_RXD
       (.I0(saxiResetAxiStrRxdDomain),
        .I1(axiStrTxcResetAxiStrRxdDomain),
        .I2(axiStrTxdResetAxiStrRxdDomain),
        .I3(axiStrRxsResetAxiStrRxdDomain),
        .I4(AXI_STR_RXD_ARESETN),
        .O(reset2axi_str_rxd));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    RESET2AXI_STR_RXS
       (.I0(saxiResetAxiStrRxsDomain),
        .I1(axiStrTxcResetAxiStrRxsDomain),
        .I2(axiStrTxdResetAxiStrRxsDomain),
        .I3(axiStrRxdResetAxiStrRxsDomain),
        .I4(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    RESET2AXI_STR_TXC
       (.I0(saxiResetAxiStrTxcDomain),
        .I1(axiStrTxdResetAxiStrTxcDomain),
        .I2(AXI_STR_TXC_ARESETN),
        .I3(axiStrRxsResetAxiStrTxcDomain),
        .I4(axiStrRxdResetAxiStrTxcDomain),
        .O(reset2axi_str_txc));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_87 RXD_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_RXD_ARESETN_0(AXI_STR_RXD_ARESETN_0),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst0_in(ClkBRst0_in),
        .\FSM_onehot_rxd_axistream_current_state_reg[1] (sync_rst1_reg_1),
        .Q(Q),
        .SR(SR),
        .out(axiStrRxsResetAxiStrRxdDomain),
        .\rxd_word_cnt_reg[0] (axiStrTxdResetAxiStrRxdDomain),
        .\rxd_word_cnt_reg[0]_0 (axiStrTxcResetAxiStrRxdDomain),
        .\rxd_word_cnt_reg[0]_1 (saxiResetAxiStrRxdDomain),
        .sync_rst1_reg(axiStrRxdResetAxiStrRxsDomain));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_88 TXC_AXSTREAM_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst0_in(ClkBRst0_in),
        .ClkBRst1_in(ClkBRst1_in),
        .axi_str_txc_tready_int_i_7(axiStrRxsResetAxiStrTxcDomain),
        .axi_str_txc_tready_int_i_7_0(axiStrTxdResetAxiStrTxcDomain),
        .axi_str_txc_tready_int_i_7_1(saxiResetAxiStrTxcDomain),
        .clr_txc_trdy(clr_txc_trdy),
        .out(axiStrRxdResetAxiStrTxcDomain),
        .sync_rst1_reg(axiStrTxcResetAxiStrRxdDomain),
        .sync_rst1_reg_0(sync_rst1_reg_4));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_89 TXC_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst1_in(ClkBRst1_in),
        .out(axiStrRxsResetAxiStrTxcDomain),
        .sync_rst1_reg(axiStrTxcResetAxiStrRxsDomain));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_90 TXD_AXSTREAM_TO_RXD_AXSTREAM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_ARESETN(AXI_STR_RXD_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .\ClkBAxiEthBClkCrsBusOut_reg[0] (axiStrRxsResetAxiStrTxdDomain),
        .\ClkBAxiEthBClkCrsBusOut_reg[0]_0 (axiStrTxcResetAxiStrTxdDomain),
        .\ClkBAxiEthBClkCrsBusOut_reg[0]_1 (ClkBOutOfClkARst),
        .ClkBRst0_in(ClkBRst0_in),
        .ClkBRst2_in(ClkBRst2_in),
        .E(E),
        .out(axiStrRxdResetAxiStrTxdDomain),
        .sample_axi_str_config(sample_axi_str_config),
        .sync_rst1_reg(axiStrTxdResetAxiStrRxdDomain),
        .sync_rst1_reg_0(sync_rst1_reg_2),
        .sync_rst1_reg_1(sync_rst1_reg_3),
        .\update_bram_cnt_reg[7] (\update_bram_cnt_reg[7] ),
        .\update_cnt_reg[10] (\update_cnt_reg[10] ));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_91 TXD_AXSTREAM_TO_RXS_AXSTREAM
       (.AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_ARESETN(AXI_STR_RXS_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst(ClkBRst),
        .ClkBRst2_in(ClkBRst2_in),
        .out(axiStrRxsResetAxiStrTxdDomain),
        .sync_rst1_reg(axiStrTxdResetAxiStrRxsDomain));
  bd_6e76_eth_buf_0_actv_hi_reset_clk_cross_92 TXD_AXSTREAM_TO_TXC_AXSTREAM
       (.AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_ARESETN(AXI_STR_TXC_ARESETN),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_ARESETN(AXI_STR_TXD_ARESETN),
        .ClkBRst1_in(ClkBRst1_in),
        .ClkBRst2_in(ClkBRst2_in),
        .out(axiStrTxcResetAxiStrTxdDomain),
        .sync_rst1_reg(axiStrTxdResetAxiStrTxcDomain));
endmodule

(* ORIG_REF_NAME = "rx_axistream_if" *) 
module bd_6e76_eth_buf_0_rx_axistream_if
   (Q,
    E,
    \gc0.count_d1_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0]_0 ,
    AXI_STR_RXD_VALID,
    ADDRBWRADDR,
    \rxd_mem_addr_cntr_reg[10]_0 ,
    AXI_STR_RXS_DATA,
    AXI_STR_RXS_VALID,
    axi_str_rxs_dpmem_wr_data,
    AXI_STR_RXS_LAST,
    WEBWE,
    AXI_STR_RXD_LAST,
    \goreg_dm.dout_i_reg[35] ,
    \rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 ,
    \rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 ,
    AXI_STR_RXD_ACLK,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    AXI_STR_RXS_READY,
    p_0_out,
    SR,
    AXI_STR_RXS_ACLK,
    \FSM_onehot_rxd_axistream_current_state_reg[1]_0 ,
    D,
    \rxd_word_cnt_reg[0]_0 );
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ;
  output AXI_STR_RXD_VALID;
  output [9:0]ADDRBWRADDR;
  output [10:0]\rxd_mem_addr_cntr_reg[10]_0 ;
  output [31:0]AXI_STR_RXS_DATA;
  output AXI_STR_RXS_VALID;
  output [9:0]axi_str_rxs_dpmem_wr_data;
  output AXI_STR_RXS_LAST;
  output [0:0]WEBWE;
  output AXI_STR_RXD_LAST;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  output [10:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 ;
  output [11:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 ;
  input AXI_STR_RXD_ACLK;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input AXI_STR_RXS_READY;
  input [35:0]p_0_out;
  input [0:0]SR;
  input AXI_STR_RXS_ACLK;
  input [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ;
  input [35:0]D;
  input \rxd_word_cnt_reg[0]_0 ;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire [31:0]AXI_STR_RXS_DATA;
  wire \AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0 ;
  wire \AXI_STR_RXS_DATA[30]_INST_0_i_5_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ;
  wire \AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ;
  wire \AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ;
  wire \AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire [35:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_7 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_56_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_57_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_58_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_59_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_60_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_61_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62_n_0 ;
  wire [0:0]E;
  wire ELASTIC_FIFO_n_11;
  wire ELASTIC_FIFO_n_12;
  wire ELASTIC_FIFO_n_13;
  wire ELASTIC_FIFO_n_14;
  wire ELASTIC_FIFO_n_15;
  wire ELASTIC_FIFO_n_16;
  wire ELASTIC_FIFO_n_19;
  wire \FSM_onehot_rxd_axistream_current_state[0]_i_1_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[0]_i_2_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[0]_i_3_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[0]_i_4_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[0]_i_5_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[1]_i_1_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[1]_i_2_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[4]_i_2_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_11_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_12_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_14_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_15_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_16_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_17_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_18_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_19_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_20_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_21_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_5_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_6_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_7_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_8_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state[5]_i_9_n_0 ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_1 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_2 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_3 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_1 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_2 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_3 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_n_3 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_0 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_1 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_2 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_3 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_1 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_3 ;
  wire \FSM_onehot_rxd_axistream_current_state_reg_n_0_[3] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg_n_0_[5] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg_n_0_[6] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg_n_0_[7] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg_n_0_[8] ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_10_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_11_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_12_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_14_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_15_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_16_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_17_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_18_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_19_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_20_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_21_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[2]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[2]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_6_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[3]_i_7_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_5_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_6_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_7_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_8_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state[4]_i_9_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_1 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_2 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_3 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_1 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_2 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_3 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_0 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_1 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_2 ;
  wire \FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_3 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ;
  wire \axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire [8:0]bin_to_gray;
  wire fifoWrEn;
  wire [14:0]frame_length_words;
  wire [14:1]frame_length_words0;
  wire \frame_length_words[0]_i_1_n_0 ;
  wire \frame_length_words[10]_i_1_n_0 ;
  wire \frame_length_words[11]_i_1_n_0 ;
  wire \frame_length_words[12]_i_1_n_0 ;
  wire \frame_length_words[13]_i_1_n_0 ;
  wire \frame_length_words[14]_i_2_n_0 ;
  wire \frame_length_words[1]_i_1_n_0 ;
  wire \frame_length_words[2]_i_1_n_0 ;
  wire \frame_length_words[3]_i_1_n_0 ;
  wire \frame_length_words[4]_i_1_n_0 ;
  wire \frame_length_words[5]_i_1_n_0 ;
  wire \frame_length_words[6]_i_1_n_0 ;
  wire \frame_length_words[7]_i_1_n_0 ;
  wire \frame_length_words[8]_i_1_n_0 ;
  wire \frame_length_words[9]_i_1_n_0 ;
  wire \frame_length_words_reg[12]_i_2_n_0 ;
  wire \frame_length_words_reg[12]_i_2_n_1 ;
  wire \frame_length_words_reg[12]_i_2_n_2 ;
  wire \frame_length_words_reg[12]_i_2_n_3 ;
  wire \frame_length_words_reg[4]_i_2_n_0 ;
  wire \frame_length_words_reg[4]_i_2_n_1 ;
  wire \frame_length_words_reg[4]_i_2_n_2 ;
  wire \frame_length_words_reg[4]_i_2_n_3 ;
  wire \frame_length_words_reg[8]_i_2_n_0 ;
  wire \frame_length_words_reg[8]_i_2_n_1 ;
  wire \frame_length_words_reg[8]_i_2_n_2 ;
  wire \frame_length_words_reg[8]_i_2_n_3 ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire [10:0]p_0_in;
  wire [13:0]p_0_in0_in;
  wire p_0_in__0;
  wire [35:0]p_0_out;
  wire p_1_in34_in;
  wire p_2_in36_in;
  wire p_3_in38_in;
  wire p_4_in40_in;
  wire p_5_in42_in;
  wire p_6_in44_in;
  wire p_7_in;
  wire p_7_in46_in;
  wire p_8_in48_in;
  wire [9:2]plusOp__1;
  wire reset2axi_str_rxd;
  wire rxd2rxs_frame_done;
  wire rxd_addr_cntr_en;
  wire rxd_addr_cntr_en2;
  wire [14:1]rxd_addr_cntr_en3;
  wire rxd_axistream_next_state2;
  wire \rxd_mem_addr_cntr[10]_i_10_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_11_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_12_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_13_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_14_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_15_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_16_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_17_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_18_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_19_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_20_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_21_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_23_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_24_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_25_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_26_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_4_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_6_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_7_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_8_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_9_n_0 ;
  wire \rxd_mem_addr_cntr[4]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[5]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[8]_i_2_n_0 ;
  wire [10:0]\rxd_mem_addr_cntr_reg[10]_0 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_22_n_0 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_22_n_1 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_22_n_2 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_22_n_3 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_3_n_1 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_3_n_2 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_3_n_3 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_5_n_0 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_5_n_1 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_5_n_2 ;
  wire \rxd_mem_addr_cntr_reg[10]_i_5_n_3 ;
  wire rxd_mem_last_read_out_ptr_cmb;
  wire rxd_mem_last_read_out_ptr_gray_d10;
  wire \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_3_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_5_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_6_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_7_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[10]_i_8_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[9]_i_1_n_0 ;
  wire [11:0]\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 ;
  wire [10:0]rxd_mem_last_read_out_ptr_reg;
  wire \rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[10]_i_2_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ;
  wire \rxd_mem_last_read_out_ptr_reg[9]_i_1_n_0 ;
  wire [10:10]rxd_mem_last_read_out_ptr_toconvertto_gray;
  wire rxd_mem_next_available4write_ptr_1_cmb;
  wire [10:0]rxd_mem_next_available4write_ptr_1_reg;
  wire \rxd_word_cnt[0]_i_3_n_0 ;
  wire [14:0]rxd_word_cnt_reg;
  wire \rxd_word_cnt_reg[0]_0 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_0 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_1 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_2 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_3 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_4 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_5 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_6 ;
  wire \rxd_word_cnt_reg[0]_i_2_n_7 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[12]_i_1_n_7 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_0 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_1 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_4 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[4]_i_1_n_7 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_0 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_1 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_2 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_3 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_4 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_5 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_6 ;
  wire \rxd_word_cnt_reg[8]_i_1_n_7 ;
  wire [4:0]rxs_axistream_current_state;
  wire [4:0]rxs_axistream_next_state;
  wire rxs_axistream_next_state1;
  wire rxs_axistream_next_state10_out;
  wire [10:0]\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 ;
  wire [9:0]rxs_mem_last_read_out_ptr_plus_one;
  wire rxs_mem_last_read_out_ptr_plus_one1;
  wire \rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[5]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[6]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_10_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_11_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_12_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_13_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_14_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_15_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_16_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_17_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_18_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_19_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_20_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_21_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_5_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_6_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_7_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_8_n_0 ;
  wire \rxs_mem_last_read_out_ptr_plus_one[9]_i_9_n_0 ;
  wire [9:0]rxs_mem_last_read_out_ptr_reg;
  wire \rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[0]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[0]_i_5_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[9]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[9]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_reg[9]_i_5_n_0 ;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray0;
  wire rxs_mem_last_read_out_ptr_toconvertto_gray_clean;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_2_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_10_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_11_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_13_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_14_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_15_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_16_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_17_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_18_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_19_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_20_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_21_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_22_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_23_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_24_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_25_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_26_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_27_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_28_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_29_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_30_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_3_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_4_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_6_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_1 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_2 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_3 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_n_3 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_n_3 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_0 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_1 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_2 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_3 ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ;
  wire \rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ;
  wire rxs_mem_last_read_out_ptr_true_cmb;
  wire [9:0]rxs_mem_last_read_out_ptr_true_reg;
  wire \rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[8]_i_1_n_0 ;
  wire \rxs_mem_last_read_out_ptr_true_reg[9]_i_2_n_0 ;
  wire rxs_mem_next_available4write_ptr_1_cmb;
  wire [9:0]rxs_mem_next_available4write_ptr_1_reg;
  wire rxs_mem_next_available4write_ptr_cmb;
  wire [9:0]rxs_mem_next_available4write_ptr_reg;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_10_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_11_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_12_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_13_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_14_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_15_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_16_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_4_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_5_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_6_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_7_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_9_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_1 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_2 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_3 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_1 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_2 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_3 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_1 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_2 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_3 ;
  wire rxs_status_word_1;
  wire \rxs_status_word_1_reg_n_0_[0] ;
  wire \rxs_status_word_1_reg_n_0_[10] ;
  wire \rxs_status_word_1_reg_n_0_[1] ;
  wire \rxs_status_word_1_reg_n_0_[2] ;
  wire \rxs_status_word_1_reg_n_0_[3] ;
  wire \rxs_status_word_1_reg_n_0_[4] ;
  wire \rxs_status_word_1_reg_n_0_[5] ;
  wire \rxs_status_word_1_reg_n_0_[6] ;
  wire \rxs_status_word_1_reg_n_0_[7] ;
  wire \rxs_status_word_1_reg_n_0_[8] ;
  wire \rxs_status_word_1_reg_n_0_[9] ;
  wire rxs_status_word_2;
  wire \rxs_status_word_2_reg_n_0_[0] ;
  wire \rxs_status_word_2_reg_n_0_[10] ;
  wire \rxs_status_word_2_reg_n_0_[11] ;
  wire \rxs_status_word_2_reg_n_0_[12] ;
  wire \rxs_status_word_2_reg_n_0_[13] ;
  wire \rxs_status_word_2_reg_n_0_[14] ;
  wire \rxs_status_word_2_reg_n_0_[15] ;
  wire \rxs_status_word_2_reg_n_0_[16] ;
  wire \rxs_status_word_2_reg_n_0_[17] ;
  wire \rxs_status_word_2_reg_n_0_[18] ;
  wire \rxs_status_word_2_reg_n_0_[19] ;
  wire \rxs_status_word_2_reg_n_0_[1] ;
  wire \rxs_status_word_2_reg_n_0_[20] ;
  wire \rxs_status_word_2_reg_n_0_[21] ;
  wire \rxs_status_word_2_reg_n_0_[22] ;
  wire \rxs_status_word_2_reg_n_0_[23] ;
  wire \rxs_status_word_2_reg_n_0_[24] ;
  wire \rxs_status_word_2_reg_n_0_[25] ;
  wire \rxs_status_word_2_reg_n_0_[26] ;
  wire \rxs_status_word_2_reg_n_0_[27] ;
  wire \rxs_status_word_2_reg_n_0_[28] ;
  wire \rxs_status_word_2_reg_n_0_[29] ;
  wire \rxs_status_word_2_reg_n_0_[2] ;
  wire \rxs_status_word_2_reg_n_0_[30] ;
  wire \rxs_status_word_2_reg_n_0_[31] ;
  wire \rxs_status_word_2_reg_n_0_[3] ;
  wire \rxs_status_word_2_reg_n_0_[4] ;
  wire \rxs_status_word_2_reg_n_0_[5] ;
  wire \rxs_status_word_2_reg_n_0_[6] ;
  wire \rxs_status_word_2_reg_n_0_[7] ;
  wire \rxs_status_word_2_reg_n_0_[8] ;
  wire \rxs_status_word_2_reg_n_0_[9] ;
  wire rxs_status_word_3;
  wire \rxs_status_word_3_reg_n_0_[0] ;
  wire \rxs_status_word_3_reg_n_0_[10] ;
  wire \rxs_status_word_3_reg_n_0_[11] ;
  wire \rxs_status_word_3_reg_n_0_[12] ;
  wire \rxs_status_word_3_reg_n_0_[13] ;
  wire \rxs_status_word_3_reg_n_0_[14] ;
  wire \rxs_status_word_3_reg_n_0_[15] ;
  wire \rxs_status_word_3_reg_n_0_[16] ;
  wire \rxs_status_word_3_reg_n_0_[17] ;
  wire \rxs_status_word_3_reg_n_0_[18] ;
  wire \rxs_status_word_3_reg_n_0_[19] ;
  wire \rxs_status_word_3_reg_n_0_[1] ;
  wire \rxs_status_word_3_reg_n_0_[20] ;
  wire \rxs_status_word_3_reg_n_0_[21] ;
  wire \rxs_status_word_3_reg_n_0_[22] ;
  wire \rxs_status_word_3_reg_n_0_[23] ;
  wire \rxs_status_word_3_reg_n_0_[24] ;
  wire \rxs_status_word_3_reg_n_0_[25] ;
  wire \rxs_status_word_3_reg_n_0_[26] ;
  wire \rxs_status_word_3_reg_n_0_[27] ;
  wire \rxs_status_word_3_reg_n_0_[28] ;
  wire \rxs_status_word_3_reg_n_0_[29] ;
  wire \rxs_status_word_3_reg_n_0_[2] ;
  wire \rxs_status_word_3_reg_n_0_[30] ;
  wire \rxs_status_word_3_reg_n_0_[31] ;
  wire \rxs_status_word_3_reg_n_0_[3] ;
  wire \rxs_status_word_3_reg_n_0_[4] ;
  wire \rxs_status_word_3_reg_n_0_[5] ;
  wire \rxs_status_word_3_reg_n_0_[6] ;
  wire \rxs_status_word_3_reg_n_0_[7] ;
  wire \rxs_status_word_3_reg_n_0_[8] ;
  wire \rxs_status_word_3_reg_n_0_[9] ;
  wire rxs_status_word_4;
  wire \rxs_status_word_4_reg_n_0_[0] ;
  wire \rxs_status_word_4_reg_n_0_[10] ;
  wire \rxs_status_word_4_reg_n_0_[11] ;
  wire \rxs_status_word_4_reg_n_0_[12] ;
  wire \rxs_status_word_4_reg_n_0_[13] ;
  wire \rxs_status_word_4_reg_n_0_[14] ;
  wire \rxs_status_word_4_reg_n_0_[15] ;
  wire \rxs_status_word_4_reg_n_0_[16] ;
  wire \rxs_status_word_4_reg_n_0_[17] ;
  wire \rxs_status_word_4_reg_n_0_[18] ;
  wire \rxs_status_word_4_reg_n_0_[19] ;
  wire \rxs_status_word_4_reg_n_0_[1] ;
  wire \rxs_status_word_4_reg_n_0_[20] ;
  wire \rxs_status_word_4_reg_n_0_[21] ;
  wire \rxs_status_word_4_reg_n_0_[22] ;
  wire \rxs_status_word_4_reg_n_0_[23] ;
  wire \rxs_status_word_4_reg_n_0_[24] ;
  wire \rxs_status_word_4_reg_n_0_[25] ;
  wire \rxs_status_word_4_reg_n_0_[26] ;
  wire \rxs_status_word_4_reg_n_0_[27] ;
  wire \rxs_status_word_4_reg_n_0_[28] ;
  wire \rxs_status_word_4_reg_n_0_[29] ;
  wire \rxs_status_word_4_reg_n_0_[2] ;
  wire \rxs_status_word_4_reg_n_0_[30] ;
  wire \rxs_status_word_4_reg_n_0_[31] ;
  wire \rxs_status_word_4_reg_n_0_[3] ;
  wire \rxs_status_word_4_reg_n_0_[4] ;
  wire \rxs_status_word_4_reg_n_0_[5] ;
  wire \rxs_status_word_4_reg_n_0_[6] ;
  wire \rxs_status_word_4_reg_n_0_[7] ;
  wire \rxs_status_word_4_reg_n_0_[8] ;
  wire \rxs_status_word_4_reg_n_0_[9] ;
  wire rxs_status_word_5;
  wire \rxs_status_word_5_reg_n_0_[0] ;
  wire \rxs_status_word_5_reg_n_0_[10] ;
  wire \rxs_status_word_5_reg_n_0_[11] ;
  wire \rxs_status_word_5_reg_n_0_[12] ;
  wire \rxs_status_word_5_reg_n_0_[13] ;
  wire \rxs_status_word_5_reg_n_0_[14] ;
  wire \rxs_status_word_5_reg_n_0_[15] ;
  wire \rxs_status_word_5_reg_n_0_[16] ;
  wire \rxs_status_word_5_reg_n_0_[17] ;
  wire \rxs_status_word_5_reg_n_0_[18] ;
  wire \rxs_status_word_5_reg_n_0_[19] ;
  wire \rxs_status_word_5_reg_n_0_[1] ;
  wire \rxs_status_word_5_reg_n_0_[20] ;
  wire \rxs_status_word_5_reg_n_0_[21] ;
  wire \rxs_status_word_5_reg_n_0_[22] ;
  wire \rxs_status_word_5_reg_n_0_[23] ;
  wire \rxs_status_word_5_reg_n_0_[24] ;
  wire \rxs_status_word_5_reg_n_0_[25] ;
  wire \rxs_status_word_5_reg_n_0_[26] ;
  wire \rxs_status_word_5_reg_n_0_[27] ;
  wire \rxs_status_word_5_reg_n_0_[28] ;
  wire \rxs_status_word_5_reg_n_0_[29] ;
  wire \rxs_status_word_5_reg_n_0_[2] ;
  wire \rxs_status_word_5_reg_n_0_[30] ;
  wire \rxs_status_word_5_reg_n_0_[31] ;
  wire \rxs_status_word_5_reg_n_0_[3] ;
  wire \rxs_status_word_5_reg_n_0_[4] ;
  wire \rxs_status_word_5_reg_n_0_[5] ;
  wire \rxs_status_word_5_reg_n_0_[6] ;
  wire \rxs_status_word_5_reg_n_0_[7] ;
  wire \rxs_status_word_5_reg_n_0_[8] ;
  wire \rxs_status_word_5_reg_n_0_[9] ;
  wire rxs_status_word_6;
  wire \rxs_status_word_6_reg_n_0_[0] ;
  wire \rxs_status_word_6_reg_n_0_[10] ;
  wire \rxs_status_word_6_reg_n_0_[11] ;
  wire \rxs_status_word_6_reg_n_0_[12] ;
  wire \rxs_status_word_6_reg_n_0_[13] ;
  wire \rxs_status_word_6_reg_n_0_[14] ;
  wire \rxs_status_word_6_reg_n_0_[15] ;
  wire \rxs_status_word_6_reg_n_0_[16] ;
  wire \rxs_status_word_6_reg_n_0_[17] ;
  wire \rxs_status_word_6_reg_n_0_[18] ;
  wire \rxs_status_word_6_reg_n_0_[19] ;
  wire \rxs_status_word_6_reg_n_0_[1] ;
  wire \rxs_status_word_6_reg_n_0_[20] ;
  wire \rxs_status_word_6_reg_n_0_[21] ;
  wire \rxs_status_word_6_reg_n_0_[22] ;
  wire \rxs_status_word_6_reg_n_0_[23] ;
  wire \rxs_status_word_6_reg_n_0_[24] ;
  wire \rxs_status_word_6_reg_n_0_[25] ;
  wire \rxs_status_word_6_reg_n_0_[26] ;
  wire \rxs_status_word_6_reg_n_0_[27] ;
  wire \rxs_status_word_6_reg_n_0_[28] ;
  wire \rxs_status_word_6_reg_n_0_[29] ;
  wire \rxs_status_word_6_reg_n_0_[2] ;
  wire \rxs_status_word_6_reg_n_0_[30] ;
  wire \rxs_status_word_6_reg_n_0_[31] ;
  wire \rxs_status_word_6_reg_n_0_[3] ;
  wire \rxs_status_word_6_reg_n_0_[4] ;
  wire \rxs_status_word_6_reg_n_0_[5] ;
  wire \rxs_status_word_6_reg_n_0_[6] ;
  wire \rxs_status_word_6_reg_n_0_[7] ;
  wire \rxs_status_word_6_reg_n_0_[8] ;
  wire \rxs_status_word_6_reg_n_0_[9] ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_CO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_O_UNCONNECTED ;
  wire [3:2]\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rxd_mem_addr_cntr_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rxd_mem_addr_cntr_reg[10]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[0]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[0] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[0] ),
        .O(AXI_STR_RXS_DATA[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[0]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[0] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[0] ),
        .I4(\rxs_status_word_6_reg_n_0_[0] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[10]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[10] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[10] ),
        .O(AXI_STR_RXS_DATA[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[10]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[10] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[10] ),
        .I4(\rxs_status_word_6_reg_n_0_[10] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[11]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[11] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[11] ),
        .O(AXI_STR_RXS_DATA[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[11]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[11] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[11] ),
        .I4(\rxs_status_word_6_reg_n_0_[11] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[12]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[12] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[12] ),
        .O(AXI_STR_RXS_DATA[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[12]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[12] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[12] ),
        .I4(\rxs_status_word_6_reg_n_0_[12] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[13]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[13] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[13] ),
        .O(AXI_STR_RXS_DATA[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[13]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[13] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[13] ),
        .I4(\rxs_status_word_6_reg_n_0_[13] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[14]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[14] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[14] ),
        .O(AXI_STR_RXS_DATA[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[14]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[14] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[14] ),
        .I4(\rxs_status_word_6_reg_n_0_[14] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[15]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[15] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[15] ),
        .O(AXI_STR_RXS_DATA[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[15]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[15] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[15] ),
        .I4(\rxs_status_word_6_reg_n_0_[15] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[16]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[16] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[16] ),
        .O(AXI_STR_RXS_DATA[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[16]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[16] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[16] ),
        .I4(\rxs_status_word_6_reg_n_0_[16] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[17]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[17] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[17] ),
        .O(AXI_STR_RXS_DATA[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[17]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[17] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[17] ),
        .I4(\rxs_status_word_6_reg_n_0_[17] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[18]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[18] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[18] ),
        .O(AXI_STR_RXS_DATA[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[18]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[18] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[18] ),
        .I4(\rxs_status_word_6_reg_n_0_[18] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[19]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[19] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[19] ),
        .O(AXI_STR_RXS_DATA[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[19]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[19] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[19] ),
        .I4(\rxs_status_word_6_reg_n_0_[19] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[1]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[1] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[1] ),
        .O(AXI_STR_RXS_DATA[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[1]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[1] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[1] ),
        .I4(\rxs_status_word_6_reg_n_0_[1] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[20]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[20] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[20] ),
        .O(AXI_STR_RXS_DATA[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[20]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[20] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[20] ),
        .I4(\rxs_status_word_6_reg_n_0_[20] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[21]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[21] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[21] ),
        .O(AXI_STR_RXS_DATA[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[21]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[21] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[21] ),
        .I4(\rxs_status_word_6_reg_n_0_[21] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[22]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[22] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[22] ),
        .O(AXI_STR_RXS_DATA[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[22]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[22] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[22] ),
        .I4(\rxs_status_word_6_reg_n_0_[22] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[23]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[23] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[23] ),
        .O(AXI_STR_RXS_DATA[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[23]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[23] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[23] ),
        .I4(\rxs_status_word_6_reg_n_0_[23] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[24]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[24] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[24] ),
        .O(AXI_STR_RXS_DATA[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[24]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[24] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[24] ),
        .I4(\rxs_status_word_6_reg_n_0_[24] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[25]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[25] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[25] ),
        .O(AXI_STR_RXS_DATA[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[25]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[25] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[25] ),
        .I4(\rxs_status_word_6_reg_n_0_[25] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[26]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[26] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[26] ),
        .O(AXI_STR_RXS_DATA[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[26]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[26] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[26] ),
        .I4(\rxs_status_word_6_reg_n_0_[26] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[27]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[27] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[27] ),
        .O(AXI_STR_RXS_DATA[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[27]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[27] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[27] ),
        .I4(\rxs_status_word_6_reg_n_0_[27] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[28]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I2(\rxs_status_word_4_reg_n_0_[28] ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .I4(\rxs_status_word_6_reg_n_0_[28] ),
        .O(AXI_STR_RXS_DATA[28]));
  LUT6 #(
    .INIT(64'h0FCF00A000CF00A0)) 
    \AXI_STR_RXS_DATA[28]_INST_0_i_1 
       (.I0(\rxs_status_word_3_reg_n_0_[28] ),
        .I1(\rxs_status_word_5_reg_n_0_[28] ),
        .I2(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0 ),
        .I4(\AXI_STR_RXS_DATA[30]_INST_0_i_5_n_0 ),
        .I5(\rxs_status_word_2_reg_n_0_[28] ),
        .O(\AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[29]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[29] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[29] ),
        .O(AXI_STR_RXS_DATA[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[29]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[29] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[29] ),
        .I4(\rxs_status_word_6_reg_n_0_[29] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[2]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[2] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[2] ),
        .O(AXI_STR_RXS_DATA[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[2]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[2] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[2] ),
        .I4(\rxs_status_word_6_reg_n_0_[2] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[30]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I2(\rxs_status_word_4_reg_n_0_[30] ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .I4(\rxs_status_word_6_reg_n_0_[30] ),
        .O(AXI_STR_RXS_DATA[30]));
  LUT6 #(
    .INIT(64'h0FCF00A000CF00A0)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_1 
       (.I0(\rxs_status_word_3_reg_n_0_[30] ),
        .I1(\rxs_status_word_5_reg_n_0_[30] ),
        .I2(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ),
        .I3(\AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0 ),
        .I4(\AXI_STR_RXS_DATA[30]_INST_0_i_5_n_0 ),
        .I5(\rxs_status_word_2_reg_n_0_[30] ),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_2 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h08400030)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_3 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h55F77EFF)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_4 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[4]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h20100014)) 
    \AXI_STR_RXS_DATA[30]_INST_0_i_5 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[30]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[31]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[31] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[31] ),
        .O(AXI_STR_RXS_DATA[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[31] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[31] ),
        .I4(\rxs_status_word_6_reg_n_0_[31] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_2 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_3 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_4 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \AXI_STR_RXS_DATA[31]_INST_0_i_5 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[3]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[3] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[3] ),
        .O(AXI_STR_RXS_DATA[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[3]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[3] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[3] ),
        .I4(\rxs_status_word_6_reg_n_0_[3] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[4]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[4] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[4] ),
        .O(AXI_STR_RXS_DATA[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[4]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[4] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[4] ),
        .I4(\rxs_status_word_6_reg_n_0_[4] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[5]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[5] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[5] ),
        .O(AXI_STR_RXS_DATA[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[5]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[5] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[5] ),
        .I4(\rxs_status_word_6_reg_n_0_[5] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[6]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[6] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[6] ),
        .O(AXI_STR_RXS_DATA[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[6]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[6] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[6] ),
        .I4(\rxs_status_word_6_reg_n_0_[6] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[7]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[7] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[7] ),
        .O(AXI_STR_RXS_DATA[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[7]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[7] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[7] ),
        .I4(\rxs_status_word_6_reg_n_0_[7] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[8]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[8] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[8] ),
        .O(AXI_STR_RXS_DATA[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[8]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[8] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[8] ),
        .I4(\rxs_status_word_6_reg_n_0_[8] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \AXI_STR_RXS_DATA[9]_INST_0 
       (.I0(\AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ),
        .I1(\AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0 ),
        .I2(\rxs_status_word_5_reg_n_0_[9] ),
        .I3(\AXI_STR_RXS_DATA[31]_INST_0_i_3_n_0 ),
        .I4(\rxs_status_word_4_reg_n_0_[9] ),
        .O(AXI_STR_RXS_DATA[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \AXI_STR_RXS_DATA[9]_INST_0_i_1 
       (.I0(\AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0 ),
        .I1(\rxs_status_word_2_reg_n_0_[9] ),
        .I2(\AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0 ),
        .I3(\rxs_status_word_3_reg_n_0_[9] ),
        .I4(\rxs_status_word_6_reg_n_0_[9] ),
        .I5(\AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0 ),
        .O(\AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    AXI_STR_RXS_LAST_INST_0
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(AXI_STR_RXS_LAST));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h08400530)) 
    AXI_STR_RXS_VALID_INST_0
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[3]),
        .O(AXI_STR_RXS_VALID));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1 
       (.I0(rxs_mem_last_read_out_ptr_reg[9]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[9]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_10 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_11 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[9]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_12 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[7]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_13 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[6]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_14 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[5]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_15 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[4]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_16 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[3]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_17 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[2]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_18 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[1]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_19 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2 
       (.I0(rxs_mem_last_read_out_ptr_reg[8]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[8]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_20 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .O(axi_str_rxs_dpmem_wr_data[8]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_21 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h00C4000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00001191)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEEAAFA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ),
        .I4(rxs_axistream_current_state[2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00000B00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25 
       (.I0(rxs_axistream_current_state[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_7 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28 
       (.I0(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000888000000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29 
       (.I0(rxs_mem_last_read_out_ptr_reg[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3 
       (.I0(rxs_mem_last_read_out_ptr_reg[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[7]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'h10A310A00FA30FA0)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_mem_last_read_out_ptr_plus_one[0]),
        .I5(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044000F00)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_next_state1),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0740)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAABABAFAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00AA00C0)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_next_state10_out),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_reg[2]),
        .I2(rxs_mem_next_available4write_ptr_reg[3]),
        .I3(rxs_mem_next_available4write_ptr_reg[0]),
        .I4(rxs_mem_next_available4write_ptr_reg[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[3]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4 
       (.I0(rxs_mem_last_read_out_ptr_reg[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[6]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[6]));
  CARRY4 \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40 
       (.CI(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ),
        .CO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_O_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_40_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_mem_last_read_out_ptr_reg[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_plus_one[1]),
        .I5(rxs_axistream_current_state[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42 
       (.I0(p_0_in0_in[3]),
        .I1(p_0_in0_in[2]),
        .I2(p_0_in0_in[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_5_n_0 ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .I3(p_0_in0_in[0]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45 
       (.I0(rxs_mem_next_available4write_ptr_reg[4]),
        .I1(rxs_mem_next_available4write_ptr_reg[5]),
        .I2(rxs_mem_next_available4write_ptr_reg[6]),
        .I3(rxs_mem_next_available4write_ptr_reg[7]),
        .I4(rxs_mem_next_available4write_ptr_reg[9]),
        .I5(rxs_mem_next_available4write_ptr_reg[8]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[6]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[7]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[8]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[9]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I5(rxs_mem_last_read_out_ptr_true_reg[0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_46_n_0 ));
  CARRY4 \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47 
       (.CI(1'b0),
        .CO({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_47_O_UNCONNECTED [3:0]),
        .S({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_56_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_57_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_58_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5 
       (.I0(rxs_mem_last_read_out_ptr_reg[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[5]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50 
       (.I0(p_0_in0_in[7]),
        .I1(p_0_in0_in[6]),
        .I2(p_0_in0_in[5]),
        .I3(p_0_in0_in[4]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51 
       (.I0(p_0_in0_in[11]),
        .I1(p_0_in0_in[10]),
        .I2(p_0_in0_in[9]),
        .I3(p_0_in0_in[8]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52 
       (.I0(p_0_in0_in[12]),
        .I1(p_0_in0_in[13]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[9]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_59_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_true_reg[8]),
        .I4(rxs_mem_next_available4write_ptr_reg[9]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8008022020028008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_56 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_60_n_0 ),
        .I1(rxs_mem_next_available4write_ptr_reg[7]),
        .I2(rxs_mem_next_available4write_ptr_reg[8]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[8]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_59_n_0 ),
        .I5(rxs_mem_last_read_out_ptr_true_reg[7]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8048040004008048)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_57 
       (.I0(rxs_mem_next_available4write_ptr_reg[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_61_n_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I5(rxs_mem_next_available4write_ptr_reg[5]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0014820041000082)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_58 
       (.I0(rxs_mem_next_available4write_ptr_reg[0]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[2]),
        .I2(rxs_mem_next_available4write_ptr_reg[2]),
        .I3(rxs_mem_next_available4write_ptr_reg[1]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[0]),
        .I5(rxs_mem_last_read_out_ptr_true_reg[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_59 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_true_reg[6]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_6 
       (.I0(rxs_mem_last_read_out_ptr_reg[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[4]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_60 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[5]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_true_reg[6]),
        .I4(rxs_mem_next_available4write_ptr_reg[6]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h69999999)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_61 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[3]),
        .I1(rxs_mem_next_available4write_ptr_reg[3]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[0]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I4(rxs_mem_last_read_out_ptr_true_reg[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62 
       (.I0(rxs_mem_last_read_out_ptr_true_reg[3]),
        .I1(rxs_mem_last_read_out_ptr_true_reg[0]),
        .I2(rxs_mem_last_read_out_ptr_true_reg[1]),
        .I3(rxs_mem_last_read_out_ptr_true_reg[2]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_7 
       (.I0(rxs_mem_last_read_out_ptr_reg[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[3]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_8 
       (.I0(rxs_mem_last_read_out_ptr_reg[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_22_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_23_n_0 ),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_9 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_24_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_25_n_0 ),
        .I2(rxs_mem_next_available4write_ptr_1_cmb),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_27_n_0 ),
        .I5(rxs_mem_last_read_out_ptr_reg[1]),
        .O(ADDRBWRADDR[1]));
  bd_6e76_eth_buf_0_basic_sfifo_fg ELASTIC_FIFO
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .CO(rxd_axistream_next_state2),
        .D({ELASTIC_FIFO_n_11,ELASTIC_FIFO_n_12,ELASTIC_FIFO_n_13,ELASTIC_FIFO_n_14,ELASTIC_FIFO_n_15,ELASTIC_FIFO_n_16}),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0] (ELASTIC_FIFO_n_19),
        .\FSM_onehot_rxd_axistream_current_state_reg[4] (\FSM_onehot_rxd_axistream_current_state[4]_i_2_n_0 ),
        .\FSM_onehot_rxd_axistream_current_state_reg[4]_0 (\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .\FSM_sequential_rxs_axistream_current_state_reg[0] (rxd_mem_last_read_out_ptr_gray_d10),
        .\FSM_sequential_rxs_axistream_current_state_reg[1] (rxd_mem_last_read_out_ptr_cmb),
        .Q({\FSM_onehot_rxd_axistream_current_state_reg_n_0_[8] ,\FSM_onehot_rxd_axistream_current_state_reg_n_0_[6] ,\FSM_onehot_rxd_axistream_current_state_reg_n_0_[5] ,rxd2rxs_frame_done,\FSM_onehot_rxd_axistream_current_state_reg_n_0_[3] ,fifoWrEn,rxd_addr_cntr_en,\FSM_onehot_rxd_axistream_current_state_reg[0]_0 }),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4] (Q),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[0] (rxd_addr_cntr_en2),
        .\rxd_mem_last_read_out_ptr_reg_reg[0] (rxs_axistream_current_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFCCFECC)) 
    \FSM_onehot_rxd_axistream_current_state[0]_i_1 
       (.I0(\FSM_onehot_rxd_axistream_current_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_rxd_axistream_current_state[0]_i_3_n_0 ),
        .I2(rxs_axistream_current_state[3]),
        .I3(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I4(\FSM_onehot_rxd_axistream_current_state[0]_i_4_n_0 ),
        .I5(\FSM_onehot_rxd_axistream_current_state[0]_i_5_n_0 ),
        .O(\FSM_onehot_rxd_axistream_current_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_rxd_axistream_current_state[0]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .O(\FSM_onehot_rxd_axistream_current_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8080880080F08800)) 
    \FSM_onehot_rxd_axistream_current_state[0]_i_3 
       (.I0(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .I5(\FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_rxd_axistream_current_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_rxd_axistream_current_state[0]_i_4 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .O(\FSM_onehot_rxd_axistream_current_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFF008000)) 
    \FSM_onehot_rxd_axistream_current_state[0]_i_5 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I4(rxd2rxs_frame_done),
        .O(\FSM_onehot_rxd_axistream_current_state[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_rxd_axistream_current_state[1]_i_1 
       (.I0(rxd2rxs_frame_done),
        .I1(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I2(\FSM_onehot_rxd_axistream_current_state[1]_i_2_n_0 ),
        .O(\FSM_onehot_rxd_axistream_current_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h01438222)) 
    \FSM_onehot_rxd_axistream_current_state[1]_i_2 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[4]),
        .O(\FSM_onehot_rxd_axistream_current_state[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_rxd_axistream_current_state[4]_i_2 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .O(\FSM_onehot_rxd_axistream_current_state[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_11 
       (.I0(frame_length_words[14]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_12 
       (.I0(frame_length_words[13]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_14 
       (.I0(frame_length_words[12]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_15 
       (.I0(frame_length_words[11]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_16 
       (.I0(frame_length_words[10]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_17 
       (.I0(frame_length_words[9]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_18 
       (.I0(frame_length_words[4]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_19 
       (.I0(frame_length_words[3]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_20 
       (.I0(frame_length_words[2]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_21 
       (.I0(frame_length_words[1]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_5 
       (.I0(rxd_word_cnt_reg[13]),
        .I1(rxd_addr_cntr_en3[13]),
        .I2(rxd_addr_cntr_en3[12]),
        .I3(rxd_word_cnt_reg[12]),
        .I4(rxd_word_cnt_reg[14]),
        .I5(rxd_addr_cntr_en3[14]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_6 
       (.I0(rxd_word_cnt_reg[9]),
        .I1(rxd_addr_cntr_en3[9]),
        .I2(rxd_word_cnt_reg[11]),
        .I3(rxd_addr_cntr_en3[11]),
        .I4(rxd_word_cnt_reg[10]),
        .I5(rxd_addr_cntr_en3[10]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_7 
       (.I0(rxd_word_cnt_reg[7]),
        .I1(rxd_addr_cntr_en3[7]),
        .I2(rxd_addr_cntr_en3[6]),
        .I3(rxd_word_cnt_reg[6]),
        .I4(rxd_word_cnt_reg[8]),
        .I5(rxd_addr_cntr_en3[8]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_8 
       (.I0(rxd_word_cnt_reg[3]),
        .I1(rxd_addr_cntr_en3[3]),
        .I2(rxd_word_cnt_reg[5]),
        .I3(rxd_addr_cntr_en3[5]),
        .I4(rxd_word_cnt_reg[4]),
        .I5(rxd_addr_cntr_en3[4]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \FSM_onehot_rxd_axistream_current_state[5]_i_9 
       (.I0(frame_length_words[0]),
        .I1(rxd_word_cnt_reg[0]),
        .I2(rxd_word_cnt_reg[1]),
        .I3(rxd_addr_cntr_en3[1]),
        .I4(rxd_word_cnt_reg[2]),
        .I5(rxd_addr_cntr_en3[2]),
        .O(\FSM_onehot_rxd_axistream_current_state[5]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rxd_axistream_current_state_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_rxd_axistream_current_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .S(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_rxd_axistream_current_state[1]_i_1_n_0 ),
        .Q(rxd_addr_cntr_en),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_16),
        .Q(fifoWrEn),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_15),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[3] ),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_14),
        .Q(rxd2rxs_frame_done),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_13),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[5] ),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  CARRY4 \FSM_onehot_rxd_axistream_current_state_reg[5]_i_10 
       (.CI(\rxd_mem_addr_cntr_reg[10]_i_22_n_0 ),
        .CO({\FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_0 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_1 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_2 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(frame_length_words[12:9]),
        .O(rxd_addr_cntr_en3[12:9]),
        .S({\FSM_onehot_rxd_axistream_current_state[5]_i_14_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_15_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_16_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_17_n_0 }));
  CARRY4 \FSM_onehot_rxd_axistream_current_state_reg[5]_i_13 
       (.CI(1'b0),
        .CO({\FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_0 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_1 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_2 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_3 }),
        .CYINIT(frame_length_words[0]),
        .DI(frame_length_words[4:1]),
        .O(rxd_addr_cntr_en3[4:1]),
        .S({\FSM_onehot_rxd_axistream_current_state[5]_i_18_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_19_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_20_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_21_n_0 }));
  CARRY4 \FSM_onehot_rxd_axistream_current_state_reg[5]_i_2 
       (.CI(\FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_0 ),
        .CO({\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_CO_UNCONNECTED [3:2],rxd_axistream_next_state2,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_1 ,\FSM_onehot_rxd_axistream_current_state[5]_i_5_n_0 }));
  CARRY4 \FSM_onehot_rxd_axistream_current_state_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_0 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_1 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_2 ,\FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_rxd_axistream_current_state[5]_i_6_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_7_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_8_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_9_n_0 }));
  CARRY4 \FSM_onehot_rxd_axistream_current_state_reg[5]_i_4 
       (.CI(\FSM_onehot_rxd_axistream_current_state_reg[5]_i_10_n_0 ),
        .CO({\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_CO_UNCONNECTED [3],\FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_1 ,\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_CO_UNCONNECTED [1],\FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,frame_length_words[14:13]}),
        .O({\NLW_FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_O_UNCONNECTED [3:2],rxd_addr_cntr_en3[14:13]}),
        .S({1'b0,1'b1,\FSM_onehot_rxd_axistream_current_state[5]_i_11_n_0 ,\FSM_onehot_rxd_axistream_current_state[5]_i_12_n_0 }));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_12),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[6] ),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ELASTIC_FIFO_n_11),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[7] ),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "almost_full_wait1:000100000,almost_full_wait2:001000000,rd_frame_from_mem:000000100,prime:000000010,idle:000000001,wait_end_frame:000001000,pre_idle:000010000,almost_full_wait4:100000000,almost_full_wait3:010000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rxd_axistream_current_state_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_rxd_axistream_current_state_reg_n_0_[8] ),
        .R(\FSM_onehot_rxd_axistream_current_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ),
        .O(rxs_axistream_next_state[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_10 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .I1(p_0_in0_in[13]),
        .I2(p_0_in0_in[12]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_11 
       (.I0(p_0_in0_in[11]),
        .I1(p_0_in0_in[10]),
        .I2(p_0_in0_in[9]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_12 
       (.I0(p_0_in0_in[8]),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[6]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_14 
       (.I0(p_0_in0_in[5]),
        .I1(p_0_in0_in[4]),
        .I2(p_0_in0_in[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_15 
       (.I0(p_0_in0_in[2]),
        .I1(p_0_in0_in[1]),
        .I2(p_0_in0_in[0]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_16 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_17 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00900009)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_18 
       (.I0(rxd_mem_next_available4write_ptr_1_reg[9]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I4(rxd_mem_next_available4write_ptr_1_reg[10]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_19 
       (.I0(rxd_mem_next_available4write_ptr_1_reg[6]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I2(rxd_mem_next_available4write_ptr_1_reg[7]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I5(rxd_mem_next_available4write_ptr_1_reg[8]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA200A200F2C00000)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_2 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[0]),
        .I5(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_20 
       (.I0(rxd_mem_next_available4write_ptr_1_reg[3]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I2(rxd_mem_next_available4write_ptr_1_reg[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I5(rxd_mem_next_available4write_ptr_1_reg[5]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_21 
       (.I0(rxd_mem_next_available4write_ptr_1_reg[0]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(rxd_mem_next_available4write_ptr_1_reg[1]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I5(rxd_mem_next_available4write_ptr_1_reg[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h03FC03F0001C0010)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_3 
       (.I0(rxs_axistream_next_state1),
        .I1(rxs_axistream_current_state[0]),
        .I2(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404040455040404)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_4 
       (.I0(rxs_axistream_current_state[4]),
        .I1(\FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ),
        .I2(rxs_axistream_current_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[4]_i_9_n_0 ),
        .I5(rxs_axistream_current_state[0]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0030007000300030)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_5 
       (.I0(rxs_axistream_next_state10_out),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_6 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_rxs_axistream_current_state[0]_i_9 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .O(\FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ),
        .O(rxs_axistream_next_state[1]));
  LUT6 #(
    .INIT(64'h4400440F0000AA00)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_2 
       (.I0(rxs_axistream_current_state[1]),
        .I1(AXI_STR_RXS_READY),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_axistream_current_state[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h045000FA0E000A00)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_3 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxd2rxs_frame_done),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_axistream_current_state[0]),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030001030300010)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_4 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[0]),
        .I5(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0088008C0C300C3C)) 
    \FSM_sequential_rxs_axistream_current_state[1]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .I1(rxs_axistream_current_state[0]),
        .I2(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state[2]_i_4_n_0 ),
        .O(rxs_axistream_next_state[2]));
  LUT6 #(
    .INIT(64'h004400F000000000)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_2 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_axistream_current_state[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h003300300011FF30)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_3 
       (.I0(rxs_axistream_next_state1),
        .I1(rxs_axistream_current_state[0]),
        .I2(AXI_STR_RXS_READY),
        .I3(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C131F00330030)) 
    \FSM_sequential_rxs_axistream_current_state[2]_i_4 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[3]_i_6_n_0 ),
        .I5(\FSM_sequential_rxs_axistream_current_state[3]_i_7_n_0 ),
        .O(rxs_axistream_next_state[3]));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_2 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(AXI_STR_RXS_READY),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[4]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B0000000A000000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_3 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[0]),
        .I5(AXI_STR_RXS_READY),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004440400000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_4 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(AXI_STR_RXS_READY),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I4(rxs_axistream_current_state[4]),
        .I5(rxs_axistream_current_state[3]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010DD220010CC22)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_5 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_next_state1),
        .I3(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I5(rxd2rxs_frame_done),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_6 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040470000)) 
    \FSM_sequential_rxs_axistream_current_state[3]_i_7 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2C20)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_1 
       (.I0(\FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ),
        .I1(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I2(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ),
        .I3(\FSM_sequential_rxs_axistream_current_state[4]_i_5_n_0 ),
        .I4(\FSM_sequential_rxs_axistream_current_state[4]_i_6_n_0 ),
        .I5(\FSM_sequential_rxs_axistream_current_state[4]_i_7_n_0 ),
        .O(rxs_axistream_next_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_2 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxd2rxs_frame_done),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_3 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[4]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_4 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_5 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_26_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h080000D00000D0D0)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_6 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(AXI_STR_RXS_READY),
        .I4(rxs_axistream_current_state[0]),
        .I5(rxs_axistream_current_state[1]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAAAAAAA)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_7 
       (.I0(\FSM_sequential_rxs_axistream_current_state[4]_i_8_n_0 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_37_n_0 ),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[0]),
        .I4(\FSM_sequential_rxs_axistream_current_state[4]_i_3_n_0 ),
        .I5(\FSM_sequential_rxs_axistream_current_state[4]_i_9_n_0 ),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_8 
       (.I0(AXI_STR_RXS_READY),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[1]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rxs_axistream_current_state[4]_i_9 
       (.I0(rxs_axistream_current_state[3]),
        .I1(rxs_axistream_current_state[2]),
        .O(\FSM_sequential_rxs_axistream_current_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "read_status_word3:00000,read_status_word2:00010,read_status_word1:00011,send_status_word1:00100,update_rxs_mem_last_read_out_ptr:00110,read_rxd_mem_next_available4write_ptr_2:00111,read_status_word6:01011,read_rxd_mem_next_available4write_ptr_1:01001,read_status_word5:01101,repeat_again:01100,update_rxd_mem_last_read_out_ptr:01110,reset_init_2:10001,send_status_word5:01111,send_status_word4:10010,pause_read_status_word1:10011,reset_init_1:01010,read_rxs_mem_last_read_out_ptr:10101,wait_frame_done:10100,send_status_word6:10000,read_rxs_mem_next_available4write_ptr_1:10111,addr_setup_pause_2:11010,send_status_word3:11001,addr_setup_pause_3:10110,send_status_word2:00101,read_rxs_mem_next_available4write_ptr_2:11000,read_rxd_mem_last_read_out_ptr:11011,read_status_word4:00001,addr_setup_pause_1:01000" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_axistream_next_state[0]),
        .Q(rxs_axistream_current_state[0]),
        .R(SR));
  CARRY4 \FSM_sequential_rxs_axistream_current_state_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_0 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_1 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_2 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_rxs_axistream_current_state[0]_i_18_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_19_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_20_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_21_n_0 }));
  CARRY4 \FSM_sequential_rxs_axistream_current_state_reg[0]_i_7 
       (.CI(\FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_0 ),
        .CO({rxs_axistream_next_state10_out,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_1 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_2 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_rxs_axistream_current_state[0]_i_9_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_10_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_11_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_12_n_0 }));
  CARRY4 \FSM_sequential_rxs_axistream_current_state_reg[0]_i_8 
       (.CI(\FSM_sequential_rxs_axistream_current_state_reg[0]_i_13_n_0 ),
        .CO({\FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_0 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_1 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_2 ,\FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_rxs_axistream_current_state_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_rxs_axistream_current_state[0]_i_14_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_15_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_16_n_0 ,\FSM_sequential_rxs_axistream_current_state[0]_i_17_n_0 }));
  (* FSM_ENCODED_STATES = "read_status_word3:00000,read_status_word2:00010,read_status_word1:00011,send_status_word1:00100,update_rxs_mem_last_read_out_ptr:00110,read_rxd_mem_next_available4write_ptr_2:00111,read_status_word6:01011,read_rxd_mem_next_available4write_ptr_1:01001,read_status_word5:01101,repeat_again:01100,update_rxd_mem_last_read_out_ptr:01110,reset_init_2:10001,send_status_word5:01111,send_status_word4:10010,pause_read_status_word1:10011,reset_init_1:01010,read_rxs_mem_last_read_out_ptr:10101,wait_frame_done:10100,send_status_word6:10000,read_rxs_mem_next_available4write_ptr_1:10111,addr_setup_pause_2:11010,send_status_word3:11001,addr_setup_pause_3:10110,send_status_word2:00101,read_rxs_mem_next_available4write_ptr_2:11000,read_rxd_mem_last_read_out_ptr:11011,read_status_word4:00001,addr_setup_pause_1:01000" *) 
  FDSE \FSM_sequential_rxs_axistream_current_state_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_axistream_next_state[1]),
        .Q(rxs_axistream_current_state[1]),
        .S(SR));
  (* FSM_ENCODED_STATES = "read_status_word3:00000,read_status_word2:00010,read_status_word1:00011,send_status_word1:00100,update_rxs_mem_last_read_out_ptr:00110,read_rxd_mem_next_available4write_ptr_2:00111,read_status_word6:01011,read_rxd_mem_next_available4write_ptr_1:01001,read_status_word5:01101,repeat_again:01100,update_rxd_mem_last_read_out_ptr:01110,reset_init_2:10001,send_status_word5:01111,send_status_word4:10010,pause_read_status_word1:10011,reset_init_1:01010,read_rxs_mem_last_read_out_ptr:10101,wait_frame_done:10100,send_status_word6:10000,read_rxs_mem_next_available4write_ptr_1:10111,addr_setup_pause_2:11010,send_status_word3:11001,addr_setup_pause_3:10110,send_status_word2:00101,read_rxs_mem_next_available4write_ptr_2:11000,read_rxd_mem_last_read_out_ptr:11011,read_status_word4:00001,addr_setup_pause_1:01000" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_axistream_next_state[2]),
        .Q(rxs_axistream_current_state[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "read_status_word3:00000,read_status_word2:00010,read_status_word1:00011,send_status_word1:00100,update_rxs_mem_last_read_out_ptr:00110,read_rxd_mem_next_available4write_ptr_2:00111,read_status_word6:01011,read_rxd_mem_next_available4write_ptr_1:01001,read_status_word5:01101,repeat_again:01100,update_rxd_mem_last_read_out_ptr:01110,reset_init_2:10001,send_status_word5:01111,send_status_word4:10010,pause_read_status_word1:10011,reset_init_1:01010,read_rxs_mem_last_read_out_ptr:10101,wait_frame_done:10100,send_status_word6:10000,read_rxs_mem_next_available4write_ptr_1:10111,addr_setup_pause_2:11010,send_status_word3:11001,addr_setup_pause_3:10110,send_status_word2:00101,read_rxs_mem_next_available4write_ptr_2:11000,read_rxd_mem_last_read_out_ptr:11011,read_status_word4:00001,addr_setup_pause_1:01000" *) 
  FDSE \FSM_sequential_rxs_axistream_current_state_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_axistream_next_state[3]),
        .Q(rxs_axistream_current_state[3]),
        .S(SR));
  (* FSM_ENCODED_STATES = "read_status_word3:00000,read_status_word2:00010,read_status_word1:00011,send_status_word1:00100,update_rxs_mem_last_read_out_ptr:00110,read_rxd_mem_next_available4write_ptr_2:00111,read_status_word6:01011,read_rxd_mem_next_available4write_ptr_1:01001,read_status_word5:01101,repeat_again:01100,update_rxd_mem_last_read_out_ptr:01110,reset_init_2:10001,send_status_word5:01111,send_status_word4:10010,pause_read_status_word1:10011,reset_init_1:01010,read_rxs_mem_last_read_out_ptr:10101,wait_frame_done:10100,send_status_word6:10000,read_rxs_mem_next_available4write_ptr_1:10111,addr_setup_pause_2:11010,send_status_word3:11001,addr_setup_pause_3:10110,send_status_word2:00101,read_rxs_mem_next_available4write_ptr_2:11000,read_rxd_mem_last_read_out_ptr:11011,read_status_word4:00001,addr_setup_pause_1:01000" *) 
  FDRE \FSM_sequential_rxs_axistream_current_state_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(rxs_axistream_next_state[4]),
        .Q(rxs_axistream_current_state[4]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[32] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[33] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[34] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .R(SR));
  FDRE \axi_str_rxs_dpmem_rd_data_d1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \frame_length_words[0]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(p_0_in0_in[0]),
        .O(\frame_length_words[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[10]_i_1 
       (.I0(frame_length_words0[10]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[10]),
        .O(\frame_length_words[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[11]_i_1 
       (.I0(frame_length_words0[11]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[11]),
        .O(\frame_length_words[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[12]_i_1 
       (.I0(frame_length_words0[12]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[12]),
        .O(\frame_length_words[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[13]_i_1 
       (.I0(frame_length_words0[13]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[13]),
        .O(\frame_length_words[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \frame_length_words[14]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_1));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \frame_length_words[14]_i_2 
       (.I0(frame_length_words0[14]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .O(\frame_length_words[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[1]_i_1 
       (.I0(frame_length_words0[1]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[1]),
        .O(\frame_length_words[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[2]_i_1 
       (.I0(frame_length_words0[2]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[2]),
        .O(\frame_length_words[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[3]_i_1 
       (.I0(frame_length_words0[3]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[3]),
        .O(\frame_length_words[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[4]_i_1 
       (.I0(frame_length_words0[4]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[4]),
        .O(\frame_length_words[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[5]_i_1 
       (.I0(frame_length_words0[5]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[5]),
        .O(\frame_length_words[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[6]_i_1 
       (.I0(frame_length_words0[6]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[6]),
        .O(\frame_length_words[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[7]_i_1 
       (.I0(frame_length_words0[7]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[7]),
        .O(\frame_length_words[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[8]_i_1 
       (.I0(frame_length_words0[8]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[8]),
        .O(\frame_length_words[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \frame_length_words[9]_i_1 
       (.I0(frame_length_words0[9]),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I3(p_0_in0_in[9]),
        .O(\frame_length_words[9]_i_1_n_0 ));
  FDRE \frame_length_words_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[0]_i_1_n_0 ),
        .Q(frame_length_words[0]),
        .R(SR));
  FDRE \frame_length_words_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[10]_i_1_n_0 ),
        .Q(frame_length_words[10]),
        .R(SR));
  FDRE \frame_length_words_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[11]_i_1_n_0 ),
        .Q(frame_length_words[11]),
        .R(SR));
  FDRE \frame_length_words_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[12]_i_1_n_0 ),
        .Q(frame_length_words[12]),
        .R(SR));
  CARRY4 \frame_length_words_reg[12]_i_2 
       (.CI(\frame_length_words_reg[8]_i_2_n_0 ),
        .CO({\frame_length_words_reg[12]_i_2_n_0 ,\frame_length_words_reg[12]_i_2_n_1 ,\frame_length_words_reg[12]_i_2_n_2 ,\frame_length_words_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[12:9]),
        .S(p_0_in0_in[12:9]));
  FDRE \frame_length_words_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[13]_i_1_n_0 ),
        .Q(frame_length_words[13]),
        .R(SR));
  FDRE \frame_length_words_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[14]_i_2_n_0 ),
        .Q(frame_length_words[14]),
        .R(SR));
  CARRY4 \frame_length_words_reg[14]_i_3 
       (.CI(\frame_length_words_reg[12]_i_2_n_0 ),
        .CO({\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED [3:2],frame_length_words0[14],\NLW_frame_length_words_reg[14]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_frame_length_words_reg[14]_i_3_O_UNCONNECTED [3:1],frame_length_words0[13]}),
        .S({1'b0,1'b0,1'b1,p_0_in0_in[13]}));
  FDRE \frame_length_words_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[1]_i_1_n_0 ),
        .Q(frame_length_words[1]),
        .R(SR));
  FDRE \frame_length_words_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[2]_i_1_n_0 ),
        .Q(frame_length_words[2]),
        .R(SR));
  FDRE \frame_length_words_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[3]_i_1_n_0 ),
        .Q(frame_length_words[3]),
        .R(SR));
  FDRE \frame_length_words_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[4]_i_1_n_0 ),
        .Q(frame_length_words[4]),
        .R(SR));
  CARRY4 \frame_length_words_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\frame_length_words_reg[4]_i_2_n_0 ,\frame_length_words_reg[4]_i_2_n_1 ,\frame_length_words_reg[4]_i_2_n_2 ,\frame_length_words_reg[4]_i_2_n_3 }),
        .CYINIT(p_0_in0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[4:1]),
        .S(p_0_in0_in[4:1]));
  FDRE \frame_length_words_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[5]_i_1_n_0 ),
        .Q(frame_length_words[5]),
        .R(SR));
  FDRE \frame_length_words_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[6]_i_1_n_0 ),
        .Q(frame_length_words[6]),
        .R(SR));
  FDRE \frame_length_words_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[7]_i_1_n_0 ),
        .Q(frame_length_words[7]),
        .R(SR));
  FDRE \frame_length_words_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[8]_i_1_n_0 ),
        .Q(frame_length_words[8]),
        .R(SR));
  CARRY4 \frame_length_words_reg[8]_i_2 
       (.CI(\frame_length_words_reg[4]_i_2_n_0 ),
        .CO({\frame_length_words_reg[8]_i_2_n_0 ,\frame_length_words_reg[8]_i_2_n_1 ,\frame_length_words_reg[8]_i_2_n_2 ,\frame_length_words_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(frame_length_words0[8:5]),
        .S(p_0_in0_in[8:5]));
  FDRE \frame_length_words_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\frame_length_words[9]_i_1_n_0 ),
        .Q(frame_length_words[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rxd_mem_addr_cntr[0]_i_1 
       (.I0(\rxs_status_word_1_reg_n_0_[0] ),
        .I1(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h90)) 
    \rxd_mem_addr_cntr[10]_i_10 
       (.I0(rxd_word_cnt_reg[14]),
        .I1(rxd_addr_cntr_en3[14]),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_1 ),
        .O(\rxd_mem_addr_cntr[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_11 
       (.I0(rxd_word_cnt_reg[12]),
        .I1(rxd_addr_cntr_en3[12]),
        .I2(rxd_addr_cntr_en3[13]),
        .I3(rxd_word_cnt_reg[13]),
        .O(\rxd_mem_addr_cntr[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_12 
       (.I0(rxd_word_cnt_reg[10]),
        .I1(rxd_addr_cntr_en3[10]),
        .I2(rxd_addr_cntr_en3[11]),
        .I3(rxd_word_cnt_reg[11]),
        .O(\rxd_mem_addr_cntr[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_13 
       (.I0(rxd_word_cnt_reg[8]),
        .I1(rxd_addr_cntr_en3[8]),
        .I2(rxd_addr_cntr_en3[9]),
        .I3(rxd_word_cnt_reg[9]),
        .O(\rxd_mem_addr_cntr[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_14 
       (.I0(rxd_addr_cntr_en3[7]),
        .I1(rxd_word_cnt_reg[7]),
        .I2(rxd_addr_cntr_en3[6]),
        .I3(rxd_word_cnt_reg[6]),
        .O(\rxd_mem_addr_cntr[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_15 
       (.I0(rxd_addr_cntr_en3[5]),
        .I1(rxd_word_cnt_reg[5]),
        .I2(rxd_addr_cntr_en3[4]),
        .I3(rxd_word_cnt_reg[4]),
        .O(\rxd_mem_addr_cntr[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_16 
       (.I0(rxd_addr_cntr_en3[3]),
        .I1(rxd_word_cnt_reg[3]),
        .I2(rxd_addr_cntr_en3[2]),
        .I3(rxd_word_cnt_reg[2]),
        .O(\rxd_mem_addr_cntr[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h222B)) 
    \rxd_mem_addr_cntr[10]_i_17 
       (.I0(rxd_addr_cntr_en3[1]),
        .I1(rxd_word_cnt_reg[1]),
        .I2(rxd_word_cnt_reg[0]),
        .I3(frame_length_words[0]),
        .O(\rxd_mem_addr_cntr[10]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_18 
       (.I0(rxd_word_cnt_reg[6]),
        .I1(rxd_addr_cntr_en3[6]),
        .I2(rxd_addr_cntr_en3[7]),
        .I3(rxd_word_cnt_reg[7]),
        .O(\rxd_mem_addr_cntr[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_19 
       (.I0(rxd_word_cnt_reg[4]),
        .I1(rxd_addr_cntr_en3[4]),
        .I2(rxd_addr_cntr_en3[5]),
        .I3(rxd_word_cnt_reg[5]),
        .O(\rxd_mem_addr_cntr[10]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFA600A6)) 
    \rxd_mem_addr_cntr[10]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I2(\rxd_mem_addr_cntr[10]_i_4_n_0 ),
        .I3(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I4(\rxs_status_word_1_reg_n_0_[10] ),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxd_mem_addr_cntr[10]_i_20 
       (.I0(rxd_word_cnt_reg[2]),
        .I1(rxd_addr_cntr_en3[2]),
        .I2(rxd_addr_cntr_en3[3]),
        .I3(rxd_word_cnt_reg[3]),
        .O(\rxd_mem_addr_cntr[10]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \rxd_mem_addr_cntr[10]_i_21 
       (.I0(rxd_addr_cntr_en3[1]),
        .I1(rxd_word_cnt_reg[1]),
        .I2(rxd_word_cnt_reg[0]),
        .I3(frame_length_words[0]),
        .O(\rxd_mem_addr_cntr[10]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_mem_addr_cntr[10]_i_23 
       (.I0(frame_length_words[8]),
        .O(\rxd_mem_addr_cntr[10]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_mem_addr_cntr[10]_i_24 
       (.I0(frame_length_words[7]),
        .O(\rxd_mem_addr_cntr[10]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_mem_addr_cntr[10]_i_25 
       (.I0(frame_length_words[6]),
        .O(\rxd_mem_addr_cntr[10]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_mem_addr_cntr[10]_i_26 
       (.I0(frame_length_words[5]),
        .O(\rxd_mem_addr_cntr[10]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rxd_mem_addr_cntr[10]_i_4 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I1(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .O(\rxd_mem_addr_cntr[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rxd_mem_addr_cntr[10]_i_6 
       (.I0(rxd_word_cnt_reg[14]),
        .I1(rxd_addr_cntr_en3[14]),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[5]_i_4_n_1 ),
        .O(\rxd_mem_addr_cntr[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_7 
       (.I0(rxd_addr_cntr_en3[13]),
        .I1(rxd_word_cnt_reg[13]),
        .I2(rxd_addr_cntr_en3[12]),
        .I3(rxd_word_cnt_reg[12]),
        .O(\rxd_mem_addr_cntr[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_8 
       (.I0(rxd_addr_cntr_en3[11]),
        .I1(rxd_word_cnt_reg[11]),
        .I2(rxd_addr_cntr_en3[10]),
        .I3(rxd_word_cnt_reg[10]),
        .O(\rxd_mem_addr_cntr[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxd_mem_addr_cntr[10]_i_9 
       (.I0(rxd_addr_cntr_en3[9]),
        .I1(rxd_word_cnt_reg[9]),
        .I2(rxd_addr_cntr_en3[8]),
        .I3(rxd_word_cnt_reg[8]),
        .O(\rxd_mem_addr_cntr[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hF606)) 
    \rxd_mem_addr_cntr[1]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I3(\rxs_status_word_1_reg_n_0_[1] ),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \rxd_mem_addr_cntr[2]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I3(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I4(\rxs_status_word_1_reg_n_0_[2] ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \rxd_mem_addr_cntr[3]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I4(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I5(\rxs_status_word_1_reg_n_0_[3] ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \rxd_mem_addr_cntr[4]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I1(\rxd_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I3(\rxs_status_word_1_reg_n_0_[4] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxd_mem_addr_cntr[4]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .O(\rxd_mem_addr_cntr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \rxd_mem_addr_cntr[5]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I1(\rxd_mem_addr_cntr[5]_i_2_n_0 ),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I3(\rxs_status_word_1_reg_n_0_[5] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxd_mem_addr_cntr[5]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .O(\rxd_mem_addr_cntr[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \rxd_mem_addr_cntr[6]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I1(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I3(\rxs_status_word_1_reg_n_0_[6] ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hFFA600A6)) 
    \rxd_mem_addr_cntr[7]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I2(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I3(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I4(\rxs_status_word_1_reg_n_0_[7] ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFA6AA0000A6AA)) 
    \rxd_mem_addr_cntr[8]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I2(\rxd_mem_addr_cntr[8]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I4(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I5(\rxs_status_word_1_reg_n_0_[8] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxd_mem_addr_cntr[8]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .O(\rxd_mem_addr_cntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \rxd_mem_addr_cntr[9]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I1(\rxd_mem_addr_cntr[10]_i_4_n_0 ),
        .I2(\FSM_onehot_rxd_axistream_current_state_reg[0]_0 ),
        .I3(\rxs_status_word_1_reg_n_0_[9] ),
        .O(p_0_in[9]));
  FDRE \rxd_mem_addr_cntr_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[0]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[10]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .R(reset2axi_str_rxd));
  CARRY4 \rxd_mem_addr_cntr_reg[10]_i_22 
       (.CI(\FSM_onehot_rxd_axistream_current_state_reg[5]_i_13_n_0 ),
        .CO({\rxd_mem_addr_cntr_reg[10]_i_22_n_0 ,\rxd_mem_addr_cntr_reg[10]_i_22_n_1 ,\rxd_mem_addr_cntr_reg[10]_i_22_n_2 ,\rxd_mem_addr_cntr_reg[10]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(frame_length_words[8:5]),
        .O(rxd_addr_cntr_en3[8:5]),
        .S({\rxd_mem_addr_cntr[10]_i_23_n_0 ,\rxd_mem_addr_cntr[10]_i_24_n_0 ,\rxd_mem_addr_cntr[10]_i_25_n_0 ,\rxd_mem_addr_cntr[10]_i_26_n_0 }));
  CARRY4 \rxd_mem_addr_cntr_reg[10]_i_3 
       (.CI(\rxd_mem_addr_cntr_reg[10]_i_5_n_0 ),
        .CO({rxd_addr_cntr_en2,\rxd_mem_addr_cntr_reg[10]_i_3_n_1 ,\rxd_mem_addr_cntr_reg[10]_i_3_n_2 ,\rxd_mem_addr_cntr_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxd_mem_addr_cntr[10]_i_6_n_0 ,\rxd_mem_addr_cntr[10]_i_7_n_0 ,\rxd_mem_addr_cntr[10]_i_8_n_0 ,\rxd_mem_addr_cntr[10]_i_9_n_0 }),
        .O(\NLW_rxd_mem_addr_cntr_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\rxd_mem_addr_cntr[10]_i_10_n_0 ,\rxd_mem_addr_cntr[10]_i_11_n_0 ,\rxd_mem_addr_cntr[10]_i_12_n_0 ,\rxd_mem_addr_cntr[10]_i_13_n_0 }));
  CARRY4 \rxd_mem_addr_cntr_reg[10]_i_5 
       (.CI(1'b0),
        .CO({\rxd_mem_addr_cntr_reg[10]_i_5_n_0 ,\rxd_mem_addr_cntr_reg[10]_i_5_n_1 ,\rxd_mem_addr_cntr_reg[10]_i_5_n_2 ,\rxd_mem_addr_cntr_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxd_mem_addr_cntr[10]_i_14_n_0 ,\rxd_mem_addr_cntr[10]_i_15_n_0 ,\rxd_mem_addr_cntr[10]_i_16_n_0 ,\rxd_mem_addr_cntr[10]_i_17_n_0 }),
        .O(\NLW_rxd_mem_addr_cntr_reg[10]_i_5_O_UNCONNECTED [3:0]),
        .S({\rxd_mem_addr_cntr[10]_i_18_n_0 ,\rxd_mem_addr_cntr[10]_i_19_n_0 ,\rxd_mem_addr_cntr[10]_i_20_n_0 ,\rxd_mem_addr_cntr[10]_i_21_n_0 }));
  FDRE \rxd_mem_addr_cntr_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[1]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[2]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[3]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[4]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[5]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[6]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[7]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[8]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .R(reset2axi_str_rxd));
  FDRE \rxd_mem_addr_cntr_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(ELASTIC_FIFO_n_19),
        .D(p_0_in[9]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .R(reset2axi_str_rxd));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[0]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[1]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_2_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_3_n_0 ),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_5_n_0 ),
        .I4(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_6_n_0 ),
        .O(rxd_mem_last_read_out_ptr_toconvertto_gray));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[9]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_3 
       (.I0(rxd_mem_last_read_out_ptr_reg[7]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_4 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_7_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I3(p_7_in),
        .I4(rxd_mem_last_read_out_ptr_reg[4]),
        .I5(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_8_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_5 
       (.I0(rxd_mem_last_read_out_ptr_reg[8]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_6 
       (.I0(rxd_mem_last_read_out_ptr_reg[10]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_7 
       (.I0(rxd_mem_last_read_out_ptr_reg[5]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[10]_i_8 
       (.I0(rxd_mem_last_read_out_ptr_reg[6]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \rxd_mem_last_read_out_ptr_gray_d1[1]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ),
        .I1(rxd_mem_last_read_out_ptr_reg[0]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[2]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rxd_mem_last_read_out_ptr_gray_d1[2]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[2]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[3]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \rxd_mem_last_read_out_ptr_gray_d1[2]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I1(rxd_mem_last_read_out_ptr_reg[0]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I3(p_7_in),
        .I4(rxd_mem_last_read_out_ptr_reg[1]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h47B874B88BB8B8B8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[3]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[4]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I5(rxd_mem_last_read_out_ptr_reg[3]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAEEEEFFFA)) 
    \rxd_mem_last_read_out_ptr_gray_d1[3]_i_2 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ),
        .I1(rxd_mem_last_read_out_ptr_reg[0]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[2]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h57F7A70758F8A808)) 
    \rxd_mem_last_read_out_ptr_gray_d1[4]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I2(p_7_in),
        .I3(rxd_mem_last_read_out_ptr_reg[4]),
        .I4(rxd_mem_last_read_out_ptr_reg[5]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[4]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[2]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[3]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rxd_mem_last_read_out_ptr_gray_d1[5]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[5]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[6]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[5]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[3]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[4]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h57F7A70758F8A808)) 
    \rxd_mem_last_read_out_ptr_gray_d1[6]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I2(p_7_in),
        .I3(rxd_mem_last_read_out_ptr_reg[6]),
        .I4(rxd_mem_last_read_out_ptr_reg[7]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \rxd_mem_last_read_out_ptr_gray_d1[6]_i_2 
       (.I0(rxd_mem_last_read_out_ptr_reg[4]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_2_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[5]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h47B874B88BB8B8B8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[7]_i_1 
       (.I0(rxd_mem_last_read_out_ptr_reg[8]),
        .I1(p_7_in),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I5(rxd_mem_last_read_out_ptr_reg[7]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h575757A8A8A857A8)) 
    \rxd_mem_last_read_out_ptr_gray_d1[8]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_5_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_3_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I4(p_7_in),
        .I5(rxd_mem_last_read_out_ptr_reg[9]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \rxd_mem_last_read_out_ptr_gray_d1[8]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    \rxd_mem_last_read_out_ptr_gray_d1[9]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_6_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_5_n_0 ),
        .I2(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_4_n_0 ),
        .I3(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_3_n_0 ),
        .I4(\rxd_mem_last_read_out_ptr_gray_d1[10]_i_2_n_0 ),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_1_n_0 ));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[0]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [0]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(rxd_mem_last_read_out_ptr_toconvertto_gray),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [10]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[1]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [1]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[2]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [2]),
        .R(SR));
  FDSE \rxd_mem_last_read_out_ptr_gray_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(1'b0),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [11]),
        .S(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[3]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [3]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[4]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [4]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[5]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [5]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[6]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [6]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[7]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [7]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[8]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [8]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_gray_d1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_gray_d10),
        .D(\rxd_mem_last_read_out_ptr_gray_d1[9]_i_1_n_0 ),
        .Q(\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[0]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[10]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .O(\rxd_mem_last_read_out_ptr_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[1]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[2]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[3]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[4]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[5]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[6]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[7]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .O(\rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[8]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \rxd_mem_last_read_out_ptr_reg[9]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[3]),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\rxd_mem_last_read_out_ptr_reg[9]_i_1_n_0 ));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[0]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[10]_i_2_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[10]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[1]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[2]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[3]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[4]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[5]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[6]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[7]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[8]),
        .R(SR));
  FDRE \rxd_mem_last_read_out_ptr_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_last_read_out_ptr_cmb),
        .D(\rxd_mem_last_read_out_ptr_reg[9]_i_1_n_0 ),
        .Q(rxd_mem_last_read_out_ptr_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00100000)) 
    \rxd_mem_next_available4write_ptr_1_reg[10]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[2]),
        .I4(rxs_axistream_current_state[3]),
        .O(rxd_mem_next_available4write_ptr_1_cmb));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[0]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[10]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[1]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[2]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[3]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[4]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[5]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[6]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[7]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[8]),
        .R(SR));
  FDRE \rxd_mem_next_available4write_ptr_1_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxd_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(rxd_mem_next_available4write_ptr_1_reg[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rxd_word_cnt[0]_i_3 
       (.I0(rxd_word_cnt_reg[0]),
        .O(\rxd_word_cnt[0]_i_3_n_0 ));
  FDRE \rxd_word_cnt_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_2_n_7 ),
        .Q(rxd_word_cnt_reg[0]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  CARRY4 \rxd_word_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rxd_word_cnt_reg[0]_i_2_n_0 ,\rxd_word_cnt_reg[0]_i_2_n_1 ,\rxd_word_cnt_reg[0]_i_2_n_2 ,\rxd_word_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rxd_word_cnt_reg[0]_i_2_n_4 ,\rxd_word_cnt_reg[0]_i_2_n_5 ,\rxd_word_cnt_reg[0]_i_2_n_6 ,\rxd_word_cnt_reg[0]_i_2_n_7 }),
        .S({rxd_word_cnt_reg[3:1],\rxd_word_cnt[0]_i_3_n_0 }));
  FDRE \rxd_word_cnt_reg[10] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[10]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[11] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_4 ),
        .Q(rxd_word_cnt_reg[11]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[12] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[12]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  CARRY4 \rxd_word_cnt_reg[12]_i_1 
       (.CI(\rxd_word_cnt_reg[8]_i_1_n_0 ),
        .CO({\NLW_rxd_word_cnt_reg[12]_i_1_CO_UNCONNECTED [3:2],\rxd_word_cnt_reg[12]_i_1_n_2 ,\rxd_word_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rxd_word_cnt_reg[12]_i_1_O_UNCONNECTED [3],\rxd_word_cnt_reg[12]_i_1_n_5 ,\rxd_word_cnt_reg[12]_i_1_n_6 ,\rxd_word_cnt_reg[12]_i_1_n_7 }),
        .S({1'b0,rxd_word_cnt_reg[14:12]}));
  FDRE \rxd_word_cnt_reg[13] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[13]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[14] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[12]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[14]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_2_n_6 ),
        .Q(rxd_word_cnt_reg[1]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_2_n_5 ),
        .Q(rxd_word_cnt_reg[2]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[0]_i_2_n_4 ),
        .Q(rxd_word_cnt_reg[3]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[4]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  CARRY4 \rxd_word_cnt_reg[4]_i_1 
       (.CI(\rxd_word_cnt_reg[0]_i_2_n_0 ),
        .CO({\rxd_word_cnt_reg[4]_i_1_n_0 ,\rxd_word_cnt_reg[4]_i_1_n_1 ,\rxd_word_cnt_reg[4]_i_1_n_2 ,\rxd_word_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxd_word_cnt_reg[4]_i_1_n_4 ,\rxd_word_cnt_reg[4]_i_1_n_5 ,\rxd_word_cnt_reg[4]_i_1_n_6 ,\rxd_word_cnt_reg[4]_i_1_n_7 }),
        .S(rxd_word_cnt_reg[7:4]));
  FDRE \rxd_word_cnt_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[5]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[6] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_5 ),
        .Q(rxd_word_cnt_reg[6]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[7] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[4]_i_1_n_4 ),
        .Q(rxd_word_cnt_reg[7]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  FDRE \rxd_word_cnt_reg[8] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_7 ),
        .Q(rxd_word_cnt_reg[8]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  CARRY4 \rxd_word_cnt_reg[8]_i_1 
       (.CI(\rxd_word_cnt_reg[4]_i_1_n_0 ),
        .CO({\rxd_word_cnt_reg[8]_i_1_n_0 ,\rxd_word_cnt_reg[8]_i_1_n_1 ,\rxd_word_cnt_reg[8]_i_1_n_2 ,\rxd_word_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxd_word_cnt_reg[8]_i_1_n_4 ,\rxd_word_cnt_reg[8]_i_1_n_5 ,\rxd_word_cnt_reg[8]_i_1_n_6 ,\rxd_word_cnt_reg[8]_i_1_n_7 }),
        .S(rxd_word_cnt_reg[11:8]));
  FDRE \rxd_word_cnt_reg[9] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(fifoWrEn),
        .D(\rxd_word_cnt_reg[8]_i_1_n_6 ),
        .Q(rxd_word_cnt_reg[9]),
        .R(\rxd_word_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(p_1_in34_in),
        .O(bin_to_gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[1]_i_1 
       (.I0(p_1_in34_in),
        .I1(p_2_in36_in),
        .O(bin_to_gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[2]_i_1 
       (.I0(p_2_in36_in),
        .I1(p_3_in38_in),
        .O(bin_to_gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[3]_i_1 
       (.I0(p_3_in38_in),
        .I1(p_4_in40_in),
        .O(bin_to_gray[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[4]_i_1 
       (.I0(p_4_in40_in),
        .I1(p_5_in42_in),
        .O(bin_to_gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[5]_i_1 
       (.I0(p_5_in42_in),
        .I1(p_6_in44_in),
        .O(bin_to_gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[6]_i_1 
       (.I0(p_6_in44_in),
        .I1(p_7_in46_in),
        .O(bin_to_gray[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[7]_i_1 
       (.I0(p_7_in46_in),
        .I1(p_8_in48_in),
        .O(bin_to_gray[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxs_mem_last_read_out_ptr_gray_d1[8]_i_1 
       (.I0(p_8_in48_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .O(bin_to_gray[8]));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[0]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[1]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[2]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [2]),
        .R(SR));
  FDSE \rxs_mem_last_read_out_ptr_gray_d1_reg[35] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [10]),
        .S(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[3]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[4]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[5]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[6]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[7]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(bin_to_gray[8]),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [8]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_gray_d1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .Q(\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_last_read_out_ptr_plus_one[0]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \rxs_mem_last_read_out_ptr_plus_one[1]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \rxs_mem_last_read_out_ptr_plus_one[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_plus_one1),
        .O(\rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \rxs_mem_last_read_out_ptr_plus_one[3]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \rxs_mem_last_read_out_ptr_plus_one[4]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[5]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \rxs_mem_last_read_out_ptr_plus_one[5]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[5]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxs_mem_last_read_out_ptr_plus_one[5]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \rxs_mem_last_read_out_ptr_plus_one[6]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[6]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxs_mem_last_read_out_ptr_plus_one[6]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \rxs_mem_last_read_out_ptr_plus_one[7]_i_1 
       (.I0(rxs_mem_last_read_out_ptr_plus_one1),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[9]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \rxs_mem_last_read_out_ptr_plus_one[8]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_plus_one[9]_i_2_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one1),
        .I3(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[9]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .I3(rxs_mem_last_read_out_ptr_plus_one1),
        .I4(\rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_10 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_11 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[2]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_12 
       (.I0(rxs_mem_last_read_out_ptr_reg[4]),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_plus_one[9]_i_18_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2A002A002A00)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_13 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[9]_i_19_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_plus_one[4]),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h88F8F8F888888888)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_14 
       (.I0(rxs_mem_last_read_out_ptr_reg[5]),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_plus_one[9]_i_20_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2A002A002A00)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_15 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[9]_i_21_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_plus_one[5]),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_16 
       (.I0(rxs_mem_last_read_out_ptr_reg[6]),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[6]),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h2A001500)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_17 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_18 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_19 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[9]_i_4_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_20 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_21 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_3 
       (.I0(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[9]_i_5_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_plus_one[9]_i_6_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ),
        .O(rxs_mem_last_read_out_ptr_plus_one1));
  LUT6 #(
    .INIT(64'h555555555555F77F)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_4 
       (.I0(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_plus_one[9]_i_7_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F1F1F1F1F1FFF)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_5 
       (.I0(\rxs_mem_last_read_out_ptr_plus_one[9]_i_8_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[9]_i_9_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[9]_i_10_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_plus_one[9]_i_11_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_6 
       (.I0(\rxs_mem_last_read_out_ptr_plus_one[9]_i_12_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_plus_one[9]_i_13_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_plus_one[9]_i_14_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_plus_one[9]_i_15_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_plus_one[9]_i_16_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_plus_one[9]_i_17_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBBFFFF000000000)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_7 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[1]),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEEEAAAA)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_8 
       (.I0(\rxs_mem_last_read_out_ptr_plus_one[9]_i_7_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002A00)) 
    \rxs_mem_last_read_out_ptr_plus_one[9]_i_9 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_plus_one[9]_i_9_n_0 ));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[0]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[0]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[1]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[1]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[2]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[2]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[3]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[3]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[4]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[4]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[5]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[5]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[6]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[6]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[7]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[7]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[8]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[8]),
        .S(SR));
  FDSE \rxs_mem_last_read_out_ptr_plus_one_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_plus_one[9]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_plus_one[9]),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAABFAA)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[0]_i_2_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[0]_i_5_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[0]),
        .O(\rxs_mem_last_read_out_ptr_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_3 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_4 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBBFFFF000000000)) 
    \rxs_mem_last_read_out_ptr_reg[0]_i_5 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[2]),
        .I5(rxs_mem_last_read_out_ptr_reg[0]),
        .O(\rxs_mem_last_read_out_ptr_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \rxs_mem_last_read_out_ptr_reg[1]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[1]),
        .I2(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[1]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[1]),
        .O(\rxs_mem_last_read_out_ptr_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[2]),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I4(p_0_in__0),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6A006A006A00)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I4(rxs_mem_last_read_out_ptr_reg[2]),
        .I5(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h0000400F)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_3 
       (.I0(rxs_axistream_current_state[1]),
        .I1(rxs_axistream_current_state[0]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[3]),
        .I4(rxs_axistream_current_state[4]),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_4 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[0]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[2]),
        .O(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxs_mem_last_read_out_ptr_reg[2]_i_5 
       (.I0(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(p_0_in__0));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[3]),
        .I2(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[3]),
        .O(\rxs_mem_last_read_out_ptr_reg[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rxs_mem_last_read_out_ptr_reg[3]_i_3 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8FFF8F8F8F8)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[4]),
        .I2(\rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[4]),
        .O(\rxs_mem_last_read_out_ptr_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxs_mem_last_read_out_ptr_reg[4]_i_3 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFF8F8F8F8F8)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I1(rxs_mem_last_read_out_ptr_reg[5]),
        .I2(\rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[5]),
        .O(\rxs_mem_last_read_out_ptr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxs_mem_last_read_out_ptr_reg[5]_i_3 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF84FF84FF84)) 
    \rxs_mem_last_read_out_ptr_reg[6]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I5(rxs_mem_last_read_out_ptr_reg[6]),
        .O(\rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[6]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[6]),
        .O(\rxs_mem_last_read_out_ptr_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF48FF48FF48)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .I2(\rxs_mem_last_read_out_ptr_reg[9]_i_3_n_0 ),
        .I3(\rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I5(rxs_mem_last_read_out_ptr_reg[7]),
        .O(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101410100000000)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_2 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .I5(rxs_mem_last_read_out_ptr_plus_one[7]),
        .O(\rxs_mem_last_read_out_ptr_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFEFED6FE)) 
    \rxs_mem_last_read_out_ptr_reg[7]_i_3 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88884888)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I4(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ),
        .I5(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_2 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxs_mem_last_read_out_ptr_reg[8]_i_3 
       (.I0(rxs_mem_last_read_out_ptr_reg[8]),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[8]),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF48888888)) 
    \rxs_mem_last_read_out_ptr_reg[9]_i_1 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .I1(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .I3(\rxs_mem_last_read_out_ptr_reg[9]_i_3_n_0 ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_4_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \rxs_mem_last_read_out_ptr_reg[9]_i_2 
       (.I0(\rxs_mem_last_read_out_ptr_reg[2]_i_4_n_0 ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[0]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \rxs_mem_last_read_out_ptr_reg[9]_i_3 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I4(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .I5(\rxs_mem_last_read_out_ptr_reg[9]_i_5_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rxs_mem_last_read_out_ptr_reg[9]_i_4 
       (.I0(rxs_mem_last_read_out_ptr_reg[9]),
        .I1(\rxs_mem_last_read_out_ptr_reg[7]_i_3_n_0 ),
        .I2(rxs_mem_last_read_out_ptr_plus_one[9]),
        .I3(\rxs_mem_last_read_out_ptr_reg[2]_i_3_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_reg[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_last_read_out_ptr_reg[9]_i_5 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_reg[9]_i_5_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[0]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[1]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[2]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[2]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[3]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[4]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[5]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[6]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[7]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[8]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[8]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(\rxs_mem_last_read_out_ptr_reg[9]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h05014101)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray[9]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray0));
  LUT1 #(
    .INIT(2'h1)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[2]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I1(p_1_in34_in),
        .I2(p_2_in36_in),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[3]_i_1 
       (.I0(p_2_in36_in),
        .I1(p_1_in34_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I3(p_3_in38_in),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[4]_i_1 
       (.I0(p_3_in38_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I2(p_1_in34_in),
        .I3(p_2_in36_in),
        .I4(p_4_in40_in),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[5]_i_1 
       (.I0(p_2_in36_in),
        .I1(p_1_in34_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I3(p_3_in38_in),
        .I4(p_4_in40_in),
        .I5(p_5_in42_in),
        .O(plusOp__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_1 
       (.I0(p_4_in40_in),
        .I1(p_3_in38_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_2_n_0 ),
        .I3(p_2_in36_in),
        .I4(p_5_in42_in),
        .I5(p_6_in44_in),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_2 
       (.I0(p_1_in34_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[7]_i_1 
       (.I0(p_6_in44_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5_n_0 ),
        .I2(p_7_in46_in),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1 
       (.I0(p_7_in46_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5_n_0 ),
        .I2(p_6_in44_in),
        .I3(p_8_in48_in),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_1 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_3_n_0 ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_4_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I5(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .O(rxs_mem_last_read_out_ptr_toconvertto_gray_clean));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_10 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I1(p_8_in48_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_11 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .I2(p_8_in48_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_13 
       (.I0(p_8_in48_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_14 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .I2(p_8_in48_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_15 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I1(p_6_in44_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I3(p_7_in46_in),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_16 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I1(p_4_in40_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .I3(p_5_in42_in),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_17 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I1(p_2_in36_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I3(p_3_in38_in),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_18 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I1(p_1_in34_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_19 
       (.I0(p_7_in46_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I2(p_6_in44_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_2 
       (.I0(p_8_in48_in),
        .I1(p_6_in44_in),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5_n_0 ),
        .I3(p_7_in46_in),
        .I4(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .O(plusOp__1[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_20 
       (.I0(p_5_in42_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .I2(p_4_in40_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_21 
       (.I0(p_3_in38_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I2(p_2_in36_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_22 
       (.I0(p_1_in34_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_23 
       (.I0(p_6_in44_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .I2(p_7_in46_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_24 
       (.I0(p_4_in40_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I2(p_5_in42_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_25 
       (.I0(p_2_in36_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I2(p_3_in38_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7150)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_26 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I2(p_1_in34_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_27 
       (.I0(p_7_in46_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I2(p_6_in44_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_28 
       (.I0(p_5_in42_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .I2(p_4_in40_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_29 
       (.I0(p_3_in38_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .I2(p_2_in36_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_3 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_4_n_0 ),
        .I4(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .I5(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_6_n_0 ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_30 
       (.I0(p_1_in34_in),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .I2(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_4 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_n_3 ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_n_3 ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5 
       (.I0(p_5_in42_in),
        .I1(p_2_in36_in),
        .I2(p_1_in34_in),
        .I3(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .I4(p_3_in38_in),
        .I5(p_4_in40_in),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_6 
       (.I0(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .I1(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_6_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[0]_i_1_n_0 ),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(bin_to_gray[0]),
        .Q(p_1_in34_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[2]),
        .Q(p_2_in36_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[3]),
        .Q(p_3_in38_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[4]),
        .Q(p_4_in40_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[5]),
        .Q(p_5_in42_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[6]),
        .Q(p_6_in44_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[7]),
        .Q(p_7_in46_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[8]),
        .Q(p_8_in48_in),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray_clean),
        .D(plusOp__1[9]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg_n_0_[9] ),
        .R(SR));
  CARRY4 \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_1 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_2 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_23_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_24_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_25_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_26_n_0 }),
        .O(\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_O_UNCONNECTED [3:0]),
        .S({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_27_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_28_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_29_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_30_n_0 }));
  CARRY4 \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7 
       (.CI(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_0 ),
        .CO({\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_CO_UNCONNECTED [3:1],\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_10_n_0 }),
        .O(\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_11_n_0 }));
  CARRY4 \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8 
       (.CI(\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_12_n_0 ),
        .CO({\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_CO_UNCONNECTED [3:1],\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_13_n_0 }),
        .O(\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_14_n_0 }));
  CARRY4 \rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9 
       (.CI(1'b0),
        .CO({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_1 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_2 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_15_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_16_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_17_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_18_n_0 }),
        .O(\NLW_rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_19_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_20_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_21_n_0 ,\rxs_mem_last_read_out_ptr_toconvertto_gray_clean[9]_i_22_n_0 }));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[0]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[1]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[2]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[3]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[4]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[5]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[6]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[7]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[8]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_toconvertto_gray_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_toconvertto_gray0),
        .D(rxs_mem_last_read_out_ptr_reg[9]),
        .Q(\rxs_mem_last_read_out_ptr_toconvertto_gray_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[0]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[0]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[1]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[1]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[2]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[2]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[3]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[3]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[4]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[4]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[5]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[5]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[6]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[6]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[7]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[7]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[8]_i_1 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[8]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01016101)) 
    \rxs_mem_last_read_out_ptr_true_reg[9]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxs_mem_last_read_out_ptr_true_cmb));
  LUT4 #(
    .INIT(16'hFCB8)) 
    \rxs_mem_last_read_out_ptr_true_reg[9]_i_2 
       (.I0(p_0_in__0),
        .I1(rxs_axistream_current_state[4]),
        .I2(rxs_mem_last_read_out_ptr_reg[9]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\rxs_mem_last_read_out_ptr_true_reg[9]_i_2_n_0 ));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[0]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[0]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[1]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[1]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[2]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[2]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[3]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[3]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[4]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[4]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[5]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[5]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[6]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[6]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[7]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[7]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[8]_i_1_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[8]),
        .R(SR));
  FDRE \rxs_mem_last_read_out_ptr_true_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_last_read_out_ptr_true_cmb),
        .D(\rxs_mem_last_read_out_ptr_true_reg[9]_i_2_n_0 ),
        .Q(rxs_mem_last_read_out_ptr_true_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h20000000)) 
    \rxs_mem_next_available4write_ptr_1_reg[9]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_mem_next_available4write_ptr_1_cmb));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[0]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[1]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[2]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[3]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[4]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[5]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[6]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[7]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[8]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_1_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_1_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(rxs_mem_next_available4write_ptr_1_reg[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_1 
       (.I0(rxs_axistream_current_state[0]),
        .I1(rxs_axistream_current_state[1]),
        .I2(rxs_axistream_next_state1),
        .I3(rxs_axistream_current_state[4]),
        .I4(rxs_axistream_current_state[3]),
        .I5(rxs_axistream_current_state[2]),
        .O(rxs_mem_next_available4write_ptr_cmb));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_10 
       (.I0(p_0_in0_in[2]),
        .I1(p_0_in0_in[1]),
        .I2(p_0_in0_in[0]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_11 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[16] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[17] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[15] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_12 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[14] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[13] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[12] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h1001)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_13 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[11] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .I2(rxs_mem_next_available4write_ptr_1_reg[9]),
        .I3(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_14 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .I1(rxs_mem_next_available4write_ptr_1_reg[6]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[7]),
        .I4(rxs_mem_next_available4write_ptr_1_reg[8]),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_15 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .I1(rxs_mem_next_available4write_ptr_1_reg[3]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[4]),
        .I4(rxs_mem_next_available4write_ptr_1_reg[5]),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_16 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .I1(rxs_mem_next_available4write_ptr_1_reg[0]),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .I3(rxs_mem_next_available4write_ptr_1_reg[1]),
        .I4(rxs_mem_next_available4write_ptr_1_reg[2]),
        .I5(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_4 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[35] ),
        .I1(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[34] ),
        .I2(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[33] ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_5 
       (.I0(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[32] ),
        .I1(p_0_in0_in[13]),
        .I2(p_0_in0_in[12]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_6 
       (.I0(p_0_in0_in[11]),
        .I1(p_0_in0_in[10]),
        .I2(p_0_in0_in[9]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_7 
       (.I0(p_0_in0_in[8]),
        .I1(p_0_in0_in[7]),
        .I2(p_0_in0_in[6]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_9 
       (.I0(p_0_in0_in[5]),
        .I1(p_0_in0_in[4]),
        .I2(p_0_in0_in[3]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_9_n_0 ));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(rxs_mem_next_available4write_ptr_reg[0]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(rxs_mem_next_available4write_ptr_reg[1]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(rxs_mem_next_available4write_ptr_reg[2]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(rxs_mem_next_available4write_ptr_reg[3]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(rxs_mem_next_available4write_ptr_reg[4]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(rxs_mem_next_available4write_ptr_reg[5]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(rxs_mem_next_available4write_ptr_reg[6]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(rxs_mem_next_available4write_ptr_reg[7]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(rxs_mem_next_available4write_ptr_reg[8]),
        .R(SR));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_mem_next_available4write_ptr_cmb),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(rxs_mem_next_available4write_ptr_reg[9]),
        .R(SR));
  CARRY4 \rxs_mem_next_available4write_ptr_reg_reg[9]_i_2 
       (.CI(\rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_0 ),
        .CO({rxs_axistream_next_state1,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_1 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_2 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({\rxs_mem_next_available4write_ptr_reg[9]_i_4_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_5_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_6_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_7_n_0 }));
  CARRY4 \rxs_mem_next_available4write_ptr_reg_reg[9]_i_3 
       (.CI(\rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_0 ),
        .CO({\rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_0 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_1 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_2 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({\rxs_mem_next_available4write_ptr_reg[9]_i_9_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_10_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_11_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_12_n_0 }));
  CARRY4 \rxs_mem_next_available4write_ptr_reg_reg[9]_i_8 
       (.CI(1'b0),
        .CO({\rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_0 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_1 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_2 ,\rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rxs_mem_next_available4write_ptr_reg_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({\rxs_mem_next_available4write_ptr_reg[9]_i_13_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_14_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_15_n_0 ,\rxs_mem_next_available4write_ptr_reg[9]_i_16_n_0 }));
  FDRE \rxs_status_word_1_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[0] ),
        .Q(\rxs_status_word_1_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[10] ),
        .Q(\rxs_status_word_1_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[1] ),
        .Q(\rxs_status_word_1_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[2] ),
        .Q(\rxs_status_word_1_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[3] ),
        .Q(\rxs_status_word_1_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[4] ),
        .Q(\rxs_status_word_1_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[5] ),
        .Q(\rxs_status_word_1_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[6] ),
        .Q(\rxs_status_word_1_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[7] ),
        .Q(\rxs_status_word_1_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[8] ),
        .Q(\rxs_status_word_1_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_1_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_1),
        .D(\axi_str_rxs_dpmem_rd_data_d1_reg_n_0_[9] ),
        .Q(\rxs_status_word_1_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rxs_status_word_2[31]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_2));
  FDRE \rxs_status_word_2_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[0]),
        .Q(\rxs_status_word_2_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[10]),
        .Q(\rxs_status_word_2_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[11]),
        .Q(\rxs_status_word_2_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[12]),
        .Q(\rxs_status_word_2_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[13]),
        .Q(\rxs_status_word_2_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[14]),
        .Q(\rxs_status_word_2_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[15]),
        .Q(\rxs_status_word_2_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[16]),
        .Q(\rxs_status_word_2_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[17]),
        .Q(\rxs_status_word_2_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[18]),
        .Q(\rxs_status_word_2_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[19]),
        .Q(\rxs_status_word_2_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[1]),
        .Q(\rxs_status_word_2_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[20]),
        .Q(\rxs_status_word_2_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[21]),
        .Q(\rxs_status_word_2_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[22]),
        .Q(\rxs_status_word_2_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[23]),
        .Q(\rxs_status_word_2_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[24]),
        .Q(\rxs_status_word_2_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[25]),
        .Q(\rxs_status_word_2_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[26]),
        .Q(\rxs_status_word_2_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[27]),
        .Q(\rxs_status_word_2_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[28]),
        .Q(\rxs_status_word_2_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[29]),
        .Q(\rxs_status_word_2_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[2]),
        .Q(\rxs_status_word_2_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[30]),
        .Q(\rxs_status_word_2_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[31]),
        .Q(\rxs_status_word_2_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[3]),
        .Q(\rxs_status_word_2_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[4]),
        .Q(\rxs_status_word_2_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[5]),
        .Q(\rxs_status_word_2_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[6]),
        .Q(\rxs_status_word_2_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[7]),
        .Q(\rxs_status_word_2_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[8]),
        .Q(\rxs_status_word_2_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_2_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_2),
        .D(D[9]),
        .Q(\rxs_status_word_2_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rxs_status_word_3[31]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_3));
  FDRE \rxs_status_word_3_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[0]),
        .Q(\rxs_status_word_3_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[10]),
        .Q(\rxs_status_word_3_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[11]),
        .Q(\rxs_status_word_3_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[12]),
        .Q(\rxs_status_word_3_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[13]),
        .Q(\rxs_status_word_3_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[14]),
        .Q(\rxs_status_word_3_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[15]),
        .Q(\rxs_status_word_3_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[16]),
        .Q(\rxs_status_word_3_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[17]),
        .Q(\rxs_status_word_3_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[18]),
        .Q(\rxs_status_word_3_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[19]),
        .Q(\rxs_status_word_3_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[1]),
        .Q(\rxs_status_word_3_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[20]),
        .Q(\rxs_status_word_3_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[21]),
        .Q(\rxs_status_word_3_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[22]),
        .Q(\rxs_status_word_3_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[23]),
        .Q(\rxs_status_word_3_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[24]),
        .Q(\rxs_status_word_3_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[25]),
        .Q(\rxs_status_word_3_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[26]),
        .Q(\rxs_status_word_3_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[27]),
        .Q(\rxs_status_word_3_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[28]),
        .Q(\rxs_status_word_3_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[29]),
        .Q(\rxs_status_word_3_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[2]),
        .Q(\rxs_status_word_3_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[30]),
        .Q(\rxs_status_word_3_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[31]),
        .Q(\rxs_status_word_3_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[3]),
        .Q(\rxs_status_word_3_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[4]),
        .Q(\rxs_status_word_3_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[5]),
        .Q(\rxs_status_word_3_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[6]),
        .Q(\rxs_status_word_3_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[7]),
        .Q(\rxs_status_word_3_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[8]),
        .Q(\rxs_status_word_3_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_3_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_3),
        .D(D[9]),
        .Q(\rxs_status_word_3_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rxs_status_word_4[31]_i_1 
       (.I0(rxs_axistream_current_state[2]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[4]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxs_status_word_4));
  FDRE \rxs_status_word_4_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[0]),
        .Q(\rxs_status_word_4_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[10]),
        .Q(\rxs_status_word_4_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[11]),
        .Q(\rxs_status_word_4_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[12]),
        .Q(\rxs_status_word_4_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[13]),
        .Q(\rxs_status_word_4_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[14]),
        .Q(\rxs_status_word_4_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[15]),
        .Q(\rxs_status_word_4_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[16]),
        .Q(\rxs_status_word_4_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[17]),
        .Q(\rxs_status_word_4_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[18]),
        .Q(\rxs_status_word_4_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[19]),
        .Q(\rxs_status_word_4_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[1]),
        .Q(\rxs_status_word_4_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[20]),
        .Q(\rxs_status_word_4_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[21]),
        .Q(\rxs_status_word_4_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[22]),
        .Q(\rxs_status_word_4_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[23]),
        .Q(\rxs_status_word_4_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[24]),
        .Q(\rxs_status_word_4_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[25]),
        .Q(\rxs_status_word_4_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[26]),
        .Q(\rxs_status_word_4_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[27]),
        .Q(\rxs_status_word_4_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[28]),
        .Q(\rxs_status_word_4_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[29]),
        .Q(\rxs_status_word_4_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[2]),
        .Q(\rxs_status_word_4_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[30]),
        .Q(\rxs_status_word_4_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[31]),
        .Q(\rxs_status_word_4_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[3]),
        .Q(\rxs_status_word_4_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[4]),
        .Q(\rxs_status_word_4_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[5]),
        .Q(\rxs_status_word_4_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[6]),
        .Q(\rxs_status_word_4_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[7]),
        .Q(\rxs_status_word_4_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[8]),
        .Q(\rxs_status_word_4_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_4_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_4),
        .D(D[9]),
        .Q(\rxs_status_word_4_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    \rxs_status_word_5[31]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[2]),
        .I2(rxs_axistream_current_state[3]),
        .I3(rxs_axistream_current_state[0]),
        .I4(rxs_axistream_current_state[1]),
        .O(rxs_status_word_5));
  FDRE \rxs_status_word_5_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[0]),
        .Q(\rxs_status_word_5_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[10]),
        .Q(\rxs_status_word_5_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[11]),
        .Q(\rxs_status_word_5_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[12]),
        .Q(\rxs_status_word_5_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[13]),
        .Q(\rxs_status_word_5_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[14]),
        .Q(\rxs_status_word_5_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[15]),
        .Q(\rxs_status_word_5_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[16]),
        .Q(\rxs_status_word_5_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[17]),
        .Q(\rxs_status_word_5_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[18]),
        .Q(\rxs_status_word_5_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[19]),
        .Q(\rxs_status_word_5_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[1]),
        .Q(\rxs_status_word_5_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[20]),
        .Q(\rxs_status_word_5_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[21]),
        .Q(\rxs_status_word_5_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[22]),
        .Q(\rxs_status_word_5_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[23]),
        .Q(\rxs_status_word_5_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[24]),
        .Q(\rxs_status_word_5_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[25]),
        .Q(\rxs_status_word_5_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[26]),
        .Q(\rxs_status_word_5_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[27]),
        .Q(\rxs_status_word_5_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[28]),
        .Q(\rxs_status_word_5_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[29]),
        .Q(\rxs_status_word_5_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[2]),
        .Q(\rxs_status_word_5_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[30]),
        .Q(\rxs_status_word_5_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[31]),
        .Q(\rxs_status_word_5_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[3]),
        .Q(\rxs_status_word_5_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[4]),
        .Q(\rxs_status_word_5_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[5]),
        .Q(\rxs_status_word_5_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[6]),
        .Q(\rxs_status_word_5_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[7]),
        .Q(\rxs_status_word_5_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[8]),
        .Q(\rxs_status_word_5_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_5_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_5),
        .D(D[9]),
        .Q(\rxs_status_word_5_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h04000000)) 
    \rxs_status_word_6[31]_i_1 
       (.I0(rxs_axistream_current_state[4]),
        .I1(rxs_axistream_current_state[3]),
        .I2(rxs_axistream_current_state[2]),
        .I3(rxs_axistream_current_state[1]),
        .I4(rxs_axistream_current_state[0]),
        .O(rxs_status_word_6));
  FDRE \rxs_status_word_6_reg[0] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[0]),
        .Q(\rxs_status_word_6_reg_n_0_[0] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[10] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[10]),
        .Q(\rxs_status_word_6_reg_n_0_[10] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[11] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[11]),
        .Q(\rxs_status_word_6_reg_n_0_[11] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[12] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[12]),
        .Q(\rxs_status_word_6_reg_n_0_[12] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[13] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[13]),
        .Q(\rxs_status_word_6_reg_n_0_[13] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[14] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[14]),
        .Q(\rxs_status_word_6_reg_n_0_[14] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[15] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[15]),
        .Q(\rxs_status_word_6_reg_n_0_[15] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[16] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[16]),
        .Q(\rxs_status_word_6_reg_n_0_[16] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[17] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[17]),
        .Q(\rxs_status_word_6_reg_n_0_[17] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[18] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[18]),
        .Q(\rxs_status_word_6_reg_n_0_[18] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[19] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[19]),
        .Q(\rxs_status_word_6_reg_n_0_[19] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[1] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[1]),
        .Q(\rxs_status_word_6_reg_n_0_[1] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[20] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[20]),
        .Q(\rxs_status_word_6_reg_n_0_[20] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[21] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[21]),
        .Q(\rxs_status_word_6_reg_n_0_[21] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[22] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[22]),
        .Q(\rxs_status_word_6_reg_n_0_[22] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[23] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[23]),
        .Q(\rxs_status_word_6_reg_n_0_[23] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[24] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[24]),
        .Q(\rxs_status_word_6_reg_n_0_[24] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[25] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[25]),
        .Q(\rxs_status_word_6_reg_n_0_[25] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[26] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[26]),
        .Q(\rxs_status_word_6_reg_n_0_[26] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[27] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[27]),
        .Q(\rxs_status_word_6_reg_n_0_[27] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[28] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[28]),
        .Q(\rxs_status_word_6_reg_n_0_[28] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[29] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[29]),
        .Q(\rxs_status_word_6_reg_n_0_[29] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[2] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[2]),
        .Q(\rxs_status_word_6_reg_n_0_[2] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[30] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[30]),
        .Q(\rxs_status_word_6_reg_n_0_[30] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[31] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[31]),
        .Q(\rxs_status_word_6_reg_n_0_[31] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[3] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[3]),
        .Q(\rxs_status_word_6_reg_n_0_[3] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[4] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[4]),
        .Q(\rxs_status_word_6_reg_n_0_[4] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[5] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[5]),
        .Q(\rxs_status_word_6_reg_n_0_[5] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[6] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[6]),
        .Q(\rxs_status_word_6_reg_n_0_[6] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[7] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[7]),
        .Q(\rxs_status_word_6_reg_n_0_[7] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[8] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[8]),
        .Q(\rxs_status_word_6_reg_n_0_[8] ),
        .R(SR));
  FDRE \rxs_status_word_6_reg[9] 
       (.C(AXI_STR_RXS_ACLK),
        .CE(rxs_status_word_6),
        .D(D[9]),
        .Q(\rxs_status_word_6_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rx_emac_if_vlan" *) 
module bd_6e76_eth_buf_0_rx_emac_if_vlan
   (RX_CLK_ENABLE_IN_0,
    frame_is_multicast_d10_reg_0,
    first_tag_is_vlan_TPID_1_d15_reg_0,
    first_tag_is_vlan_TPID_2_d15_reg_0,
    first_tag_is_vlan_TPID_3_d15_reg_0,
    first_tag_is_vlan_TPID_0_d15_reg_0,
    second_tag_is_vlan_TPID_1_d19_reg_0,
    second_tag_is_vlan_TPID_2_d19_reg_0,
    second_tag_is_vlan_TPID_3_d19_reg_0,
    second_tag_is_vlan_TPID_0_d19_reg_0,
    save_rx_badframe_reg_0,
    save_rx_goodframe_reg_0,
    frame_is_ip_multicast_d4__0,
    saveAutoInsertWord5VlanTag,
    saveAutoInsertWord4VlanTag,
    saveStripWord4VlanTag,
    rx_data_packed_ready_reg_0,
    p_14_in,
    \rx_data_packed_state_reg[1]_0 ,
    \rx_data_packed_state_reg[0]_0 ,
    D,
    frame_is_multicast_d100,
    \rx_data_valid_array_reg[2][3]_0 ,
    autoInsertWord5VlanTag,
    autoInsertWord4VlanTag,
    \first_vlan_tag_bram_value_d18_reg[30]_0 ,
    first_tag_is_vlan_TPID_0_d15_reg_1,
    rx_client_rxd_dpmem_wr_en,
    stripWord4VlanTag,
    Q,
    frame_is_ip_multicast_d40,
    \FSM_onehot_receive_frame_data_current_state_reg[3]_0 ,
    \FSM_sequential_receive_frame_current_state_reg[0]_0 ,
    \rxd_mem_addr_cntr_reg[10]_0 ,
    rxclclk_frame_received_intrpt,
    rxclclk_buffer_mem_overflow_intrpt,
    S,
    \rxs_mem_addr_cntr_reg[9]_0 ,
    rx_client_rxs_dpmem_wr_en,
    \rx_data_packed_word_reg[19]_0 ,
    rxclclk_frame_rejected_intrpt,
    rx_reset_0,
    rx_reset,
    derived_rxd_vld,
    rx_mac_aclk,
    frame_is_multicast_d10_reg_1,
    first_tag_is_vlan_TPID_1_d15_reg_1,
    first_tag_is_vlan_TPID_2_d15_reg_1,
    first_tag_is_vlan_TPID_3_d15_reg_1,
    first_tag_is_vlan_TPID_0_d15_reg_2,
    second_tag_is_vlan_TPID_1_d19_reg_1,
    second_tag_is_vlan_TPID_2_d19_reg_1,
    second_tag_is_vlan_TPID_3_d19_reg_1,
    second_tag_is_vlan_TPID_0_d19_reg_1,
    save_rx_badframe_reg_1,
    save_rx_goodframe_reg_1,
    frame_is_ip_multicast_d4_reg_0,
    saveAutoInsertWord5VlanTag_reg_0,
    saveAutoInsertWord4VlanTag_reg_0,
    saveStripWord4VlanTag_reg_0,
    rx_data_packed_ready_reg_1,
    \start_of_frame_array_reg[9]_0 ,
    \start_of_frame_array_reg[14]_0 ,
    speed_is_10_100,
    RX_CLK_ENABLE_IN,
    end_of_frame_reset_in,
    out,
    \FSM_sequential_receive_frame_current_state[0]_i_3_0 ,
    \rxd_mem_addr_cntr[10]_i_3_0 ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    \statistics_vector_reg[0]_0 ,
    first_tag_is_vlan_TPID_2_d15_reg_i_3,
    rx_cl_clk_vlan_rd_data,
    data_sync0_i,
    data_sync0_i_0,
    \rx_data_packed_word_reg[31]_0 ,
    \statistics_vector_reg[25]_0 );
  output RX_CLK_ENABLE_IN_0;
  output frame_is_multicast_d10_reg_0;
  output first_tag_is_vlan_TPID_1_d15_reg_0;
  output first_tag_is_vlan_TPID_2_d15_reg_0;
  output first_tag_is_vlan_TPID_3_d15_reg_0;
  output first_tag_is_vlan_TPID_0_d15_reg_0;
  output second_tag_is_vlan_TPID_1_d19_reg_0;
  output second_tag_is_vlan_TPID_2_d19_reg_0;
  output second_tag_is_vlan_TPID_3_d19_reg_0;
  output second_tag_is_vlan_TPID_0_d19_reg_0;
  output save_rx_badframe_reg_0;
  output save_rx_goodframe_reg_0;
  output frame_is_ip_multicast_d4__0;
  output saveAutoInsertWord5VlanTag;
  output saveAutoInsertWord4VlanTag;
  output saveStripWord4VlanTag;
  output rx_data_packed_ready_reg_0;
  output p_14_in;
  output \rx_data_packed_state_reg[1]_0 ;
  output \rx_data_packed_state_reg[0]_0 ;
  output [15:0]D;
  output frame_is_multicast_d100;
  output [35:0]\rx_data_valid_array_reg[2][3]_0 ;
  output autoInsertWord5VlanTag;
  output autoInsertWord4VlanTag;
  output [0:0]\first_vlan_tag_bram_value_d18_reg[30]_0 ;
  output first_tag_is_vlan_TPID_0_d15_reg_1;
  output rx_client_rxd_dpmem_wr_en;
  output stripWord4VlanTag;
  output [0:0]Q;
  output frame_is_ip_multicast_d40;
  output \FSM_onehot_receive_frame_data_current_state_reg[3]_0 ;
  output [31:0]\FSM_sequential_receive_frame_current_state_reg[0]_0 ;
  output [10:0]\rxd_mem_addr_cntr_reg[10]_0 ;
  output rxclclk_frame_received_intrpt;
  output rxclclk_buffer_mem_overflow_intrpt;
  output [0:0]S;
  output [9:0]\rxs_mem_addr_cntr_reg[9]_0 ;
  output rx_client_rxs_dpmem_wr_en;
  output [11:0]\rx_data_packed_word_reg[19]_0 ;
  output rxclclk_frame_rejected_intrpt;
  output rx_reset_0;
  input rx_reset;
  input derived_rxd_vld;
  input rx_mac_aclk;
  input frame_is_multicast_d10_reg_1;
  input first_tag_is_vlan_TPID_1_d15_reg_1;
  input first_tag_is_vlan_TPID_2_d15_reg_1;
  input first_tag_is_vlan_TPID_3_d15_reg_1;
  input first_tag_is_vlan_TPID_0_d15_reg_2;
  input second_tag_is_vlan_TPID_1_d19_reg_1;
  input second_tag_is_vlan_TPID_2_d19_reg_1;
  input second_tag_is_vlan_TPID_3_d19_reg_1;
  input second_tag_is_vlan_TPID_0_d19_reg_1;
  input save_rx_badframe_reg_1;
  input save_rx_goodframe_reg_1;
  input frame_is_ip_multicast_d4_reg_0;
  input saveAutoInsertWord5VlanTag_reg_0;
  input saveAutoInsertWord4VlanTag_reg_0;
  input saveStripWord4VlanTag_reg_0;
  input rx_data_packed_ready_reg_1;
  input \start_of_frame_array_reg[9]_0 ;
  input \start_of_frame_array_reg[14]_0 ;
  input speed_is_10_100;
  input RX_CLK_ENABLE_IN;
  input end_of_frame_reset_in;
  input [31:0]out;
  input [7:0]\FSM_sequential_receive_frame_current_state[0]_i_3_0 ;
  input \rxd_mem_addr_cntr[10]_i_3_0 ;
  input \rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input \statistics_vector_reg[0]_0 ;
  input [2:0]first_tag_is_vlan_TPID_2_d15_reg_i_3;
  input [18:31]rx_cl_clk_vlan_rd_data;
  input [10:0]data_sync0_i;
  input [11:0]data_sync0_i_0;
  input [7:0]\rx_data_packed_word_reg[31]_0 ;
  input [25:0]\statistics_vector_reg[25]_0 ;

  wire ClkASignalInReg_i_2_n_0;
  wire ClkASignalInReg_i_3_n_0;
  wire [15:0]D;
  wire \FSM_onehot_receive_frame_data_current_state[1]_i_1_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[1]_i_2_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[2]_i_1_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_10_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_1_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_3_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_4_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_5_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_6_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_7_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_8_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state[3]_i_9_n_0 ;
  wire \FSM_onehot_receive_frame_data_current_state_reg[3]_0 ;
  wire \FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_1 ;
  wire \FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_2 ;
  wire \FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_3 ;
  wire \FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ;
  wire \FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ;
  wire [7:0]\FSM_sequential_receive_frame_current_state[0]_i_3_0 ;
  wire \FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ;
  wire [31:0]\FSM_sequential_receive_frame_current_state_reg[0]_0 ;
  wire [0:0]Q;
  wire RX_CLK_ENABLE_IN;
  wire RX_CLK_ENABLE_IN_0;
  wire [0:0]S;
  wire \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ;
  wire \SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ;
  wire \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ;
  wire autoInsertWord4VlanTag;
  wire autoInsertWord5VlanTag;
  wire bytes_12_and_13_d19;
  wire [15:0]bytes_14_and_15_d19;
  wire [31:16]data1;
  wire [31:16]data2;
  wire [35:32]data3;
  wire data_out0_out;
  wire data_out1_out;
  wire data_out2_out;
  wire data_out34_out;
  wire data_out3_out;
  wire data_out4_out;
  wire data_out5_out;
  wire data_out6_out;
  wire data_out7_out;
  wire data_out8_out;
  wire [10:0]data_sync0_i;
  wire [11:0]data_sync0_i_0;
  wire derived_rxd_vld;
  wire [1:5]end_of_frame_array;
  wire end_of_frame_reset_in;
  wire first_tag_is_vlan_TPID_0_d15_reg_0;
  wire first_tag_is_vlan_TPID_0_d15_reg_1;
  wire first_tag_is_vlan_TPID_0_d15_reg_2;
  wire first_tag_is_vlan_TPID_1_d15_reg_0;
  wire first_tag_is_vlan_TPID_1_d15_reg_1;
  wire first_tag_is_vlan_TPID_2_d15_reg_0;
  wire first_tag_is_vlan_TPID_2_d15_reg_1;
  wire [2:0]first_tag_is_vlan_TPID_2_d15_reg_i_3;
  wire first_tag_is_vlan_TPID_3_d15_reg_0;
  wire first_tag_is_vlan_TPID_3_d15_reg_1;
  wire first_vlan_tag_bram_value_d18;
  wire \first_vlan_tag_bram_value_d18[18]_i_2_n_0 ;
  wire \first_vlan_tag_bram_value_d18[19]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[20]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[21]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[22]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[23]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[24]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[25]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[26]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[27]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[28]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[29]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[30]_i_1_n_0 ;
  wire \first_vlan_tag_bram_value_d18[31]_i_1_n_0 ;
  wire [0:0]\first_vlan_tag_bram_value_d18_reg[30]_0 ;
  wire \first_vlan_tag_bram_value_d18_reg_n_0_[31] ;
  wire frame_is_broadcast_d10_i_10_n_0;
  wire frame_is_broadcast_d10_i_11_n_0;
  wire frame_is_broadcast_d10_i_12_n_0;
  wire frame_is_broadcast_d10_i_13_n_0;
  wire frame_is_broadcast_d10_i_14_n_0;
  wire frame_is_broadcast_d10_i_1_n_0;
  wire frame_is_broadcast_d10_i_2_n_0;
  wire frame_is_broadcast_d10_i_3_n_0;
  wire frame_is_broadcast_d10_i_4_n_0;
  wire frame_is_broadcast_d10_i_5_n_0;
  wire frame_is_broadcast_d10_i_6_n_0;
  wire frame_is_broadcast_d10_i_7_n_0;
  wire frame_is_broadcast_d10_i_8_n_0;
  wire frame_is_broadcast_d10_i_9_n_0;
  wire frame_is_broadcast_d10_reg_n_0;
  wire frame_is_ip_multicast_d40;
  wire frame_is_ip_multicast_d4__0;
  wire frame_is_ip_multicast_d4_i_3_n_0;
  wire frame_is_ip_multicast_d4_i_4_n_0;
  wire frame_is_ip_multicast_d4_i_5_n_0;
  wire frame_is_ip_multicast_d4_i_6_n_0;
  wire frame_is_ip_multicast_d4_i_7_n_0;
  wire frame_is_ip_multicast_d4_reg_0;
  wire frame_is_multicast_d100;
  wire frame_is_multicast_d10_reg_0;
  wire frame_is_multicast_d10_reg_1;
  wire frame_length_bytes;
  wire \frame_length_bytes[0]_i_1_n_0 ;
  wire \frame_length_bytes[0]_i_4_n_0 ;
  wire [15:0]frame_length_bytes_lat;
  wire [15:0]frame_length_bytes_reg;
  wire \frame_length_bytes_reg[0]_i_3_n_0 ;
  wire \frame_length_bytes_reg[0]_i_3_n_1 ;
  wire \frame_length_bytes_reg[0]_i_3_n_2 ;
  wire \frame_length_bytes_reg[0]_i_3_n_3 ;
  wire \frame_length_bytes_reg[0]_i_3_n_4 ;
  wire \frame_length_bytes_reg[0]_i_3_n_5 ;
  wire \frame_length_bytes_reg[0]_i_3_n_6 ;
  wire \frame_length_bytes_reg[0]_i_3_n_7 ;
  wire \frame_length_bytes_reg[12]_i_1_n_1 ;
  wire \frame_length_bytes_reg[12]_i_1_n_2 ;
  wire \frame_length_bytes_reg[12]_i_1_n_3 ;
  wire \frame_length_bytes_reg[12]_i_1_n_4 ;
  wire \frame_length_bytes_reg[12]_i_1_n_5 ;
  wire \frame_length_bytes_reg[12]_i_1_n_6 ;
  wire \frame_length_bytes_reg[12]_i_1_n_7 ;
  wire \frame_length_bytes_reg[4]_i_1_n_0 ;
  wire \frame_length_bytes_reg[4]_i_1_n_1 ;
  wire \frame_length_bytes_reg[4]_i_1_n_2 ;
  wire \frame_length_bytes_reg[4]_i_1_n_3 ;
  wire \frame_length_bytes_reg[4]_i_1_n_4 ;
  wire \frame_length_bytes_reg[4]_i_1_n_5 ;
  wire \frame_length_bytes_reg[4]_i_1_n_6 ;
  wire \frame_length_bytes_reg[4]_i_1_n_7 ;
  wire \frame_length_bytes_reg[8]_i_1_n_0 ;
  wire \frame_length_bytes_reg[8]_i_1_n_1 ;
  wire \frame_length_bytes_reg[8]_i_1_n_2 ;
  wire \frame_length_bytes_reg[8]_i_1_n_3 ;
  wire \frame_length_bytes_reg[8]_i_1_n_4 ;
  wire \frame_length_bytes_reg[8]_i_1_n_5 ;
  wire \frame_length_bytes_reg[8]_i_1_n_6 ;
  wire \frame_length_bytes_reg[8]_i_1_n_7 ;
  wire [9:0]gray_to_bin__0;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[10]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ;
  wire \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ;
  wire [31:16]in11;
  wire [15:1]in12;
  wire [31:0]multicast_addr_lower_d10;
  wire multicast_addr_upper_d10;
  wire \multicast_addr_upper_d10_reg_n_0_[0] ;
  wire \multicast_addr_upper_d10_reg_n_0_[10] ;
  wire \multicast_addr_upper_d10_reg_n_0_[11] ;
  wire \multicast_addr_upper_d10_reg_n_0_[12] ;
  wire \multicast_addr_upper_d10_reg_n_0_[13] ;
  wire \multicast_addr_upper_d10_reg_n_0_[14] ;
  wire \multicast_addr_upper_d10_reg_n_0_[15] ;
  wire \multicast_addr_upper_d10_reg_n_0_[1] ;
  wire \multicast_addr_upper_d10_reg_n_0_[2] ;
  wire \multicast_addr_upper_d10_reg_n_0_[3] ;
  wire \multicast_addr_upper_d10_reg_n_0_[4] ;
  wire \multicast_addr_upper_d10_reg_n_0_[5] ;
  wire \multicast_addr_upper_d10_reg_n_0_[6] ;
  wire \multicast_addr_upper_d10_reg_n_0_[7] ;
  wire \multicast_addr_upper_d10_reg_n_0_[8] ;
  wire \multicast_addr_upper_d10_reg_n_0_[9] ;
  wire not_enough_rxs_memory;
  wire not_enough_rxs_memory0;
  wire not_enough_rxs_memory1;
  wire not_enough_rxs_memory2;
  wire not_enough_rxs_memory3;
  wire not_enough_rxs_memory4;
  wire not_enough_rxs_memory5;
  wire not_enough_rxs_memory54_out;
  wire not_enough_rxs_memory_i_10_n_0;
  wire not_enough_rxs_memory_i_11_n_0;
  wire not_enough_rxs_memory_i_12_n_0;
  wire not_enough_rxs_memory_i_13_n_0;
  wire not_enough_rxs_memory_i_14_n_0;
  wire not_enough_rxs_memory_i_15_n_0;
  wire not_enough_rxs_memory_i_16_n_0;
  wire not_enough_rxs_memory_i_17_n_0;
  wire not_enough_rxs_memory_i_18_n_0;
  wire not_enough_rxs_memory_i_19_n_0;
  wire not_enough_rxs_memory_i_20_n_0;
  wire not_enough_rxs_memory_i_21_n_0;
  wire not_enough_rxs_memory_i_22_n_0;
  wire not_enough_rxs_memory_i_23_n_0;
  wire not_enough_rxs_memory_i_24_n_0;
  wire not_enough_rxs_memory_i_25_n_0;
  wire not_enough_rxs_memory_i_26_n_0;
  wire not_enough_rxs_memory_i_27_n_0;
  wire not_enough_rxs_memory_i_28_n_0;
  wire not_enough_rxs_memory_i_29_n_0;
  wire not_enough_rxs_memory_i_30_n_0;
  wire not_enough_rxs_memory_i_31_n_0;
  wire not_enough_rxs_memory_i_32_n_0;
  wire not_enough_rxs_memory_i_33_n_0;
  wire not_enough_rxs_memory_i_34_n_0;
  wire not_enough_rxs_memory_i_35_n_0;
  wire not_enough_rxs_memory_i_36_n_0;
  wire not_enough_rxs_memory_i_37_n_0;
  wire not_enough_rxs_memory_i_38_n_0;
  wire not_enough_rxs_memory_i_39_n_0;
  wire not_enough_rxs_memory_i_40_n_0;
  wire not_enough_rxs_memory_i_41_n_0;
  wire not_enough_rxs_memory_i_42_n_0;
  wire not_enough_rxs_memory_i_43_n_0;
  wire not_enough_rxs_memory_i_44_n_0;
  wire not_enough_rxs_memory_i_45_n_0;
  wire not_enough_rxs_memory_i_46_n_0;
  wire not_enough_rxs_memory_i_47_n_0;
  wire not_enough_rxs_memory_i_48_n_0;
  wire not_enough_rxs_memory_i_8_n_0;
  wire not_enough_rxs_memory_i_9_n_0;
  wire not_enough_rxs_memory_reg_i_2_n_1;
  wire not_enough_rxs_memory_reg_i_2_n_2;
  wire not_enough_rxs_memory_reg_i_2_n_3;
  wire not_enough_rxs_memory_reg_i_3_n_1;
  wire not_enough_rxs_memory_reg_i_3_n_2;
  wire not_enough_rxs_memory_reg_i_3_n_3;
  wire not_enough_rxs_memory_reg_i_4_n_1;
  wire not_enough_rxs_memory_reg_i_4_n_2;
  wire not_enough_rxs_memory_reg_i_4_n_3;
  wire not_enough_rxs_memory_reg_i_5_n_1;
  wire not_enough_rxs_memory_reg_i_5_n_2;
  wire not_enough_rxs_memory_reg_i_5_n_3;
  wire not_enough_rxs_memory_reg_i_6_n_1;
  wire not_enough_rxs_memory_reg_i_6_n_2;
  wire not_enough_rxs_memory_reg_i_6_n_3;
  wire not_enough_rxs_memory_reg_i_7_n_1;
  wire not_enough_rxs_memory_reg_i_7_n_2;
  wire not_enough_rxs_memory_reg_i_7_n_3;
  wire [31:0]out;
  wire p_0_in;
  wire p_0_in1_in;
  wire [10:0]p_0_in__0;
  wire [15:0]p_0_in__0__0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_19_in;
  wire p_23_in;
  wire p_24_in;
  wire p_24_in57_in;
  wire p_25_in;
  wire p_26_in;
  wire p_26_in62_in;
  wire p_27_in;
  wire [28:28]p_27_out;
  wire p_28_in;
  wire p_29_in69_in;
  wire p_30_in;
  wire p_31_in74_in;
  wire p_32_in;
  wire p_33_in;
  wire [4:4]p_3_out;
  wire [2:2]p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire [3:0]receive_frame_current_state;
  wire receive_frame_data_next_state2;
  wire [3:0]receive_frame_next_state;
  wire [0:11]rx_cl_clk_vlan_addr_reg;
  wire \rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire \rx_client_rxd_dpmem_wr_data_d1[16]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[17]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[18]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[19]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[24]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[25]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[26]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[27]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[28]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[29]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[30]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[31]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ;
  wire \rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_client_rxd_dpmem_wr_en;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[0]_i_6_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[10]_i_6_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[15]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[16]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[17]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[18]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[19]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_6_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_7_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[1]_i_8_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[21]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[22]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[23]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[24]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[25]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[2]_i_6_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[3]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[4]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[5]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[7]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_5_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_6_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_7_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_8_n_0 ;
  wire \rx_client_rxs_dpmem_wr_data_d1[9]_i_9_n_0 ;
  wire rx_client_rxs_dpmem_wr_en;
  wire [6:6]rx_data_packed_ready_array;
  wire \rx_data_packed_ready_array_reg_n_0_[1] ;
  wire rx_data_packed_ready_reg_0;
  wire rx_data_packed_ready_reg_1;
  wire rx_data_packed_state;
  wire \rx_data_packed_state[0]_i_1_n_0 ;
  wire \rx_data_packed_state[1]_i_1_n_0 ;
  wire \rx_data_packed_state_reg[0]_0 ;
  wire \rx_data_packed_state_reg[1]_0 ;
  wire \rx_data_packed_word[0]_i_1_n_0 ;
  wire \rx_data_packed_word[10]_i_1_n_0 ;
  wire \rx_data_packed_word[11]_i_1_n_0 ;
  wire \rx_data_packed_word[12]_i_1_n_0 ;
  wire \rx_data_packed_word[13]_i_1_n_0 ;
  wire \rx_data_packed_word[14]_i_1_n_0 ;
  wire \rx_data_packed_word[15]_i_1_n_0 ;
  wire \rx_data_packed_word[15]_i_2_n_0 ;
  wire \rx_data_packed_word[1]_i_1_n_0 ;
  wire \rx_data_packed_word[23]_i_1_n_0 ;
  wire \rx_data_packed_word[23]_i_2_n_0 ;
  wire \rx_data_packed_word[2]_i_1_n_0 ;
  wire \rx_data_packed_word[31]_i_1_n_0 ;
  wire \rx_data_packed_word[3]_i_1_n_0 ;
  wire \rx_data_packed_word[4]_i_1_n_0 ;
  wire \rx_data_packed_word[5]_i_1_n_0 ;
  wire \rx_data_packed_word[6]_i_1_n_0 ;
  wire \rx_data_packed_word[7]_i_1_n_0 ;
  wire \rx_data_packed_word[7]_i_2_n_0 ;
  wire \rx_data_packed_word[8]_i_1_n_0 ;
  wire \rx_data_packed_word[9]_i_1_n_0 ;
  wire [11:0]\rx_data_packed_word_reg[19]_0 ;
  wire [7:0]\rx_data_packed_word_reg[31]_0 ;
  wire \rx_data_packed_word_reg_n_0_[0] ;
  wire \rx_data_packed_word_reg_n_0_[10] ;
  wire \rx_data_packed_word_reg_n_0_[11] ;
  wire \rx_data_packed_word_reg_n_0_[12] ;
  wire \rx_data_packed_word_reg_n_0_[13] ;
  wire \rx_data_packed_word_reg_n_0_[14] ;
  wire \rx_data_packed_word_reg_n_0_[15] ;
  wire \rx_data_packed_word_reg_n_0_[1] ;
  wire \rx_data_packed_word_reg_n_0_[2] ;
  wire \rx_data_packed_word_reg_n_0_[3] ;
  wire \rx_data_packed_word_reg_n_0_[4] ;
  wire \rx_data_packed_word_reg_n_0_[5] ;
  wire \rx_data_packed_word_reg_n_0_[6] ;
  wire \rx_data_packed_word_reg_n_0_[7] ;
  wire \rx_data_packed_word_reg_n_0_[8] ;
  wire \rx_data_packed_word_reg_n_0_[9] ;
  wire [35:0]\rx_data_valid_array_reg[2][3]_0 ;
  wire \rx_data_valid_array_reg_n_0_[1][0] ;
  wire \rx_data_valid_array_reg_n_0_[1][1] ;
  wire \rx_data_valid_array_reg_n_0_[1][2] ;
  wire \rx_data_valid_array_reg_n_0_[1][3] ;
  wire [0:0]rx_data_vld_packed_word;
  wire \rx_data_vld_packed_word[0]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[0]_i_3_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_2_n_0 ;
  wire \rx_data_vld_packed_word[1]_i_3_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_1_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_2_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_3_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_4_n_0 ;
  wire \rx_data_vld_packed_word[2]_i_5_n_0 ;
  wire \rx_data_vld_packed_word[3]_i_1_n_0 ;
  wire \rx_data_vld_packed_word_reg_n_0_[0] ;
  wire \rx_data_vld_packed_word_reg_n_0_[1] ;
  wire \rx_data_vld_packed_word_reg_n_0_[2] ;
  wire \rx_data_words_array[1]_0 ;
  wire \rx_data_words_array[2]_1 ;
  wire \rx_data_words_array_reg_n_0_[1][0] ;
  wire \rx_data_words_array_reg_n_0_[1][10] ;
  wire \rx_data_words_array_reg_n_0_[1][11] ;
  wire \rx_data_words_array_reg_n_0_[1][12] ;
  wire \rx_data_words_array_reg_n_0_[1][13] ;
  wire \rx_data_words_array_reg_n_0_[1][14] ;
  wire \rx_data_words_array_reg_n_0_[1][15] ;
  wire \rx_data_words_array_reg_n_0_[1][1] ;
  wire \rx_data_words_array_reg_n_0_[1][2] ;
  wire \rx_data_words_array_reg_n_0_[1][3] ;
  wire \rx_data_words_array_reg_n_0_[1][4] ;
  wire \rx_data_words_array_reg_n_0_[1][5] ;
  wire \rx_data_words_array_reg_n_0_[1][6] ;
  wire \rx_data_words_array_reg_n_0_[1][7] ;
  wire \rx_data_words_array_reg_n_0_[1][8] ;
  wire \rx_data_words_array_reg_n_0_[1][9] ;
  wire \rx_data_words_array_reg_n_0_[2][0] ;
  wire \rx_data_words_array_reg_n_0_[2][10] ;
  wire \rx_data_words_array_reg_n_0_[2][11] ;
  wire \rx_data_words_array_reg_n_0_[2][12] ;
  wire \rx_data_words_array_reg_n_0_[2][13] ;
  wire \rx_data_words_array_reg_n_0_[2][14] ;
  wire \rx_data_words_array_reg_n_0_[2][15] ;
  wire \rx_data_words_array_reg_n_0_[2][16] ;
  wire \rx_data_words_array_reg_n_0_[2][17] ;
  wire \rx_data_words_array_reg_n_0_[2][18] ;
  wire \rx_data_words_array_reg_n_0_[2][19] ;
  wire \rx_data_words_array_reg_n_0_[2][1] ;
  wire \rx_data_words_array_reg_n_0_[2][20] ;
  wire \rx_data_words_array_reg_n_0_[2][21] ;
  wire \rx_data_words_array_reg_n_0_[2][22] ;
  wire \rx_data_words_array_reg_n_0_[2][23] ;
  wire \rx_data_words_array_reg_n_0_[2][24] ;
  wire \rx_data_words_array_reg_n_0_[2][25] ;
  wire \rx_data_words_array_reg_n_0_[2][26] ;
  wire \rx_data_words_array_reg_n_0_[2][27] ;
  wire \rx_data_words_array_reg_n_0_[2][28] ;
  wire \rx_data_words_array_reg_n_0_[2][29] ;
  wire \rx_data_words_array_reg_n_0_[2][2] ;
  wire \rx_data_words_array_reg_n_0_[2][30] ;
  wire \rx_data_words_array_reg_n_0_[2][31] ;
  wire \rx_data_words_array_reg_n_0_[2][3] ;
  wire \rx_data_words_array_reg_n_0_[2][4] ;
  wire \rx_data_words_array_reg_n_0_[2][5] ;
  wire \rx_data_words_array_reg_n_0_[2][6] ;
  wire \rx_data_words_array_reg_n_0_[2][7] ;
  wire \rx_data_words_array_reg_n_0_[2][8] ;
  wire \rx_data_words_array_reg_n_0_[2][9] ;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_reset_0;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_received_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire [10:0]rxclclk_rxd_mem_last_read_out_ptr_d1;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ;
  wire \rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ;
  wire rxd_addr_cntr_en;
  wire rxd_addr_cntr_load;
  wire \rxd_mem_addr_cntr[10]_i_1__0_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_3_0 ;
  wire \rxd_mem_addr_cntr[10]_i_5_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_6__0_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_7__0_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_8__0_n_0 ;
  wire \rxd_mem_addr_cntr[10]_i_9__0_n_0 ;
  wire \rxd_mem_addr_cntr[2]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[3]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[4]_i_2__0_n_0 ;
  wire \rxd_mem_addr_cntr[5]_i_2__0_n_0 ;
  wire \rxd_mem_addr_cntr[6]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[7]_i_2_n_0 ;
  wire \rxd_mem_addr_cntr[9]_i_2_n_0 ;
  wire [10:0]\rxd_mem_addr_cntr_reg[10]_0 ;
  wire [10:0]rxd_mem_last_read_out_ptr_cmb;
  wire [10:0]rxd_mem_last_read_out_ptr_reg;
  wire [10:0]rxd_mem_next_available4write_ptr_cmb;
  wire [10:0]rxd_mem_next_available4write_ptr_reg;
  wire \rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ;
  wire \rxs_mem_addr_cntr[0]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[1]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[2]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[2]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[3]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[3]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[4]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[4]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[5]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[5]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[6]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[6]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[7]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[7]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[8]_i_3_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_1_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_2_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_3_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_4_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_5_n_0 ;
  wire \rxs_mem_addr_cntr[9]_i_6_n_0 ;
  wire [9:0]rxs_mem_addr_cntr__0;
  wire [9:0]\rxs_mem_addr_cntr_reg[9]_0 ;
  wire rxs_mem_next_available4write_ptr_reg;
  wire \rxs_mem_next_available4write_ptr_reg[0]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[0]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[1]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[1]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[2]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[3]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[3]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[4]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[5]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[6]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[6]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[7]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[7]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[8]_i_1_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[8]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_1__0_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg[9]_i_2_n_0 ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ;
  wire \rxs_mem_next_available4write_ptr_reg_reg_n_0_[9] ;
  wire [31:0]rxs_status_word_1_cmb;
  wire [31:0]rxs_status_word_1_reg;
  wire \rxs_status_word_1_reg[0]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[10]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[1]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_3_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_4_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_5_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_6_n_0 ;
  wire \rxs_status_word_1_reg[20]_i_7_n_0 ;
  wire \rxs_status_word_1_reg[24]_i_3_n_0 ;
  wire \rxs_status_word_1_reg[24]_i_4_n_0 ;
  wire \rxs_status_word_1_reg[24]_i_5_n_0 ;
  wire \rxs_status_word_1_reg[24]_i_6_n_0 ;
  wire \rxs_status_word_1_reg[28]_i_3_n_0 ;
  wire \rxs_status_word_1_reg[28]_i_4_n_0 ;
  wire \rxs_status_word_1_reg[28]_i_5_n_0 ;
  wire \rxs_status_word_1_reg[28]_i_6_n_0 ;
  wire \rxs_status_word_1_reg[2]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[31]_i_3_n_0 ;
  wire \rxs_status_word_1_reg[31]_i_4_n_0 ;
  wire \rxs_status_word_1_reg[31]_i_5_n_0 ;
  wire \rxs_status_word_1_reg[3]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[4]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[5]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[6]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[7]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[8]_i_2_n_0 ;
  wire \rxs_status_word_1_reg[9]_i_2_n_0 ;
  wire \rxs_status_word_1_reg_reg[20]_i_2_n_0 ;
  wire \rxs_status_word_1_reg_reg[20]_i_2_n_1 ;
  wire \rxs_status_word_1_reg_reg[20]_i_2_n_2 ;
  wire \rxs_status_word_1_reg_reg[20]_i_2_n_3 ;
  wire \rxs_status_word_1_reg_reg[24]_i_2_n_0 ;
  wire \rxs_status_word_1_reg_reg[24]_i_2_n_1 ;
  wire \rxs_status_word_1_reg_reg[24]_i_2_n_2 ;
  wire \rxs_status_word_1_reg_reg[24]_i_2_n_3 ;
  wire \rxs_status_word_1_reg_reg[28]_i_2_n_0 ;
  wire \rxs_status_word_1_reg_reg[28]_i_2_n_1 ;
  wire \rxs_status_word_1_reg_reg[28]_i_2_n_2 ;
  wire \rxs_status_word_1_reg_reg[28]_i_2_n_3 ;
  wire \rxs_status_word_1_reg_reg[31]_i_2_n_2 ;
  wire \rxs_status_word_1_reg_reg[31]_i_2_n_3 ;
  wire [15:0]rxs_status_word_6_cmb;
  wire [15:0]rxs_status_word_6_reg;
  wire saveAutoInsertWord4VlanTag;
  wire saveAutoInsertWord4VlanTag_reg_0;
  wire saveAutoInsertWord5VlanTag;
  wire saveAutoInsertWord5VlanTag_reg_0;
  wire saveStripWord4VlanTag;
  wire saveStripWord4VlanTag_reg_0;
  wire save_rx_badframe_reg_0;
  wire save_rx_badframe_reg_1;
  wire save_rx_goodframe_reg_0;
  wire save_rx_goodframe_reg_1;
  wire second_tag_is_vlan_TPID_0_d19_reg_0;
  wire second_tag_is_vlan_TPID_0_d19_reg_1;
  wire second_tag_is_vlan_TPID_1_d19_reg_0;
  wire second_tag_is_vlan_TPID_1_d19_reg_1;
  wire second_tag_is_vlan_TPID_2_d19_reg_0;
  wire second_tag_is_vlan_TPID_2_d19_reg_1;
  wire second_tag_is_vlan_TPID_3_d19_reg_0;
  wire second_tag_is_vlan_TPID_3_d19_reg_1;
  wire second_vlan_tag_bram_value_d22;
  wire \second_vlan_tag_bram_value_d22[18]_i_2_n_0 ;
  wire \second_vlan_tag_bram_value_d22[19]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[20]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[21]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[22]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[23]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[24]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[25]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[26]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[27]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[28]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[29]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22[31]_i_1_n_0 ;
  wire \second_vlan_tag_bram_value_d22_reg_n_0_[31] ;
  wire speed_is_10_100;
  wire \start_of_frame_array_reg[12]_srl3___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ;
  wire \start_of_frame_array_reg[13]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2_n_0 ;
  wire \start_of_frame_array_reg[14]_0 ;
  wire \start_of_frame_array_reg[7]_srl2___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_0_n_0 ;
  wire \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ;
  wire \start_of_frame_array_reg[9]_0 ;
  wire start_of_frame_array_reg_gate__0_n_0;
  wire start_of_frame_array_reg_gate_n_0;
  wire \start_of_frame_array_reg_n_0_[15] ;
  wire \start_of_frame_array_reg_n_0_[1] ;
  wire start_of_frame_d1;
  wire statistics_vector;
  wire \statistics_vector_reg[0]_0 ;
  wire [25:0]\statistics_vector_reg[25]_0 ;
  wire \statistics_vector_reg_n_0_[0] ;
  wire \statistics_vector_reg_n_0_[10] ;
  wire \statistics_vector_reg_n_0_[11] ;
  wire \statistics_vector_reg_n_0_[12] ;
  wire \statistics_vector_reg_n_0_[13] ;
  wire \statistics_vector_reg_n_0_[14] ;
  wire \statistics_vector_reg_n_0_[15] ;
  wire \statistics_vector_reg_n_0_[16] ;
  wire \statistics_vector_reg_n_0_[17] ;
  wire \statistics_vector_reg_n_0_[18] ;
  wire \statistics_vector_reg_n_0_[19] ;
  wire \statistics_vector_reg_n_0_[1] ;
  wire \statistics_vector_reg_n_0_[20] ;
  wire \statistics_vector_reg_n_0_[21] ;
  wire \statistics_vector_reg_n_0_[22] ;
  wire \statistics_vector_reg_n_0_[23] ;
  wire \statistics_vector_reg_n_0_[24] ;
  wire \statistics_vector_reg_n_0_[25] ;
  wire \statistics_vector_reg_n_0_[2] ;
  wire \statistics_vector_reg_n_0_[3] ;
  wire \statistics_vector_reg_n_0_[4] ;
  wire \statistics_vector_reg_n_0_[5] ;
  wire \statistics_vector_reg_n_0_[6] ;
  wire \statistics_vector_reg_n_0_[7] ;
  wire \statistics_vector_reg_n_0_[8] ;
  wire \statistics_vector_reg_n_0_[9] ;
  wire stripWord4VlanTag;
  wire [3:0]\NLW_FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_not_enough_rxs_memory_reg_i_7_O_UNCONNECTED;
  wire [3:2]\NLW_rxs_status_word_1_reg_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rxs_status_word_1_reg_reg[31]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ClkASignalInReg_i_1
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .O(rxclclk_frame_received_intrpt));
  LUT5 #(
    .INIT(32'hF8888888)) 
    ClkASignalInReg_i_1__0
       (.I0(not_enough_rxs_memory),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rx_data_packed_ready_reg_0),
        .I4(receive_frame_data_next_state2),
        .O(rxclclk_buffer_mem_overflow_intrpt));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    ClkASignalInReg_i_1__1
       (.I0(save_rx_goodframe_reg_0),
        .I1(save_rx_badframe_reg_0),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(ClkASignalInReg_i_2_n_0),
        .I4(not_enough_rxs_memory),
        .O(rxclclk_frame_rejected_intrpt));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ClkASignalInReg_i_2
       (.I0(ClkASignalInReg_i_3_n_0),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [1]),
        .I2(frame_is_broadcast_d10_reg_n_0),
        .I3(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [0]),
        .I4(frame_is_multicast_d10_reg_0),
        .O(ClkASignalInReg_i_2_n_0));
  LUT3 #(
    .INIT(8'h15)) 
    ClkASignalInReg_i_3
       (.I0(save_rx_goodframe_reg_0),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [7]),
        .I2(save_rx_badframe_reg_0),
        .O(ClkASignalInReg_i_3_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_10__0 
       (.I0(D[10]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[9]),
        .O(\rx_data_packed_word_reg[19]_0 [2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_11__0 
       (.I0(D[9]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[10]),
        .O(\rx_data_packed_word_reg[19]_0 [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_12__0 
       (.I0(D[8]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[11]),
        .O(\rx_data_packed_word_reg[19]_0 [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(D[3]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[0]),
        .O(\rx_data_packed_word_reg[19]_0 [11]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(D[2]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[1]),
        .O(\rx_data_packed_word_reg[19]_0 [10]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(D[1]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[2]),
        .O(\rx_data_packed_word_reg[19]_0 [9]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__0 
       (.I0(D[0]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[3]),
        .O(\rx_data_packed_word_reg[19]_0 [8]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0 
       (.I0(D[15]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[4]),
        .O(\rx_data_packed_word_reg[19]_0 [7]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_6__0 
       (.I0(D[14]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[5]),
        .O(\rx_data_packed_word_reg[19]_0 [6]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_7__0 
       (.I0(D[13]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[6]),
        .O(\rx_data_packed_word_reg[19]_0 [5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_8__0 
       (.I0(D[12]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[7]),
        .O(\rx_data_packed_word_reg[19]_0 [4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_9__0 
       (.I0(D[11]),
        .I1(p_8_in),
        .I2(p_12_in),
        .I3(rx_cl_clk_vlan_addr_reg[8]),
        .O(\rx_data_packed_word_reg[19]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    \FSM_onehot_receive_frame_data_current_state[1]_i_1 
       (.I0(\FSM_onehot_receive_frame_data_current_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(p_23_in),
        .I3(rxd_addr_cntr_load),
        .I4(rxclclk_buffer_mem_overflow_intrpt),
        .O(\FSM_onehot_receive_frame_data_current_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_receive_frame_data_current_state[1]_i_2 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I1(save_rx_badframe_reg_0),
        .I2(save_rx_goodframe_reg_0),
        .O(\FSM_onehot_receive_frame_data_current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888FFF8888)) 
    \FSM_onehot_receive_frame_data_current_state[2]_i_1 
       (.I0(p_23_in),
        .I1(rxd_addr_cntr_load),
        .I2(receive_frame_data_next_state2),
        .I3(rx_data_packed_ready_reg_0),
        .I4(rxd_addr_cntr_en),
        .I5(end_of_frame_array[5]),
        .O(\FSM_onehot_receive_frame_data_current_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_1 
       (.I0(receive_frame_data_next_state2),
        .I1(rx_data_packed_ready_reg_0),
        .I2(rxd_addr_cntr_en),
        .I3(end_of_frame_array[5]),
        .I4(\FSM_onehot_receive_frame_data_current_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_10 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[6]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[6]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_3 
       (.I0(save_rx_badframe_reg_0),
        .I1(save_rx_goodframe_reg_0),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(not_enough_rxs_memory),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_4 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[10]_i_6_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[9]_i_9_n_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_5 
       (.I0(\FSM_onehot_receive_frame_data_current_state[3]_i_8_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I3(\FSM_onehot_receive_frame_data_current_state[3]_i_9_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I5(\FSM_onehot_receive_frame_data_current_state[3]_i_10_n_0 ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_6 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[4]_i_5_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[5]_i_5_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[3]_i_5_n_0 ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_7 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[1]_i_8_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[2]_i_5_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[0]_i_5_n_0 ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_8 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[7]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[7]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \FSM_onehot_receive_frame_data_current_state[3]_i_9 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[8]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[8]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\FSM_onehot_receive_frame_data_current_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "reset:0001,receiving_frame:0100,end_of_frame_check_good_bad:1000,wait_for_start_of_frame:0010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_receive_frame_data_current_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(1'b0),
        .Q(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .S(rx_reset));
  (* FSM_ENCODED_STATES = "reset:0001,receiving_frame:0100,end_of_frame_check_good_bad:1000,wait_for_start_of_frame:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_receive_frame_data_current_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\FSM_onehot_receive_frame_data_current_state[1]_i_1_n_0 ),
        .Q(rxd_addr_cntr_load),
        .R(rx_reset));
  (* FSM_ENCODED_STATES = "reset:0001,receiving_frame:0100,end_of_frame_check_good_bad:1000,wait_for_start_of_frame:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_receive_frame_data_current_state_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\FSM_onehot_receive_frame_data_current_state[2]_i_1_n_0 ),
        .Q(rxd_addr_cntr_en),
        .R(rx_reset));
  (* FSM_ENCODED_STATES = "reset:0001,receiving_frame:0100,end_of_frame_check_good_bad:1000,wait_for_start_of_frame:0010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_receive_frame_data_current_state_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\FSM_onehot_receive_frame_data_current_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .R(rx_reset));
  CARRY4 \FSM_onehot_receive_frame_data_current_state_reg[3]_i_2 
       (.CI(1'b0),
        .CO({receive_frame_data_next_state2,\FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_1 ,\FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_2 ,\FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_onehot_receive_frame_data_current_state_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\FSM_onehot_receive_frame_data_current_state[3]_i_4_n_0 ,\FSM_onehot_receive_frame_data_current_state[3]_i_5_n_0 ,\FSM_onehot_receive_frame_data_current_state[3]_i_6_n_0 ,\FSM_onehot_receive_frame_data_current_state[3]_i_7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00000DFF)) 
    \FSM_sequential_receive_frame_current_state[0]_i_1 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[0]),
        .O(receive_frame_next_state[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_receive_frame_current_state[0]_i_2 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ),
        .O(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000151515)) 
    \FSM_sequential_receive_frame_current_state[0]_i_3 
       (.I0(not_enough_rxs_memory),
        .I1(frame_is_multicast_d10_reg_0),
        .I2(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [0]),
        .I3(frame_is_broadcast_d10_reg_n_0),
        .I4(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [1]),
        .I5(ClkASignalInReg_i_3_n_0),
        .O(\FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0666)) 
    \FSM_sequential_receive_frame_current_state[1]_i_1 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[3]),
        .O(receive_frame_next_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hDAAA)) 
    \FSM_sequential_receive_frame_current_state[2]_i_1 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .O(receive_frame_next_state[2]));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_receive_frame_current_state[3]_i_1 
       (.I0(RX_CLK_ENABLE_IN),
        .I1(speed_is_10_100),
        .O(RX_CLK_ENABLE_IN_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6444)) 
    \FSM_sequential_receive_frame_current_state[3]_i_2 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .O(receive_frame_next_state[3]));
  (* FSM_ENCODED_STATES = "idle:0100,reset_init_mem_ptr_4:0011,reset_init_mem_ptr_3:0010,update_status_fifo_word_6:1010,update_mem_ptr_2:1100,update_status_fifo_word_5:1001,reset_init_mem_ptr_2:0001,reset_init_mem_ptr_1:0000,update_status_fifo_word_4:1000,update_status_fifo_word_2:0110,update_status_fifo_word_3:0111,update_status_fifo_word_1:0101,update_mem_ptr_1:1011" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(receive_frame_next_state[0]),
        .Q(receive_frame_current_state[0]),
        .R(rx_reset));
  (* FSM_ENCODED_STATES = "idle:0100,reset_init_mem_ptr_4:0011,reset_init_mem_ptr_3:0010,update_status_fifo_word_6:1010,update_mem_ptr_2:1100,update_status_fifo_word_5:1001,reset_init_mem_ptr_2:0001,reset_init_mem_ptr_1:0000,update_status_fifo_word_4:1000,update_status_fifo_word_2:0110,update_status_fifo_word_3:0111,update_status_fifo_word_1:0101,update_mem_ptr_1:1011" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(receive_frame_next_state[1]),
        .Q(receive_frame_current_state[1]),
        .R(rx_reset));
  (* FSM_ENCODED_STATES = "idle:0100,reset_init_mem_ptr_4:0011,reset_init_mem_ptr_3:0010,update_status_fifo_word_6:1010,update_mem_ptr_2:1100,update_status_fifo_word_5:1001,reset_init_mem_ptr_2:0001,reset_init_mem_ptr_1:0000,update_status_fifo_word_4:1000,update_status_fifo_word_2:0110,update_status_fifo_word_3:0111,update_status_fifo_word_1:0101,update_mem_ptr_1:1011" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(receive_frame_next_state[2]),
        .Q(receive_frame_current_state[2]),
        .R(rx_reset));
  (* FSM_ENCODED_STATES = "idle:0100,reset_init_mem_ptr_4:0011,reset_init_mem_ptr_3:0010,update_status_fifo_word_6:1010,update_mem_ptr_2:1100,update_status_fifo_word_5:1001,reset_init_mem_ptr_2:0001,reset_init_mem_ptr_1:0000,update_status_fifo_word_4:1000,update_status_fifo_word_2:0110,update_status_fifo_word_3:0111,update_status_fifo_word_1:0101,update_mem_ptr_1:1011" *) 
  FDRE \FSM_sequential_receive_frame_current_state_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(receive_frame_next_state[3]),
        .Q(receive_frame_current_state[3]),
        .R(rx_reset));
  bd_6e76_eth_buf_0_sync_block_44 \SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(\SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .data_sync0_i_0(data_sync0_i_0[0]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_45 \SYNC_RXD_LAST_READ_GRAY_PROCESS[10].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_24_in57_in),
        .data_sync0_i_0(data_sync0_i_0[10]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_46 \SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_33_in),
        .data_sync0_i_0(data_sync0_i_0[1]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_47 \SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_32_in),
        .data_sync0_i_0(data_sync0_i_0[2]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_48 \SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_0_in1_in),
        .data_sync0_i_0(data_sync0_i_0[11]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_49 \SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_31_in74_in),
        .data_sync0_i_0(data_sync0_i_0[3]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_50 \SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_30_in),
        .data_sync0_i_0(data_sync0_i_0[4]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_51 \SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_29_in69_in),
        .data_sync0_i_0(data_sync0_i_0[5]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_52 \SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_28_in),
        .data_sync0_i_0(data_sync0_i_0[6]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_53 \SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_27_in),
        .data_sync0_i_0(data_sync0_i_0[7]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_54 \SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(p_26_in62_in),
        .data_sync0_i_0(data_sync0_i_0[8]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_55 \SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY 
       (.data_out(\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .data_sync0_i_0(data_sync0_i_0[9]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_56 \SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(\SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ),
        .data_sync0_i_0(data_sync0_i[0]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_57 \SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out0_out),
        .data_sync0_i_0(data_sync0_i[1]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_58 \SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out1_out),
        .data_sync0_i_0(data_sync0_i[2]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_59 \SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out34_out),
        .data_sync0_i_0(data_sync0_i[10]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_60 \SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out2_out),
        .data_sync0_i_0(data_sync0_i[3]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_61 \SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out3_out),
        .data_sync0_i_0(data_sync0_i[4]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_62 \SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out4_out),
        .data_sync0_i_0(data_sync0_i[5]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_63 \SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out5_out),
        .data_sync0_i_0(data_sync0_i[6]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_64 \SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out6_out),
        .data_sync0_i_0(data_sync0_i[7]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_65 \SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out7_out),
        .data_sync0_i_0(data_sync0_i[8]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  bd_6e76_eth_buf_0_sync_block_66 \SYNC_RXS_LAST_READ_GRAY_PROCESS[9].SYNC_RXS_LAST_READ_GRAY 
       (.data_out(data_out8_out),
        .data_sync0_i_0(data_sync0_i[9]),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \bytes_12_and_13_d19[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(Q),
        .O(bytes_12_and_13_d19));
  FDRE \bytes_12_and_13_d19_reg[0] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(in11[16]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[10] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(in11[26]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[11] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(in11[27]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[12] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(in11[28]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[13] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(in11[29]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[14] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(in11[30]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[15] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(in11[31]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[1] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(in11[17]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[2] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(in11[18]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[3] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(in11[19]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[4] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(in11[20]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[5] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(in11[21]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[6] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(in11[22]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[7] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(in11[23]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[8] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(in11[24]),
        .R(rx_reset));
  FDRE \bytes_12_and_13_d19_reg[9] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(in11[25]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[0] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[0]),
        .Q(bytes_14_and_15_d19[0]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[10] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[10]),
        .Q(bytes_14_and_15_d19[10]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[11] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[11]),
        .Q(bytes_14_and_15_d19[11]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[12] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[12]),
        .Q(bytes_14_and_15_d19[12]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[13] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[13]),
        .Q(bytes_14_and_15_d19[13]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[14] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[14]),
        .Q(bytes_14_and_15_d19[14]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[15] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[15]),
        .Q(bytes_14_and_15_d19[15]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[1] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[1]),
        .Q(bytes_14_and_15_d19[1]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[2] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[2]),
        .Q(bytes_14_and_15_d19[2]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[3] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[3]),
        .Q(bytes_14_and_15_d19[3]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[4] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[4]),
        .Q(bytes_14_and_15_d19[4]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[5] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[5]),
        .Q(bytes_14_and_15_d19[5]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[6] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[6]),
        .Q(bytes_14_and_15_d19[6]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[7] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[7]),
        .Q(bytes_14_and_15_d19[7]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[8] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[8]),
        .Q(bytes_14_and_15_d19[8]),
        .R(rx_reset));
  FDRE \bytes_14_and_15_d19_reg[9] 
       (.C(rx_mac_aclk),
        .CE(bytes_12_and_13_d19),
        .D(p_0_in__0__0[9]),
        .Q(bytes_14_and_15_d19[9]),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \end_of_frame_array[1]_i_1 
       (.I0(start_of_frame_d1),
        .I1(derived_rxd_vld),
        .O(p_3_out));
  FDRE \end_of_frame_array_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_3_out),
        .Q(end_of_frame_array[1]),
        .R(rx_reset));
  FDRE \end_of_frame_array_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(end_of_frame_array[1]),
        .Q(end_of_frame_array[2]),
        .R(rx_reset));
  FDRE \end_of_frame_array_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(end_of_frame_array[2]),
        .Q(end_of_frame_array[3]),
        .R(rx_reset));
  FDRE \end_of_frame_array_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(end_of_frame_array[3]),
        .Q(end_of_frame_array[4]),
        .R(rx_reset));
  FDRE \end_of_frame_array_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(end_of_frame_array[4]),
        .Q(end_of_frame_array[5]),
        .R(rx_reset));
  FDRE first_tag_is_vlan_TPID_0_d15_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(first_tag_is_vlan_TPID_0_d15_reg_2),
        .Q(first_tag_is_vlan_TPID_0_d15_reg_0),
        .R(rx_reset));
  FDRE first_tag_is_vlan_TPID_1_d15_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(first_tag_is_vlan_TPID_1_d15_reg_1),
        .Q(first_tag_is_vlan_TPID_1_d15_reg_0),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_tag_is_vlan_TPID_2_d15_i_7
       (.I0(D[0]),
        .I1(first_tag_is_vlan_TPID_2_d15_reg_i_3[2]),
        .I2(D[14]),
        .I3(first_tag_is_vlan_TPID_2_d15_reg_i_3[0]),
        .I4(first_tag_is_vlan_TPID_2_d15_reg_i_3[1]),
        .I5(D[15]),
        .O(S));
  FDRE first_tag_is_vlan_TPID_2_d15_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(first_tag_is_vlan_TPID_2_d15_reg_1),
        .Q(first_tag_is_vlan_TPID_2_d15_reg_0),
        .R(rx_reset));
  FDRE first_tag_is_vlan_TPID_3_d15_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(first_tag_is_vlan_TPID_3_d15_reg_1),
        .Q(first_tag_is_vlan_TPID_3_d15_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hDDD0)) 
    \first_vlan_tag_bram_value_d18[18]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_11_in),
        .I3(end_of_frame_reset_in),
        .O(first_vlan_tag_bram_value_d18));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[18]_i_2 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[18]),
        .O(\first_vlan_tag_bram_value_d18[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[19]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[19]),
        .O(\first_vlan_tag_bram_value_d18[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[20]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[20]),
        .O(\first_vlan_tag_bram_value_d18[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[21]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[21]),
        .O(\first_vlan_tag_bram_value_d18[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[22]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[22]),
        .O(\first_vlan_tag_bram_value_d18[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[23]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[23]),
        .O(\first_vlan_tag_bram_value_d18[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[24]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[24]),
        .O(\first_vlan_tag_bram_value_d18[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[25]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[25]),
        .O(\first_vlan_tag_bram_value_d18[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[26]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[26]),
        .O(\first_vlan_tag_bram_value_d18[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[27]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[27]),
        .O(\first_vlan_tag_bram_value_d18[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[28]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[28]),
        .O(\first_vlan_tag_bram_value_d18[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[29]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[29]),
        .O(\first_vlan_tag_bram_value_d18[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[30]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[30]),
        .O(\first_vlan_tag_bram_value_d18[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \first_vlan_tag_bram_value_d18[31]_i_1 
       (.I0(p_11_in),
        .I1(rx_cl_clk_vlan_rd_data[31]),
        .O(\first_vlan_tag_bram_value_d18[31]_i_1_n_0 ));
  FDRE \first_vlan_tag_bram_value_d18_reg[18] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[18]_i_2_n_0 ),
        .Q(data1[19]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[19] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[19]_i_1_n_0 ),
        .Q(data1[18]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[20] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[20]_i_1_n_0 ),
        .Q(data1[17]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[21] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[21]_i_1_n_0 ),
        .Q(data1[16]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[22] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[22]_i_1_n_0 ),
        .Q(data1[31]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[23] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[23]_i_1_n_0 ),
        .Q(data1[30]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[24] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[24]_i_1_n_0 ),
        .Q(data1[29]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[25] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[25]_i_1_n_0 ),
        .Q(data1[28]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[26] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[26]_i_1_n_0 ),
        .Q(data1[27]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[27] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[27]_i_1_n_0 ),
        .Q(data1[26]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[28] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[28]_i_1_n_0 ),
        .Q(data1[25]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[29] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[29]_i_1_n_0 ),
        .Q(data1[24]),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[30] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[30]_i_1_n_0 ),
        .Q(\first_vlan_tag_bram_value_d18_reg[30]_0 ),
        .R(rx_reset));
  FDRE \first_vlan_tag_bram_value_d18_reg[31] 
       (.C(rx_mac_aclk),
        .CE(first_vlan_tag_bram_value_d18),
        .D(\first_vlan_tag_bram_value_d18[31]_i_1_n_0 ),
        .Q(\first_vlan_tag_bram_value_d18_reg_n_0_[31] ),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h22F2FFFF22022202)) 
    frame_is_broadcast_d10_i_1
       (.I0(p_19_in),
        .I1(frame_is_broadcast_d10_i_2_n_0),
        .I2(speed_is_10_100),
        .I3(RX_CLK_ENABLE_IN),
        .I4(end_of_frame_reset_in),
        .I5(frame_is_broadcast_d10_reg_n_0),
        .O(frame_is_broadcast_d10_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_10
       (.I0(\rx_data_words_array_reg_n_0_[2][13] ),
        .I1(\rx_data_words_array_reg_n_0_[2][12] ),
        .I2(\rx_data_words_array_reg_n_0_[2][15] ),
        .I3(\rx_data_words_array_reg_n_0_[2][14] ),
        .O(frame_is_broadcast_d10_i_10_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_11
       (.I0(\rx_data_words_array_reg_n_0_[2][21] ),
        .I1(\rx_data_words_array_reg_n_0_[2][20] ),
        .I2(\rx_data_words_array_reg_n_0_[2][23] ),
        .I3(\rx_data_words_array_reg_n_0_[2][22] ),
        .O(frame_is_broadcast_d10_i_11_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_12
       (.I0(\rx_data_words_array_reg_n_0_[2][29] ),
        .I1(\rx_data_words_array_reg_n_0_[2][28] ),
        .I2(\rx_data_words_array_reg_n_0_[2][30] ),
        .I3(\rx_data_words_array_reg_n_0_[2][31] ),
        .O(frame_is_broadcast_d10_i_12_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_13
       (.I0(\rx_data_words_array_reg_n_0_[1][13] ),
        .I1(\rx_data_words_array_reg_n_0_[1][12] ),
        .I2(\rx_data_words_array_reg_n_0_[1][14] ),
        .I3(\rx_data_words_array_reg_n_0_[1][15] ),
        .O(frame_is_broadcast_d10_i_13_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_14
       (.I0(\rx_data_words_array_reg_n_0_[1][5] ),
        .I1(\rx_data_words_array_reg_n_0_[1][4] ),
        .I2(\rx_data_words_array_reg_n_0_[1][7] ),
        .I3(\rx_data_words_array_reg_n_0_[1][6] ),
        .O(frame_is_broadcast_d10_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    frame_is_broadcast_d10_i_2
       (.I0(frame_is_broadcast_d10_i_3_n_0),
        .I1(frame_is_broadcast_d10_i_4_n_0),
        .I2(frame_is_broadcast_d10_i_5_n_0),
        .I3(frame_is_broadcast_d10_i_6_n_0),
        .I4(frame_is_broadcast_d10_i_7_n_0),
        .I5(frame_is_broadcast_d10_i_8_n_0),
        .O(frame_is_broadcast_d10_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_3
       (.I0(\rx_data_words_array_reg_n_0_[2][0] ),
        .I1(\rx_data_words_array_reg_n_0_[2][1] ),
        .I2(\rx_data_words_array_reg_n_0_[2][2] ),
        .I3(\rx_data_words_array_reg_n_0_[2][3] ),
        .I4(frame_is_broadcast_d10_i_9_n_0),
        .O(frame_is_broadcast_d10_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_4
       (.I0(\rx_data_words_array_reg_n_0_[2][8] ),
        .I1(\rx_data_words_array_reg_n_0_[2][11] ),
        .I2(\rx_data_words_array_reg_n_0_[2][9] ),
        .I3(\rx_data_words_array_reg_n_0_[2][10] ),
        .I4(frame_is_broadcast_d10_i_10_n_0),
        .O(frame_is_broadcast_d10_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_5
       (.I0(\rx_data_words_array_reg_n_0_[2][16] ),
        .I1(\rx_data_words_array_reg_n_0_[2][19] ),
        .I2(\rx_data_words_array_reg_n_0_[2][17] ),
        .I3(\rx_data_words_array_reg_n_0_[2][18] ),
        .I4(frame_is_broadcast_d10_i_11_n_0),
        .O(frame_is_broadcast_d10_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_6
       (.I0(\rx_data_words_array_reg_n_0_[2][24] ),
        .I1(\rx_data_words_array_reg_n_0_[2][27] ),
        .I2(\rx_data_words_array_reg_n_0_[2][25] ),
        .I3(\rx_data_words_array_reg_n_0_[2][26] ),
        .I4(frame_is_broadcast_d10_i_12_n_0),
        .O(frame_is_broadcast_d10_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_7
       (.I0(\rx_data_words_array_reg_n_0_[1][10] ),
        .I1(\rx_data_words_array_reg_n_0_[1][11] ),
        .I2(\rx_data_words_array_reg_n_0_[1][8] ),
        .I3(\rx_data_words_array_reg_n_0_[1][9] ),
        .I4(frame_is_broadcast_d10_i_13_n_0),
        .O(frame_is_broadcast_d10_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    frame_is_broadcast_d10_i_8
       (.I0(\rx_data_words_array_reg_n_0_[1][2] ),
        .I1(\rx_data_words_array_reg_n_0_[1][3] ),
        .I2(\rx_data_words_array_reg_n_0_[1][0] ),
        .I3(\rx_data_words_array_reg_n_0_[1][1] ),
        .I4(frame_is_broadcast_d10_i_14_n_0),
        .O(frame_is_broadcast_d10_i_8_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    frame_is_broadcast_d10_i_9
       (.I0(\rx_data_words_array_reg_n_0_[2][5] ),
        .I1(\rx_data_words_array_reg_n_0_[2][4] ),
        .I2(\rx_data_words_array_reg_n_0_[2][7] ),
        .I3(\rx_data_words_array_reg_n_0_[2][6] ),
        .O(frame_is_broadcast_d10_i_9_n_0));
  FDRE frame_is_broadcast_d10_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_broadcast_d10_i_1_n_0),
        .Q(frame_is_broadcast_d10_reg_n_0),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'h00000040)) 
    frame_is_ip_multicast_d4_i_2
       (.I0(frame_is_ip_multicast_d4_i_3_n_0),
        .I1(D[11]),
        .I2(\rx_data_packed_word_reg_n_0_[8] ),
        .I3(D[6]),
        .I4(frame_is_ip_multicast_d4_i_4_n_0),
        .O(frame_is_ip_multicast_d40));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    frame_is_ip_multicast_d4_i_3
       (.I0(D[1]),
        .I1(\rx_data_packed_word_reg_n_0_[9] ),
        .I2(D[2]),
        .I3(\rx_data_packed_word_reg_n_0_[13] ),
        .I4(frame_is_ip_multicast_d4_i_5_n_0),
        .O(frame_is_ip_multicast_d4_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    frame_is_ip_multicast_d4_i_4
       (.I0(frame_is_ip_multicast_d4_i_6_n_0),
        .I1(frame_is_ip_multicast_d4_i_7_n_0),
        .I2(\rx_data_packed_word_reg_n_0_[14] ),
        .I3(\rx_data_packed_word_reg_n_0_[12] ),
        .I4(p_25_in),
        .I5(D[8]),
        .O(frame_is_ip_multicast_d4_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    frame_is_ip_multicast_d4_i_5
       (.I0(D[7]),
        .I1(D[0]),
        .I2(D[12]),
        .I3(D[15]),
        .O(frame_is_ip_multicast_d4_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    frame_is_ip_multicast_d4_i_6
       (.I0(D[14]),
        .I1(\rx_data_packed_word_reg_n_0_[11] ),
        .I2(\rx_data_packed_word_reg_n_0_[15] ),
        .I3(D[10]),
        .I4(D[3]),
        .I5(D[5]),
        .O(frame_is_ip_multicast_d4_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    frame_is_ip_multicast_d4_i_7
       (.I0(D[4]),
        .I1(D[13]),
        .I2(D[9]),
        .I3(\rx_data_packed_word_reg_n_0_[10] ),
        .O(frame_is_ip_multicast_d4_i_7_n_0));
  FDRE frame_is_ip_multicast_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_ip_multicast_d4_reg_0),
        .Q(frame_is_ip_multicast_d4__0),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'h80)) 
    frame_is_multicast_d10_i_2
       (.I0(\rx_data_words_array_reg_n_0_[2][0] ),
        .I1(frame_is_broadcast_d10_i_2_n_0),
        .I2(p_19_in),
        .O(frame_is_multicast_d100));
  FDRE frame_is_multicast_d10_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(frame_is_multicast_d10_reg_1),
        .Q(frame_is_multicast_d10_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hEAEE)) 
    \frame_length_bytes[0]_i_1 
       (.I0(rx_reset),
        .I1(end_of_frame_array[2]),
        .I2(RX_CLK_ENABLE_IN),
        .I3(speed_is_10_100),
        .O(\frame_length_bytes[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \frame_length_bytes[0]_i_2 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(derived_rxd_vld),
        .O(rx_data_packed_state));
  LUT1 #(
    .INIT(2'h1)) 
    \frame_length_bytes[0]_i_4 
       (.I0(frame_length_bytes_reg[0]),
        .O(\frame_length_bytes[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \frame_length_bytes_lat[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(end_of_frame_array[2]),
        .O(frame_length_bytes));
  FDRE \frame_length_bytes_lat_reg[0] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[0]),
        .Q(frame_length_bytes_lat[0]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[10] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[10]),
        .Q(frame_length_bytes_lat[10]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[11] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[11]),
        .Q(frame_length_bytes_lat[11]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[12] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[12]),
        .Q(frame_length_bytes_lat[12]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[13] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[13]),
        .Q(frame_length_bytes_lat[13]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[14] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[14]),
        .Q(frame_length_bytes_lat[14]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[15] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[15]),
        .Q(frame_length_bytes_lat[15]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[1] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[1]),
        .Q(frame_length_bytes_lat[1]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[2] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[2]),
        .Q(frame_length_bytes_lat[2]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[3] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[3]),
        .Q(frame_length_bytes_lat[3]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[4] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[4]),
        .Q(frame_length_bytes_lat[4]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[5] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[5]),
        .Q(frame_length_bytes_lat[5]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[6] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[6]),
        .Q(frame_length_bytes_lat[6]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[7] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[7]),
        .Q(frame_length_bytes_lat[7]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[8] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[8]),
        .Q(frame_length_bytes_lat[8]),
        .R(rx_reset));
  FDRE \frame_length_bytes_lat_reg[9] 
       (.C(rx_mac_aclk),
        .CE(frame_length_bytes),
        .D(frame_length_bytes_reg[9]),
        .Q(frame_length_bytes_lat[9]),
        .R(rx_reset));
  FDRE \frame_length_bytes_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_7 ),
        .Q(frame_length_bytes_reg[0]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\frame_length_bytes_reg[0]_i_3_n_0 ,\frame_length_bytes_reg[0]_i_3_n_1 ,\frame_length_bytes_reg[0]_i_3_n_2 ,\frame_length_bytes_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\frame_length_bytes_reg[0]_i_3_n_4 ,\frame_length_bytes_reg[0]_i_3_n_5 ,\frame_length_bytes_reg[0]_i_3_n_6 ,\frame_length_bytes_reg[0]_i_3_n_7 }),
        .S({frame_length_bytes_reg[3:1],\frame_length_bytes[0]_i_4_n_0 }));
  FDRE \frame_length_bytes_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[10]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[11] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[11]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[12] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[12]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[12]_i_1 
       (.CI(\frame_length_bytes_reg[8]_i_1_n_0 ),
        .CO({\NLW_frame_length_bytes_reg[12]_i_1_CO_UNCONNECTED [3],\frame_length_bytes_reg[12]_i_1_n_1 ,\frame_length_bytes_reg[12]_i_1_n_2 ,\frame_length_bytes_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[12]_i_1_n_4 ,\frame_length_bytes_reg[12]_i_1_n_5 ,\frame_length_bytes_reg[12]_i_1_n_6 ,\frame_length_bytes_reg[12]_i_1_n_7 }),
        .S(frame_length_bytes_reg[15:12]));
  FDRE \frame_length_bytes_reg[13] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[13]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[14] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[14]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[15] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[12]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[15]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_6 ),
        .Q(frame_length_bytes_reg[1]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_5 ),
        .Q(frame_length_bytes_reg[2]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[0]_i_3_n_4 ),
        .Q(frame_length_bytes_reg[3]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[4]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[4]_i_1 
       (.CI(\frame_length_bytes_reg[0]_i_3_n_0 ),
        .CO({\frame_length_bytes_reg[4]_i_1_n_0 ,\frame_length_bytes_reg[4]_i_1_n_1 ,\frame_length_bytes_reg[4]_i_1_n_2 ,\frame_length_bytes_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[4]_i_1_n_4 ,\frame_length_bytes_reg[4]_i_1_n_5 ,\frame_length_bytes_reg[4]_i_1_n_6 ,\frame_length_bytes_reg[4]_i_1_n_7 }),
        .S(frame_length_bytes_reg[7:4]));
  FDRE \frame_length_bytes_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[5]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_5 ),
        .Q(frame_length_bytes_reg[6]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[4]_i_1_n_4 ),
        .Q(frame_length_bytes_reg[7]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  FDRE \frame_length_bytes_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_7 ),
        .Q(frame_length_bytes_reg[8]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  CARRY4 \frame_length_bytes_reg[8]_i_1 
       (.CI(\frame_length_bytes_reg[4]_i_1_n_0 ),
        .CO({\frame_length_bytes_reg[8]_i_1_n_0 ,\frame_length_bytes_reg[8]_i_1_n_1 ,\frame_length_bytes_reg[8]_i_1_n_2 ,\frame_length_bytes_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\frame_length_bytes_reg[8]_i_1_n_4 ,\frame_length_bytes_reg[8]_i_1_n_5 ,\frame_length_bytes_reg[8]_i_1_n_6 ,\frame_length_bytes_reg[8]_i_1_n_7 }),
        .S(frame_length_bytes_reg[11:8]));
  FDRE \frame_length_bytes_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rx_data_packed_state),
        .D(\frame_length_bytes_reg[8]_i_1_n_6 ),
        .Q(frame_length_bytes_reg[9]),
        .R(\frame_length_bytes[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1 
       (.I0(\SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .I1(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1_n_0 ),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[10]_i_1 
       (.I0(p_24_in57_in),
        .I1(p_0_in1_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1 
       (.I0(p_33_in),
        .I1(p_31_in74_in),
        .I2(p_29_in69_in),
        .I3(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .I4(p_30_in),
        .I5(p_32_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1 
       (.I0(p_32_in),
        .I1(p_30_in),
        .I2(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .I3(p_29_in69_in),
        .I4(p_31_in74_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1 
       (.I0(p_31_in74_in),
        .I1(p_29_in69_in),
        .I2(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .I3(p_30_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1 
       (.I0(p_30_in),
        .I1(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .I2(p_29_in69_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1 
       (.I0(p_29_in69_in),
        .I1(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1 
       (.I0(p_28_in),
        .I1(p_26_in62_in),
        .I2(p_24_in57_in),
        .I3(p_0_in1_in),
        .I4(\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .I5(p_27_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1 
       (.I0(p_27_in),
        .I1(\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .I2(p_0_in1_in),
        .I3(p_24_in57_in),
        .I4(p_26_in62_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1 
       (.I0(p_26_in62_in),
        .I1(p_24_in57_in),
        .I2(p_0_in1_in),
        .I3(\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1 
       (.I0(\SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY_n_0 ),
        .I1(p_0_in1_in),
        .I2(p_24_in57_in),
        .O(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ));
  FDRE \multicast_addr_lower_d10_reg[0] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][0] ),
        .Q(multicast_addr_lower_d10[0]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[10] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][10] ),
        .Q(multicast_addr_lower_d10[10]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[11] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][11] ),
        .Q(multicast_addr_lower_d10[11]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[12] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][12] ),
        .Q(multicast_addr_lower_d10[12]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[13] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][13] ),
        .Q(multicast_addr_lower_d10[13]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[14] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][14] ),
        .Q(multicast_addr_lower_d10[14]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[15] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][15] ),
        .Q(multicast_addr_lower_d10[15]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[16] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][16] ),
        .Q(multicast_addr_lower_d10[16]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[17] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][17] ),
        .Q(multicast_addr_lower_d10[17]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[18] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][18] ),
        .Q(multicast_addr_lower_d10[18]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[19] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][19] ),
        .Q(multicast_addr_lower_d10[19]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[1] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][1] ),
        .Q(multicast_addr_lower_d10[1]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[20] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][20] ),
        .Q(multicast_addr_lower_d10[20]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[21] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][21] ),
        .Q(multicast_addr_lower_d10[21]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[22] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][22] ),
        .Q(multicast_addr_lower_d10[22]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[23] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][23] ),
        .Q(multicast_addr_lower_d10[23]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[24] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][24] ),
        .Q(multicast_addr_lower_d10[24]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[25] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][25] ),
        .Q(multicast_addr_lower_d10[25]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[26] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][26] ),
        .Q(multicast_addr_lower_d10[26]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[27] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][27] ),
        .Q(multicast_addr_lower_d10[27]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[28] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][28] ),
        .Q(multicast_addr_lower_d10[28]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[29] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][29] ),
        .Q(multicast_addr_lower_d10[29]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[2] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][2] ),
        .Q(multicast_addr_lower_d10[2]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[30] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][30] ),
        .Q(multicast_addr_lower_d10[30]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[31] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][31] ),
        .Q(multicast_addr_lower_d10[31]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[3] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][3] ),
        .Q(multicast_addr_lower_d10[3]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[4] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][4] ),
        .Q(multicast_addr_lower_d10[4]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[5] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][5] ),
        .Q(multicast_addr_lower_d10[5]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[6] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][6] ),
        .Q(multicast_addr_lower_d10[6]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[7] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][7] ),
        .Q(multicast_addr_lower_d10[7]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[8] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][8] ),
        .Q(multicast_addr_lower_d10[8]),
        .R(rx_reset));
  FDRE \multicast_addr_lower_d10_reg[9] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[2][9] ),
        .Q(multicast_addr_lower_d10[9]),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \multicast_addr_upper_d10[15]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_19_in),
        .O(multicast_addr_upper_d10));
  FDRE \multicast_addr_upper_d10_reg[0] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[10] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[11] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[12] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[13] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[14] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[15] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[1] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[2] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[3] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[4] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[5] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[6] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[7] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[8] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \multicast_addr_upper_d10_reg[9] 
       (.C(rx_mac_aclk),
        .CE(multicast_addr_upper_d10),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(\multicast_addr_upper_d10_reg_n_0_[9] ),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    not_enough_rxs_memory_i_1
       (.I0(not_enough_rxs_memory1),
        .I1(not_enough_rxs_memory2),
        .I2(not_enough_rxs_memory5),
        .I3(not_enough_rxs_memory54_out),
        .I4(not_enough_rxs_memory4),
        .I5(not_enough_rxs_memory3),
        .O(not_enough_rxs_memory0));
  LUT6 #(
    .INIT(64'h8200008200188200)) 
    not_enough_rxs_memory_i_10
       (.I0(not_enough_rxs_memory_i_36_n_0),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I2(rxs_mem_addr_cntr__0[4]),
        .I3(not_enough_rxs_memory_i_37_n_0),
        .I4(rxs_mem_addr_cntr__0[3]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory_i_10_n_0));
  LUT6 #(
    .INIT(64'h0600000600906000)) 
    not_enough_rxs_memory_i_11
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .O(not_enough_rxs_memory_i_11_n_0));
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    not_enough_rxs_memory_i_12
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .I2(rxs_mem_addr_cntr__0[7]),
        .I3(rxs_mem_addr_cntr__0[8]),
        .I4(rxs_mem_addr_cntr__0[9]),
        .O(not_enough_rxs_memory_i_12_n_0));
  LUT6 #(
    .INIT(64'h8128000000008128)) 
    not_enough_rxs_memory_i_13
       (.I0(not_enough_rxs_memory_i_34_n_0),
        .I1(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .I2(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I3(rxs_mem_addr_cntr__0[7]),
        .I4(not_enough_rxs_memory_i_38_n_0),
        .I5(not_enough_rxs_memory_i_39_n_0),
        .O(not_enough_rxs_memory_i_13_n_0));
  LUT6 #(
    .INIT(64'h0884400010000884)) 
    not_enough_rxs_memory_i_14
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I1(not_enough_rxs_memory_i_36_n_0),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(rxs_mem_addr_cntr__0[3]),
        .I4(rxs_mem_addr_cntr__0[4]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .O(not_enough_rxs_memory_i_14_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    not_enough_rxs_memory_i_15
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I1(rxs_mem_addr_cntr__0[2]),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .O(not_enough_rxs_memory_i_15_n_0));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    not_enough_rxs_memory_i_16
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(rxs_mem_addr_cntr__0[8]),
        .I2(rxs_mem_addr_cntr__0[7]),
        .I3(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I4(rxs_mem_addr_cntr__0[9]),
        .O(not_enough_rxs_memory_i_16_n_0));
  LUT6 #(
    .INIT(64'h9042000000009042)) 
    not_enough_rxs_memory_i_17
       (.I0(rxs_mem_addr_cntr__0[7]),
        .I1(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .I2(not_enough_rxs_memory_i_34_n_0),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I4(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory_i_17_n_0));
  LUT6 #(
    .INIT(64'h9042000000009042)) 
    not_enough_rxs_memory_i_18
       (.I0(rxs_mem_addr_cntr__0[4]),
        .I1(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .I2(not_enough_rxs_memory_i_36_n_0),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I4(not_enough_rxs_memory_i_40_n_0),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .O(not_enough_rxs_memory_i_18_n_0));
  LUT6 #(
    .INIT(64'h0900000900609000)) 
    not_enough_rxs_memory_i_19
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .O(not_enough_rxs_memory_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_20
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(rxs_mem_addr_cntr__0[9]),
        .O(not_enough_rxs_memory_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    not_enough_rxs_memory_i_21
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .I1(rxs_mem_addr_cntr__0[8]),
        .I2(rxs_mem_addr_cntr__0[6]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I4(rxs_mem_addr_cntr__0[7]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .O(not_enough_rxs_memory_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    not_enough_rxs_memory_i_22
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I1(rxs_mem_addr_cntr__0[3]),
        .I2(rxs_mem_addr_cntr__0[4]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I4(rxs_mem_addr_cntr__0[5]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    not_enough_rxs_memory_i_23
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I1(rxs_mem_addr_cntr__0[2]),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .O(not_enough_rxs_memory_i_23_n_0));
  LUT6 #(
    .INIT(64'h9969999999999999)) 
    not_enough_rxs_memory_i_24
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(rxs_mem_addr_cntr__0[9]),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .I4(rxs_mem_addr_cntr__0[7]),
        .I5(rxs_mem_addr_cntr__0[8]),
        .O(not_enough_rxs_memory_i_24_n_0));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    not_enough_rxs_memory_i_25
       (.I0(not_enough_rxs_memory_i_41_n_0),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(not_enough_rxs_memory_i_34_n_0),
        .I3(rxs_mem_addr_cntr__0[6]),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I5(not_enough_rxs_memory_i_42_n_0),
        .O(not_enough_rxs_memory_i_25_n_0));
  LUT6 #(
    .INIT(64'h0840800880088008)) 
    not_enough_rxs_memory_i_26
       (.I0(not_enough_rxs_memory_i_43_n_0),
        .I1(not_enough_rxs_memory_i_44_n_0),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I4(rxs_mem_addr_cntr__0[2]),
        .I5(rxs_mem_addr_cntr__0[1]),
        .O(not_enough_rxs_memory_i_26_n_0));
  LUT6 #(
    .INIT(64'h0960000000000960)) 
    not_enough_rxs_memory_i_27
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(rxs_mem_addr_cntr__0[0]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .O(not_enough_rxs_memory_i_27_n_0));
  LUT6 #(
    .INIT(64'h56AAAAAAA9555555)) 
    not_enough_rxs_memory_i_28
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(not_enough_rxs_memory_i_45_n_0),
        .I4(rxs_mem_addr_cntr__0[8]),
        .I5(rxs_mem_addr_cntr__0[9]),
        .O(not_enough_rxs_memory_i_28_n_0));
  LUT6 #(
    .INIT(64'h0000000082828218)) 
    not_enough_rxs_memory_i_29
       (.I0(not_enough_rxs_memory_i_34_n_0),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I2(rxs_mem_addr_cntr__0[7]),
        .I3(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .I4(not_enough_rxs_memory_i_46_n_0),
        .I5(not_enough_rxs_memory_i_47_n_0),
        .O(not_enough_rxs_memory_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000000057A8A857)) 
    not_enough_rxs_memory_i_30
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(rxs_mem_addr_cntr__0[0]),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(rxs_mem_addr_cntr__0[3]),
        .I4(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .I5(not_enough_rxs_memory_i_48_n_0),
        .O(not_enough_rxs_memory_i_30_n_0));
  LUT6 #(
    .INIT(64'h0006090060000060)) 
    not_enough_rxs_memory_i_31
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .O(not_enough_rxs_memory_i_31_n_0));
  LUT6 #(
    .INIT(64'h8088000000000000)) 
    not_enough_rxs_memory_i_32
       (.I0(rxs_mem_addr_cntr__0[4]),
        .I1(rxs_mem_addr_cntr__0[3]),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(\rxs_mem_addr_cntr[3]_i_2_n_0 ),
        .I4(rxs_mem_addr_cntr__0[6]),
        .I5(rxs_mem_addr_cntr__0[5]),
        .O(not_enough_rxs_memory_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    not_enough_rxs_memory_i_33
       (.I0(rxs_mem_addr_cntr__0[0]),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(rxs_mem_addr_cntr__0[3]),
        .I4(rxs_mem_addr_cntr__0[4]),
        .O(not_enough_rxs_memory_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_34
       (.I0(rxs_mem_addr_cntr__0[8]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .O(not_enough_rxs_memory_i_34_n_0));
  LUT6 #(
    .INIT(64'hD65ABFFFBFFFD65A)) 
    not_enough_rxs_memory_i_35
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I1(not_enough_rxs_memory_i_33_n_0),
        .I2(rxs_mem_addr_cntr__0[6]),
        .I3(rxs_mem_addr_cntr__0[5]),
        .I4(rxs_mem_addr_cntr__0[7]),
        .I5(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .O(not_enough_rxs_memory_i_35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_36
       (.I0(rxs_mem_addr_cntr__0[5]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .O(not_enough_rxs_memory_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h07)) 
    not_enough_rxs_memory_i_37
       (.I0(rxs_mem_addr_cntr__0[0]),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(rxs_mem_addr_cntr__0[2]),
        .O(not_enough_rxs_memory_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    not_enough_rxs_memory_i_38
       (.I0(rxs_mem_addr_cntr__0[5]),
        .I1(rxs_mem_addr_cntr__0[2]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(rxs_mem_addr_cntr__0[4]),
        .O(not_enough_rxs_memory_i_38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_39
       (.I0(rxs_mem_addr_cntr__0[6]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .O(not_enough_rxs_memory_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    not_enough_rxs_memory_i_40
       (.I0(rxs_mem_addr_cntr__0[3]),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(rxs_mem_addr_cntr__0[2]),
        .O(not_enough_rxs_memory_i_40_n_0));
  LUT6 #(
    .INIT(64'h8128000000008128)) 
    not_enough_rxs_memory_i_41
       (.I0(not_enough_rxs_memory_i_34_n_0),
        .I1(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .I2(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .I3(rxs_mem_addr_cntr__0[7]),
        .I4(not_enough_rxs_memory_i_38_n_0),
        .I5(not_enough_rxs_memory_i_39_n_0),
        .O(not_enough_rxs_memory_i_41_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_42
       (.I0(rxs_mem_addr_cntr__0[7]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .O(not_enough_rxs_memory_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h9)) 
    not_enough_rxs_memory_i_43
       (.I0(rxs_mem_addr_cntr__0[4]),
        .I1(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .O(not_enough_rxs_memory_i_43_n_0));
  LUT6 #(
    .INIT(64'h6999999999999999)) 
    not_enough_rxs_memory_i_44
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .I1(rxs_mem_addr_cntr__0[5]),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(rxs_mem_addr_cntr__0[4]),
        .I4(rxs_mem_addr_cntr__0[3]),
        .I5(rxs_mem_addr_cntr__0[2]),
        .O(not_enough_rxs_memory_i_44_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    not_enough_rxs_memory_i_45
       (.I0(rxs_mem_addr_cntr__0[7]),
        .I1(rxs_mem_addr_cntr__0[4]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(rxs_mem_addr_cntr__0[2]),
        .I4(rxs_mem_addr_cntr__0[5]),
        .I5(rxs_mem_addr_cntr__0[6]),
        .O(not_enough_rxs_memory_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    not_enough_rxs_memory_i_46
       (.I0(rxs_mem_addr_cntr__0[1]),
        .I1(rxs_mem_addr_cntr__0[0]),
        .O(not_enough_rxs_memory_i_46_n_0));
  LUT6 #(
    .INIT(64'h9666966696666666)) 
    not_enough_rxs_memory_i_47
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .I1(rxs_mem_addr_cntr__0[6]),
        .I2(rxs_mem_addr_cntr__0[5]),
        .I3(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(rxs_mem_addr_cntr__0[0]),
        .O(not_enough_rxs_memory_i_47_n_0));
  LUT6 #(
    .INIT(64'h75559AAAEFFFFFFF)) 
    not_enough_rxs_memory_i_48
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .I1(not_enough_rxs_memory_i_46_n_0),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(rxs_mem_addr_cntr__0[3]),
        .I4(rxs_mem_addr_cntr__0[4]),
        .I5(not_enough_rxs_memory_i_36_n_0),
        .O(not_enough_rxs_memory_i_48_n_0));
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    not_enough_rxs_memory_i_8
       (.I0(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .I1(rxs_mem_addr_cntr__0[7]),
        .I2(not_enough_rxs_memory_i_32_n_0),
        .I3(rxs_mem_addr_cntr__0[8]),
        .I4(rxs_mem_addr_cntr__0[9]),
        .O(not_enough_rxs_memory_i_8_n_0));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    not_enough_rxs_memory_i_9
       (.I0(rxs_mem_addr_cntr__0[5]),
        .I1(rxs_mem_addr_cntr__0[6]),
        .I2(not_enough_rxs_memory_i_33_n_0),
        .I3(rxs_mem_addr_cntr__0[7]),
        .I4(not_enough_rxs_memory_i_34_n_0),
        .I5(not_enough_rxs_memory_i_35_n_0),
        .O(not_enough_rxs_memory_i_9_n_0));
  FDRE not_enough_rxs_memory_reg
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(not_enough_rxs_memory0),
        .Q(not_enough_rxs_memory),
        .R(rx_reset));
  CARRY4 not_enough_rxs_memory_reg_i_2
       (.CI(1'b0),
        .CO({not_enough_rxs_memory1,not_enough_rxs_memory_reg_i_2_n_1,not_enough_rxs_memory_reg_i_2_n_2,not_enough_rxs_memory_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_2_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_8_n_0,not_enough_rxs_memory_i_9_n_0,not_enough_rxs_memory_i_10_n_0,not_enough_rxs_memory_i_11_n_0}));
  CARRY4 not_enough_rxs_memory_reg_i_3
       (.CI(1'b0),
        .CO({not_enough_rxs_memory2,not_enough_rxs_memory_reg_i_3_n_1,not_enough_rxs_memory_reg_i_3_n_2,not_enough_rxs_memory_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_3_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_12_n_0,not_enough_rxs_memory_i_13_n_0,not_enough_rxs_memory_i_14_n_0,not_enough_rxs_memory_i_15_n_0}));
  CARRY4 not_enough_rxs_memory_reg_i_4
       (.CI(1'b0),
        .CO({not_enough_rxs_memory5,not_enough_rxs_memory_reg_i_4_n_1,not_enough_rxs_memory_reg_i_4_n_2,not_enough_rxs_memory_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_4_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_16_n_0,not_enough_rxs_memory_i_17_n_0,not_enough_rxs_memory_i_18_n_0,not_enough_rxs_memory_i_19_n_0}));
  CARRY4 not_enough_rxs_memory_reg_i_5
       (.CI(1'b0),
        .CO({not_enough_rxs_memory54_out,not_enough_rxs_memory_reg_i_5_n_1,not_enough_rxs_memory_reg_i_5_n_2,not_enough_rxs_memory_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_5_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_20_n_0,not_enough_rxs_memory_i_21_n_0,not_enough_rxs_memory_i_22_n_0,not_enough_rxs_memory_i_23_n_0}));
  CARRY4 not_enough_rxs_memory_reg_i_6
       (.CI(1'b0),
        .CO({not_enough_rxs_memory4,not_enough_rxs_memory_reg_i_6_n_1,not_enough_rxs_memory_reg_i_6_n_2,not_enough_rxs_memory_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_6_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_24_n_0,not_enough_rxs_memory_i_25_n_0,not_enough_rxs_memory_i_26_n_0,not_enough_rxs_memory_i_27_n_0}));
  CARRY4 not_enough_rxs_memory_reg_i_7
       (.CI(1'b0),
        .CO({not_enough_rxs_memory3,not_enough_rxs_memory_reg_i_7_n_1,not_enough_rxs_memory_reg_i_7_n_2,not_enough_rxs_memory_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_not_enough_rxs_memory_reg_i_7_O_UNCONNECTED[3:0]),
        .S({not_enough_rxs_memory_i_28_n_0,not_enough_rxs_memory_i_29_n_0,not_enough_rxs_memory_i_30_n_0,not_enough_rxs_memory_i_31_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    \rx_cl_clk_vlan_addr_reg[0]_i_1 
       (.I0(p_8_in),
        .I1(p_12_in),
        .O(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(rx_cl_clk_vlan_addr_reg[0]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[9]),
        .Q(rx_cl_clk_vlan_addr_reg[10]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[8]),
        .Q(rx_cl_clk_vlan_addr_reg[11]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(rx_cl_clk_vlan_addr_reg[1]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(rx_cl_clk_vlan_addr_reg[2]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(rx_cl_clk_vlan_addr_reg[3]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[15]),
        .Q(rx_cl_clk_vlan_addr_reg[4]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[14]),
        .Q(rx_cl_clk_vlan_addr_reg[5]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[13]),
        .Q(rx_cl_clk_vlan_addr_reg[6]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[12]),
        .Q(rx_cl_clk_vlan_addr_reg[7]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[11]),
        .Q(rx_cl_clk_vlan_addr_reg[8]),
        .R(rx_reset));
  FDRE \rx_cl_clk_vlan_addr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rx_cl_clk_vlan_addr_reg[0]_i_1_n_0 ),
        .D(D[10]),
        .Q(rx_cl_clk_vlan_addr_reg[9]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[0]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][0] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[24]),
        .O(\rx_data_valid_array_reg[2][3]_0 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[10]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][10] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[18]),
        .O(\rx_data_valid_array_reg[2][3]_0 [10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[11]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][11] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[19]),
        .O(\rx_data_valid_array_reg[2][3]_0 [11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[12]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][12] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[20]),
        .O(\rx_data_valid_array_reg[2][3]_0 [12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[13]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][13] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[21]),
        .O(\rx_data_valid_array_reg[2][3]_0 [13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[14]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][14] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[22]),
        .O(\rx_data_valid_array_reg[2][3]_0 [14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[15]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][15] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[23]),
        .O(\rx_data_valid_array_reg[2][3]_0 [15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[16]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[16]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[8]),
        .O(\rx_data_valid_array_reg[2][3]_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[16]_i_2 
       (.I0(data1[16]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[16]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][16] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[17]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[17]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[9]),
        .O(\rx_data_valid_array_reg[2][3]_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[17]_i_2 
       (.I0(data1[17]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[17]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][17] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[18]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[18]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[10]),
        .O(\rx_data_valid_array_reg[2][3]_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[18]_i_2 
       (.I0(data1[18]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[18]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][18] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[19]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[19]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[11]),
        .O(\rx_data_valid_array_reg[2][3]_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[19]_i_2 
       (.I0(data1[19]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[19]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][19] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[1]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][1] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[25]),
        .O(\rx_data_valid_array_reg[2][3]_0 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[20]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][20] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[12]),
        .O(\rx_data_valid_array_reg[2][3]_0 [20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[21]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][21] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[13]),
        .O(\rx_data_valid_array_reg[2][3]_0 [21]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[22]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][22] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[14]),
        .O(\rx_data_valid_array_reg[2][3]_0 [22]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[23]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][23] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[15]),
        .O(\rx_data_valid_array_reg[2][3]_0 [23]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[24]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[24]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[0]),
        .O(\rx_data_valid_array_reg[2][3]_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[24]_i_2 
       (.I0(data1[24]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[24]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][24] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[25]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[25]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[1]),
        .O(\rx_data_valid_array_reg[2][3]_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[25]_i_2 
       (.I0(data1[25]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[25]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][25] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[26]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[26]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[2]),
        .O(\rx_data_valid_array_reg[2][3]_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[26]_i_2 
       (.I0(data1[26]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[26]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][26] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[27]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[27]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[3]),
        .O(\rx_data_valid_array_reg[2][3]_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[27]_i_2 
       (.I0(data1[27]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[27]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][27] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[28]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[28]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[4]),
        .O(\rx_data_valid_array_reg[2][3]_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[28]_i_2 
       (.I0(data1[28]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[28]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][28] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[29]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[29]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[5]),
        .O(\rx_data_valid_array_reg[2][3]_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[29]_i_2 
       (.I0(data1[29]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[29]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][29] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[2]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][2] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[26]),
        .O(\rx_data_valid_array_reg[2][3]_0 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[30]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[30]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[6]),
        .O(\rx_data_valid_array_reg[2][3]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[30]_i_2 
       (.I0(data1[30]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[30]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][30] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[31]_i_1 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[7]),
        .O(\rx_data_valid_array_reg[2][3]_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rx_client_rxd_dpmem_wr_data_d1[31]_i_2 
       (.I0(data1[31]),
        .I1(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I2(data2[31]),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(\rx_data_words_array_reg_n_0_[2][31] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_client_rxd_dpmem_wr_data_d1[32]_i_1 
       (.I0(autoInsertWord4VlanTag),
        .I1(autoInsertWord5VlanTag),
        .I2(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(data3[32]),
        .O(\rx_data_valid_array_reg[2][3]_0 [32]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_client_rxd_dpmem_wr_data_d1[33]_i_1 
       (.I0(autoInsertWord4VlanTag),
        .I1(autoInsertWord5VlanTag),
        .I2(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(data3[33]),
        .O(\rx_data_valid_array_reg[2][3]_0 [33]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_client_rxd_dpmem_wr_data_d1[34]_i_1 
       (.I0(autoInsertWord4VlanTag),
        .I1(autoInsertWord5VlanTag),
        .I2(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(data3[34]),
        .O(\rx_data_valid_array_reg[2][3]_0 [34]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_client_rxd_dpmem_wr_data_d1[35]_i_1 
       (.I0(autoInsertWord4VlanTag),
        .I1(autoInsertWord5VlanTag),
        .I2(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ),
        .I3(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ),
        .I4(data3[35]),
        .O(\rx_data_valid_array_reg[2][3]_0 [35]));
  LUT6 #(
    .INIT(64'h4F00000000000000)) 
    \rx_client_rxd_dpmem_wr_data_d1[35]_i_2 
       (.I0(\first_vlan_tag_bram_value_d18_reg[30]_0 ),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [5]),
        .I2(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [4]),
        .I3(first_tag_is_vlan_TPID_0_d15_reg_1),
        .I4(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [6]),
        .I5(p_9_in),
        .O(\rx_client_rxd_dpmem_wr_data_d1[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \rx_client_rxd_dpmem_wr_data_d1[35]_i_3 
       (.I0(p_5_in),
        .I1(second_tag_is_vlan_TPID_3_d19_reg_0),
        .I2(second_tag_is_vlan_TPID_2_d19_reg_0),
        .I3(second_tag_is_vlan_TPID_0_d19_reg_0),
        .I4(second_tag_is_vlan_TPID_1_d19_reg_0),
        .I5(\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .O(\rx_client_rxd_dpmem_wr_data_d1[35]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[3]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][3] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[27]),
        .O(\rx_data_valid_array_reg[2][3]_0 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[4]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][4] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[28]),
        .O(\rx_data_valid_array_reg[2][3]_0 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[5]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][5] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[29]),
        .O(\rx_data_valid_array_reg[2][3]_0 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[6]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][6] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[30]),
        .O(\rx_data_valid_array_reg[2][3]_0 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[7]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][7] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[31]),
        .O(\rx_data_valid_array_reg[2][3]_0 [7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[8]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][8] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[16]),
        .O(\rx_data_valid_array_reg[2][3]_0 [8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \rx_client_rxd_dpmem_wr_data_d1[9]_i_1 
       (.I0(\rx_data_words_array_reg_n_0_[2][9] ),
        .I1(autoInsertWord5VlanTag),
        .I2(autoInsertWord4VlanTag),
        .I3(out[17]),
        .O(\rx_data_valid_array_reg[2][3]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \rx_client_rxd_dpmem_wr_en_d1[0]_i_1 
       (.I0(p_0_in),
        .I1(rxd_addr_cntr_en),
        .I2(stripWord4VlanTag),
        .I3(autoInsertWord5VlanTag),
        .I4(autoInsertWord4VlanTag),
        .O(rx_client_rxd_dpmem_wr_en));
  LUT5 #(
    .INIT(32'hFFBD0300)) 
    \rx_client_rxs_dpmem_addr_d1[0]_i_1 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[0]),
        .I4(rxs_mem_addr_cntr__0[0]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFEF1108)) 
    \rx_client_rxs_dpmem_addr_d1[1]_i_1 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(rxs_mem_addr_cntr__0[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [1]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[2]_i_1 
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [2]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[3]_i_1 
       (.I0(rxs_mem_addr_cntr__0[3]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[4]_i_1 
       (.I0(rxs_mem_addr_cntr__0[4]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [4]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[5]_i_1 
       (.I0(rxs_mem_addr_cntr__0[5]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[6]_i_1 
       (.I0(rxs_mem_addr_cntr__0[6]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [6]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[7]_i_1 
       (.I0(rxs_mem_addr_cntr__0[7]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [7]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[8]_i_1 
       (.I0(rxs_mem_addr_cntr__0[8]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [8]));
  LUT5 #(
    .INIT(32'hA8A8A82A)) 
    \rx_client_rxs_dpmem_addr_d1[9]_i_1 
       (.I0(rxs_mem_addr_cntr__0[9]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .O(\rxs_mem_addr_cntr_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_1 
       (.I0(rxs_status_word_1_cmb[0]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[0] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[0]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000F305000050)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_3 
       (.I0(\rxs_mem_next_available4write_ptr_reg[0]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[0]_i_5_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .I5(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000008000000A8)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_4 
       (.I0(receive_frame_current_state[3]),
        .I1(frame_is_multicast_d10_reg_0),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[2]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[0]_i_6_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_5 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[0]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[0]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[0]_i_6 
       (.I0(frame_length_bytes_lat[0]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_1 
       (.I0(rxs_status_word_1_cmb[10]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[10]_i_3_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[10]_i_4_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[10]_i_5_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_2 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_3 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[10] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[10]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_4 
       (.I0(receive_frame_current_state[1]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[0]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[10]_i_6_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040004400400000)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_5 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(rxs_status_word_6_cmb[10]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[1]),
        .I5(\statistics_vector_reg_n_0_[4] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[10]_i_6 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[10]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[10]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E020000)) 
    \rx_client_rxs_dpmem_wr_data_d1[11]_i_1 
       (.I0(\statistics_vector_reg_n_0_[5] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(rxs_status_word_6_cmb[11]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[11]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[11] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(multicast_addr_lower_d10[11]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E020000)) 
    \rx_client_rxs_dpmem_wr_data_d1[12]_i_1 
       (.I0(\statistics_vector_reg_n_0_[6] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(rxs_status_word_6_cmb[12]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[12]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[12] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(multicast_addr_lower_d10[12]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E020000)) 
    \rx_client_rxs_dpmem_wr_data_d1[13]_i_1 
       (.I0(\statistics_vector_reg_n_0_[7] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(rxs_status_word_6_cmb[13]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[13]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[13] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(multicast_addr_lower_d10[13]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E020000)) 
    \rx_client_rxs_dpmem_wr_data_d1[14]_i_1 
       (.I0(\statistics_vector_reg_n_0_[8] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(rxs_status_word_6_cmb[14]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [14]));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[14]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[14] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(multicast_addr_lower_d10[14]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E020000)) 
    \rx_client_rxs_dpmem_wr_data_d1[15]_i_1 
       (.I0(\statistics_vector_reg_n_0_[9] ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(rxs_status_word_6_cmb[15]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_client_rxs_dpmem_wr_data_d1[15]_i_2 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[15]_i_3 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[15] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(multicast_addr_lower_d10[15]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[16]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[16]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[16]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[16]_i_2 
       (.I0(frame_length_bytes_lat[0]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[16]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[16]_i_3 
       (.I0(\statistics_vector_reg_n_0_[10] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[16]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[0]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[17]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[17]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[17]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[17]_i_2 
       (.I0(in12[1]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[17]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[17]_i_3 
       (.I0(\statistics_vector_reg_n_0_[11] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[17]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[1]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[18]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[18]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[18]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[18]_i_2 
       (.I0(in12[2]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[18]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[18]_i_3 
       (.I0(\statistics_vector_reg_n_0_[12] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[18]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[2]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[19]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[19]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[19]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[19]_i_2 
       (.I0(in12[3]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[19]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[19]_i_3 
       (.I0(\statistics_vector_reg_n_0_[13] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[19]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[3]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[1]_i_5_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[1]_i_6_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAFFFF)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[1]_i_7_n_0 ),
        .I4(rxd_addr_cntr_en),
        .I5(\rxs_status_word_1_reg[1]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_3 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[1] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[1]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h02000202)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_4 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[1]_i_8_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000008A00000080)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_5 
       (.I0(receive_frame_current_state[3]),
        .I1(rxs_status_word_6_cmb[1]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[2]),
        .I5(frame_is_ip_multicast_d4__0),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h020000A0)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_6 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000DFFFF)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_7 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxd_mem_next_available4write_ptr_reg[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[1]_i_8 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[1]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[1]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[20]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_2 
       (.I0(in12[4]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[20]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[20]_i_3 
       (.I0(\statistics_vector_reg_n_0_[14] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[20]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[4]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[21]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[21]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[21]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[21]_i_2 
       (.I0(in12[5]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[21]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[21]_i_3 
       (.I0(\statistics_vector_reg_n_0_[15] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[21]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[5]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[22]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[22]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[22]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[22]_i_2 
       (.I0(in12[6]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[22]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[22]_i_3 
       (.I0(\statistics_vector_reg_n_0_[16] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[22]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[6]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[23]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[23]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[23]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[23]_i_2 
       (.I0(in12[7]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[23]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[23]_i_3 
       (.I0(\statistics_vector_reg_n_0_[17] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[23]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[7]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[24]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[24]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[24]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[24]_i_2 
       (.I0(in12[8]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[24]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[24]_i_3 
       (.I0(\statistics_vector_reg_n_0_[18] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[24]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[8]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0100000)) 
    \rx_client_rxs_dpmem_wr_data_d1[25]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(multicast_addr_lower_d10[25]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[25]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00077777)) 
    \rx_client_rxs_dpmem_wr_data_d1[25]_i_2 
       (.I0(in12[9]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[25]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[25]_i_3 
       (.I0(\statistics_vector_reg_n_0_[19] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[25]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[9]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAEAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[26]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ),
        .I1(rxs_status_word_1_cmb[26]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(multicast_addr_lower_d10[26]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [26]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[26]_i_2 
       (.I0(\statistics_vector_reg_n_0_[20] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[26]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[10]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAEAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[27]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ),
        .I1(rxs_status_word_1_cmb[27]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(multicast_addr_lower_d10[27]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [27]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[27]_i_2 
       (.I0(\statistics_vector_reg_n_0_[21] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[27]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[11]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAAAAEAAAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[28]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ),
        .I1(multicast_addr_lower_d10[28]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(rxs_status_word_1_cmb[28]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [28]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[28]_i_2 
       (.I0(\statistics_vector_reg_n_0_[22] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[28]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[12]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAAAAEAAAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[29]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ),
        .I1(multicast_addr_lower_d10[29]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(rxs_status_word_1_cmb[29]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [29]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[29]_i_2 
       (.I0(\statistics_vector_reg_n_0_[23] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[29]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[13]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_1 
       (.I0(rxs_status_word_1_cmb[2]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[2] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[2]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030103C003010000)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_3 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[2]_i_5_n_0 ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg[2]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000008000000A8)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_4 
       (.I0(receive_frame_current_state[3]),
        .I1(frame_is_broadcast_d10_reg_n_0),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(receive_frame_current_state[2]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[2]_i_6_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_5 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[2]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[2]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[2]_i_6 
       (.I0(in12[2]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[2]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAAAAEAAAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[30]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ),
        .I1(multicast_addr_lower_d10[30]),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(rxs_status_word_1_cmb[30]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [30]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[30]_i_2 
       (.I0(\statistics_vector_reg_n_0_[24] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[30]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[14]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAEAAAAAAAEAAAAA)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ),
        .I1(rxs_status_word_1_cmb[31]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(multicast_addr_lower_d10[31]),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [31]));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_2 
       (.I0(\statistics_vector_reg_n_0_[25] ),
        .I1(receive_frame_current_state[0]),
        .I2(in11[31]),
        .I3(receive_frame_current_state[1]),
        .I4(bytes_14_and_15_d19[15]),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_client_rxs_dpmem_wr_data_d1[31]_i_3 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_1 
       (.I0(rxs_status_word_1_cmb[3]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[3]_i_4_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[3] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[3]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111010)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_3 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[3]_i_5_n_0 ),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg[3]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00030A0000000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_4 
       (.I0(rxs_status_word_6_cmb[3]),
        .I1(\rxs_mem_next_available4write_ptr_reg[3]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[2]),
        .I5(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[3]_i_5 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[3]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[3]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_1 
       (.I0(rxs_status_word_1_cmb[4]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[4]_i_4_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[4] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[4]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111010)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_3 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[4]_i_5_n_0 ),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00030A0000000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_4 
       (.I0(rxs_status_word_6_cmb[4]),
        .I1(\rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[2]),
        .I5(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[4]_i_5 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[4]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[4]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_1 
       (.I0(rxs_status_word_1_cmb[5]),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[5]_i_4_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[5] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[5]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011000010111010)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_3 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[5]_i_5_n_0 ),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00030A0000000000)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_4 
       (.I0(rxs_status_word_6_cmb[5]),
        .I1(\rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[2]),
        .I5(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[5]_i_5 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[5]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[5]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_1 
       (.I0(rxs_status_word_1_cmb[6]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[6] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[6]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003A0000)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_3 
       (.I0(\statistics_vector_reg_n_0_[0] ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_4 
       (.I0(in12[6]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[6]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000F305000050)) 
    \rx_client_rxs_dpmem_wr_data_d1[6]_i_5 
       (.I0(\rxs_mem_next_available4write_ptr_reg[6]_i_2_n_0 ),
        .I1(\FSM_onehot_receive_frame_data_current_state[3]_i_10_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .I5(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_1 
       (.I0(rxs_status_word_1_cmb[7]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[7] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[7]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003A0000)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_3 
       (.I0(\statistics_vector_reg_n_0_[1] ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[7]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_4 
       (.I0(in12[7]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[7]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h03010000030103C0)) 
    \rx_client_rxs_dpmem_wr_data_d1[7]_i_5 
       (.I0(\FSM_onehot_receive_frame_data_current_state[3]_i_8_n_0 ),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg[7]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200000)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_1 
       (.I0(rxs_status_word_1_cmb[8]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[0]),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_2 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[8] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[8]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003A0000)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_3 
       (.I0(\statistics_vector_reg_n_0_[2] ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[15]_i_2_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_4 
       (.I0(in12[8]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[8]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000F305000050)) 
    \rx_client_rxs_dpmem_wr_data_d1[8]_i_5 
       (.I0(\rxs_mem_next_available4write_ptr_reg[8]_i_2_n_0 ),
        .I1(\FSM_onehot_receive_frame_data_current_state[3]_i_9_n_0 ),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .I5(receive_frame_current_state[0]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_1 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ),
        .I1(\rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ),
        .I2(\rx_client_rxs_dpmem_wr_data_d1[31]_i_3_n_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[9]_i_5_n_0 ),
        .I5(\rx_client_rxs_dpmem_wr_data_d1[9]_i_6_n_0 ),
        .O(\FSM_sequential_receive_frame_current_state_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFBAAFFFF)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_2 
       (.I0(\rx_client_rxs_dpmem_wr_data_d1[10]_i_2_n_0 ),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I3(\rx_client_rxs_dpmem_wr_data_d1[9]_i_7_n_0 ),
        .I4(rxd_addr_cntr_en),
        .I5(\rxs_status_word_1_reg[9]_i_2_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_3 
       (.I0(\multicast_addr_upper_d10_reg_n_0_[9] ),
        .I1(receive_frame_current_state[0]),
        .I2(multicast_addr_lower_d10[9]),
        .I3(receive_frame_current_state[1]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004040400000400)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_4 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[9]_i_8_n_0 ),
        .I5(\statistics_vector_reg_n_0_[3] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h02000202)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_5 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[2]),
        .I3(receive_frame_current_state[1]),
        .I4(\rx_client_rxs_dpmem_wr_data_d1[9]_i_9_n_0 ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h020000A0)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_6 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[9] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[2]),
        .I4(receive_frame_current_state[3]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000DFFFF)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_7 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxd_mem_next_available4write_ptr_reg[9]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000777777777)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_8 
       (.I0(in12[9]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[9]),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001F1F1F)) 
    \rx_client_rxs_dpmem_wr_data_d1[9]_i_9 
       (.I0(rxd_addr_cntr_load),
        .I1(rxd_addr_cntr_en),
        .I2(rxclclk_rxd_mem_last_read_out_ptr_d1[9]),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(rxd_mem_last_read_out_ptr_reg[9]),
        .I5(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .O(\rx_client_rxs_dpmem_wr_data_d1[9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h377C)) 
    \rx_client_rxs_dpmem_wr_en_d1[0]_i_1 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[0]),
        .O(rx_client_rxs_dpmem_wr_en));
  FDRE \rx_data_packed_ready_array_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rx_data_packed_ready_reg_0),
        .Q(\rx_data_packed_ready_array_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rx_data_packed_ready_array_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\rx_data_packed_ready_array_reg_n_0_[1] ),
        .Q(rx_data_packed_ready_array),
        .R(rx_reset));
  FDRE \rx_data_packed_ready_array_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rx_data_packed_ready_array),
        .Q(p_0_in),
        .R(rx_reset));
  FDRE rx_data_packed_ready_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_data_packed_ready_reg_1),
        .Q(rx_data_packed_ready_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000595908AA)) 
    \rx_data_packed_state[0]_i_1 
       (.I0(\rx_data_packed_state_reg[0]_0 ),
        .I1(speed_is_10_100),
        .I2(RX_CLK_ENABLE_IN),
        .I3(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I4(derived_rxd_vld),
        .I5(rx_reset),
        .O(\rx_data_packed_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006A6A0AAA)) 
    \rx_data_packed_state[1]_i_1 
       (.I0(\rx_data_packed_state_reg[1]_0 ),
        .I1(\rx_data_packed_state_reg[0]_0 ),
        .I2(RX_CLK_ENABLE_IN_0),
        .I3(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I4(derived_rxd_vld),
        .I5(rx_reset),
        .O(\rx_data_packed_state[1]_i_1_n_0 ));
  FDRE \rx_data_packed_state_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_packed_state[0]_i_1_n_0 ),
        .Q(\rx_data_packed_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \rx_data_packed_state_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_packed_state[1]_i_1_n_0 ),
        .Q(\rx_data_packed_state_reg[1]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFCA000000CA0)) 
    \rx_data_packed_word[0]_i_1 
       (.I0(D[8]),
        .I1(D[0]),
        .I2(\rx_data_packed_state_reg[0]_0 ),
        .I3(\rx_data_packed_state_reg[1]_0 ),
        .I4(derived_rxd_vld),
        .I5(\rx_data_packed_word_reg_n_0_[8] ),
        .O(\rx_data_packed_word[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[10]_i_1 
       (.I0(D[10]),
        .I1(D[2]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[11]_i_1 
       (.I0(D[11]),
        .I1(D[3]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[12]_i_1 
       (.I0(D[12]),
        .I1(D[4]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[13]_i_1 
       (.I0(D[13]),
        .I1(D[5]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[14]_i_1 
       (.I0(D[14]),
        .I1(D[6]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0CAA0A)) 
    \rx_data_packed_word[15]_i_1 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(\rx_data_packed_state_reg[1]_0 ),
        .I2(speed_is_10_100),
        .I3(RX_CLK_ENABLE_IN),
        .I4(derived_rxd_vld),
        .O(\rx_data_packed_word[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[15]_i_2 
       (.I0(D[15]),
        .I1(D[7]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCFA0CCCCC0A0)) 
    \rx_data_packed_word[1]_i_1 
       (.I0(D[1]),
        .I1(\rx_data_packed_word_reg_n_0_[9] ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[9]),
        .O(\rx_data_packed_word[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF07FF00FF00FF00)) 
    \rx_data_packed_word[23]_i_1 
       (.I0(\rx_data_packed_state_reg[0]_0 ),
        .I1(\rx_data_packed_state_reg[1]_0 ),
        .I2(derived_rxd_vld),
        .I3(rx_reset),
        .I4(RX_CLK_ENABLE_IN_0),
        .I5(\rx_data_valid_array_reg_n_0_[1][0] ),
        .O(\rx_data_packed_word[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC8C8C808)) 
    \rx_data_packed_word[23]_i_2 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(RX_CLK_ENABLE_IN_0),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[1]_0 ),
        .I4(\rx_data_packed_state_reg[0]_0 ),
        .O(\rx_data_packed_word[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCA000000CA0)) 
    \rx_data_packed_word[2]_i_1 
       (.I0(D[10]),
        .I1(D[2]),
        .I2(\rx_data_packed_state_reg[0]_0 ),
        .I3(\rx_data_packed_state_reg[1]_0 ),
        .I4(derived_rxd_vld),
        .I5(\rx_data_packed_word_reg_n_0_[10] ),
        .O(\rx_data_packed_word[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2202)) 
    \rx_data_packed_word[31]_i_1 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(derived_rxd_vld),
        .I2(speed_is_10_100),
        .I3(RX_CLK_ENABLE_IN),
        .I4(rx_reset),
        .O(\rx_data_packed_word[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEFEFAA)) 
    \rx_data_packed_word[31]_i_2 
       (.I0(rx_reset),
        .I1(RX_CLK_ENABLE_IN),
        .I2(speed_is_10_100),
        .I3(derived_rxd_vld),
        .I4(\rx_data_valid_array_reg_n_0_[1][0] ),
        .O(rx_reset_0));
  LUT6 #(
    .INIT(64'hCCCCCAF0CCCCCA00)) 
    \rx_data_packed_word[3]_i_1 
       (.I0(D[11]),
        .I1(\rx_data_packed_word_reg_n_0_[11] ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[3]),
        .O(\rx_data_packed_word[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCFA0CCCCC0A0)) 
    \rx_data_packed_word[4]_i_1 
       (.I0(D[4]),
        .I1(\rx_data_packed_word_reg_n_0_[12] ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[12]),
        .O(\rx_data_packed_word[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCFA0CCCCC0A0)) 
    \rx_data_packed_word[5]_i_1 
       (.I0(D[5]),
        .I1(\rx_data_packed_word_reg_n_0_[13] ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[13]),
        .O(\rx_data_packed_word[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCFA0CCCCC0A0)) 
    \rx_data_packed_word[6]_i_1 
       (.I0(D[6]),
        .I1(\rx_data_packed_word_reg_n_0_[14] ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[14]),
        .O(\rx_data_packed_word[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0202020)) 
    \rx_data_packed_word[7]_i_1 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(derived_rxd_vld),
        .I2(RX_CLK_ENABLE_IN_0),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAACF0AAAAAC00)) 
    \rx_data_packed_word[7]_i_2 
       (.I0(\rx_data_packed_word_reg_n_0_[15] ),
        .I1(D[7]),
        .I2(\rx_data_packed_state_reg[0]_0 ),
        .I3(\rx_data_packed_state_reg[1]_0 ),
        .I4(derived_rxd_vld),
        .I5(D[15]),
        .O(\rx_data_packed_word[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[8]_i_1 
       (.I0(D[8]),
        .I1(D[0]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCAC0C0)) 
    \rx_data_packed_word[9]_i_1 
       (.I0(D[9]),
        .I1(D[1]),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_packed_word[9]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[0]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[10]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[11]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[12]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[13]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[14]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[15]_i_2_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[8]),
        .Q(D[0]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[9]),
        .Q(D[1]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[10]),
        .Q(D[2]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[11]),
        .Q(D[3]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[1]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[12]),
        .Q(D[4]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[13]),
        .Q(D[5]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[14]),
        .Q(D[6]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[23]_i_2_n_0 ),
        .D(D[15]),
        .Q(D[7]),
        .R(\rx_data_packed_word[23]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[24] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [0]),
        .Q(D[8]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[25] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [1]),
        .Q(D[9]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[26] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [2]),
        .Q(D[10]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[27] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [3]),
        .Q(D[11]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[28] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [4]),
        .Q(D[12]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[29] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [5]),
        .Q(D[13]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[2]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[30] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [6]),
        .Q(D[14]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[31] 
       (.C(rx_mac_aclk),
        .CE(rx_reset_0),
        .D(\rx_data_packed_word_reg[31]_0 [7]),
        .Q(D[15]),
        .R(\rx_data_packed_word[31]_i_1_n_0 ));
  FDRE \rx_data_packed_word_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[3]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[4]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[5]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[6]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[7]_i_1_n_0 ),
        .D(\rx_data_packed_word[7]_i_2_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[8]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \rx_data_packed_word_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_packed_word[15]_i_1_n_0 ),
        .D(\rx_data_packed_word[9]_i_1_n_0 ),
        .Q(\rx_data_packed_word_reg_n_0_[9] ),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_data_valid_array[1][3]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(rx_data_packed_ready_reg_0),
        .O(\rx_data_words_array[1]_0 ));
  FDRE \rx_data_valid_array_reg[1][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_vld_packed_word_reg_n_0_[0] ),
        .Q(\rx_data_valid_array_reg_n_0_[1][0] ),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[1][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_vld_packed_word_reg_n_0_[1] ),
        .Q(\rx_data_valid_array_reg_n_0_[1][1] ),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[1][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_vld_packed_word_reg_n_0_[2] ),
        .Q(\rx_data_valid_array_reg_n_0_[1][2] ),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[1][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(p_4_in),
        .Q(\rx_data_valid_array_reg_n_0_[1][3] ),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[2][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_valid_array_reg_n_0_[1][0] ),
        .Q(data3[32]),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[2][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_valid_array_reg_n_0_[1][1] ),
        .Q(data3[33]),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[2][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_valid_array_reg_n_0_[1][2] ),
        .Q(data3[34]),
        .R(rx_reset));
  FDRE \rx_data_valid_array_reg[2][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_valid_array_reg_n_0_[1][3] ),
        .Q(data3[35]),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rx_data_vld_packed_word[0]_i_1 
       (.I0(\rx_data_vld_packed_word_reg_n_0_[0] ),
        .I1(rx_data_vld_packed_word),
        .I2(\rx_data_vld_packed_word[0]_i_3_n_0 ),
        .I3(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8088F0FF80880000)) 
    \rx_data_vld_packed_word[0]_i_2 
       (.I0(\rx_data_packed_state_reg[1]_0 ),
        .I1(\rx_data_packed_state_reg[0]_0 ),
        .I2(RX_CLK_ENABLE_IN),
        .I3(speed_is_10_100),
        .I4(derived_rxd_vld),
        .I5(\rx_data_valid_array_reg_n_0_[1][0] ),
        .O(rx_data_vld_packed_word));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \rx_data_vld_packed_word[0]_i_3 
       (.I0(derived_rxd_vld),
        .I1(\rx_data_vld_packed_word_reg_n_0_[1] ),
        .I2(\rx_data_packed_state_reg[0]_0 ),
        .I3(\rx_data_vld_packed_word_reg_n_0_[2] ),
        .I4(\rx_data_packed_state_reg[1]_0 ),
        .I5(p_4_in),
        .O(\rx_data_vld_packed_word[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA002A)) 
    \rx_data_vld_packed_word[1]_i_1 
       (.I0(\rx_data_vld_packed_word_reg_n_0_[1] ),
        .I1(rx_data_packed_state),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_vld_packed_word[1]_i_2_n_0 ),
        .I4(\rx_data_vld_packed_word[1]_i_3_n_0 ),
        .I5(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \rx_data_vld_packed_word[1]_i_2 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I3(derived_rxd_vld),
        .O(\rx_data_vld_packed_word[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hA8B8A888)) 
    \rx_data_vld_packed_word[1]_i_3 
       (.I0(\rx_data_vld_packed_word_reg_n_0_[2] ),
        .I1(derived_rxd_vld),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .I3(\rx_data_packed_state_reg[0]_0 ),
        .I4(p_4_in),
        .O(\rx_data_vld_packed_word[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8ABA8A8)) 
    \rx_data_vld_packed_word[2]_i_1 
       (.I0(\rx_data_vld_packed_word_reg_n_0_[2] ),
        .I1(\rx_data_vld_packed_word[2]_i_2_n_0 ),
        .I2(\rx_data_vld_packed_word[2]_i_3_n_0 ),
        .I3(\rx_data_vld_packed_word[2]_i_4_n_0 ),
        .I4(p_4_in),
        .I5(\rx_data_vld_packed_word[2]_i_5_n_0 ),
        .O(\rx_data_vld_packed_word[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h11F1)) 
    \rx_data_vld_packed_word[2]_i_2 
       (.I0(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I1(derived_rxd_vld),
        .I2(speed_is_10_100),
        .I3(RX_CLK_ENABLE_IN),
        .O(\rx_data_vld_packed_word[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_data_vld_packed_word[2]_i_3 
       (.I0(\rx_data_packed_state_reg[1]_0 ),
        .I1(\rx_data_packed_state_reg[0]_0 ),
        .O(\rx_data_vld_packed_word[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \rx_data_vld_packed_word[2]_i_4 
       (.I0(derived_rxd_vld),
        .I1(\rx_data_packed_state_reg[0]_0 ),
        .I2(\rx_data_packed_state_reg[1]_0 ),
        .O(\rx_data_vld_packed_word[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \rx_data_vld_packed_word[2]_i_5 
       (.I0(RX_CLK_ENABLE_IN_0),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(derived_rxd_vld),
        .I3(\rx_data_packed_state_reg[1]_0 ),
        .I4(\rx_data_packed_state_reg[0]_0 ),
        .I5(rx_reset),
        .O(\rx_data_vld_packed_word[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF2F2AAF2)) 
    \rx_data_vld_packed_word[3]_i_1 
       (.I0(p_4_in),
        .I1(\rx_data_valid_array_reg_n_0_[1][0] ),
        .I2(derived_rxd_vld),
        .I3(speed_is_10_100),
        .I4(RX_CLK_ENABLE_IN),
        .O(\rx_data_vld_packed_word[3]_i_1_n_0 ));
  FDRE \rx_data_vld_packed_word_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[0]_i_1_n_0 ),
        .Q(\rx_data_vld_packed_word_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[1]_i_1_n_0 ),
        .Q(\rx_data_vld_packed_word_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[2]_i_1_n_0 ),
        .Q(\rx_data_vld_packed_word_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_data_vld_packed_word_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_data_vld_packed_word[3]_i_1_n_0 ),
        .Q(p_4_in),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_data_words_array[2][31]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(\rx_data_packed_ready_array_reg_n_0_[1] ),
        .O(\rx_data_words_array[2]_1 ));
  FDRE \rx_data_words_array_reg[1][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[0] ),
        .Q(\rx_data_words_array_reg_n_0_[1][0] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[10] ),
        .Q(\rx_data_words_array_reg_n_0_[1][10] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[11] ),
        .Q(\rx_data_words_array_reg_n_0_[1][11] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[12] ),
        .Q(\rx_data_words_array_reg_n_0_[1][12] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[13] ),
        .Q(\rx_data_words_array_reg_n_0_[1][13] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[14] ),
        .Q(\rx_data_words_array_reg_n_0_[1][14] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[15] ),
        .Q(\rx_data_words_array_reg_n_0_[1][15] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[0]),
        .Q(p_0_in__0__0[0]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[1]),
        .Q(p_0_in__0__0[1]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[2]),
        .Q(p_0_in__0__0[2]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[3]),
        .Q(p_0_in__0__0[3]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[1] ),
        .Q(\rx_data_words_array_reg_n_0_[1][1] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[4]),
        .Q(p_0_in__0__0[4]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[5]),
        .Q(p_0_in__0__0[5]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[6]),
        .Q(p_0_in__0__0[6]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[7]),
        .Q(p_0_in__0__0[7]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][24] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[8]),
        .Q(p_0_in__0__0[8]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][25] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[9]),
        .Q(p_0_in__0__0[9]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][26] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[10]),
        .Q(p_0_in__0__0[10]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][27] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[11]),
        .Q(p_0_in__0__0[11]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][28] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[12]),
        .Q(p_0_in__0__0[12]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][29] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[13]),
        .Q(p_0_in__0__0[13]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[2] ),
        .Q(\rx_data_words_array_reg_n_0_[1][2] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][30] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[14]),
        .Q(p_0_in__0__0[14]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][31] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(D[15]),
        .Q(p_0_in__0__0[15]),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[3] ),
        .Q(\rx_data_words_array_reg_n_0_[1][3] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[4] ),
        .Q(\rx_data_words_array_reg_n_0_[1][4] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[5] ),
        .Q(\rx_data_words_array_reg_n_0_[1][5] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[6] ),
        .Q(\rx_data_words_array_reg_n_0_[1][6] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[7] ),
        .Q(\rx_data_words_array_reg_n_0_[1][7] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[8] ),
        .Q(\rx_data_words_array_reg_n_0_[1][8] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[1][9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[1]_0 ),
        .D(\rx_data_packed_word_reg_n_0_[9] ),
        .Q(\rx_data_words_array_reg_n_0_[1][9] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][0] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][0] ),
        .Q(\rx_data_words_array_reg_n_0_[2][0] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][10] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][10] ),
        .Q(\rx_data_words_array_reg_n_0_[2][10] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][11] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][11] ),
        .Q(\rx_data_words_array_reg_n_0_[2][11] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][12] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][12] ),
        .Q(\rx_data_words_array_reg_n_0_[2][12] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][13] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][13] ),
        .Q(\rx_data_words_array_reg_n_0_[2][13] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][14] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][14] ),
        .Q(\rx_data_words_array_reg_n_0_[2][14] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][15] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][15] ),
        .Q(\rx_data_words_array_reg_n_0_[2][15] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][16] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[0]),
        .Q(\rx_data_words_array_reg_n_0_[2][16] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][17] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[1]),
        .Q(\rx_data_words_array_reg_n_0_[2][17] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][18] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[2]),
        .Q(\rx_data_words_array_reg_n_0_[2][18] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][19] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[3]),
        .Q(\rx_data_words_array_reg_n_0_[2][19] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][1] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][1] ),
        .Q(\rx_data_words_array_reg_n_0_[2][1] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][20] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[4]),
        .Q(\rx_data_words_array_reg_n_0_[2][20] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][21] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[5]),
        .Q(\rx_data_words_array_reg_n_0_[2][21] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][22] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[6]),
        .Q(\rx_data_words_array_reg_n_0_[2][22] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][23] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[7]),
        .Q(\rx_data_words_array_reg_n_0_[2][23] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][24] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[8]),
        .Q(\rx_data_words_array_reg_n_0_[2][24] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][25] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[9]),
        .Q(\rx_data_words_array_reg_n_0_[2][25] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][26] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[10]),
        .Q(\rx_data_words_array_reg_n_0_[2][26] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][27] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[11]),
        .Q(\rx_data_words_array_reg_n_0_[2][27] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][28] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[12]),
        .Q(\rx_data_words_array_reg_n_0_[2][28] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][29] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[13]),
        .Q(\rx_data_words_array_reg_n_0_[2][29] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][2] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][2] ),
        .Q(\rx_data_words_array_reg_n_0_[2][2] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][30] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[14]),
        .Q(\rx_data_words_array_reg_n_0_[2][30] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][31] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(p_0_in__0__0[15]),
        .Q(\rx_data_words_array_reg_n_0_[2][31] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][3] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][3] ),
        .Q(\rx_data_words_array_reg_n_0_[2][3] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][4] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][4] ),
        .Q(\rx_data_words_array_reg_n_0_[2][4] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][5] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][5] ),
        .Q(\rx_data_words_array_reg_n_0_[2][5] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][6] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][6] ),
        .Q(\rx_data_words_array_reg_n_0_[2][6] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][7] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][7] ),
        .Q(\rx_data_words_array_reg_n_0_[2][7] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][8] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][8] ),
        .Q(\rx_data_words_array_reg_n_0_[2][8] ),
        .R(rx_reset));
  FDRE \rx_data_words_array_reg[2][9] 
       (.C(rx_mac_aclk),
        .CE(\rx_data_words_array[2]_1 ),
        .D(\rx_data_words_array_reg_n_0_[1][9] ),
        .Q(\rx_data_words_array_reg_n_0_[2][9] ),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[0]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[0]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[10]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[10]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[1]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[1]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[2]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[2]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[3]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[3]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[4]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[4]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[5]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[5]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[6]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[6]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[7]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[7]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[8]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[8]),
        .R(rx_reset));
  FDRE \rxclclk_rxd_mem_last_read_out_ptr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\gray_to_bin_inferred__0/rxclclk_rxd_mem_last_read_out_ptr_d1[9]_i_1_n_0 ),
        .Q(rxclclk_rxd_mem_last_read_out_ptr_d1[9]),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[0]_i_1 
       (.I0(\SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY_n_0 ),
        .I1(data_out1_out),
        .I2(data_out3_out),
        .I3(gray_to_bin__0[5]),
        .I4(data_out2_out),
        .I5(data_out0_out),
        .O(gray_to_bin__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[1]_i_1 
       (.I0(data_out0_out),
        .I1(data_out2_out),
        .I2(gray_to_bin__0[5]),
        .I3(data_out3_out),
        .I4(data_out1_out),
        .O(gray_to_bin__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[2]_i_1 
       (.I0(data_out1_out),
        .I1(data_out3_out),
        .I2(gray_to_bin__0[5]),
        .I3(data_out2_out),
        .O(gray_to_bin__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[3]_i_1 
       (.I0(data_out2_out),
        .I1(gray_to_bin__0[5]),
        .I2(data_out3_out),
        .O(gray_to_bin__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[4]_i_1 
       (.I0(data_out3_out),
        .I1(gray_to_bin__0[5]),
        .O(gray_to_bin__0[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[5]_i_1 
       (.I0(data_out4_out),
        .I1(data_out6_out),
        .I2(data_out8_out),
        .I3(data_out34_out),
        .I4(data_out7_out),
        .I5(data_out5_out),
        .O(gray_to_bin__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[6]_i_1 
       (.I0(data_out5_out),
        .I1(data_out7_out),
        .I2(data_out34_out),
        .I3(data_out8_out),
        .I4(data_out6_out),
        .O(gray_to_bin__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[7]_i_1 
       (.I0(data_out6_out),
        .I1(data_out8_out),
        .I2(data_out34_out),
        .I3(data_out7_out),
        .O(gray_to_bin__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[8]_i_1 
       (.I0(data_out7_out),
        .I1(data_out34_out),
        .I2(data_out8_out),
        .O(gray_to_bin__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rxclclk_rxs_mem_last_read_out_ptr_d1[9]_i_1 
       (.I0(data_out8_out),
        .I1(data_out34_out),
        .O(gray_to_bin__0[9]));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[0]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[1]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[2]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[3]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[4]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[5]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[6]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[7]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[8]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \rxclclk_rxs_mem_last_read_out_ptr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(gray_to_bin__0[9]),
        .Q(\rxclclk_rxs_mem_last_read_out_ptr_d1_reg_n_0_[9] ),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h750030FF)) 
    \rxd_mem_addr_cntr[0]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[0]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \rxd_mem_addr_cntr[10]_i_1__0 
       (.I0(autoInsertWord4VlanTag),
        .I1(autoInsertWord5VlanTag),
        .I2(\rxd_mem_addr_cntr[10]_i_5_n_0 ),
        .I3(RX_CLK_ENABLE_IN_0),
        .I4(rxd_addr_cntr_load),
        .O(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7474747447747474)) 
    \rxd_mem_addr_cntr[10]_i_2__0 
       (.I0(\rxd_mem_addr_cntr[10]_i_6__0_n_0 ),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I5(\rxd_mem_addr_cntr[10]_i_7__0_n_0 ),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h8000C000F0000000)) 
    \rxd_mem_addr_cntr[10]_i_3 
       (.I0(\first_vlan_tag_bram_value_d18_reg_n_0_[31] ),
        .I1(\rxd_mem_addr_cntr[10]_i_8__0_n_0 ),
        .I2(Q),
        .I3(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [6]),
        .I4(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [2]),
        .I5(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [3]),
        .O(autoInsertWord4VlanTag));
  LUT6 #(
    .INIT(64'h4000400000004000)) 
    \rxd_mem_addr_cntr[10]_i_4__0 
       (.I0(\rxd_mem_addr_cntr[10]_i_9__0_n_0 ),
        .I1(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [6]),
        .I2(p_6_in),
        .I3(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [3]),
        .I4(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [2]),
        .I5(\second_vlan_tag_bram_value_d22_reg_n_0_[31] ),
        .O(autoInsertWord5VlanTag));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rxd_mem_addr_cntr[10]_i_5 
       (.I0(p_0_in),
        .I1(rxd_addr_cntr_en),
        .I2(stripWord4VlanTag),
        .O(\rxd_mem_addr_cntr[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \rxd_mem_addr_cntr[10]_i_6__0 
       (.I0(rxd_mem_next_available4write_ptr_reg[10]),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .O(\rxd_mem_addr_cntr[10]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rxd_mem_addr_cntr[10]_i_7__0 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I1(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .O(\rxd_mem_addr_cntr[10]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \rxd_mem_addr_cntr[10]_i_8__0 
       (.I0(first_tag_is_vlan_TPID_2_d15_reg_0),
        .I1(first_tag_is_vlan_TPID_3_d15_reg_0),
        .I2(first_tag_is_vlan_TPID_1_d15_reg_0),
        .I3(first_tag_is_vlan_TPID_0_d15_reg_0),
        .I4(\rxd_mem_addr_cntr[10]_i_3_0 ),
        .O(\rxd_mem_addr_cntr[10]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \rxd_mem_addr_cntr[10]_i_9__0 
       (.I0(\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .I1(second_tag_is_vlan_TPID_1_d19_reg_0),
        .I2(second_tag_is_vlan_TPID_0_d19_reg_0),
        .I3(second_tag_is_vlan_TPID_2_d19_reg_0),
        .I4(second_tag_is_vlan_TPID_3_d19_reg_0),
        .O(\rxd_mem_addr_cntr[10]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h750075FF30FF3000)) 
    \rxd_mem_addr_cntr[1]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[1]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h47747474)) 
    \rxd_mem_addr_cntr[2]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[2]_i_2_n_0 ),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \rxd_mem_addr_cntr[2]_i_2 
       (.I0(rxd_mem_next_available4write_ptr_reg[2]),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .O(\rxd_mem_addr_cntr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4774747474747474)) 
    \rxd_mem_addr_cntr[3]_i_1__0 
       (.I0(\rxd_mem_addr_cntr[3]_i_2_n_0 ),
        .I1(rxd_addr_cntr_load),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \rxd_mem_addr_cntr[3]_i_2 
       (.I0(rxd_mem_next_available4write_ptr_reg[3]),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .O(\rxd_mem_addr_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h75FF3000750030FF)) 
    \rxd_mem_addr_cntr[4]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[4]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I5(\rxd_mem_addr_cntr[4]_i_2__0_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxd_mem_addr_cntr[4]_i_2__0 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .O(\rxd_mem_addr_cntr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h75FF3000750030FF)) 
    \rxd_mem_addr_cntr[5]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[5]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I5(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxd_mem_addr_cntr[5]_i_2__0 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .O(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h75FF3000750030FF)) 
    \rxd_mem_addr_cntr[6]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[6]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I5(\rxd_mem_addr_cntr[6]_i_2_n_0 ),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxd_mem_addr_cntr[6]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I3(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .O(\rxd_mem_addr_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h75FF3000750030FF)) 
    \rxd_mem_addr_cntr[7]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[7]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I5(\rxd_mem_addr_cntr[7]_i_2_n_0 ),
        .O(p_0_in__0[7]));
  LUT3 #(
    .INIT(8'hDF)) 
    \rxd_mem_addr_cntr[7]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I1(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .O(\rxd_mem_addr_cntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h75FF3000750030FF)) 
    \rxd_mem_addr_cntr[8]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[8]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I5(\rxd_mem_addr_cntr[10]_i_7__0_n_0 ),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h750030FF75FF3000)) 
    \rxd_mem_addr_cntr[9]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I1(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I2(rxd_mem_next_available4write_ptr_reg[9]),
        .I3(rxd_addr_cntr_load),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I5(\rxd_mem_addr_cntr[9]_i_2_n_0 ),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \rxd_mem_addr_cntr[9]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I1(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I2(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I3(\rxd_mem_addr_cntr[5]_i_2__0_n_0 ),
        .I4(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .O(\rxd_mem_addr_cntr[9]_i_2_n_0 ));
  FDRE \rxd_mem_addr_cntr_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[10] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[10]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[8]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .R(rx_reset));
  FDRE \rxd_mem_addr_cntr_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rxd_mem_addr_cntr[10]_i_1__0_n_0 ),
        .D(p_0_in__0[9]),
        .Q(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[0]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[0]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[0]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[0]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[10]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[10]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[10]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[10]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[1]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[1]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[1]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[1]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[2]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[2]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[2]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[2]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[3]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[3]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[3]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[3]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[4]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[4]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[4]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[4]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[5]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[5]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[5]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[5]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[6]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[6]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[6]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[6]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[7]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[7]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[7]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[7]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[8]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[8]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[8]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[8]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    \rxd_mem_last_read_out_ptr_reg[9]_i_1__0 
       (.I0(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I1(rxd_mem_last_read_out_ptr_reg[9]),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I3(rxclclk_rxd_mem_last_read_out_ptr_d1[9]),
        .I4(rxd_addr_cntr_en),
        .I5(rxd_addr_cntr_load),
        .O(rxd_mem_last_read_out_ptr_cmb[9]));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[0]),
        .Q(rxd_mem_last_read_out_ptr_reg[0]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[10]),
        .Q(rxd_mem_last_read_out_ptr_reg[10]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[1]),
        .Q(rxd_mem_last_read_out_ptr_reg[1]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[2]),
        .Q(rxd_mem_last_read_out_ptr_reg[2]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[3]),
        .Q(rxd_mem_last_read_out_ptr_reg[3]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[4]),
        .Q(rxd_mem_last_read_out_ptr_reg[4]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[5]),
        .Q(rxd_mem_last_read_out_ptr_reg[5]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[6]),
        .Q(rxd_mem_last_read_out_ptr_reg[6]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[7]),
        .Q(rxd_mem_last_read_out_ptr_reg[7]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[8]),
        .Q(rxd_mem_last_read_out_ptr_reg[8]),
        .S(rx_reset));
  FDSE \rxd_mem_last_read_out_ptr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_last_read_out_ptr_cmb[9]),
        .Q(rxd_mem_last_read_out_ptr_reg[9]),
        .S(rx_reset));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[0]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[0]),
        .O(rxd_mem_next_available4write_ptr_cmb[0]));
  LUT3 #(
    .INIT(8'hFD)) 
    \rxd_mem_next_available4write_ptr_reg[10]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(rx_reset),
        .O(rxs_mem_next_available4write_ptr_reg));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[10]_i_2 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[10]),
        .O(rxd_mem_next_available4write_ptr_cmb[10]));
  LUT4 #(
    .INIT(16'h1011)) 
    \rxd_mem_next_available4write_ptr_reg[10]_i_3 
       (.I0(rxd_addr_cntr_en),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_sequential_receive_frame_current_state[0]_i_3_n_0 ),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[1]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[1]),
        .O(rxd_mem_next_available4write_ptr_cmb[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[2]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[2]),
        .O(rxd_mem_next_available4write_ptr_cmb[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[3]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[3]),
        .O(rxd_mem_next_available4write_ptr_cmb[3]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[4]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[4]),
        .O(rxd_mem_next_available4write_ptr_cmb[4]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[5]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[5]),
        .O(rxd_mem_next_available4write_ptr_cmb[5]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[6]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[6]),
        .O(rxd_mem_next_available4write_ptr_cmb[6]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[7]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[7]),
        .O(rxd_mem_next_available4write_ptr_cmb[7]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[8]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[8]),
        .O(rxd_mem_next_available4write_ptr_cmb[8]));
  LUT4 #(
    .INIT(16'h2F22)) 
    \rxd_mem_next_available4write_ptr_reg[9]_i_1 
       (.I0(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I2(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I3(rxd_mem_next_available4write_ptr_reg[9]),
        .O(rxd_mem_next_available4write_ptr_cmb[9]));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[0]),
        .Q(rxd_mem_next_available4write_ptr_reg[0]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[10]),
        .Q(rxd_mem_next_available4write_ptr_reg[10]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[1]),
        .Q(rxd_mem_next_available4write_ptr_reg[1]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[2]),
        .Q(rxd_mem_next_available4write_ptr_reg[2]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[3]),
        .Q(rxd_mem_next_available4write_ptr_reg[3]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[4]),
        .Q(rxd_mem_next_available4write_ptr_reg[4]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[5]),
        .Q(rxd_mem_next_available4write_ptr_reg[5]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[6]),
        .Q(rxd_mem_next_available4write_ptr_reg[6]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[7]),
        .Q(rxd_mem_next_available4write_ptr_reg[7]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[8]),
        .Q(rxd_mem_next_available4write_ptr_reg[8]),
        .R(rx_reset));
  FDRE \rxd_mem_next_available4write_ptr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(rxd_mem_next_available4write_ptr_cmb[9]),
        .Q(rxd_mem_next_available4write_ptr_reg[9]),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'h111F1111)) 
    \rxs_mem_addr_cntr[0]_i_1 
       (.I0(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I1(rxs_mem_addr_cntr__0[0]),
        .I2(rx_reset),
        .I3(\rxs_mem_next_available4write_ptr_reg[0]_i_2_n_0 ),
        .I4(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .O(\rxs_mem_addr_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10FF1010)) 
    \rxs_mem_addr_cntr[1]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[1]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[1]),
        .I5(rxs_mem_addr_cntr__0[0]),
        .O(\rxs_mem_addr_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFEBFFEB)) 
    \rxs_mem_addr_cntr[2]_i_1 
       (.I0(\rxs_mem_addr_cntr[2]_i_2_n_0 ),
        .I1(\rxs_mem_addr_cntr[3]_i_2_n_0 ),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(rx_reset),
        .I4(\rxs_mem_next_available4write_ptr_reg[2]_i_2_n_0 ),
        .I5(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .O(\rxs_mem_addr_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB99DB99DB99D)) 
    \rxs_mem_addr_cntr[2]_i_2 
       (.I0(receive_frame_current_state[3]),
        .I1(receive_frame_current_state[2]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[1]),
        .I4(\rxs_mem_addr_cntr[9]_i_5_n_0 ),
        .I5(rxs_mem_addr_cntr__0[9]),
        .O(\rxs_mem_addr_cntr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF414441444144)) 
    \rxs_mem_addr_cntr[3]_i_1 
       (.I0(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I1(rxs_mem_addr_cntr__0[3]),
        .I2(\rxs_mem_addr_cntr[3]_i_2_n_0 ),
        .I3(rxs_mem_addr_cntr__0[2]),
        .I4(\rxs_mem_next_available4write_ptr_reg[3]_i_1_n_0 ),
        .I5(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .O(\rxs_mem_addr_cntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rxs_mem_addr_cntr[3]_i_2 
       (.I0(rxs_mem_addr_cntr__0[1]),
        .I1(rxs_mem_addr_cntr__0[0]),
        .O(\rxs_mem_addr_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF1010101010FF)) 
    \rxs_mem_addr_cntr[4]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[4]),
        .I5(\rxs_mem_addr_cntr[4]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rxs_mem_addr_cntr[4]_i_2 
       (.I0(rxs_mem_addr_cntr__0[0]),
        .I1(rxs_mem_addr_cntr__0[1]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(rxs_mem_addr_cntr__0[2]),
        .O(\rxs_mem_addr_cntr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF1010101010FF)) 
    \rxs_mem_addr_cntr[5]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[5]),
        .I5(\rxs_mem_addr_cntr[5]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxs_mem_addr_cntr[5]_i_2 
       (.I0(rxs_mem_addr_cntr__0[2]),
        .I1(rxs_mem_addr_cntr__0[3]),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(rxs_mem_addr_cntr__0[0]),
        .I4(rxs_mem_addr_cntr__0[4]),
        .O(\rxs_mem_addr_cntr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \rxs_mem_addr_cntr[6]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[6]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(\rxs_mem_addr_cntr[6]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \rxs_mem_addr_cntr[6]_i_2 
       (.I0(rxs_mem_addr_cntr__0[6]),
        .I1(rxs_mem_addr_cntr__0[2]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(\rxs_mem_addr_cntr[3]_i_2_n_0 ),
        .I4(rxs_mem_addr_cntr__0[4]),
        .I5(rxs_mem_addr_cntr__0[5]),
        .O(\rxs_mem_addr_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF1010101010FF)) 
    \rxs_mem_addr_cntr[7]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[7]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[7]),
        .I5(\rxs_mem_addr_cntr[7]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \rxs_mem_addr_cntr[7]_i_2 
       (.I0(\rxs_mem_addr_cntr[3]_i_2_n_0 ),
        .I1(rxs_mem_addr_cntr__0[4]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(rxs_mem_addr_cntr__0[2]),
        .I4(rxs_mem_addr_cntr__0[5]),
        .I5(rxs_mem_addr_cntr__0[6]),
        .O(\rxs_mem_addr_cntr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h10FF1010101010FF)) 
    \rxs_mem_addr_cntr[8]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[8]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[8]),
        .I5(\rxs_mem_addr_cntr[8]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rxs_mem_addr_cntr[8]_i_2 
       (.I0(rxs_mem_addr_cntr__0[6]),
        .I1(rxs_mem_addr_cntr__0[5]),
        .I2(\rxs_mem_addr_cntr[8]_i_3_n_0 ),
        .I3(rxs_mem_addr_cntr__0[1]),
        .I4(rxs_mem_addr_cntr__0[0]),
        .I5(rxs_mem_addr_cntr__0[7]),
        .O(\rxs_mem_addr_cntr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rxs_mem_addr_cntr[8]_i_3 
       (.I0(rxs_mem_addr_cntr__0[4]),
        .I1(rxs_mem_addr_cntr__0[3]),
        .I2(rxs_mem_addr_cntr__0[2]),
        .O(\rxs_mem_addr_cntr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AB2A00)) 
    \rxs_mem_addr_cntr[9]_i_1 
       (.I0(RX_CLK_ENABLE_IN_0),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[1]),
        .I3(receive_frame_current_state[3]),
        .I4(receive_frame_current_state[2]),
        .I5(rx_reset),
        .O(\rxs_mem_addr_cntr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10FF10FF10FF1010)) 
    \rxs_mem_addr_cntr[9]_i_2 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .I2(\rxs_mem_addr_cntr[9]_i_3_n_0 ),
        .I3(\rxs_mem_addr_cntr[9]_i_4_n_0 ),
        .I4(rxs_mem_addr_cntr__0[9]),
        .I5(\rxs_mem_addr_cntr[9]_i_5_n_0 ),
        .O(\rxs_mem_addr_cntr[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rxs_mem_addr_cntr[9]_i_3 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .O(\rxs_mem_addr_cntr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \rxs_mem_addr_cntr[9]_i_4 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[1]),
        .I2(receive_frame_current_state[3]),
        .I3(receive_frame_current_state[2]),
        .I4(rx_reset),
        .I5(\rxs_mem_addr_cntr[2]_i_2_n_0 ),
        .O(\rxs_mem_addr_cntr[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \rxs_mem_addr_cntr[9]_i_5 
       (.I0(rxs_mem_addr_cntr__0[8]),
        .I1(rxs_mem_addr_cntr__0[7]),
        .I2(rxs_mem_addr_cntr__0[0]),
        .I3(rxs_mem_addr_cntr__0[1]),
        .I4(\rxs_mem_addr_cntr[9]_i_6_n_0 ),
        .O(\rxs_mem_addr_cntr[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rxs_mem_addr_cntr[9]_i_6 
       (.I0(rxs_mem_addr_cntr__0[6]),
        .I1(rxs_mem_addr_cntr__0[5]),
        .I2(rxs_mem_addr_cntr__0[2]),
        .I3(rxs_mem_addr_cntr__0[3]),
        .I4(rxs_mem_addr_cntr__0[4]),
        .O(\rxs_mem_addr_cntr[9]_i_6_n_0 ));
  FDRE \rxs_mem_addr_cntr_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[0]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[0]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[1]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[1]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[2]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[2]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[3]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[3]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[4]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[4]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[5]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[5]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[6]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[6]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[7]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[7]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[8] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[8]_i_1_n_0 ),
        .Q(rxs_mem_addr_cntr__0[8]),
        .R(1'b0));
  FDRE \rxs_mem_addr_cntr_reg[9] 
       (.C(rx_mac_aclk),
        .CE(\rxs_mem_addr_cntr[9]_i_1_n_0 ),
        .D(\rxs_mem_addr_cntr[9]_i_2_n_0 ),
        .Q(rxs_mem_addr_cntr__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[0]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[0]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF1FD5555D5D55757)) 
    \rxs_mem_next_available4write_ptr_reg[0]_i_2 
       (.I0(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ),
        .I1(receive_frame_current_state[0]),
        .I2(receive_frame_current_state[2]),
        .I3(rxs_mem_addr_cntr__0[0]),
        .I4(receive_frame_current_state[3]),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[1]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[1]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[1]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[1]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxs_mem_next_available4write_ptr_reg[2]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[2]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77377F7F40000101)) 
    \rxs_mem_next_available4write_ptr_reg[2]_i_2 
       (.I0(receive_frame_current_state[2]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[1]),
        .I3(rxs_mem_addr_cntr__0[2]),
        .I4(receive_frame_current_state[0]),
        .I5(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ),
        .O(\rxs_mem_next_available4write_ptr_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[3]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[3]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[3]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[3]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[4]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[4]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[4]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[5]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[5]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[5]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[6]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[6]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[6]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[6]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[7]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[7]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[7]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[7]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[8]_i_1 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[8]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCE00DFFF8811FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[8]_i_2 
       (.I0(receive_frame_current_state[0]),
        .I1(receive_frame_current_state[2]),
        .I2(rxs_mem_addr_cntr__0[8]),
        .I3(receive_frame_current_state[3]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_1__0 
       (.I0(rx_reset),
        .I1(\rxs_mem_next_available4write_ptr_reg[9]_i_2_n_0 ),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCC40FF7FC003FFFF)) 
    \rxs_mem_next_available4write_ptr_reg[9]_i_2 
       (.I0(rxs_mem_addr_cntr__0[9]),
        .I1(receive_frame_current_state[3]),
        .I2(receive_frame_current_state[0]),
        .I3(receive_frame_current_state[2]),
        .I4(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[9] ),
        .I5(receive_frame_current_state[1]),
        .O(\rxs_mem_next_available4write_ptr_reg[9]_i_2_n_0 ));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[0]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[1]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[2]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[3]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[4]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[5]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[6]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[7]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[8]_i_1_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rxs_mem_next_available4write_ptr_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rxs_mem_next_available4write_ptr_reg),
        .D(\rxs_mem_next_available4write_ptr_reg[9]_i_1__0_n_0 ),
        .Q(\rxs_mem_next_available4write_ptr_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[0]_i_1 
       (.I0(\rxs_status_word_1_reg[0]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[0]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [0]),
        .O(rxs_status_word_1_cmb[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[0]_i_2 
       (.I0(rxs_status_word_1_reg[0]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[10]_i_1 
       (.I0(\rxs_status_word_1_reg[10]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[10]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [10]),
        .O(rxs_status_word_1_cmb[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[10]_i_2 
       (.I0(rxs_status_word_1_reg[10]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[16]_i_1 
       (.I0(rxs_status_word_1_reg[16]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(frame_length_bytes_lat[0]),
        .O(rxs_status_word_1_cmb[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[17]_i_1 
       (.I0(rxs_status_word_1_reg[17]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[1]),
        .O(rxs_status_word_1_cmb[17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[18]_i_1 
       (.I0(rxs_status_word_1_reg[18]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[2]),
        .O(rxs_status_word_1_cmb[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[19]_i_1 
       (.I0(rxs_status_word_1_reg[19]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[3]),
        .O(rxs_status_word_1_cmb[19]));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[1]_i_1 
       (.I0(\rxs_status_word_1_reg[1]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[1]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [1]),
        .O(rxs_status_word_1_cmb[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[1]_i_2 
       (.I0(rxs_status_word_1_reg[1]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[20]_i_1 
       (.I0(rxs_status_word_1_reg[20]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[4]),
        .O(rxs_status_word_1_cmb[20]));
  LUT3 #(
    .INIT(8'hFB)) 
    \rxs_status_word_1_reg[20]_i_3 
       (.I0(saveAutoInsertWord4VlanTag),
        .I1(saveStripWord4VlanTag),
        .I2(saveAutoInsertWord5VlanTag),
        .O(\rxs_status_word_1_reg[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rxs_status_word_1_reg[20]_i_4 
       (.I0(saveAutoInsertWord5VlanTag),
        .I1(saveStripWord4VlanTag),
        .I2(saveAutoInsertWord4VlanTag),
        .O(\rxs_status_word_1_reg[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rxs_status_word_1_reg[20]_i_5 
       (.I0(saveAutoInsertWord4VlanTag),
        .I1(saveStripWord4VlanTag),
        .I2(saveAutoInsertWord5VlanTag),
        .I3(frame_length_bytes_lat[4]),
        .O(\rxs_status_word_1_reg[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \rxs_status_word_1_reg[20]_i_6 
       (.I0(saveAutoInsertWord4VlanTag),
        .I1(saveStripWord4VlanTag),
        .I2(saveAutoInsertWord5VlanTag),
        .I3(frame_length_bytes_lat[3]),
        .O(\rxs_status_word_1_reg[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA696)) 
    \rxs_status_word_1_reg[20]_i_7 
       (.I0(frame_length_bytes_lat[2]),
        .I1(saveAutoInsertWord4VlanTag),
        .I2(saveStripWord4VlanTag),
        .I3(saveAutoInsertWord5VlanTag),
        .O(\rxs_status_word_1_reg[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[21]_i_1 
       (.I0(rxs_status_word_1_reg[21]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[5]),
        .O(rxs_status_word_1_cmb[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[22]_i_1 
       (.I0(rxs_status_word_1_reg[22]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[6]),
        .O(rxs_status_word_1_cmb[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[23]_i_1 
       (.I0(rxs_status_word_1_reg[23]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[7]),
        .O(rxs_status_word_1_cmb[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[24]_i_1 
       (.I0(rxs_status_word_1_reg[24]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[8]),
        .O(rxs_status_word_1_cmb[24]));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[24]_i_3 
       (.I0(frame_length_bytes_lat[7]),
        .I1(frame_length_bytes_lat[8]),
        .O(\rxs_status_word_1_reg[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[24]_i_4 
       (.I0(frame_length_bytes_lat[6]),
        .I1(frame_length_bytes_lat[7]),
        .O(\rxs_status_word_1_reg[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[24]_i_5 
       (.I0(frame_length_bytes_lat[5]),
        .I1(frame_length_bytes_lat[6]),
        .O(\rxs_status_word_1_reg[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[24]_i_6 
       (.I0(frame_length_bytes_lat[4]),
        .I1(frame_length_bytes_lat[5]),
        .O(\rxs_status_word_1_reg[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \rxs_status_word_1_reg[25]_i_1 
       (.I0(rxs_status_word_1_reg[25]),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_addr_cntr_load),
        .I3(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I4(in12[9]),
        .O(rxs_status_word_1_cmb[25]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[26]_i_1 
       (.I0(in12[10]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[26]),
        .O(rxs_status_word_1_cmb[26]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[27]_i_1 
       (.I0(in12[11]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[27]),
        .O(rxs_status_word_1_cmb[27]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[28]_i_1 
       (.I0(in12[12]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[28]),
        .O(rxs_status_word_1_cmb[28]));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[28]_i_3 
       (.I0(frame_length_bytes_lat[11]),
        .I1(frame_length_bytes_lat[12]),
        .O(\rxs_status_word_1_reg[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[28]_i_4 
       (.I0(frame_length_bytes_lat[10]),
        .I1(frame_length_bytes_lat[11]),
        .O(\rxs_status_word_1_reg[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[28]_i_5 
       (.I0(frame_length_bytes_lat[9]),
        .I1(frame_length_bytes_lat[10]),
        .O(\rxs_status_word_1_reg[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[28]_i_6 
       (.I0(frame_length_bytes_lat[8]),
        .I1(frame_length_bytes_lat[9]),
        .O(\rxs_status_word_1_reg[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[29]_i_1 
       (.I0(in12[13]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[29]),
        .O(rxs_status_word_1_cmb[29]));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[2]_i_1 
       (.I0(\rxs_status_word_1_reg[2]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[2]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [2]),
        .O(rxs_status_word_1_cmb[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[2]_i_2 
       (.I0(rxs_status_word_1_reg[2]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[30]_i_1 
       (.I0(in12[14]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[30]),
        .O(rxs_status_word_1_cmb[30]));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \rxs_status_word_1_reg[31]_i_1 
       (.I0(in12[15]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(rxs_status_word_1_reg[31]),
        .O(rxs_status_word_1_cmb[31]));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[31]_i_3 
       (.I0(frame_length_bytes_lat[14]),
        .I1(frame_length_bytes_lat[15]),
        .O(\rxs_status_word_1_reg[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[31]_i_4 
       (.I0(frame_length_bytes_lat[13]),
        .I1(frame_length_bytes_lat[14]),
        .O(\rxs_status_word_1_reg[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rxs_status_word_1_reg[31]_i_5 
       (.I0(frame_length_bytes_lat[12]),
        .I1(frame_length_bytes_lat[13]),
        .O(\rxs_status_word_1_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[3]_i_1 
       (.I0(\rxs_status_word_1_reg[3]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[3]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [3]),
        .O(rxs_status_word_1_cmb[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[3]_i_2 
       (.I0(rxs_status_word_1_reg[3]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[4]_i_1 
       (.I0(\rxs_status_word_1_reg[4]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[4]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [4]),
        .O(rxs_status_word_1_cmb[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[4]_i_2 
       (.I0(rxs_status_word_1_reg[4]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[5]_i_1 
       (.I0(\rxs_status_word_1_reg[5]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[5]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [5]),
        .O(rxs_status_word_1_cmb[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[5]_i_2 
       (.I0(rxs_status_word_1_reg[5]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[6]_i_1 
       (.I0(\rxs_status_word_1_reg[6]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[6]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [6]),
        .O(rxs_status_word_1_cmb[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[6]_i_2 
       (.I0(rxs_status_word_1_reg[6]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[7]_i_1 
       (.I0(\rxs_status_word_1_reg[7]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[7]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [7]),
        .O(rxs_status_word_1_cmb[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[7]_i_2 
       (.I0(rxs_status_word_1_reg[7]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[8]_i_1 
       (.I0(\rxs_status_word_1_reg[8]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[8]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [8]),
        .O(rxs_status_word_1_cmb[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[8]_i_2 
       (.I0(rxs_status_word_1_reg[8]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAEEEEAAEAAAEA)) 
    \rxs_status_word_1_reg[9]_i_1 
       (.I0(\rxs_status_word_1_reg[9]_i_2_n_0 ),
        .I1(rxd_addr_cntr_en),
        .I2(rxd_mem_next_available4write_ptr_reg[9]),
        .I3(\rxd_mem_next_available4write_ptr_reg[10]_i_3_n_0 ),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg[3]_0 ),
        .I5(\rxd_mem_addr_cntr_reg[10]_0 [9]),
        .O(rxs_status_word_1_cmb[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxs_status_word_1_reg[9]_i_2 
       (.I0(rxs_status_word_1_reg[9]),
        .I1(rxd_addr_cntr_load),
        .I2(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .O(\rxs_status_word_1_reg[9]_i_2_n_0 ));
  FDRE \rxs_status_word_1_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[0]),
        .Q(rxs_status_word_1_reg[0]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[10]),
        .Q(rxs_status_word_1_reg[10]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[16] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[16]),
        .Q(rxs_status_word_1_reg[16]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[17] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[17]),
        .Q(rxs_status_word_1_reg[17]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[18] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[18]),
        .Q(rxs_status_word_1_reg[18]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[19] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[19]),
        .Q(rxs_status_word_1_reg[19]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[1]),
        .Q(rxs_status_word_1_reg[1]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[20] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[20]),
        .Q(rxs_status_word_1_reg[20]),
        .R(rx_reset));
  CARRY4 \rxs_status_word_1_reg_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\rxs_status_word_1_reg_reg[20]_i_2_n_0 ,\rxs_status_word_1_reg_reg[20]_i_2_n_1 ,\rxs_status_word_1_reg_reg[20]_i_2_n_2 ,\rxs_status_word_1_reg_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rxs_status_word_1_reg[20]_i_3_n_0 ,\rxs_status_word_1_reg[20]_i_4_n_0 ,frame_length_bytes_lat[2],1'b0}),
        .O(in12[4:1]),
        .S({\rxs_status_word_1_reg[20]_i_5_n_0 ,\rxs_status_word_1_reg[20]_i_6_n_0 ,\rxs_status_word_1_reg[20]_i_7_n_0 ,frame_length_bytes_lat[1]}));
  FDRE \rxs_status_word_1_reg_reg[21] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[21]),
        .Q(rxs_status_word_1_reg[21]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[22] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[22]),
        .Q(rxs_status_word_1_reg[22]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[23] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[23]),
        .Q(rxs_status_word_1_reg[23]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[24] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[24]),
        .Q(rxs_status_word_1_reg[24]),
        .R(rx_reset));
  CARRY4 \rxs_status_word_1_reg_reg[24]_i_2 
       (.CI(\rxs_status_word_1_reg_reg[20]_i_2_n_0 ),
        .CO({\rxs_status_word_1_reg_reg[24]_i_2_n_0 ,\rxs_status_word_1_reg_reg[24]_i_2_n_1 ,\rxs_status_word_1_reg_reg[24]_i_2_n_2 ,\rxs_status_word_1_reg_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(frame_length_bytes_lat[7:4]),
        .O(in12[8:5]),
        .S({\rxs_status_word_1_reg[24]_i_3_n_0 ,\rxs_status_word_1_reg[24]_i_4_n_0 ,\rxs_status_word_1_reg[24]_i_5_n_0 ,\rxs_status_word_1_reg[24]_i_6_n_0 }));
  FDRE \rxs_status_word_1_reg_reg[25] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[25]),
        .Q(rxs_status_word_1_reg[25]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[26] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[26]),
        .Q(rxs_status_word_1_reg[26]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[27] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[27]),
        .Q(rxs_status_word_1_reg[27]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[28] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[28]),
        .Q(rxs_status_word_1_reg[28]),
        .R(rx_reset));
  CARRY4 \rxs_status_word_1_reg_reg[28]_i_2 
       (.CI(\rxs_status_word_1_reg_reg[24]_i_2_n_0 ),
        .CO({\rxs_status_word_1_reg_reg[28]_i_2_n_0 ,\rxs_status_word_1_reg_reg[28]_i_2_n_1 ,\rxs_status_word_1_reg_reg[28]_i_2_n_2 ,\rxs_status_word_1_reg_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(frame_length_bytes_lat[11:8]),
        .O(in12[12:9]),
        .S({\rxs_status_word_1_reg[28]_i_3_n_0 ,\rxs_status_word_1_reg[28]_i_4_n_0 ,\rxs_status_word_1_reg[28]_i_5_n_0 ,\rxs_status_word_1_reg[28]_i_6_n_0 }));
  FDRE \rxs_status_word_1_reg_reg[29] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[29]),
        .Q(rxs_status_word_1_reg[29]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[2]),
        .Q(rxs_status_word_1_reg[2]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[30] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[30]),
        .Q(rxs_status_word_1_reg[30]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[31] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[31]),
        .Q(rxs_status_word_1_reg[31]),
        .R(rx_reset));
  CARRY4 \rxs_status_word_1_reg_reg[31]_i_2 
       (.CI(\rxs_status_word_1_reg_reg[28]_i_2_n_0 ),
        .CO({\NLW_rxs_status_word_1_reg_reg[31]_i_2_CO_UNCONNECTED [3:2],\rxs_status_word_1_reg_reg[31]_i_2_n_2 ,\rxs_status_word_1_reg_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,frame_length_bytes_lat[13:12]}),
        .O({\NLW_rxs_status_word_1_reg_reg[31]_i_2_O_UNCONNECTED [3],in12[15:13]}),
        .S({1'b0,\rxs_status_word_1_reg[31]_i_3_n_0 ,\rxs_status_word_1_reg[31]_i_4_n_0 ,\rxs_status_word_1_reg[31]_i_5_n_0 }));
  FDRE \rxs_status_word_1_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[3]),
        .Q(rxs_status_word_1_reg[3]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[4]),
        .Q(rxs_status_word_1_reg[4]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[5]),
        .Q(rxs_status_word_1_reg[5]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[6]),
        .Q(rxs_status_word_1_reg[6]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[7]),
        .Q(rxs_status_word_1_reg[7]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[8]),
        .Q(rxs_status_word_1_reg[8]),
        .R(rx_reset));
  FDRE \rxs_status_word_1_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_1_cmb[9]),
        .Q(rxs_status_word_1_reg[9]),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[0]_i_1 
       (.I0(rxs_status_word_6_reg[0]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(frame_length_bytes_lat[0]),
        .O(rxs_status_word_6_cmb[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[10]_i_1 
       (.I0(in12[10]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[10]),
        .O(rxs_status_word_6_cmb[10]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[11]_i_1 
       (.I0(in12[11]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[11]),
        .O(rxs_status_word_6_cmb[11]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[12]_i_1 
       (.I0(in12[12]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[12]),
        .O(rxs_status_word_6_cmb[12]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[13]_i_1 
       (.I0(in12[13]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[13]),
        .O(rxs_status_word_6_cmb[13]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[14]_i_1 
       (.I0(in12[14]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[14]),
        .O(rxs_status_word_6_cmb[14]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[15]_i_1 
       (.I0(in12[15]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[15]),
        .O(rxs_status_word_6_cmb[15]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[1]_i_1 
       (.I0(in12[1]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[1]),
        .O(rxs_status_word_6_cmb[1]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[2]_i_1 
       (.I0(rxs_status_word_6_reg[2]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(in12[2]),
        .O(rxs_status_word_6_cmb[2]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[3]_i_1 
       (.I0(in12[3]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[3]),
        .O(rxs_status_word_6_cmb[3]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[4]_i_1 
       (.I0(in12[4]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[4]),
        .O(rxs_status_word_6_cmb[4]));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    \rxs_status_word_6_reg[5]_i_1 
       (.I0(in12[5]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I2(rxd_addr_cntr_en),
        .I3(rxd_addr_cntr_load),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I5(rxs_status_word_6_reg[5]),
        .O(rxs_status_word_6_cmb[5]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[6]_i_1 
       (.I0(rxs_status_word_6_reg[6]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(in12[6]),
        .O(rxs_status_word_6_cmb[6]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[7]_i_1 
       (.I0(rxs_status_word_6_reg[7]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(in12[7]),
        .O(rxs_status_word_6_cmb[7]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[8]_i_1 
       (.I0(rxs_status_word_6_reg[8]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(in12[8]),
        .O(rxs_status_word_6_cmb[8]));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    \rxs_status_word_6_reg[9]_i_1 
       (.I0(rxs_status_word_6_reg[9]),
        .I1(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[0] ),
        .I2(rxd_addr_cntr_load),
        .I3(rxd_addr_cntr_en),
        .I4(\FSM_onehot_receive_frame_data_current_state_reg_n_0_[3] ),
        .I5(in12[9]),
        .O(rxs_status_word_6_cmb[9]));
  FDRE \rxs_status_word_6_reg_reg[0] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[0]),
        .Q(rxs_status_word_6_reg[0]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[10] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[10]),
        .Q(rxs_status_word_6_reg[10]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[11] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[11]),
        .Q(rxs_status_word_6_reg[11]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[12] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[12]),
        .Q(rxs_status_word_6_reg[12]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[13] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[13]),
        .Q(rxs_status_word_6_reg[13]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[14] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[14]),
        .Q(rxs_status_word_6_reg[14]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[15] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[15]),
        .Q(rxs_status_word_6_reg[15]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[1]),
        .Q(rxs_status_word_6_reg[1]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[2]),
        .Q(rxs_status_word_6_reg[2]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[3]),
        .Q(rxs_status_word_6_reg[3]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[4]),
        .Q(rxs_status_word_6_reg[4]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[5]),
        .Q(rxs_status_word_6_reg[5]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[6] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[6]),
        .Q(rxs_status_word_6_reg[6]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[7] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[7]),
        .Q(rxs_status_word_6_reg[7]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[8] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[8]),
        .Q(rxs_status_word_6_reg[8]),
        .R(rx_reset));
  FDRE \rxs_status_word_6_reg_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(rxs_status_word_6_cmb[9]),
        .Q(rxs_status_word_6_reg[9]),
        .R(rx_reset));
  FDRE saveAutoInsertWord4VlanTag_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(saveAutoInsertWord4VlanTag_reg_0),
        .Q(saveAutoInsertWord4VlanTag),
        .R(rx_reset));
  FDRE saveAutoInsertWord5VlanTag_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(saveAutoInsertWord5VlanTag_reg_0),
        .Q(saveAutoInsertWord5VlanTag),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h8088000000000000)) 
    saveStripWord4VlanTag_i_2
       (.I0(p_9_in),
        .I1(first_tag_is_vlan_TPID_0_d15_reg_1),
        .I2(\first_vlan_tag_bram_value_d18_reg[30]_0 ),
        .I3(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [5]),
        .I4(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [6]),
        .I5(\FSM_sequential_receive_frame_current_state[0]_i_3_0 [4]),
        .O(stripWord4VlanTag));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    saveStripWord4VlanTag_i_3
       (.I0(first_tag_is_vlan_TPID_0_d15_reg_0),
        .I1(first_tag_is_vlan_TPID_1_d15_reg_0),
        .I2(first_tag_is_vlan_TPID_3_d15_reg_0),
        .I3(first_tag_is_vlan_TPID_2_d15_reg_0),
        .O(first_tag_is_vlan_TPID_0_d15_reg_1));
  FDRE saveStripWord4VlanTag_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(saveStripWord4VlanTag_reg_0),
        .Q(saveStripWord4VlanTag),
        .R(rx_reset));
  FDRE save_rx_badframe_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(save_rx_badframe_reg_1),
        .Q(save_rx_badframe_reg_0),
        .R(rx_reset));
  FDRE save_rx_goodframe_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(save_rx_goodframe_reg_1),
        .Q(save_rx_goodframe_reg_0),
        .R(rx_reset));
  FDRE second_tag_is_vlan_TPID_0_d19_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(second_tag_is_vlan_TPID_0_d19_reg_1),
        .Q(second_tag_is_vlan_TPID_0_d19_reg_0),
        .R(rx_reset));
  FDRE second_tag_is_vlan_TPID_1_d19_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(second_tag_is_vlan_TPID_1_d19_reg_1),
        .Q(second_tag_is_vlan_TPID_1_d19_reg_0),
        .R(rx_reset));
  FDRE second_tag_is_vlan_TPID_2_d19_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(second_tag_is_vlan_TPID_2_d19_reg_1),
        .Q(second_tag_is_vlan_TPID_2_d19_reg_0),
        .R(rx_reset));
  FDRE second_tag_is_vlan_TPID_3_d19_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(second_tag_is_vlan_TPID_3_d19_reg_1),
        .Q(second_tag_is_vlan_TPID_3_d19_reg_0),
        .R(rx_reset));
  LUT4 #(
    .INIT(16'hDDD0)) 
    \second_vlan_tag_bram_value_d22[18]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_7_in),
        .I3(end_of_frame_reset_in),
        .O(second_vlan_tag_bram_value_d22));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[18]_i_2 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[18]),
        .O(\second_vlan_tag_bram_value_d22[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[19]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[19]),
        .O(\second_vlan_tag_bram_value_d22[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[20]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[20]),
        .O(\second_vlan_tag_bram_value_d22[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[21]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[21]),
        .O(\second_vlan_tag_bram_value_d22[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[22]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[22]),
        .O(\second_vlan_tag_bram_value_d22[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[23]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[23]),
        .O(\second_vlan_tag_bram_value_d22[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[24]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[24]),
        .O(\second_vlan_tag_bram_value_d22[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[25]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[25]),
        .O(\second_vlan_tag_bram_value_d22[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[26]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[26]),
        .O(\second_vlan_tag_bram_value_d22[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[27]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[27]),
        .O(\second_vlan_tag_bram_value_d22[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[28]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[28]),
        .O(\second_vlan_tag_bram_value_d22[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[29]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[29]),
        .O(\second_vlan_tag_bram_value_d22[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \second_vlan_tag_bram_value_d22[31]_i_1 
       (.I0(p_7_in),
        .I1(rx_cl_clk_vlan_rd_data[31]),
        .O(\second_vlan_tag_bram_value_d22[31]_i_1_n_0 ));
  FDRE \second_vlan_tag_bram_value_d22_reg[18] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[18]_i_2_n_0 ),
        .Q(data2[19]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[19] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[19]_i_1_n_0 ),
        .Q(data2[18]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[20] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[20]_i_1_n_0 ),
        .Q(data2[17]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[21] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[21]_i_1_n_0 ),
        .Q(data2[16]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[22] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[22]_i_1_n_0 ),
        .Q(data2[31]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[23] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[23]_i_1_n_0 ),
        .Q(data2[30]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[24] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[24]_i_1_n_0 ),
        .Q(data2[29]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[25] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[25]_i_1_n_0 ),
        .Q(data2[28]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[26] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[26]_i_1_n_0 ),
        .Q(data2[27]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[27] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[27]_i_1_n_0 ),
        .Q(data2[26]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[28] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[28]_i_1_n_0 ),
        .Q(data2[25]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[29] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[29]_i_1_n_0 ),
        .Q(data2[24]),
        .R(rx_reset));
  FDRE \second_vlan_tag_bram_value_d22_reg[31] 
       (.C(rx_mac_aclk),
        .CE(second_vlan_tag_bram_value_d22),
        .D(\second_vlan_tag_bram_value_d22[31]_i_1_n_0 ),
        .Q(\second_vlan_tag_bram_value_d22_reg_n_0_[31] ),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \start_of_frame_array[1]_i_1 
       (.I0(derived_rxd_vld),
        .I1(start_of_frame_d1),
        .O(p_27_out));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[12]_srl3___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1 " *) 
  SRL16E \start_of_frame_array_reg[12]_srl3___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(RX_CLK_ENABLE_IN_0),
        .CLK(rx_mac_aclk),
        .D(p_19_in),
        .Q(\start_of_frame_array_reg[12]_srl3___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ));
  FDRE \start_of_frame_array_reg[13]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\start_of_frame_array_reg[12]_srl3___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ),
        .Q(\start_of_frame_array_reg[13]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \start_of_frame_array_reg[14] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(start_of_frame_array_reg_gate__0_n_0),
        .Q(p_14_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[15] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_14_in),
        .Q(\start_of_frame_array_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[16] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\start_of_frame_array_reg_n_0_[15] ),
        .Q(p_12_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[17] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_12_in),
        .Q(p_11_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[18] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_11_in),
        .Q(Q),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[19] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(Q),
        .Q(p_9_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[1] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_27_out),
        .Q(\start_of_frame_array_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[20] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_9_in),
        .Q(p_8_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[21] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_8_in),
        .Q(p_7_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[22] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_7_in),
        .Q(p_6_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[23] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_6_in),
        .Q(p_5_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[2] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\start_of_frame_array_reg_n_0_[1] ),
        .Q(p_26_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[3] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_26_in),
        .Q(p_25_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[4] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_25_in),
        .Q(p_24_in),
        .R(rx_reset));
  FDRE \start_of_frame_array_reg[5] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(p_24_in),
        .Q(p_23_in),
        .R(rx_reset));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/INCLUDE_RX_VLAN.RX_EMAC_IF_I/start_of_frame_array_reg[7]_srl2___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_0 " *) 
  SRL16E \start_of_frame_array_reg[7]_srl2___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(RX_CLK_ENABLE_IN_0),
        .CLK(rx_mac_aclk),
        .D(p_23_in),
        .Q(\start_of_frame_array_reg[7]_srl2___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_0_n_0 ));
  FDRE \start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(\start_of_frame_array_reg[7]_srl2___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_0_n_0 ),
        .Q(\start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \start_of_frame_array_reg[9] 
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(start_of_frame_array_reg_gate_n_0),
        .Q(p_19_in),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h8)) 
    start_of_frame_array_reg_gate
       (.I0(\start_of_frame_array_reg[8]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_1_n_0 ),
        .I1(\start_of_frame_array_reg[9]_0 ),
        .O(start_of_frame_array_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    start_of_frame_array_reg_gate__0
       (.I0(\start_of_frame_array_reg[13]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_2_n_0 ),
        .I1(\start_of_frame_array_reg[14]_0 ),
        .O(start_of_frame_array_reg_gate__0_n_0));
  FDRE start_of_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(RX_CLK_ENABLE_IN_0),
        .D(derived_rxd_vld),
        .Q(start_of_frame_d1),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hD0)) 
    \statistics_vector[25]_i_1 
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(\statistics_vector_reg[0]_0 ),
        .O(statistics_vector));
  FDRE \statistics_vector_reg[0] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [0]),
        .Q(\statistics_vector_reg_n_0_[0] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[10] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [10]),
        .Q(\statistics_vector_reg_n_0_[10] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[11] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [11]),
        .Q(\statistics_vector_reg_n_0_[11] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[12] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [12]),
        .Q(\statistics_vector_reg_n_0_[12] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[13] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [13]),
        .Q(\statistics_vector_reg_n_0_[13] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[14] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [14]),
        .Q(\statistics_vector_reg_n_0_[14] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[15] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [15]),
        .Q(\statistics_vector_reg_n_0_[15] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[16] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [16]),
        .Q(\statistics_vector_reg_n_0_[16] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[17] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [17]),
        .Q(\statistics_vector_reg_n_0_[17] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[18] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [18]),
        .Q(\statistics_vector_reg_n_0_[18] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[19] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [19]),
        .Q(\statistics_vector_reg_n_0_[19] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[1] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [1]),
        .Q(\statistics_vector_reg_n_0_[1] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[20] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [20]),
        .Q(\statistics_vector_reg_n_0_[20] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[21] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [21]),
        .Q(\statistics_vector_reg_n_0_[21] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[22] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [22]),
        .Q(\statistics_vector_reg_n_0_[22] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[23] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [23]),
        .Q(\statistics_vector_reg_n_0_[23] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[24] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [24]),
        .Q(\statistics_vector_reg_n_0_[24] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[25] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [25]),
        .Q(\statistics_vector_reg_n_0_[25] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[2] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [2]),
        .Q(\statistics_vector_reg_n_0_[2] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[3] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [3]),
        .Q(\statistics_vector_reg_n_0_[3] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[4] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [4]),
        .Q(\statistics_vector_reg_n_0_[4] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[5] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [5]),
        .Q(\statistics_vector_reg_n_0_[5] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[6] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [6]),
        .Q(\statistics_vector_reg_n_0_[6] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[7] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [7]),
        .Q(\statistics_vector_reg_n_0_[7] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[8] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [8]),
        .Q(\statistics_vector_reg_n_0_[8] ),
        .R(rx_reset));
  FDRE \statistics_vector_reg[9] 
       (.C(rx_mac_aclk),
        .CE(statistics_vector),
        .D(\statistics_vector_reg[25]_0 [9]),
        .Q(\statistics_vector_reg_n_0_[9] ),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "rx_if" *) 
module bd_6e76_eth_buf_0_rx_if
   (DIN,
    Q,
    E,
    \gc0.count_d1_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_VALID,
    AXI_STR_RXS_DATA,
    AXI_STR_RXS_VALID,
    AXI_STR_RXS_LAST,
    AXI_STR_RXD_LAST,
    \rx_data_packed_word_reg[23] ,
    p_2_in,
    \rx_data_packed_word_reg[22] ,
    \rx_data_packed_word_reg[21] ,
    \rx_data_packed_word_reg[20] ,
    \rx_data_packed_word_reg[19] ,
    \rx_data_packed_word_reg[18] ,
    \rx_data_packed_word_reg[17] ,
    \rx_data_packed_word_reg[16] ,
    \first_vlan_tag_bram_value_d18_reg[30] ,
    first_tag_is_vlan_TPID_0_d15_reg,
    \FSM_onehot_receive_frame_data_current_state_reg[3] ,
    rxclclk_frame_received_intrpt,
    rxclclk_buffer_mem_overflow_intrpt,
    S,
    \rx_data_packed_word_reg[19]_0 ,
    rxclclk_frame_rejected_intrpt,
    \goreg_dm.dout_i_reg[35] ,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXS_ACLK,
    reset2axi_str_rxd,
    rx_reset,
    speed_is_10_100,
    RX_CLK_ENABLE_IN,
    CO,
    first_tag_is_vlan_TPID_2_d15_reg,
    first_tag_is_vlan_TPID_3_d15_reg,
    first_tag_is_vlan_TPID_0_d15_reg_0,
    rx_axis_mac_tlast,
    rx_axis_mac_tuser,
    AXI_STR_RXD_READY,
    AXI_STR_RXS_READY,
    out,
    \FSM_sequential_receive_frame_current_state[0]_i_3 ,
    \rxd_mem_addr_cntr[10]_i_3 ,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35] ,
    first_tag_is_vlan_TPID_2_d15_reg_i_3,
    rx_cl_clk_vlan_rd_data,
    rx_axis_mac_tvalid,
    rx_statistics_valid,
    p_0_out,
    SR,
    \FSM_onehot_rxd_axistream_current_state_reg[1] ,
    \rxd_word_cnt_reg[0] ,
    rx_statistics_vector,
    rx_axis_mac_tdata);
  output [35:0]DIN;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\gc0.count_d1_reg[4] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_VALID;
  output [31:0]AXI_STR_RXS_DATA;
  output AXI_STR_RXS_VALID;
  output AXI_STR_RXS_LAST;
  output AXI_STR_RXD_LAST;
  output \rx_data_packed_word_reg[23] ;
  output [7:0]p_2_in;
  output \rx_data_packed_word_reg[22] ;
  output \rx_data_packed_word_reg[21] ;
  output \rx_data_packed_word_reg[20] ;
  output \rx_data_packed_word_reg[19] ;
  output \rx_data_packed_word_reg[18] ;
  output \rx_data_packed_word_reg[17] ;
  output \rx_data_packed_word_reg[16] ;
  output [0:0]\first_vlan_tag_bram_value_d18_reg[30] ;
  output first_tag_is_vlan_TPID_0_d15_reg;
  output \FSM_onehot_receive_frame_data_current_state_reg[3] ;
  output rxclclk_frame_received_intrpt;
  output rxclclk_buffer_mem_overflow_intrpt;
  output [0:0]S;
  output [11:0]\rx_data_packed_word_reg[19]_0 ;
  output rxclclk_frame_rejected_intrpt;
  output [35:0]\goreg_dm.dout_i_reg[35] ;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXS_ACLK;
  input reset2axi_str_rxd;
  input rx_reset;
  input speed_is_10_100;
  input RX_CLK_ENABLE_IN;
  input [0:0]CO;
  input [0:0]first_tag_is_vlan_TPID_2_d15_reg;
  input [0:0]first_tag_is_vlan_TPID_3_d15_reg;
  input [0:0]first_tag_is_vlan_TPID_0_d15_reg_0;
  input rx_axis_mac_tlast;
  input rx_axis_mac_tuser;
  input AXI_STR_RXD_READY;
  input AXI_STR_RXS_READY;
  input [31:0]out;
  input [7:0]\FSM_sequential_receive_frame_current_state[0]_i_3 ;
  input \rxd_mem_addr_cntr[10]_i_3 ;
  input \rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  input [2:0]first_tag_is_vlan_TPID_2_d15_reg_i_3;
  input [18:31]rx_cl_clk_vlan_rd_data;
  input rx_axis_mac_tvalid;
  input rx_statistics_valid;
  input [35:0]p_0_out;
  input [0:0]SR;
  input [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  input \rxd_word_cnt_reg[0] ;
  input [25:0]rx_statistics_vector;
  input [7:0]rx_axis_mac_tdata;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_READY;
  wire AXI_STR_RXD_VALID;
  wire AXI_STR_RXS_ACLK;
  wire [31:0]AXI_STR_RXS_DATA;
  wire AXI_STR_RXS_LAST;
  wire AXI_STR_RXS_READY;
  wire AXI_STR_RXS_VALID;
  wire [0:0]CO;
  wire [35:0]DIN;
  wire [0:0]E;
  wire \FSM_onehot_receive_frame_data_current_state_reg[3] ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  wire [7:0]\FSM_sequential_receive_frame_current_state[0]_i_3 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_1 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_10 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_11 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_152 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_16 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_18 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_19 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_2 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_3 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_4 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_5 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_6 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_7 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_8 ;
  wire \INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_9 ;
  wire [4:0]Q;
  wire RX_CLK_ENABLE_IN;
  wire [0:0]S;
  wire [0:0]SR;
  wire autoInsertWord4VlanTag;
  wire autoInsertWord5VlanTag;
  wire [10:0]axi_str_rxd_dpmem_addr;
  wire [35:0]axi_str_rxd_mem_last_read_out_ptr_gray;
  wire [9:0]axi_str_rxs_dpmem_addr;
  wire [35:0]axi_str_rxs_dpmem_rd_data;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire axi_str_rxs_dpmem_wr_en;
  wire [35:0]axi_str_rxs_mem_last_read_out_ptr_gray;
  wire derived_rx_bad_frame_d1;
  wire derived_rx_bad_frame_i;
  wire derived_rx_good_frame_d1;
  wire derived_rx_good_frame_i;
  wire derived_rxd_vld;
  wire derived_rxd_vld_i_1_n_0;
  wire derived_rxd_vld_i_2_n_0;
  wire end_of_frame_pulse;
  wire end_of_frame_pulse0;
  wire \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8_n_0 ;
  wire \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_9_n_0 ;
  wire end_of_frame_reset_array_reg_gate_n_0;
  wire end_of_frame_reset_array_reg_r_0_n_0;
  wire end_of_frame_reset_array_reg_r_1_n_0;
  wire end_of_frame_reset_array_reg_r_2_n_0;
  wire end_of_frame_reset_array_reg_r_3_n_0;
  wire end_of_frame_reset_array_reg_r_4_n_0;
  wire end_of_frame_reset_array_reg_r_5_n_0;
  wire end_of_frame_reset_array_reg_r_6_n_0;
  wire end_of_frame_reset_array_reg_r_7_n_0;
  wire end_of_frame_reset_array_reg_r_8_n_0;
  wire end_of_frame_reset_array_reg_r_9_n_0;
  wire end_of_frame_reset_array_reg_r_n_0;
  wire end_of_frame_reset_in;
  wire first_tag_is_vlan_TPID_0_d15_i_1_n_0;
  wire first_tag_is_vlan_TPID_0_d15_reg;
  wire [0:0]first_tag_is_vlan_TPID_0_d15_reg_0;
  wire first_tag_is_vlan_TPID_1_d15_i_1_n_0;
  wire first_tag_is_vlan_TPID_2_d15_i_1_n_0;
  wire [0:0]first_tag_is_vlan_TPID_2_d15_reg;
  wire [2:0]first_tag_is_vlan_TPID_2_d15_reg_i_3;
  wire first_tag_is_vlan_TPID_3_d15_i_1_n_0;
  wire [0:0]first_tag_is_vlan_TPID_3_d15_reg;
  wire [0:0]\first_vlan_tag_bram_value_d18_reg[30] ;
  wire frame_is_ip_multicast_d40;
  wire frame_is_ip_multicast_d4__0;
  wire frame_is_ip_multicast_d4_i_1_n_0;
  wire frame_is_multicast_d100;
  wire frame_is_multicast_d10_i_1_n_0;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [35:0]\goreg_dm.dout_i_reg[35] ;
  wire no_stripping;
  wire no_stripping_d1;
  wire no_stripping_d2;
  wire no_stripping_d3;
  wire no_stripping_i_1_n_0;
  wire [31:0]out;
  wire [35:0]p_0_out;
  wire p_10_in;
  wire p_14_in;
  wire [7:0]p_2_in;
  wire reset2axi_str_rxd;
  wire [7:0]rx_axis_mac_tdata;
  wire [7:0]rx_axis_mac_tdata_d1;
  wire \rx_axis_mac_tdata_d1[7]_i_1_n_0 ;
  wire rx_axis_mac_tlast;
  wire rx_axis_mac_tlast_d1;
  wire rx_axis_mac_tlast_d2;
  wire rx_axis_mac_tlast_d3;
  wire rx_axis_mac_tlast_d4;
  wire rx_axis_mac_tuser;
  wire rx_axis_mac_tvalid;
  wire rx_axis_mac_tvalid_d1;
  wire rx_axis_mac_tvalid_d1_i_1_n_0;
  wire rx_axis_mac_tvalid_d2;
  wire rx_axis_mac_tvalid_d3;
  wire [18:31]rx_cl_clk_vlan_rd_data;
  wire [10:0]rx_client_rxd_dpmem_addr;
  wire [35:0]rx_client_rxd_dpmem_wr_data;
  wire \rx_client_rxd_dpmem_wr_data_d1_reg[35] ;
  wire rx_client_rxd_dpmem_wr_en;
  wire [9:0]rx_client_rxs_dpmem_addr;
  wire [31:0]rx_client_rxs_dpmem_wr_data;
  wire rx_client_rxs_dpmem_wr_en;
  wire rx_data_packed_ready_i_1_n_0;
  wire \rx_data_packed_word_reg[16] ;
  wire \rx_data_packed_word_reg[17] ;
  wire \rx_data_packed_word_reg[18] ;
  wire \rx_data_packed_word_reg[19] ;
  wire [11:0]\rx_data_packed_word_reg[19]_0 ;
  wire \rx_data_packed_word_reg[20] ;
  wire \rx_data_packed_word_reg[21] ;
  wire \rx_data_packed_word_reg[22] ;
  wire \rx_data_packed_word_reg[23] ;
  wire rx_mac_aclk;
  wire rx_reset;
  wire rx_statistics_valid;
  wire rx_statistics_valid_i_i_1_n_0;
  wire rx_statistics_valid_i_reg_n_0;
  wire [25:0]rx_statistics_vector;
  wire \rx_statistics_vector_i[26]_i_1_n_0 ;
  wire \rx_statistics_vector_i_reg_n_0_[0] ;
  wire \rx_statistics_vector_i_reg_n_0_[10] ;
  wire \rx_statistics_vector_i_reg_n_0_[11] ;
  wire \rx_statistics_vector_i_reg_n_0_[12] ;
  wire \rx_statistics_vector_i_reg_n_0_[13] ;
  wire \rx_statistics_vector_i_reg_n_0_[14] ;
  wire \rx_statistics_vector_i_reg_n_0_[15] ;
  wire \rx_statistics_vector_i_reg_n_0_[16] ;
  wire \rx_statistics_vector_i_reg_n_0_[17] ;
  wire \rx_statistics_vector_i_reg_n_0_[18] ;
  wire \rx_statistics_vector_i_reg_n_0_[19] ;
  wire \rx_statistics_vector_i_reg_n_0_[1] ;
  wire \rx_statistics_vector_i_reg_n_0_[20] ;
  wire \rx_statistics_vector_i_reg_n_0_[21] ;
  wire \rx_statistics_vector_i_reg_n_0_[23] ;
  wire \rx_statistics_vector_i_reg_n_0_[24] ;
  wire \rx_statistics_vector_i_reg_n_0_[25] ;
  wire \rx_statistics_vector_i_reg_n_0_[26] ;
  wire \rx_statistics_vector_i_reg_n_0_[2] ;
  wire \rx_statistics_vector_i_reg_n_0_[3] ;
  wire \rx_statistics_vector_i_reg_n_0_[4] ;
  wire \rx_statistics_vector_i_reg_n_0_[5] ;
  wire \rx_statistics_vector_i_reg_n_0_[6] ;
  wire \rx_statistics_vector_i_reg_n_0_[7] ;
  wire \rx_statistics_vector_i_reg_n_0_[8] ;
  wire \rx_statistics_vector_i_reg_n_0_[9] ;
  wire rx_tvalid_d1;
  wire rx_tvalid_d2;
  wire rx_tvalid_d3;
  wire rx_tvalid_d4;
  wire rx_tvalid_end;
  wire rx_tvalid_end0;
  wire rx_tvalid_i_1_n_0;
  wire rx_tvalid_i_2_n_0;
  wire rx_tvalid_reg_n_0;
  wire rxclclk_buffer_mem_overflow_intrpt;
  wire rxclclk_frame_received_intrpt;
  wire rxclclk_frame_rejected_intrpt;
  wire \rxd_mem_addr_cntr[10]_i_3 ;
  wire \rxd_word_cnt_reg[0] ;
  wire saveAutoInsertWord4VlanTag;
  wire saveAutoInsertWord4VlanTag_i_1_n_0;
  wire saveAutoInsertWord5VlanTag;
  wire saveAutoInsertWord5VlanTag_i_1_n_0;
  wire saveStripWord4VlanTag;
  wire saveStripWord4VlanTag_i_1_n_0;
  wire save_rx_badframe_i_1_n_0;
  wire save_rx_goodframe_i_1_n_0;
  wire second_tag_is_vlan_TPID_0_d19_i_1_n_0;
  wire second_tag_is_vlan_TPID_1_d19_i_1_n_0;
  wire second_tag_is_vlan_TPID_2_d19_i_1_n_0;
  wire second_tag_is_vlan_TPID_3_d19_i_1_n_0;
  wire speed_is_10_100;
  wire stripWord4VlanTag;

  bd_6e76_eth_buf_0_rx_emac_if_vlan \INCLUDE_RX_VLAN.RX_EMAC_IF_I 
       (.D({p_2_in,\rx_data_packed_word_reg[23] ,\rx_data_packed_word_reg[22] ,\rx_data_packed_word_reg[21] ,\rx_data_packed_word_reg[20] ,\rx_data_packed_word_reg[19] ,\rx_data_packed_word_reg[18] ,\rx_data_packed_word_reg[17] ,\rx_data_packed_word_reg[16] }),
        .\FSM_onehot_receive_frame_data_current_state_reg[3]_0 (\FSM_onehot_receive_frame_data_current_state_reg[3] ),
        .\FSM_sequential_receive_frame_current_state[0]_i_3_0 (\FSM_sequential_receive_frame_current_state[0]_i_3 ),
        .\FSM_sequential_receive_frame_current_state_reg[0]_0 (rx_client_rxs_dpmem_wr_data),
        .Q(p_10_in),
        .RX_CLK_ENABLE_IN(RX_CLK_ENABLE_IN),
        .RX_CLK_ENABLE_IN_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .S(S),
        .autoInsertWord4VlanTag(autoInsertWord4VlanTag),
        .autoInsertWord5VlanTag(autoInsertWord5VlanTag),
        .data_sync0_i({axi_str_rxs_mem_last_read_out_ptr_gray[35],axi_str_rxs_mem_last_read_out_ptr_gray[9:0]}),
        .data_sync0_i_0({axi_str_rxd_mem_last_read_out_ptr_gray[35],axi_str_rxd_mem_last_read_out_ptr_gray[10:0]}),
        .derived_rxd_vld(derived_rxd_vld),
        .end_of_frame_reset_in(end_of_frame_reset_in),
        .first_tag_is_vlan_TPID_0_d15_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_5 ),
        .first_tag_is_vlan_TPID_0_d15_reg_1(first_tag_is_vlan_TPID_0_d15_reg),
        .first_tag_is_vlan_TPID_0_d15_reg_2(first_tag_is_vlan_TPID_0_d15_i_1_n_0),
        .first_tag_is_vlan_TPID_1_d15_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_2 ),
        .first_tag_is_vlan_TPID_1_d15_reg_1(first_tag_is_vlan_TPID_1_d15_i_1_n_0),
        .first_tag_is_vlan_TPID_2_d15_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_3 ),
        .first_tag_is_vlan_TPID_2_d15_reg_1(first_tag_is_vlan_TPID_2_d15_i_1_n_0),
        .first_tag_is_vlan_TPID_2_d15_reg_i_3(first_tag_is_vlan_TPID_2_d15_reg_i_3),
        .first_tag_is_vlan_TPID_3_d15_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_4 ),
        .first_tag_is_vlan_TPID_3_d15_reg_1(first_tag_is_vlan_TPID_3_d15_i_1_n_0),
        .\first_vlan_tag_bram_value_d18_reg[30]_0 (\first_vlan_tag_bram_value_d18_reg[30] ),
        .frame_is_ip_multicast_d40(frame_is_ip_multicast_d40),
        .frame_is_ip_multicast_d4__0(frame_is_ip_multicast_d4__0),
        .frame_is_ip_multicast_d4_reg_0(frame_is_ip_multicast_d4_i_1_n_0),
        .frame_is_multicast_d100(frame_is_multicast_d100),
        .frame_is_multicast_d10_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_1 ),
        .frame_is_multicast_d10_reg_1(frame_is_multicast_d10_i_1_n_0),
        .out(out),
        .p_14_in(p_14_in),
        .rx_cl_clk_vlan_rd_data(rx_cl_clk_vlan_rd_data),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35] (\rx_client_rxd_dpmem_wr_data_d1_reg[35] ),
        .rx_client_rxd_dpmem_wr_en(rx_client_rxd_dpmem_wr_en),
        .rx_client_rxs_dpmem_wr_en(rx_client_rxs_dpmem_wr_en),
        .rx_data_packed_ready_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_16 ),
        .rx_data_packed_ready_reg_1(rx_data_packed_ready_i_1_n_0),
        .\rx_data_packed_state_reg[0]_0 (\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_19 ),
        .\rx_data_packed_state_reg[1]_0 (\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_18 ),
        .\rx_data_packed_word_reg[19]_0 (\rx_data_packed_word_reg[19]_0 ),
        .\rx_data_packed_word_reg[31]_0 (rx_axis_mac_tdata_d1),
        .\rx_data_valid_array_reg[2][3]_0 (rx_client_rxd_dpmem_wr_data),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset),
        .rx_reset_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_152 ),
        .rxclclk_buffer_mem_overflow_intrpt(rxclclk_buffer_mem_overflow_intrpt),
        .rxclclk_frame_received_intrpt(rxclclk_frame_received_intrpt),
        .rxclclk_frame_rejected_intrpt(rxclclk_frame_rejected_intrpt),
        .\rxd_mem_addr_cntr[10]_i_3_0 (\rxd_mem_addr_cntr[10]_i_3 ),
        .\rxd_mem_addr_cntr_reg[10]_0 (rx_client_rxd_dpmem_addr),
        .\rxs_mem_addr_cntr_reg[9]_0 (rx_client_rxs_dpmem_addr),
        .saveAutoInsertWord4VlanTag(saveAutoInsertWord4VlanTag),
        .saveAutoInsertWord4VlanTag_reg_0(saveAutoInsertWord4VlanTag_i_1_n_0),
        .saveAutoInsertWord5VlanTag(saveAutoInsertWord5VlanTag),
        .saveAutoInsertWord5VlanTag_reg_0(saveAutoInsertWord5VlanTag_i_1_n_0),
        .saveStripWord4VlanTag(saveStripWord4VlanTag),
        .saveStripWord4VlanTag_reg_0(saveStripWord4VlanTag_i_1_n_0),
        .save_rx_badframe_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_10 ),
        .save_rx_badframe_reg_1(save_rx_badframe_i_1_n_0),
        .save_rx_goodframe_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_11 ),
        .save_rx_goodframe_reg_1(save_rx_goodframe_i_1_n_0),
        .second_tag_is_vlan_TPID_0_d19_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_9 ),
        .second_tag_is_vlan_TPID_0_d19_reg_1(second_tag_is_vlan_TPID_0_d19_i_1_n_0),
        .second_tag_is_vlan_TPID_1_d19_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_6 ),
        .second_tag_is_vlan_TPID_1_d19_reg_1(second_tag_is_vlan_TPID_1_d19_i_1_n_0),
        .second_tag_is_vlan_TPID_2_d19_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_7 ),
        .second_tag_is_vlan_TPID_2_d19_reg_1(second_tag_is_vlan_TPID_2_d19_i_1_n_0),
        .second_tag_is_vlan_TPID_3_d19_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_8 ),
        .second_tag_is_vlan_TPID_3_d19_reg_1(second_tag_is_vlan_TPID_3_d19_i_1_n_0),
        .speed_is_10_100(speed_is_10_100),
        .\start_of_frame_array_reg[14]_0 (end_of_frame_reset_array_reg_r_2_n_0),
        .\start_of_frame_array_reg[9]_0 (end_of_frame_reset_array_reg_r_1_n_0),
        .\statistics_vector_reg[0]_0 (rx_statistics_valid_i_reg_n_0),
        .\statistics_vector_reg[25]_0 ({\rx_statistics_vector_i_reg_n_0_[26] ,\rx_statistics_vector_i_reg_n_0_[25] ,\rx_statistics_vector_i_reg_n_0_[24] ,\rx_statistics_vector_i_reg_n_0_[23] ,\rx_statistics_vector_i_reg_n_0_[21] ,\rx_statistics_vector_i_reg_n_0_[20] ,\rx_statistics_vector_i_reg_n_0_[19] ,\rx_statistics_vector_i_reg_n_0_[18] ,\rx_statistics_vector_i_reg_n_0_[17] ,\rx_statistics_vector_i_reg_n_0_[16] ,\rx_statistics_vector_i_reg_n_0_[15] ,\rx_statistics_vector_i_reg_n_0_[14] ,\rx_statistics_vector_i_reg_n_0_[13] ,\rx_statistics_vector_i_reg_n_0_[12] ,\rx_statistics_vector_i_reg_n_0_[11] ,\rx_statistics_vector_i_reg_n_0_[10] ,\rx_statistics_vector_i_reg_n_0_[9] ,\rx_statistics_vector_i_reg_n_0_[8] ,\rx_statistics_vector_i_reg_n_0_[7] ,\rx_statistics_vector_i_reg_n_0_[6] ,\rx_statistics_vector_i_reg_n_0_[5] ,\rx_statistics_vector_i_reg_n_0_[4] ,\rx_statistics_vector_i_reg_n_0_[3] ,\rx_statistics_vector_i_reg_n_0_[2] ,\rx_statistics_vector_i_reg_n_0_[1] ,\rx_statistics_vector_i_reg_n_0_[0] }),
        .stripWord4VlanTag(stripWord4VlanTag));
  bd_6e76_eth_buf_0_rx_axistream_if RX_AXISTREAM_IF_I
       (.ADDRBWRADDR(axi_str_rxs_dpmem_addr),
        .AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXD_LAST(AXI_STR_RXD_LAST),
        .AXI_STR_RXD_READY(AXI_STR_RXD_READY),
        .AXI_STR_RXD_VALID(AXI_STR_RXD_VALID),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .AXI_STR_RXS_DATA(AXI_STR_RXS_DATA),
        .AXI_STR_RXS_LAST(AXI_STR_RXS_LAST),
        .AXI_STR_RXS_READY(AXI_STR_RXS_READY),
        .AXI_STR_RXS_VALID(AXI_STR_RXS_VALID),
        .D(axi_str_rxs_dpmem_rd_data),
        .E(E),
        .\FSM_onehot_rxd_axistream_current_state_reg[0]_0 (\FSM_onehot_rxd_axistream_current_state_reg[0] ),
        .\FSM_onehot_rxd_axistream_current_state_reg[1]_0 (\FSM_onehot_rxd_axistream_current_state_reg[1] ),
        .Q(Q),
        .SR(SR),
        .WEBWE(axi_str_rxs_dpmem_wr_en),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\goreg_dm.dout_i_reg[35] (\goreg_dm.dout_i_reg[35] ),
        .p_0_out(p_0_out),
        .reset2axi_str_rxd(reset2axi_str_rxd),
        .\rxd_mem_addr_cntr_reg[10]_0 (axi_str_rxd_dpmem_addr),
        .\rxd_mem_last_read_out_ptr_gray_d1_reg[35]_0 ({axi_str_rxd_mem_last_read_out_ptr_gray[35],axi_str_rxd_mem_last_read_out_ptr_gray[10:0]}),
        .\rxd_word_cnt_reg[0]_0 (\rxd_word_cnt_reg[0] ),
        .\rxs_mem_last_read_out_ptr_gray_d1_reg[35]_0 ({axi_str_rxs_mem_last_read_out_ptr_gray[35],axi_str_rxs_mem_last_read_out_ptr_gray[9:0]}));
  bd_6e76_eth_buf_0_rx_mem_if RX_DP_MEM_IF_I
       (.ADDRBWRADDR(axi_str_rxs_dpmem_addr),
        .AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(axi_str_rxs_dpmem_rd_data),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (axi_str_rxd_dpmem_addr),
        .DIN(DIN),
        .WEBWE(axi_str_rxs_dpmem_wr_en),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1_reg_0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .\rx_client_rxd_dpmem_addr_d1_reg[10]_0 (rx_client_rxd_dpmem_addr),
        .\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 (rx_client_rxd_dpmem_wr_data),
        .rx_client_rxd_dpmem_wr_en(rx_client_rxd_dpmem_wr_en),
        .\rx_client_rxs_dpmem_addr_d1_reg[9]_0 (rx_client_rxs_dpmem_addr),
        .\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 (rx_client_rxs_dpmem_wr_data),
        .rx_client_rxs_dpmem_wr_en(rx_client_rxs_dpmem_wr_en),
        .rx_mac_aclk(rx_mac_aclk),
        .rx_reset(rx_reset));
  LUT2 #(
    .INIT(4'h8)) 
    derived_rx_bad_frame_d1_i_1
       (.I0(rx_axis_mac_tuser),
        .I1(rx_axis_mac_tlast),
        .O(derived_rx_bad_frame_i));
  FDRE derived_rx_bad_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rx_bad_frame_i),
        .Q(derived_rx_bad_frame_d1),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    derived_rx_good_frame_d1_i_1
       (.I0(rx_axis_mac_tlast),
        .I1(rx_axis_mac_tuser),
        .O(derived_rx_good_frame_i));
  FDRE derived_rx_good_frame_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rx_good_frame_i),
        .Q(derived_rx_good_frame_d1),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    derived_rxd_vld_i_1
       (.I0(no_stripping_d2),
        .I1(no_stripping_d3),
        .I2(rx_reset),
        .I3(rx_tvalid_reg_n_0),
        .I4(speed_is_10_100),
        .I5(derived_rxd_vld_i_2_n_0),
        .O(derived_rxd_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h10101110)) 
    derived_rxd_vld_i_2
       (.I0(rx_reset),
        .I1(speed_is_10_100),
        .I2(rx_axis_mac_tvalid_d1),
        .I3(rx_axis_mac_tvalid),
        .I4(rx_axis_mac_tlast),
        .O(derived_rxd_vld_i_2_n_0));
  FDRE derived_rxd_vld_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(derived_rxd_vld_i_1_n_0),
        .Q(derived_rxd_vld),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    end_of_frame_pulse_i_1
       (.I0(end_of_frame_pulse),
        .I1(speed_is_10_100),
        .I2(RX_CLK_ENABLE_IN),
        .I3(rx_axis_mac_tlast),
        .O(end_of_frame_pulse0));
  FDRE end_of_frame_pulse_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(end_of_frame_pulse0),
        .Q(end_of_frame_pulse),
        .R(rx_reset));
  (* srl_bus_name = "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg " *) 
  (* srl_name = "U0/\RCV_INTFCE_I/end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8 " *) 
  SRL16E \end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .CLK(rx_mac_aclk),
        .D(end_of_frame_pulse),
        .Q(\end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8_n_0 ));
  FDRE \end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_9 
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(\end_of_frame_reset_array_reg[10]_srl10___RCV_INTFCE_I_end_of_frame_reset_array_reg_r_8_n_0 ),
        .Q(\end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE \end_of_frame_reset_array_reg[12] 
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_gate_n_0),
        .Q(end_of_frame_reset_in),
        .R(rx_reset));
  LUT2 #(
    .INIT(4'h8)) 
    end_of_frame_reset_array_reg_gate
       (.I0(\end_of_frame_reset_array_reg[11]_RCV_INTFCE_I_end_of_frame_reset_array_reg_r_9_n_0 ),
        .I1(end_of_frame_reset_array_reg_r_9_n_0),
        .O(end_of_frame_reset_array_reg_gate_n_0));
  FDRE end_of_frame_reset_array_reg_r
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(1'b1),
        .Q(end_of_frame_reset_array_reg_r_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_0
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_n_0),
        .Q(end_of_frame_reset_array_reg_r_0_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_1
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_0_n_0),
        .Q(end_of_frame_reset_array_reg_r_1_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_2
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_1_n_0),
        .Q(end_of_frame_reset_array_reg_r_2_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_3
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_2_n_0),
        .Q(end_of_frame_reset_array_reg_r_3_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_4
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_3_n_0),
        .Q(end_of_frame_reset_array_reg_r_4_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_5
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_4_n_0),
        .Q(end_of_frame_reset_array_reg_r_5_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_6
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_5_n_0),
        .Q(end_of_frame_reset_array_reg_r_6_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_7
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_6_n_0),
        .Q(end_of_frame_reset_array_reg_r_7_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_8
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_7_n_0),
        .Q(end_of_frame_reset_array_reg_r_8_n_0),
        .R(rx_reset));
  FDRE end_of_frame_reset_array_reg_r_9
       (.C(rx_mac_aclk),
        .CE(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .D(end_of_frame_reset_array_reg_r_8_n_0),
        .Q(end_of_frame_reset_array_reg_r_9_n_0),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    first_tag_is_vlan_TPID_0_d15_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_14_in),
        .I3(first_tag_is_vlan_TPID_0_d15_reg_0),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_5 ),
        .O(first_tag_is_vlan_TPID_0_d15_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    first_tag_is_vlan_TPID_1_d15_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_14_in),
        .I3(CO),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_2 ),
        .O(first_tag_is_vlan_TPID_1_d15_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    first_tag_is_vlan_TPID_2_d15_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_14_in),
        .I3(first_tag_is_vlan_TPID_2_d15_reg),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_3 ),
        .O(first_tag_is_vlan_TPID_2_d15_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    first_tag_is_vlan_TPID_3_d15_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(p_14_in),
        .I3(first_tag_is_vlan_TPID_3_d15_reg),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_4 ),
        .O(first_tag_is_vlan_TPID_3_d15_i_1_n_0));
  LUT5 #(
    .INIT(32'hF2FFD0D0)) 
    frame_is_ip_multicast_d4_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(frame_is_ip_multicast_d40),
        .I3(end_of_frame_reset_in),
        .I4(frame_is_ip_multicast_d4__0),
        .O(frame_is_ip_multicast_d4_i_1_n_0));
  LUT5 #(
    .INIT(32'hF2FFD0D0)) 
    frame_is_multicast_d10_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(frame_is_multicast_d100),
        .I3(end_of_frame_reset_in),
        .I4(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_1 ),
        .O(frame_is_multicast_d10_i_1_n_0));
  FDRE no_stripping_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping),
        .Q(no_stripping_d1),
        .R(rx_reset));
  FDRE no_stripping_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_d1),
        .Q(no_stripping_d2),
        .R(rx_reset));
  FDRE no_stripping_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_d2),
        .Q(no_stripping_d3),
        .R(rx_reset));
  LUT5 #(
    .INIT(32'hF111F000)) 
    no_stripping_i_1
       (.I0(rx_tvalid_end),
        .I1(rx_tvalid_d4),
        .I2(rx_axis_mac_tlast),
        .I3(rx_tvalid_d1),
        .I4(no_stripping),
        .O(no_stripping_i_1_n_0));
  FDRE no_stripping_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(no_stripping_i_1_n_0),
        .Q(no_stripping),
        .R(rx_reset));
  LUT3 #(
    .INIT(8'hEF)) 
    \rx_axis_mac_tdata_d1[7]_i_1 
       (.I0(rx_axis_mac_tvalid_d3),
        .I1(rx_axis_mac_tvalid_d1),
        .I2(speed_is_10_100),
        .O(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ));
  FDRE \rx_axis_mac_tdata_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[0]),
        .Q(rx_axis_mac_tdata_d1[0]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[1]),
        .Q(rx_axis_mac_tdata_d1[1]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[2]),
        .Q(rx_axis_mac_tdata_d1[2]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[3]),
        .Q(rx_axis_mac_tdata_d1[3]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[4]),
        .Q(rx_axis_mac_tdata_d1[4]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[5]),
        .Q(rx_axis_mac_tdata_d1[5]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[6]),
        .Q(rx_axis_mac_tdata_d1[6]),
        .R(rx_reset));
  FDRE \rx_axis_mac_tdata_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(\rx_axis_mac_tdata_d1[7]_i_1_n_0 ),
        .D(rx_axis_mac_tdata[7]),
        .Q(rx_axis_mac_tdata_d1[7]),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast),
        .Q(rx_axis_mac_tlast_d1),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d1),
        .Q(rx_axis_mac_tlast_d2),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d2),
        .Q(rx_axis_mac_tlast_d3),
        .R(rx_reset));
  FDRE rx_axis_mac_tlast_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tlast_d3),
        .Q(rx_axis_mac_tlast_d4),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rx_axis_mac_tvalid_d1_i_1
       (.I0(rx_axis_mac_tvalid),
        .I1(rx_axis_mac_tlast),
        .O(rx_axis_mac_tvalid_d1_i_1_n_0));
  FDRE rx_axis_mac_tvalid_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d1_i_1_n_0),
        .Q(rx_axis_mac_tvalid_d1),
        .R(rx_reset));
  FDRE rx_axis_mac_tvalid_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d1),
        .Q(rx_axis_mac_tvalid_d2),
        .R(rx_reset));
  FDRE rx_axis_mac_tvalid_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_axis_mac_tvalid_d2),
        .Q(rx_axis_mac_tvalid_d3),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h00D4FFFF00D40000)) 
    rx_data_packed_ready_i_1
       (.I0(derived_rxd_vld),
        .I1(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_18 ),
        .I2(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_19 ),
        .I3(rx_reset),
        .I4(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_152 ),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_16 ),
        .O(rx_data_packed_ready_i_1_n_0));
  LUT4 #(
    .INIT(16'h1110)) 
    rx_statistics_valid_i_i_1
       (.I0(rx_axis_mac_tlast_d4),
        .I1(rx_reset),
        .I2(rx_statistics_valid_i_reg_n_0),
        .I3(rx_statistics_valid),
        .O(rx_statistics_valid_i_i_1_n_0));
  FDRE rx_statistics_valid_i_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_statistics_valid_i_i_1_n_0),
        .Q(rx_statistics_valid_i_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rx_statistics_vector_i[26]_i_1 
       (.I0(rx_axis_mac_tlast_d4),
        .I1(rx_reset),
        .O(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[0] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[0]),
        .Q(\rx_statistics_vector_i_reg_n_0_[0] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[10] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[10]),
        .Q(\rx_statistics_vector_i_reg_n_0_[10] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[11] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[11]),
        .Q(\rx_statistics_vector_i_reg_n_0_[11] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[12] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[12]),
        .Q(\rx_statistics_vector_i_reg_n_0_[12] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[13] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[13]),
        .Q(\rx_statistics_vector_i_reg_n_0_[13] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[14] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[14]),
        .Q(\rx_statistics_vector_i_reg_n_0_[14] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[15] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[15]),
        .Q(\rx_statistics_vector_i_reg_n_0_[15] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[16] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[16]),
        .Q(\rx_statistics_vector_i_reg_n_0_[16] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[17] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[17]),
        .Q(\rx_statistics_vector_i_reg_n_0_[17] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[18] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[18]),
        .Q(\rx_statistics_vector_i_reg_n_0_[18] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[19] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[19]),
        .Q(\rx_statistics_vector_i_reg_n_0_[19] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[1] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[1]),
        .Q(\rx_statistics_vector_i_reg_n_0_[1] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[20] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[20]),
        .Q(\rx_statistics_vector_i_reg_n_0_[20] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[21] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[21]),
        .Q(\rx_statistics_vector_i_reg_n_0_[21] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[23] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[22]),
        .Q(\rx_statistics_vector_i_reg_n_0_[23] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[24] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[23]),
        .Q(\rx_statistics_vector_i_reg_n_0_[24] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[25] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[24]),
        .Q(\rx_statistics_vector_i_reg_n_0_[25] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[26] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[25]),
        .Q(\rx_statistics_vector_i_reg_n_0_[26] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[2] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[2]),
        .Q(\rx_statistics_vector_i_reg_n_0_[2] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[3] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[3]),
        .Q(\rx_statistics_vector_i_reg_n_0_[3] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[4] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[4]),
        .Q(\rx_statistics_vector_i_reg_n_0_[4] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[5] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[5]),
        .Q(\rx_statistics_vector_i_reg_n_0_[5] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[6] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[6]),
        .Q(\rx_statistics_vector_i_reg_n_0_[6] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[7] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[7]),
        .Q(\rx_statistics_vector_i_reg_n_0_[7] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[8] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[8]),
        .Q(\rx_statistics_vector_i_reg_n_0_[8] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE \rx_statistics_vector_i_reg[9] 
       (.C(rx_mac_aclk),
        .CE(rx_statistics_valid),
        .D(rx_statistics_vector[9]),
        .Q(\rx_statistics_vector_i_reg_n_0_[9] ),
        .R(\rx_statistics_vector_i[26]_i_1_n_0 ));
  FDRE rx_tvalid_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_reg_n_0),
        .Q(rx_tvalid_d1),
        .R(rx_reset));
  FDRE rx_tvalid_d2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d1),
        .Q(rx_tvalid_d2),
        .R(rx_reset));
  FDRE rx_tvalid_d3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d2),
        .Q(rx_tvalid_d3),
        .R(rx_reset));
  FDRE rx_tvalid_d4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_d3),
        .Q(rx_tvalid_d4),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rx_tvalid_end_i_1
       (.I0(rx_axis_mac_tvalid_d1),
        .I1(rx_axis_mac_tvalid_d3),
        .I2(rx_axis_mac_tvalid),
        .O(rx_tvalid_end0));
  FDRE rx_tvalid_end_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_end0),
        .Q(rx_tvalid_end),
        .R(rx_reset));
  LUT6 #(
    .INIT(64'h57FF55FF03000000)) 
    rx_tvalid_i_1
       (.I0(rx_tvalid_end),
        .I1(rx_tvalid_i_2_n_0),
        .I2(rx_axis_mac_tvalid_d2),
        .I3(speed_is_10_100),
        .I4(rx_axis_mac_tvalid_d1_i_1_n_0),
        .I5(rx_tvalid_reg_n_0),
        .O(rx_tvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rx_tvalid_i_2
       (.I0(rx_axis_mac_tvalid_d1),
        .I1(rx_axis_mac_tvalid_d3),
        .O(rx_tvalid_i_2_n_0));
  FDRE rx_tvalid_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_tvalid_i_1_n_0),
        .Q(rx_tvalid_reg_n_0),
        .R(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    saveAutoInsertWord4VlanTag_i_1
       (.I0(end_of_frame_reset_in),
        .I1(autoInsertWord4VlanTag),
        .I2(saveAutoInsertWord4VlanTag),
        .O(saveAutoInsertWord4VlanTag_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    saveAutoInsertWord5VlanTag_i_1
       (.I0(end_of_frame_reset_in),
        .I1(autoInsertWord5VlanTag),
        .I2(saveAutoInsertWord5VlanTag),
        .O(saveAutoInsertWord5VlanTag_i_1_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    saveStripWord4VlanTag_i_1
       (.I0(end_of_frame_reset_in),
        .I1(stripWord4VlanTag),
        .I2(saveStripWord4VlanTag),
        .O(saveStripWord4VlanTag_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFD5FFFFAA80AA80)) 
    save_rx_badframe_i_1
       (.I0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .I1(rx_axis_mac_tlast),
        .I2(rx_axis_mac_tuser),
        .I3(derived_rx_bad_frame_d1),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_10 ),
        .O(save_rx_badframe_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF75FFFFAA20AA20)) 
    save_rx_goodframe_i_1
       (.I0(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_0 ),
        .I1(rx_axis_mac_tuser),
        .I2(rx_axis_mac_tlast),
        .I3(derived_rx_good_frame_d1),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_11 ),
        .O(save_rx_goodframe_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    second_tag_is_vlan_TPID_0_d19_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(first_tag_is_vlan_TPID_0_d15_reg_0),
        .I3(p_10_in),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_9 ),
        .O(second_tag_is_vlan_TPID_0_d19_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    second_tag_is_vlan_TPID_1_d19_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(CO),
        .I3(p_10_in),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_6 ),
        .O(second_tag_is_vlan_TPID_1_d19_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    second_tag_is_vlan_TPID_2_d19_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(first_tag_is_vlan_TPID_2_d15_reg),
        .I3(p_10_in),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_7 ),
        .O(second_tag_is_vlan_TPID_2_d19_i_1_n_0));
  LUT6 #(
    .INIT(64'hF222FFFFD000D000)) 
    second_tag_is_vlan_TPID_3_d19_i_1
       (.I0(speed_is_10_100),
        .I1(RX_CLK_ENABLE_IN),
        .I2(first_tag_is_vlan_TPID_3_d15_reg),
        .I3(p_10_in),
        .I4(end_of_frame_reset_in),
        .I5(\INCLUDE_RX_VLAN.RX_EMAC_IF_I_n_8 ),
        .O(second_tag_is_vlan_TPID_3_d19_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "rx_mem_if" *) 
module bd_6e76_eth_buf_0_rx_mem_if
   (DIN,
    D,
    rx_mac_aclk,
    AXI_STR_RXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_RXS_ACLK,
    ADDRBWRADDR,
    axi_str_rxs_dpmem_wr_data,
    WEBWE,
    rx_reset,
    rx_client_clk_enbl_d1_reg_0,
    rx_client_rxd_dpmem_wr_en,
    rx_client_rxs_dpmem_wr_en,
    \rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 ,
    \rx_client_rxd_dpmem_addr_d1_reg[10]_0 ,
    \rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 ,
    \rx_client_rxs_dpmem_addr_d1_reg[9]_0 );
  output [35:0]DIN;
  output [35:0]D;
  input rx_mac_aclk;
  input AXI_STR_RXD_ACLK;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_RXS_ACLK;
  input [9:0]ADDRBWRADDR;
  input [9:0]axi_str_rxs_dpmem_wr_data;
  input [0:0]WEBWE;
  input rx_reset;
  input rx_client_clk_enbl_d1_reg_0;
  input rx_client_rxd_dpmem_wr_en;
  input rx_client_rxs_dpmem_wr_en;
  input [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 ;
  input [10:0]\rx_client_rxd_dpmem_addr_d1_reg[10]_0 ;
  input [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 ;
  input [9:0]\rx_client_rxs_dpmem_addr_d1_reg[9]_0 ;

  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXS_ACLK;
  wire [35:0]D;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [35:0]DIN;
  wire [0:0]WEBWE;
  wire [9:0]axi_str_rxs_dpmem_wr_data;
  wire rx_client_clk_enbl_d1;
  wire rx_client_clk_enbl_d1_reg_0;
  wire [10:0]rx_client_rxd_dpmem_addr_d1;
  wire [10:0]\rx_client_rxd_dpmem_addr_d1_reg[10]_0 ;
  wire [35:0]rx_client_rxd_dpmem_wr_data_d1;
  wire [35:0]\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 ;
  wire rx_client_rxd_dpmem_wr_en;
  wire rx_client_rxd_dpmem_wr_en_d1;
  wire [9:0]rx_client_rxs_dpmem_addr_d1;
  wire [9:0]\rx_client_rxs_dpmem_addr_d1_reg[9]_0 ;
  wire [31:0]rx_client_rxs_dpmem_wr_data_d1;
  wire [31:0]\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 ;
  wire rx_client_rxs_dpmem_wr_en;
  wire rx_client_rxs_dpmem_wr_en_d1;
  wire rx_mac_aclk;
  wire rx_reset;

  bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized0 I_RXD_MEM
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (rx_client_rxd_dpmem_wr_data_d1),
        .DIN(DIN),
        .Q(rx_client_rxd_dpmem_addr_d1),
        .WEA(rx_client_rxd_dpmem_wr_en_d1),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
  bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized1 I_RXS_MEM
       (.ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_RXS_ACLK(AXI_STR_RXS_ACLK),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (rx_client_rxs_dpmem_wr_data_d1),
        .Q(rx_client_rxs_dpmem_addr_d1),
        .WEA(rx_client_rxs_dpmem_wr_en_d1),
        .WEBWE(WEBWE),
        .axi_str_rxs_dpmem_wr_data(axi_str_rxs_dpmem_wr_data),
        .rx_client_clk_enbl_d1(rx_client_clk_enbl_d1),
        .rx_mac_aclk(rx_mac_aclk));
  FDRE rx_client_clk_enbl_d1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_client_clk_enbl_d1_reg_0),
        .Q(rx_client_clk_enbl_d1),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [0]),
        .Q(rx_client_rxd_dpmem_addr_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [10]),
        .Q(rx_client_rxd_dpmem_addr_d1[10]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [1]),
        .Q(rx_client_rxd_dpmem_addr_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [2]),
        .Q(rx_client_rxd_dpmem_addr_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [3]),
        .Q(rx_client_rxd_dpmem_addr_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [4]),
        .Q(rx_client_rxd_dpmem_addr_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [5]),
        .Q(rx_client_rxd_dpmem_addr_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [6]),
        .Q(rx_client_rxd_dpmem_addr_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [7]),
        .Q(rx_client_rxd_dpmem_addr_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [8]),
        .Q(rx_client_rxd_dpmem_addr_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_addr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_addr_d1_reg[10]_0 [9]),
        .Q(rx_client_rxd_dpmem_addr_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [0]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [10]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[10]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[11] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [11]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[11]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[12] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [12]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[12]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[13] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [13]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[13]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[14] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [14]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[14]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[15] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [15]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[15]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[16] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [16]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[16]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[17] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [17]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[17]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[18] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [18]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[18]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[19] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [19]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[19]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [1]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[20] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [20]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[20]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[21] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [21]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[21]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[22] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [22]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[22]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[23] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [23]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[23]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[24] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [24]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[24]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[25] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [25]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[25]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[26] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [26]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[26]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[27] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [27]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[27]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[28] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [28]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[28]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[29] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [29]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[29]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [2]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[30] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [30]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[30]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[31] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [31]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[31]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[32] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [32]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[32]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[33] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [33]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[33]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[34] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [34]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[34]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[35] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [35]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[35]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [3]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [4]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [5]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [6]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [7]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [8]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_data_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxd_dpmem_wr_data_d1_reg[35]_0 [9]),
        .Q(rx_client_rxd_dpmem_wr_data_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxd_dpmem_wr_en_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_client_rxd_dpmem_wr_en),
        .Q(rx_client_rxd_dpmem_wr_en_d1),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [0]),
        .Q(rx_client_rxs_dpmem_addr_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [1]),
        .Q(rx_client_rxs_dpmem_addr_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [2]),
        .Q(rx_client_rxs_dpmem_addr_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [3]),
        .Q(rx_client_rxs_dpmem_addr_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [4]),
        .Q(rx_client_rxs_dpmem_addr_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [5]),
        .Q(rx_client_rxs_dpmem_addr_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [6]),
        .Q(rx_client_rxs_dpmem_addr_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [7]),
        .Q(rx_client_rxs_dpmem_addr_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [8]),
        .Q(rx_client_rxs_dpmem_addr_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_addr_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_addr_d1_reg[9]_0 [9]),
        .Q(rx_client_rxs_dpmem_addr_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [0]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[0]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[10] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [10]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[10]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[11] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [11]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[11]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[12] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [12]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[12]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[13] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [13]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[13]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[14] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [14]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[14]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[15] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [15]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[15]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[16] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [16]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[16]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[17] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [17]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[17]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[18] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [18]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[18]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[19] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [19]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[19]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[1] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [1]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[1]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[20] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [20]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[20]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[21] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [21]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[21]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[22] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [22]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[22]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[23] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [23]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[23]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[24] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [24]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[24]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[25] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [25]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[25]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[26] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [26]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[26]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[27] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [27]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[27]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[28] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [28]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[28]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[29] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [29]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[29]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[2] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [2]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[2]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[30] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [30]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[30]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[31] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [31]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[31]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[3] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [3]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[3]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[4] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [4]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[4]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[5] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [5]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[5]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[6] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [6]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[6]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[7] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [7]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[7]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[8] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [8]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[8]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_data_d1_reg[9] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(\rx_client_rxs_dpmem_wr_data_d1_reg[31]_0 [9]),
        .Q(rx_client_rxs_dpmem_wr_data_d1[9]),
        .R(rx_reset));
  FDRE \rx_client_rxs_dpmem_wr_en_d1_reg[0] 
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(rx_client_rxs_dpmem_wr_en),
        .Q(rx_client_rxs_dpmem_wr_en_d1),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block
   (data_out,
    data_sync7_i_0,
    EMAC_RESET_DONE_INT,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input EMAC_RESET_DONE_INT;
  input S_AXI_ACLK;

  wire EMAC_RESET_DONE_INT;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(EMAC_RESET_DONE_INT),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_0
   (data_out,
    reset2axi_str_txd,
    Q,
    AXI_STR_TXD_ACLK);
  output data_out;
  input reset2axi_str_txd;
  input [0:0]Q;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire [0:0]Q;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire reset2axi_str_txd;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(Q),
        .Q(data_sync0),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(reset2axi_str_txd));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_10
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_11
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_12
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_13
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_14
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_15
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_16
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_17
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_18
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_19
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_20
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_23
   (data_out,
    data_sync0_i_0,
    EMAC_RX_DCM_LOCKED_INT,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input EMAC_RX_DCM_LOCKED_INT;
  input S_AXI_ACLK;

  wire EMAC_RX_DCM_LOCKED_INT;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(EMAC_RX_DCM_LOCKED_INT),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_29
   (data_out,
    data_sync0_i_0,
    data_in,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_35
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_in,
    tx_mac_aclk);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_in;
  input tx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire tx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__3
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_36
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_in,
    rx_mac_aclk);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_in;
  input rx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__2
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_37
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_in,
    AXI_STR_TXD_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_in;
  input AXI_STR_TXD_ACLK;

  wire AXI_STR_TXD_ACLK;
  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__4
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_38
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync7_i_0,
    data_in,
    tx_mac_aclk);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync7_i_0;
  input data_in;
  input tx_mac_aclk;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;
  wire tx_mac_aclk;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__7
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_39
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync0_i_0,
    data_in,
    S_AXI_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync0_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__6
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_40
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync7_i_0,
    data_in,
    S_AXI_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync7_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__5
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_41
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync0_i_0,
    data_in,
    S_AXI_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync0_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__1
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_42
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync7_i_0,
    data_in,
    S_AXI_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync7_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1__0
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_43
   (ClkASignalToggleSyncReg_reg,
    data_out,
    ClkASignalToggleSyncReg,
    data_sync0_i_0,
    data_in,
    S_AXI_ACLK);
  output ClkASignalToggleSyncReg_reg;
  output data_out;
  input ClkASignalToggleSyncReg;
  input data_sync0_i_0;
  input data_in;
  input S_AXI_ACLK;

  wire ClkASignalToggleSyncReg;
  wire ClkASignalToggleSyncReg_reg;
  wire S_AXI_ACLK;
  wire data_in;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  LUT2 #(
    .INIT(4'h6)) 
    ClkBSignalOut_i_1
       (.I0(ClkASignalToggleSyncReg),
        .I1(data_out),
        .O(ClkASignalToggleSyncReg_reg));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_44
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_45
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_46
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_47
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_48
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_49
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_5
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_50
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_51
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_52
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_53
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_54
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_55
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_56
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_57
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_58
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_59
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_6
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_60
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_61
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_62
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_63
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_64
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_65
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_66
   (data_out,
    rx_reset,
    data_sync0_i_0,
    rx_mac_aclk);
  output data_out;
  input rx_reset;
  input [0:0]data_sync0_i_0;
  input rx_mac_aclk;

  wire data_out;
  wire data_sync0;
  wire [0:0]data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire rx_mac_aclk;
  wire rx_reset;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0_i_0),
        .Q(data_sync0),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(rx_reset));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(rx_reset));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_7
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_8
   (data_out,
    data_sync0_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync0_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync0_i_0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync0_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync0_i_0));
endmodule

(* ORIG_REF_NAME = "sync_block" *) 
module bd_6e76_eth_buf_0_sync_block_9
   (data_out,
    data_sync7_i_0,
    PCSPMA_STATUS_VECTOR,
    S_AXI_ACLK);
  output data_out;
  input data_sync7_i_0;
  input [0:0]PCSPMA_STATUS_VECTOR;
  input S_AXI_ACLK;

  wire [0:0]PCSPMA_STATUS_VECTOR;
  wire S_AXI_ACLK;
  wire data_out;
  wire data_sync0;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_sync6;
  wire data_sync7_i_0;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync0_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(PCSPMA_STATUS_VECTOR),
        .Q(data_sync0),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync1_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync0),
        .Q(data_sync1),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync2_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync3_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync4_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync5_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync6_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_sync6),
        .R(data_sync7_i_0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    data_sync7_i
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(data_sync6),
        .Q(data_out),
        .R(data_sync7_i_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset
   (out,
    AXI_STR_TXD_ACLK,
    ClkBRst1_in,
    AXI_STR_TXD_ARESETN);
  output out;
  input AXI_STR_TXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst1_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__9_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__9
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__9_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__9_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_100
   (out,
    sync_rst1_reg_0,
    AXI_STR_TXC_ACLK,
    ClkBRst0_in,
    axi_str_txc_tready_int_i_7,
    AXI_STR_TXC_ARESETN,
    axi_str_txc_tready_int_i_7_0,
    axi_str_txc_tready_int_i_7_1,
    clr_txc_trdy);
  output out;
  output sync_rst1_reg_0;
  input AXI_STR_TXC_ACLK;
  input ClkBRst0_in;
  input axi_str_txc_tready_int_i_7;
  input AXI_STR_TXC_ARESETN;
  input axi_str_txc_tready_int_i_7_0;
  input axi_str_txc_tready_int_i_7_1;
  input clr_txc_trdy;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst0_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire axi_str_txc_tready_int_i_7;
  wire axi_str_txc_tready_int_i_7_0;
  wire axi_str_txc_tready_int_i_7_1;
  wire clr_txc_trdy;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__12_n_0;
  wire sync_rst1_reg_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    axi_str_txc_tready_int_i_12
       (.I0(sync_rst1),
        .I1(axi_str_txc_tready_int_i_7),
        .I2(AXI_STR_TXC_ARESETN),
        .I3(axi_str_txc_tready_int_i_7_0),
        .I4(axi_str_txc_tready_int_i_7_1),
        .I5(clr_txc_trdy),
        .O(sync_rst1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__12
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__12_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__12_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_101
   (sync_rst1_reg_0,
    AXI_STR_RXD_ACLK,
    ClkBRst1_in,
    AXI_STR_RXD_ARESETN);
  output sync_rst1_reg_0;
  input AXI_STR_RXD_ACLK;
  input ClkBRst1_in;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkBRst1_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__16_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__16_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__16
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__16_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__16_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_102
   (out,
    AXI_STR_RXS_ARESETN_0,
    SR,
    AXI_STR_RXD_ARESETN_0,
    AXI_STR_RXD_ACLK,
    AXI_STR_RXD_ARESETN,
    \rxd_word_cnt_reg[0] ,
    \rxd_word_cnt_reg[0]_0 ,
    \rxd_word_cnt_reg[0]_1 ,
    \FSM_onehot_rxd_axistream_current_state_reg[1] ,
    Q,
    AXI_STR_RXS_ARESETN);
  output out;
  output AXI_STR_RXS_ARESETN_0;
  output [0:0]SR;
  output AXI_STR_RXD_ARESETN_0;
  input AXI_STR_RXD_ACLK;
  input AXI_STR_RXD_ARESETN;
  input \rxd_word_cnt_reg[0] ;
  input \rxd_word_cnt_reg[0]_0 ;
  input \rxd_word_cnt_reg[0]_1 ;
  input [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  input [0:0]Q;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_ARESETN_0;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_RXS_ARESETN_0;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire \rxd_word_cnt_reg[0] ;
  wire \rxd_word_cnt_reg[0]_0 ;
  wire \rxd_word_cnt_reg[0]_1 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__19_n_0;

  assign out = sync_rst1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_onehot_rxd_axistream_current_state[8]_i_1 
       (.I0(AXI_STR_RXD_ARESETN),
        .I1(sync_rst1),
        .I2(\rxd_word_cnt_reg[0] ),
        .I3(\rxd_word_cnt_reg[0]_0 ),
        .I4(\rxd_word_cnt_reg[0]_1 ),
        .I5(\FSM_onehot_rxd_axistream_current_state_reg[1] ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__3
       (.I0(AXI_STR_RXS_ARESETN),
        .O(AXI_STR_RXS_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AXI_STR_RXS_ARESETN_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(AXI_STR_RXS_ARESETN_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(AXI_STR_RXS_ARESETN_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(AXI_STR_RXS_ARESETN_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(AXI_STR_RXS_ARESETN_0),
        .Q(async_rst4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rxd_word_cnt[0]_i_1 
       (.I0(AXI_STR_RXD_ARESETN),
        .I1(sync_rst1),
        .I2(\rxd_word_cnt_reg[0] ),
        .I3(\rxd_word_cnt_reg[0]_0 ),
        .I4(\rxd_word_cnt_reg[0]_1 ),
        .I5(Q),
        .O(AXI_STR_RXD_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__19_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__19
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__19_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__19_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_103
   (sync_rst1_reg_0,
    AXI_STR_RXD_ARESETN_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_RXD_ARESETN);
  output sync_rst1_reg_0;
  output AXI_STR_RXD_ARESETN_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ARESETN;
  wire AXI_STR_RXD_ARESETN_0;
  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__23_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__2
       (.I0(AXI_STR_RXD_ARESETN),
        .O(AXI_STR_RXD_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AXI_STR_RXD_ARESETN_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(AXI_STR_RXD_ARESETN_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(AXI_STR_RXD_ARESETN_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(AXI_STR_RXD_ARESETN_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(AXI_STR_RXD_ARESETN_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__23_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__23
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__23_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__23_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_104
   (out,
    sync_rst1_reg_0,
    S_AXI_ACLK,
    ClkBRst2_in,
    S_AXI_ARESETN,
    RESET2TEMACn,
    RESET2TEMACn_0,
    RESET2TEMACn_1);
  output out;
  output sync_rst1_reg_0;
  input S_AXI_ACLK;
  input ClkBRst2_in;
  input S_AXI_ARESETN;
  input RESET2TEMACn;
  input RESET2TEMACn_0;
  input RESET2TEMACn_1;

  wire ClkBRst2_in;
  wire RESET2TEMACn;
  wire RESET2TEMACn_0;
  wire RESET2TEMACn_1;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__2_n_0;
  wire sync_rst1_reg_0;

  assign out = sync_rst1;
  LUT5 #(
    .INIT(32'h00000004)) 
    RESET2TEMACn_INST_0
       (.I0(sync_rst1),
        .I1(S_AXI_ARESETN),
        .I2(RESET2TEMACn),
        .I3(RESET2TEMACn_0),
        .I4(RESET2TEMACn_1),
        .O(sync_rst1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__2
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__2_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_105
   (sync_rst1_reg_0,
    reset2axi_str_txd,
    AXI_STR_TXD_ACLK,
    ClkARst,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    AXI_STR_TXD_ARESETN,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 );
  output sync_rst1_reg_0;
  output reset2axi_str_txd;
  input AXI_STR_TXD_ACLK;
  input ClkARst;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  input AXI_STR_TXD_ARESETN;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkARst;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire reset2axi_str_txd;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__10_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \FSM_sequential_txd_wr_cs[4]_i_1 
       (.I0(sync_rst1),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .I2(AXI_STR_TXD_ARESETN),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .O(reset2axi_str_txd));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__10
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__10_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__10_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_106
   (out,
    sync_rst1_reg_0,
    S_AXI_ACLK,
    ClkBRst1_in,
    async_rst4_reg_0,
    async_rst4_reg_1,
    S_AXI_ARESETN,
    async_rst4_reg_2);
  output out;
  output sync_rst1_reg_0;
  input S_AXI_ACLK;
  input ClkBRst1_in;
  input async_rst4_reg_0;
  input async_rst4_reg_1;
  input S_AXI_ARESETN;
  input async_rst4_reg_2;

  wire ClkBRst1_in;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  wire async_rst4_reg_1;
  wire async_rst4_reg_2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__3_n_0;
  wire sync_rst1_reg_0;

  assign out = sync_rst1;
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    RESET2PCSPMA_INST_0
       (.I0(sync_rst1),
        .I1(async_rst4_reg_0),
        .I2(async_rst4_reg_1),
        .I3(S_AXI_ARESETN),
        .I4(async_rst4_reg_2),
        .O(sync_rst1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst1_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst1_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst1_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst1_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst1_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__3
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__3_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__3_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_107
   (sync_rst1_reg_0,
    AXI_STR_TXC_ACLK,
    ClkARst,
    AXI_STR_TXC_ARESETN);
  output sync_rst1_reg_0;
  input AXI_STR_TXC_ACLK;
  input ClkARst;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__13_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__13
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__13_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__13_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_108
   (S_AXI_ACLK,
    out,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    S_AXI_ARESETN,
    sync_rst1_reg_2);
  input S_AXI_ACLK;
  input out;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input S_AXI_ARESETN;
  input sync_rst1_reg_2;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__0_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    sync_rst1_i_1__0
       (.I0(async_rst4),
        .I1(out),
        .I2(sync_rst1_reg_0),
        .I3(sync_rst1_reg_1),
        .I4(S_AXI_ARESETN),
        .I5(sync_rst1_reg_2),
        .O(sync_rst1_i_1__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_109
   (sync_rst1_reg_0,
    sync_rst1_reg_1,
    tx_mac_aclk,
    async_rst4_reg_0,
    sample_tx_mac_config);
  output sync_rst1_reg_0;
  output [0:0]sync_rst1_reg_1;
  input tx_mac_aclk;
  input async_rst4_reg_0;
  input sample_tx_mac_config;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  wire sample_tx_mac_config;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire [0:0]sync_rst1_reg_1;
  wire tx_mac_aclk;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT2 #(
    .INIT(4'hE)) 
    \ClkBAxiEthBClkCrsBusOut[7]_i_1 
       (.I0(sync_rst1),
        .I1(sample_tx_mac_config),
        .O(sync_rst1_reg_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_110
   (out,
    S_AXI_ACLK,
    ClkBRst,
    S_AXI_ARESETN);
  output out;
  input S_AXI_ACLK;
  input ClkBRst;
  input S_AXI_ARESETN;

  wire ClkBRst;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__5_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__5
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__5_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__5_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_111
   (sync_rst1_reg_0,
    S_AXI_ARESETN_0,
    AXI_STR_RXS_ACLK,
    S_AXI_ARESETN,
    AXI_STR_RXS_ARESETN);
  output sync_rst1_reg_0;
  output S_AXI_ARESETN_0;
  input AXI_STR_RXS_ACLK;
  input S_AXI_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire S_AXI_ARESETN;
  wire S_AXI_ARESETN_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__21_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1
       (.I0(S_AXI_ARESETN),
        .O(S_AXI_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(S_AXI_ARESETN_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(S_AXI_ARESETN_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(S_AXI_ARESETN_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(S_AXI_ARESETN_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(S_AXI_ARESETN_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__21_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__21
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__21_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__21_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_112
   (out,
    S_AXI_ACLK,
    ClkBRst0_in,
    S_AXI_ARESETN);
  output out;
  input S_AXI_ACLK;
  input ClkBRst0_in;
  input S_AXI_ARESETN;

  wire ClkBRst0_in;
  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__4_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__4
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__4_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__4_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_113
   (sync_rst1_reg_0,
    AXI_STR_RXD_ACLK,
    ClkARst,
    AXI_STR_RXD_ARESETN);
  output sync_rst1_reg_0;
  input AXI_STR_RXD_ACLK;
  input ClkARst;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__17_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__17
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__17_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__17_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_114
   (S_AXI_ACLK,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    sync_rst1_reg_2,
    S_AXI_ARESETN,
    sync_rst1_reg_3);
  input S_AXI_ACLK;
  input sync_rst1_reg_0;
  input sync_rst1_reg_1;
  input sync_rst1_reg_2;
  input S_AXI_ARESETN;
  input sync_rst1_reg_3;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1_n_0;
  wire sync_rst1_reg_0;
  wire sync_rst1_reg_1;
  wire sync_rst1_reg_2;
  wire sync_rst1_reg_3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    sync_rst1_i_1
       (.I0(async_rst4),
        .I1(sync_rst1_reg_0),
        .I2(sync_rst1_reg_1),
        .I3(sync_rst1_reg_2),
        .I4(S_AXI_ARESETN),
        .I5(sync_rst1_reg_3),
        .O(sync_rst1_i_1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_115
   (out,
    sync_rst1_reg_0,
    rx_mac_aclk,
    async_rst3_reg_0,
    sample_rx_mac_config);
  output out;
  output [0:0]sync_rst1_reg_0;
  input rx_mac_aclk;
  input async_rst3_reg_0;
  input sample_rx_mac_config;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  wire async_rst3_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire rx_mac_aclk;
  wire sample_rx_mac_config;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire [0:0]sync_rst1_reg_0;

  assign out = sync_rst1;
  LUT2 #(
    .INIT(4'hE)) 
    \ClkBAxiEthBClkCrsBusOut[31]_i_1__0 
       (.I0(sync_rst1),
        .I1(sample_rx_mac_config),
        .O(sync_rst1_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst3_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst3_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst3_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst3_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst3_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(rx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_116
   (S_AXI_ACLK,
    S_AXI_ARESETN);
  input S_AXI_ACLK;
  input S_AXI_ARESETN;

  wire S_AXI_ACLK;
  wire S_AXI_ARESETN;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__1_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(async_rst0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .Q(async_rst1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .Q(async_rst2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .Q(async_rst3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .Q(async_rst4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__1
       (.I0(async_rst4),
        .I1(S_AXI_ARESETN),
        .O(sync_rst1_i_1__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(S_AXI_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__1_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_117
   (out,
    \GEN_NonUScale.phy_reset_count_reg[10] ,
    \GEN_NonUScale.phy_reset_count_reg[10]_0 ,
    GTX_CLK,
    ClkARst,
    \GEN_NonUScale.phy_reset_count_reg ,
    phyResetCntEnable,
    data_in,
    \GEN_NonUScale.PHY_RESET_N_reg ,
    PHY_RST_N);
  output out;
  output \GEN_NonUScale.phy_reset_count_reg[10] ;
  output \GEN_NonUScale.phy_reset_count_reg[10]_0 ;
  input GTX_CLK;
  input ClkARst;
  input [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  input phyResetCntEnable;
  input data_in;
  input \GEN_NonUScale.PHY_RESET_N_reg ;
  input PHY_RST_N;

  wire ClkARst;
  wire \GEN_NonUScale.PHY_RESET_N_reg ;
  wire [1:0]\GEN_NonUScale.phy_reset_count_reg ;
  wire \GEN_NonUScale.phy_reset_count_reg[10] ;
  wire \GEN_NonUScale.phy_reset_count_reg[10]_0 ;
  wire GTX_CLK;
  wire PHY_RST_N;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire data_in;
  wire phyResetCntEnable;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;

  assign out = sync_rst1;
  LUT6 #(
    .INIT(64'h00B8003000300030)) 
    \GEN_NonUScale.PHY_RESET_CMPLTE_i_1 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [0]),
        .I1(phyResetCntEnable),
        .I2(data_in),
        .I3(sync_rst1),
        .I4(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I5(\GEN_NonUScale.PHY_RESET_N_reg ),
        .O(\GEN_NonUScale.phy_reset_count_reg[10] ));
  LUT6 #(
    .INIT(64'h3030330020203300)) 
    \GEN_NonUScale.PHY_RESET_N_i_1 
       (.I0(\GEN_NonUScale.phy_reset_count_reg [0]),
        .I1(sync_rst1),
        .I2(\GEN_NonUScale.phy_reset_count_reg [1]),
        .I3(PHY_RST_N),
        .I4(phyResetCntEnable),
        .I5(\GEN_NonUScale.PHY_RESET_N_reg ),
        .O(\GEN_NonUScale.phy_reset_count_reg[10]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(GTX_CLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(async_rst4));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_118
   (AXI_STR_TXC_ACLK,
    async_rst4_reg_0,
    ClkARst);
  input AXI_STR_TXC_ACLK;
  input async_rst4_reg_0;
  input ClkARst;

  wire AXI_STR_TXC_ACLK;
  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire async_rst4_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__7_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(async_rst4_reg_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(async_rst4_reg_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(async_rst4_reg_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(async_rst4_reg_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1__7
       (.I0(async_rst4),
        .I1(ClkARst),
        .O(sync_rst1_i_1__7_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__7_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_119
   (out,
    tx_mac_aclk,
    ClkARst,
    sync_rst1_reg_0);
  output out;
  input tx_mac_aclk;
  input ClkARst;
  input sync_rst1_reg_0;

  wire ClkARst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__6_n_0;
  wire sync_rst1_reg_0;
  wire tx_mac_aclk;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkARst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkARst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkARst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkARst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkARst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sync_rst1_i_1__6
       (.I0(async_rst4),
        .I1(sync_rst1_reg_0),
        .O(sync_rst1_i_1__6_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__6_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_93
   (sync_rst1_reg_0,
    AXI_STR_TXC_ACLK,
    ClkBRst2_in,
    AXI_STR_TXC_ARESETN);
  output sync_rst1_reg_0;
  input AXI_STR_TXC_ACLK;
  input ClkBRst2_in;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst2_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__14_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__14
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__14_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__14_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_94
   (out,
    AXI_STR_TXD_ACLK,
    ClkBRst,
    AXI_STR_TXD_ARESETN);
  output out;
  input AXI_STR_TXD_ACLK;
  input ClkBRst;
  input AXI_STR_TXD_ARESETN;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire ClkBRst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__8_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__8
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__8_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__8_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_95
   (sync_rst1_reg_0,
    AXI_STR_TXD_ARESETN_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_TXD_ARESETN,
    AXI_STR_RXS_ARESETN);
  output sync_rst1_reg_0;
  output AXI_STR_TXD_ARESETN_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_TXD_ARESETN;
  input AXI_STR_RXS_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXD_ARESETN;
  wire AXI_STR_TXD_ARESETN_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__22_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__0
       (.I0(AXI_STR_TXD_ARESETN),
        .O(AXI_STR_TXD_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AXI_STR_TXD_ARESETN_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(AXI_STR_TXD_ARESETN_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(AXI_STR_TXD_ARESETN_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(AXI_STR_TXD_ARESETN_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(AXI_STR_TXD_ARESETN_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__22_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__22
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__22_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__22_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_96
   (out,
    sync_rst1_reg_0,
    sync_rst1_reg_1,
    E,
    AXI_STR_TXD_ACLK,
    ClkBRst0_in,
    \ClkBAxiEthBClkCrsBusOut_reg[0] ,
    AXI_STR_TXD_ARESETN,
    \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ,
    \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ,
    \update_cnt_reg[10] ,
    \update_bram_cnt_reg[7] ,
    sample_axi_str_config);
  output out;
  output [0:0]sync_rst1_reg_0;
  output [0:0]sync_rst1_reg_1;
  output [0:0]E;
  input AXI_STR_TXD_ACLK;
  input ClkBRst0_in;
  input \ClkBAxiEthBClkCrsBusOut_reg[0] ;
  input AXI_STR_TXD_ARESETN;
  input \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  input \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ;
  input \update_cnt_reg[10] ;
  input \update_bram_cnt_reg[7] ;
  input sample_axi_str_config;

  wire AXI_STR_TXD_ACLK;
  wire AXI_STR_TXD_ARESETN;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0] ;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0]_0 ;
  wire \ClkBAxiEthBClkCrsBusOut_reg[0]_1 ;
  wire ClkBRst0_in;
  wire [0:0]E;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  wire sample_axi_str_config;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__11_n_0;
  wire [0:0]sync_rst1_reg_0;
  wire [0:0]sync_rst1_reg_1;
  wire \update_bram_cnt_reg[7] ;
  wire \update_cnt_reg[10] ;

  assign out = sync_rst1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ClkBAxiEthBClkCrsBusOut[31]_i_1 
       (.I0(sync_rst1),
        .I1(\ClkBAxiEthBClkCrsBusOut_reg[0] ),
        .I2(AXI_STR_TXD_ARESETN),
        .I3(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .I4(\ClkBAxiEthBClkCrsBusOut_reg[0]_1 ),
        .I5(sample_axi_str_config),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst0_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst0_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst0_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst0_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst0_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__11
       (.I0(async_rst4),
        .I1(AXI_STR_TXD_ARESETN),
        .O(sync_rst1_i_1__11_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \update_bram_cnt[7]_i_1 
       (.I0(sync_rst1),
        .I1(\ClkBAxiEthBClkCrsBusOut_reg[0] ),
        .I2(AXI_STR_TXD_ARESETN),
        .I3(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .I4(\ClkBAxiEthBClkCrsBusOut_reg[0]_1 ),
        .I5(\update_bram_cnt_reg[7] ),
        .O(sync_rst1_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \update_cnt[10]_i_1 
       (.I0(sync_rst1),
        .I1(\ClkBAxiEthBClkCrsBusOut_reg[0] ),
        .I2(AXI_STR_TXD_ARESETN),
        .I3(\ClkBAxiEthBClkCrsBusOut_reg[0]_0 ),
        .I4(\ClkBAxiEthBClkCrsBusOut_reg[0]_1 ),
        .I5(\update_cnt_reg[10] ),
        .O(sync_rst1_reg_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_97
   (sync_rst1_reg_0,
    AXI_STR_RXD_ACLK,
    ClkBRst2_in,
    AXI_STR_RXD_ARESETN);
  output sync_rst1_reg_0;
  input AXI_STR_RXD_ACLK;
  input ClkBRst2_in;
  input AXI_STR_RXD_ARESETN;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_ARESETN;
  wire ClkBRst2_in;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__18_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst2_in),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst2_in),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst2_in),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst2_in),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst2_in),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__18_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__18
       (.I0(async_rst4),
        .I1(AXI_STR_RXD_ARESETN),
        .O(sync_rst1_i_1__18_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__18_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_98
   (out,
    AXI_STR_TXC_ACLK,
    ClkBRst,
    AXI_STR_TXC_ARESETN);
  output out;
  input AXI_STR_TXC_ACLK;
  input ClkBRst;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXC_ARESETN;
  wire ClkBRst;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__15_n_0;

  assign out = sync_rst1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(ClkBRst),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(ClkBRst),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(ClkBRst),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(ClkBRst),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(ClkBRst),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__15
       (.I0(async_rst4),
        .I1(AXI_STR_TXC_ARESETN),
        .O(sync_rst1_i_1__15_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__15_n_0));
endmodule

(* ORIG_REF_NAME = "sync_reset" *) 
module bd_6e76_eth_buf_0_sync_reset_99
   (sync_rst1_reg_0,
    AXI_STR_TXC_ARESETN_0,
    AXI_STR_RXS_ACLK,
    AXI_STR_RXS_ARESETN,
    AXI_STR_TXC_ARESETN);
  output sync_rst1_reg_0;
  output AXI_STR_TXC_ARESETN_0;
  input AXI_STR_RXS_ACLK;
  input AXI_STR_RXS_ARESETN;
  input AXI_STR_TXC_ARESETN;

  wire AXI_STR_RXS_ACLK;
  wire AXI_STR_RXS_ARESETN;
  wire AXI_STR_TXC_ARESETN;
  wire AXI_STR_TXC_ARESETN_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire async_rst4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire sync_rst1;
  wire sync_rst1_i_1__20_n_0;

  assign sync_rst1_reg_0 = sync_rst1;
  LUT1 #(
    .INIT(2'h1)) 
    async_rst0_i_1__1
       (.I0(AXI_STR_TXC_ARESETN),
        .O(AXI_STR_TXC_ARESETN_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AXI_STR_TXC_ARESETN_0),
        .Q(async_rst0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst0),
        .PRE(AXI_STR_TXC_ARESETN_0),
        .Q(async_rst1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst2_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst1),
        .PRE(AXI_STR_TXC_ARESETN_0),
        .Q(async_rst2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst3_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst2),
        .PRE(AXI_STR_TXC_ARESETN_0),
        .Q(async_rst3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    async_rst4_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(async_rst3),
        .PRE(AXI_STR_TXC_ARESETN_0),
        .Q(async_rst4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst0_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync_rst0),
        .S(sync_rst1_i_1__20_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    sync_rst1_i_1__20
       (.I0(async_rst4),
        .I1(AXI_STR_RXS_ARESETN),
        .O(sync_rst1_i_1__20_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    sync_rst1_reg
       (.C(AXI_STR_RXS_ACLK),
        .CE(1'b1),
        .D(sync_rst0),
        .Q(sync_rst1),
        .S(sync_rst1_i_1__20_n_0));
endmodule

(* ORIG_REF_NAME = "tx_axistream_if" *) 
module bd_6e76_eth_buf_0_tx_axistream_if
   (axi_str_txd_tlast_1_reg,
    AXI_STR_TXD_TREADY,
    Axi_Str_TxC_2_Mem_We,
    clr_txc_trdy,
    axi_str_txc_tready_int_reg,
    Axi_Str_TxD_2_Mem_En,
    Axi_Str_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_En,
    \FSM_sequential_txd_wr_cs_reg[4] ,
    Q,
    ClkARst,
    WEBWE,
    \FSM_sequential_txd_wr_cs_reg[2] ,
    \axi_str_txd_tdata_dly0_reg[15] ,
    \FSM_sequential_txd_wr_cs_reg[0] ,
    \txd_rd_pntr_1_reg[5] ,
    \txc_rd_addr2_pntr_1_reg[5] ,
    ADDRARDADDR,
    E,
    Axi_Str_TxD_2_Mem_Din,
    ADDRBWRADDR,
    reset2axi_str_txd,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXC_ACLK,
    reset2axi_str_txc,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    out,
    \GEN_TAG0_HIT.tag0TotalHit_reg ,
    \axi_str_txd_tdata_dly1_reg[7] ,
    CO,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ,
    SR,
    axi_str_txc_tready_int_i_5,
    \FSM_sequential_txd_wr_cs_reg[3] ,
    \axi_str_txd_tdata_dly1[22]_i_2 ,
    Axi_Str_TxC_2_Mem_Dout,
    S,
    compare_addr2_cmplt_reg,
    sample_axi_str_config,
    data_out,
    AXI_STR_TXD_TDATA,
    axiStrTxDClk_vlan_rd_data,
    AXI_STR_TXD_TKEEP,
    \update_cnt_reg[10] ,
    AXI_STR_TXC_TDATA);
  output axi_str_txd_tlast_1_reg;
  output AXI_STR_TXD_TREADY;
  output Axi_Str_TxC_2_Mem_We;
  output clr_txc_trdy;
  output axi_str_txc_tready_int_reg;
  output Axi_Str_TxD_2_Mem_En;
  output [12:0]Axi_Str_TxC_2_Mem_Din;
  output Axi_Str_TxC_2_Mem_En;
  output \FSM_sequential_txd_wr_cs_reg[4] ;
  output [10:0]Q;
  output ClkARst;
  output [0:0]WEBWE;
  output [0:0]\FSM_sequential_txd_wr_cs_reg[2] ;
  output [15:0]\axi_str_txd_tdata_dly0_reg[15] ;
  output \FSM_sequential_txd_wr_cs_reg[0] ;
  output [2:0]\txd_rd_pntr_1_reg[5] ;
  output [2:0]\txc_rd_addr2_pntr_1_reg[5] ;
  output [11:0]ADDRARDADDR;
  output [0:0]E;
  output [35:0]Axi_Str_TxD_2_Mem_Din;
  output [9:0]ADDRBWRADDR;
  input reset2axi_str_txd;
  input AXI_STR_TXD_TLAST;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_TVALID;
  input AXI_STR_TXC_ACLK;
  input reset2axi_str_txc;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input [1:0]out;
  input [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg ;
  input [31:0]\axi_str_txd_tdata_dly1_reg[7] ;
  input [0:0]CO;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  input [0:0]SR;
  input axi_str_txc_tready_int_i_5;
  input \FSM_sequential_txd_wr_cs_reg[3] ;
  input \axi_str_txd_tdata_dly1[22]_i_2 ;
  input [10:0]Axi_Str_TxC_2_Mem_Dout;
  input [0:0]S;
  input [0:0]compare_addr2_cmplt_reg;
  input sample_axi_str_config;
  input data_out;
  input [31:0]AXI_STR_TXD_TDATA;
  input [13:0]axiStrTxDClk_vlan_rd_data;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [0:0]\update_cnt_reg[10] ;
  input [3:0]AXI_STR_TXC_TDATA;

  wire [11:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [3:0]AXI_STR_TXC_TDATA;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire \Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[12]_i_1_n_0 ;
  wire [10:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [0:0]CO;
  wire ClkARst;
  wire [0:0]E;
  wire \FSM_sequential_txd_wr_cs_reg[0] ;
  wire [0:0]\FSM_sequential_txd_wr_cs_reg[2] ;
  wire \FSM_sequential_txd_wr_cs_reg[3] ;
  wire \FSM_sequential_txd_wr_cs_reg[4] ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_29 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_33 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_51 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_52 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_54 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_55 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_57 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_58 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_59 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_71 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_72 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_89 ;
  wire \GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_90 ;
  wire \GEN_TAG0_HIT.bramDinTag0Reg_i_1_n_0 ;
  wire \GEN_TAG0_HIT.tag0TotalHit_i_1_n_0 ;
  wire [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg ;
  wire \GEN_TAG0_HIT.tag0TpidHitReg_i_1_n_0 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  wire \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_1_n_0 ;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [13:0]axiStrTxDClk_vlan_rd_data;
  wire axi_str_txc_tready_int_i_5;
  wire axi_str_txc_tready_int_reg;
  wire [15:0]\axi_str_txd_tdata_dly0_reg[15] ;
  wire \axi_str_txd_tdata_dly1[22]_i_2 ;
  wire [31:0]\axi_str_txd_tdata_dly1_reg[7] ;
  wire axi_str_txd_tlast_1_reg;
  wire axi_str_txd_tready_int_dly;
  wire axi_str_txd_tvalid_dly0;
  wire bramDinTag0Reg;
  wire checkTag0Tpid_dly;
  wire checkTag1Tpid_dly;
  wire clr_txc_trdy;
  wire [0:0]compare_addr2_cmplt_reg;
  wire data_out;
  wire [1:0]out;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire sample_axi_str_config;
  wire tag0TpidHit;
  wire tag0TpidHitReg;
  wire [1:0]tx_vlan_bram_din_dly;
  wire [2:0]\txc_rd_addr2_pntr_1_reg[5] ;
  wire txd_mem_clr_words1;
  wire txd_mem_clr_words_i_1_n_0;
  wire [2:0]\txd_rd_pntr_1_reg[5] ;
  wire [0:0]\update_cnt_reg[10] ;
  wire [2:1]vlan_sel;
  wire wrote_first_packet;
  wire wrote_first_packet_i_1_n_0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Axi_Str_TxC_2_Mem_Din_int[11]_i_1 
       (.I0(Q[9]),
        .I1(reset2axi_str_txc),
        .I2(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_57 ),
        .I3(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_58 ),
        .I4(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_59 ),
        .I5(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_55 ),
        .O(\Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Axi_Str_TxC_2_Mem_Din_int[12]_i_1 
       (.I0(Q[10]),
        .I1(reset2axi_str_txc),
        .I2(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_57 ),
        .I3(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_58 ),
        .I4(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_59 ),
        .I5(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_55 ),
        .O(\Axi_Str_TxC_2_Mem_Din_int[12]_i_1_n_0 ));
  bd_6e76_eth_buf_0_tx_vlan_if \GEN_EXT_VLAN.TX_VLAN_INTERFACE 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TDATA(AXI_STR_TXC_TDATA),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .\Axi_Str_TxC_2_Mem_Din_int_reg[11]_0 (\Axi_Str_TxC_2_Mem_Din_int[11]_i_1_n_0 ),
        .\Axi_Str_TxC_2_Mem_Din_int_reg[12]_0 (\Axi_Str_TxC_2_Mem_Din_int[12]_i_1_n_0 ),
        .Axi_Str_TxC_2_Mem_Dout(Axi_Str_TxC_2_Mem_Dout),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 (Axi_Str_TxC_2_Mem_We),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .CO(CO),
        .ClkARst(ClkARst),
        .E(E),
        .\FSM_onehot_txc_wr_cs_reg[2]_0 ({\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_57 ,\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_58 ,\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_59 }),
        .\FSM_sequential_txd_wr_cs_reg[0]_0 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_51 ),
        .\FSM_sequential_txd_wr_cs_reg[0]_1 (\FSM_sequential_txd_wr_cs_reg[0] ),
        .\FSM_sequential_txd_wr_cs_reg[0]_2 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_71 ),
        .\FSM_sequential_txd_wr_cs_reg[3]_0 (\FSM_sequential_txd_wr_cs_reg[3] ),
        .\FSM_sequential_txd_wr_cs_reg[4]_0 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_52 ),
        .\FSM_sequential_txd_wr_cs_reg[4]_1 (\FSM_sequential_txd_wr_cs_reg[4] ),
        .\FSM_sequential_txd_wr_cs_reg[4]_2 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_89 ),
        .\GEN_TAG0_HIT.bramDinTag0Reg_reg_0 (\GEN_TAG0_HIT.bramDinTag0Reg_i_1_n_0 ),
        .\GEN_TAG0_HIT.tag0TotalHit_reg_0 (vlan_sel),
        .\GEN_TAG0_HIT.tag0TotalHit_reg_1 (\GEN_TAG0_HIT.tag0TotalHit_i_1_n_0 ),
        .\GEN_TAG0_HIT.tag0TpidHitReg_reg_0 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_90 ),
        .\GEN_TAG0_HIT.tag0TpidHitReg_reg_1 (\GEN_TAG0_HIT.tag0TpidHitReg_i_1_n_0 ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 (\GEN_TAG0_HIT.tag0TpidHit_int_reg ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 (\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_2 (\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ),
        .\GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg_0 (\GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_1_n_0 ),
        .Q(\FSM_sequential_txd_wr_cs_reg[2] ),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data),
        .axi_str_txc_tready_int_i_5_0(axi_str_txc_tready_int_i_5),
        .axi_str_txc_tready_int_reg_0(axi_str_txc_tready_int_reg),
        .\axi_str_txd_2_mem_addr_int_reg[10]_0 (Q),
        .\axi_str_txd_2_mem_addr_int_reg[10]_1 (txd_mem_clr_words1),
        .\axi_str_txd_tdata_dly0_reg[15]_0 (\axi_str_txd_tdata_dly0_reg[15] ),
        .\axi_str_txd_tdata_dly1[22]_i_2_0 (\axi_str_txd_tdata_dly1[22]_i_2 ),
        .\axi_str_txd_tdata_dly1_reg[7]_0 (\axi_str_txd_tdata_dly1_reg[7] ),
        .axi_str_txd_tlast_1_reg_0(axi_str_txd_tlast_1_reg),
        .axi_str_txd_tready_int_dly(axi_str_txd_tready_int_dly),
        .axi_str_txd_tvalid_dly0(axi_str_txd_tvalid_dly0),
        .bramDinTag0Reg(bramDinTag0Reg),
        .checkTag0Tpid_dly(checkTag0Tpid_dly),
        .checkTag1Tpid_dly(checkTag1Tpid_dly),
        .clr_txc_trdy(clr_txc_trdy),
        .compare_addr2_cmplt_reg_0(compare_addr2_cmplt_reg),
        .data_out(data_out),
        .out(out),
        .reset2axi_str_txc(reset2axi_str_txc),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sample_axi_str_config(sample_axi_str_config),
        .tag0TpidHit(tag0TpidHit),
        .tag0TpidHitReg(tag0TpidHitReg),
        .tag_en_go_reg_0(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_54 ),
        .tag_en_go_reg_1(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_55 ),
        .tx_vlan_bram_din_dly(tx_vlan_bram_din_dly),
        .\tx_vlan_bram_din_dly_reg[0]_0 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_72 ),
        .\txc_rd_addr2_pntr_1_reg[5]_0 (\txc_rd_addr2_pntr_1_reg[5] ),
        .txd_mem_clr_words_reg_0(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_29 ),
        .txd_mem_clr_words_reg_1(txd_mem_clr_words_i_1_n_0),
        .\txd_rd_pntr_1_reg[5]_0 (\txd_rd_pntr_1_reg[5] ),
        .\update_cnt_reg[10]_0 (\update_cnt_reg[10] ),
        .\update_cnt_reg[5]_0 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_33 ),
        .wrote_first_packet(wrote_first_packet),
        .wrote_first_packet_reg_0(wrote_first_packet_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TAG0_HIT.bramDinTag0Reg_i_1 
       (.I0(tx_vlan_bram_din_dly[0]),
        .I1(checkTag0Tpid_dly),
        .I2(bramDinTag0Reg),
        .O(\GEN_TAG0_HIT.bramDinTag0Reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF00D000)) 
    \GEN_TAG0_HIT.tag0TotalHit_i_1 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg [1]),
        .I1(tx_vlan_bram_din_dly[1]),
        .I2(tag0TpidHit),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg [0]),
        .I4(vlan_sel[2]),
        .O(\GEN_TAG0_HIT.tag0TotalHit_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \GEN_TAG0_HIT.tag0TpidHitReg_i_1 
       (.I0(tag0TpidHit),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(tag0TpidHitReg),
        .O(\GEN_TAG0_HIT.tag0TpidHitReg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBABFFCC88A8CCCC)) 
    \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_1 
       (.I0(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_72 ),
        .I1(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_90 ),
        .I2(checkTag1Tpid_dly),
        .I3(out[1]),
        .I4(out[0]),
        .I5(vlan_sel[1]),
        .O(\GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0707070704040704)) 
    txd_mem_clr_words_i_1
       (.I0(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_33 ),
        .I1(\FSM_sequential_txd_wr_cs_reg[4] ),
        .I2(reset2axi_str_txd),
        .I3(txd_mem_clr_words1),
        .I4(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_54 ),
        .I5(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_29 ),
        .O(txd_mem_clr_words_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF888888F8)) 
    wrote_first_packet_i_1
       (.I0(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_52 ),
        .I1(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_51 ),
        .I2(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_89 ),
        .I3(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_29 ),
        .I4(\GEN_EXT_VLAN.TX_VLAN_INTERFACE_n_71 ),
        .I5(wrote_first_packet),
        .O(wrote_first_packet_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "tx_emac_if" *) 
module bd_6e76_eth_buf_0_tx_emac_if
   (ClkASignalIn,
    Tx_Client_TxC_2_Mem_En,
    WEA,
    \txd_rd_addr_reg[11]_0 ,
    tx_axis_mac_tlast,
    tx_axis_mac_tvalid,
    ena_array,
    \txd_rd_addr_reg[12]_0 ,
    Tx_Client_TxD_2_Mem_En_int_reg_0,
    Q,
    ADDRARDADDR,
    tx_axis_mac_tdata,
    tx_mac_aclk,
    tx_axis_mac_tready,
    tx_reset,
    txcl_init_in_prog_dly1_reg_0,
    speed_is_10_100,
    douta_array,
    sel_pipe,
    D,
    \txd_1_reg[7]_0 );
  output ClkASignalIn;
  output Tx_Client_TxC_2_Mem_En;
  output [0:0]WEA;
  output [11:0]\txd_rd_addr_reg[11]_0 ;
  output tx_axis_mac_tlast;
  output tx_axis_mac_tvalid;
  output [0:0]ena_array;
  output \txd_rd_addr_reg[12]_0 ;
  output Tx_Client_TxD_2_Mem_En_int_reg_0;
  output [10:0]Q;
  output [9:0]ADDRARDADDR;
  output [7:0]tx_axis_mac_tdata;
  input tx_mac_aclk;
  input tx_axis_mac_tready;
  input tx_reset;
  input txcl_init_in_prog_dly1_reg_0;
  input speed_is_10_100;
  input [15:0]douta_array;
  input sel_pipe;
  input [12:0]D;
  input [7:0]\txd_1_reg[7]_0 ;

  wire [9:0]ADDRARDADDR;
  wire ClkASignalIn;
  wire [12:0]D;
  wire \FSM_onehot_txd_rd_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_txd_rd_cs[0]_i_2_n_0 ;
  wire \FSM_onehot_txd_rd_cs[5]_i_1_n_0 ;
  wire \FSM_onehot_txd_rd_cs[6]_i_1_n_0 ;
  wire \FSM_onehot_txd_rd_cs[7]_i_1_n_0 ;
  wire \FSM_onehot_txd_rd_cs[8]_i_1_n_0 ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[0] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[3] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[4] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[5] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[6] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[7] ;
  wire \FSM_onehot_txd_rd_cs_reg_n_0_[8] ;
  wire \FSM_sequential_txc_rd_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_txc_rd_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_txc_rd_cs[1]_i_2_n_0 ;
  wire [10:0]Q;
  wire [2:0]Tx_Client_TxC_2_Mem_Addr_int0_in;
  wire \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[1]_i_2_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[1]_i_3_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ;
  wire Tx_Client_TxC_2_Mem_Din_int;
  wire \Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[10]_i_2_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[10]_i_3_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ;
  wire \Tx_Client_TxC_2_Mem_Din_int[9]_i_1_n_0 ;
  wire Tx_Client_TxC_2_Mem_En;
  wire [12:12]Tx_Client_TxD_2_Mem_Addr;
  wire Tx_Client_TxD_2_Mem_En;
  wire Tx_Client_TxD_2_Mem_En_int_i_2_n_0;
  wire Tx_Client_TxD_2_Mem_En_int_reg_0;
  wire [0:0]WEA;
  wire clr_txd_vld;
  wire clr_txd_vld1;
  wire clr_txd_vld1_carry__0_i_1_n_0;
  wire clr_txd_vld1_carry_i_1_n_0;
  wire clr_txd_vld1_carry_i_2_n_0;
  wire clr_txd_vld1_carry_i_3_n_0;
  wire clr_txd_vld1_carry_i_4_n_0;
  wire clr_txd_vld1_carry_n_0;
  wire clr_txd_vld1_carry_n_1;
  wire clr_txd_vld1_carry_n_2;
  wire clr_txd_vld1_carry_n_3;
  wire compare_addr3_cmplt;
  wire compare_addr3_cmplt_i_1_n_0;
  wire [15:0]douta_array;
  wire [0:0]ena_array;
  wire [12:0]end_addr;
  wire first_bytes;
  wire first_bytes_i_1_n_0;
  wire first_rd;
  wire first_rd_i_1_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire p_0_in;
  wire sel_pipe;
  wire set_byte_en;
  wire [1:0]set_byte_en_pipe;
  wire set_first_bytes;
  wire set_start_txd_fsm;
  wire set_txc_addr3;
  wire set_txc_addr3_d1;
  wire set_txc_addr3_d1_i_1_n_0;
  wire set_txc_addr4_n;
  wire set_txc_en;
  wire set_txc_wr;
  wire set_txd_en;
  wire set_txd_vld;
  wire speed_is_10_100;
  wire start_txd_fsm;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tlast_int_i_1_n_0;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tready_dly;
  wire tx_axis_mac_tvalid;
  wire tx_mac_aclk;
  wire tx_reset;
  wire \txc_mem_rd_addr[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0[1]_i_1_n_0 ;
  wire \txc_mem_rd_addr_0_reg_n_0_[0] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[1] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[2] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[3] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[4] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[5] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[6] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[7] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[8] ;
  wire \txc_mem_rd_addr_0_reg_n_0_[9] ;
  wire [9:0]txc_mem_rd_addr_1;
  wire \txc_mem_rd_addr_1[0]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[1]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[2]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[3]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[4]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[5]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[5]_i_2_n_0 ;
  wire \txc_mem_rd_addr_1[6]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[7]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[8]_i_1_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_3_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_4_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_5_n_0 ;
  wire \txc_mem_rd_addr_1[9]_i_6_n_0 ;
  wire \txc_mem_rd_addr_reg_n_0_[0] ;
  wire \txc_mem_rd_addr_reg_n_0_[1] ;
  wire \txc_mem_rd_addr_reg_n_0_[2] ;
  wire \txc_mem_rd_addr_reg_n_0_[3] ;
  wire \txc_mem_rd_addr_reg_n_0_[4] ;
  wire \txc_mem_rd_addr_reg_n_0_[5] ;
  wire \txc_mem_rd_addr_reg_n_0_[6] ;
  wire \txc_mem_rd_addr_reg_n_0_[7] ;
  wire \txc_mem_rd_addr_reg_n_0_[8] ;
  wire \txc_mem_rd_addr_reg_n_0_[9] ;
  wire [9:9]txc_rd_addr_cmp;
  wire \txc_rd_addr_cmp[2]_i_1_n_0 ;
  wire \txc_rd_addr_cmp_reg_n_0_[0] ;
  wire \txc_rd_addr_cmp_reg_n_0_[1] ;
  wire \txc_rd_addr_cmp_reg_n_0_[2] ;
  wire \txc_rd_addr_cmp_reg_n_0_[3] ;
  wire \txc_rd_addr_cmp_reg_n_0_[4] ;
  wire \txc_rd_addr_cmp_reg_n_0_[5] ;
  wire \txc_rd_addr_cmp_reg_n_0_[6] ;
  wire \txc_rd_addr_cmp_reg_n_0_[7] ;
  wire \txc_rd_addr_cmp_reg_n_0_[8] ;
  wire \txc_rd_addr_cmp_reg_n_0_[9] ;
  wire [2:0]txc_rd_cs;
  wire txc_rd_end;
  wire txc_rd_end_dly1;
  wire [2:0]txc_rd_ns;
  wire txc_rd_ns122_in;
  wire \txc_rd_ns1_inferred__1/i__carry_n_1 ;
  wire \txc_rd_ns1_inferred__1/i__carry_n_2 ;
  wire \txc_rd_ns1_inferred__1/i__carry_n_3 ;
  wire [9:0]txc_wr_pntr;
  wire txc_wr_pntr119_in;
  wire txc_wr_pntr1_carry_i_1_n_0;
  wire txc_wr_pntr1_carry_i_2_n_0;
  wire txc_wr_pntr1_carry_i_3_n_0;
  wire txc_wr_pntr1_carry_i_4_n_0;
  wire txc_wr_pntr1_carry_n_1;
  wire txc_wr_pntr1_carry_n_2;
  wire txc_wr_pntr1_carry_n_3;
  wire txc_wr_pntr_0;
  wire [9:0]txc_wr_pntr_1;
  wire [9:0]txc_wr_pntr_2;
  wire txc_wr_pntr_en;
  wire txcl_init_in_prog_dly1;
  wire txcl_init_in_prog_dly1_reg_0;
  wire txcl_init_in_prog_dly2;
  wire txcl_init_in_prog_dly3;
  wire txcl_init_in_prog_dly4;
  wire txd;
  wire \txd[0]_i_1_n_0 ;
  wire \txd[0]_i_2_n_0 ;
  wire \txd[1]_i_1_n_0 ;
  wire \txd[1]_i_2_n_0 ;
  wire \txd[2]_i_1_n_0 ;
  wire \txd[2]_i_2_n_0 ;
  wire \txd[3]_i_1_n_0 ;
  wire \txd[3]_i_2_n_0 ;
  wire \txd[4]_i_1_n_0 ;
  wire \txd[4]_i_2_n_0 ;
  wire \txd[5]_i_1_n_0 ;
  wire \txd[5]_i_2_n_0 ;
  wire \txd[6]_i_1_n_0 ;
  wire \txd[6]_i_2_n_0 ;
  wire \txd[7]_i_2_n_0 ;
  wire \txd[7]_i_3_n_0 ;
  wire \txd[7]_i_4_n_0 ;
  wire \txd[7]_i_5_n_0 ;
  wire \txd[7]_i_6_n_0 ;
  wire \txd[7]_i_7_n_0 ;
  wire \txd[7]_i_8_n_0 ;
  wire [7:0]txd_1;
  wire [7:0]\txd_1_reg[7]_0 ;
  wire [7:0]txd_2;
  wire [7:0]txd_3;
  wire \txd_rd_addr[0]_i_1_n_0 ;
  wire \txd_rd_addr[0]_i_3_n_0 ;
  wire \txd_rd_addr[0]_i_4_n_0 ;
  wire \txd_rd_addr[0]_i_5_n_0 ;
  wire \txd_rd_addr[0]_i_6_n_0 ;
  wire \txd_rd_addr[0]_i_7_n_0 ;
  wire \txd_rd_addr[0]_i_8_n_0 ;
  wire \txd_rd_addr[12]_i_2_n_0 ;
  wire \txd_rd_addr[4]_i_2_n_0 ;
  wire \txd_rd_addr[4]_i_3_n_0 ;
  wire \txd_rd_addr[4]_i_4_n_0 ;
  wire \txd_rd_addr[4]_i_5_n_0 ;
  wire \txd_rd_addr[4]_i_6_n_0 ;
  wire \txd_rd_addr[8]_i_2_n_0 ;
  wire \txd_rd_addr[8]_i_3_n_0 ;
  wire \txd_rd_addr[8]_i_4_n_0 ;
  wire \txd_rd_addr[8]_i_5_n_0 ;
  wire \txd_rd_addr[8]_i_6_n_0 ;
  wire \txd_rd_addr[8]_i_7_n_0 ;
  wire \txd_rd_addr_reg[0]_i_2_n_0 ;
  wire \txd_rd_addr_reg[0]_i_2_n_1 ;
  wire \txd_rd_addr_reg[0]_i_2_n_2 ;
  wire \txd_rd_addr_reg[0]_i_2_n_3 ;
  wire \txd_rd_addr_reg[0]_i_2_n_4 ;
  wire \txd_rd_addr_reg[0]_i_2_n_5 ;
  wire \txd_rd_addr_reg[0]_i_2_n_6 ;
  wire \txd_rd_addr_reg[0]_i_2_n_7 ;
  wire [11:0]\txd_rd_addr_reg[11]_0 ;
  wire \txd_rd_addr_reg[12]_0 ;
  wire \txd_rd_addr_reg[12]_i_1_n_7 ;
  wire \txd_rd_addr_reg[4]_i_1_n_0 ;
  wire \txd_rd_addr_reg[4]_i_1_n_1 ;
  wire \txd_rd_addr_reg[4]_i_1_n_2 ;
  wire \txd_rd_addr_reg[4]_i_1_n_3 ;
  wire \txd_rd_addr_reg[4]_i_1_n_4 ;
  wire \txd_rd_addr_reg[4]_i_1_n_5 ;
  wire \txd_rd_addr_reg[4]_i_1_n_6 ;
  wire \txd_rd_addr_reg[4]_i_1_n_7 ;
  wire \txd_rd_addr_reg[8]_i_1_n_0 ;
  wire \txd_rd_addr_reg[8]_i_1_n_1 ;
  wire \txd_rd_addr_reg[8]_i_1_n_2 ;
  wire \txd_rd_addr_reg[8]_i_1_n_3 ;
  wire \txd_rd_addr_reg[8]_i_1_n_4 ;
  wire \txd_rd_addr_reg[8]_i_1_n_5 ;
  wire \txd_rd_addr_reg[8]_i_1_n_6 ;
  wire \txd_rd_addr_reg[8]_i_1_n_7 ;
  wire txd_vld_i_1_n_0;
  wire [9:0]update_bram_cnt;
  wire update_bram_cnt0;
  wire \update_bram_cnt[9]_i_10_n_0 ;
  wire \update_bram_cnt[9]_i_2_n_0 ;
  wire \update_bram_cnt[9]_i_4_n_0 ;
  wire \update_bram_cnt[9]_i_5_n_0 ;
  wire \update_bram_cnt[9]_i_6_n_0 ;
  wire \update_bram_cnt[9]_i_7_n_0 ;
  wire \update_bram_cnt[9]_i_8_n_0 ;
  wire \update_bram_cnt[9]_i_9_n_0 ;
  wire \update_bram_cnt_reg_n_0_[0] ;
  wire \update_bram_cnt_reg_n_0_[1] ;
  wire \update_bram_cnt_reg_n_0_[2] ;
  wire \update_bram_cnt_reg_n_0_[3] ;
  wire \update_bram_cnt_reg_n_0_[4] ;
  wire \update_bram_cnt_reg_n_0_[5] ;
  wire \update_bram_cnt_reg_n_0_[6] ;
  wire \update_bram_cnt_reg_n_0_[7] ;
  wire \update_bram_cnt_reg_n_0_[8] ;
  wire [3:0]NLW_clr_txd_vld1_carry_O_UNCONNECTED;
  wire [3:1]NLW_clr_txd_vld1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_clr_txd_vld1_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_txc_wr_pntr1_carry_O_UNCONNECTED;
  wire [3:0]\NLW_txd_rd_addr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_txd_rd_addr_reg[12]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Tx_Client_TxD_2_Mem_Addr),
        .I1(Tx_Client_TxD_2_Mem_En),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Tx_Client_TxD_2_Mem_En),
        .I1(Tx_Client_TxD_2_Mem_Addr),
        .O(Tx_Client_TxD_2_Mem_En_int_reg_0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \FSM_onehot_txd_rd_cs[0]_i_1 
       (.I0(start_txd_fsm),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I3(speed_is_10_100),
        .I4(\FSM_onehot_txd_rd_cs[0]_i_2_n_0 ),
        .O(\FSM_onehot_txd_rd_cs[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_txd_rd_cs[0]_i_2 
       (.I0(clr_txd_vld1),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(tx_axis_mac_tready),
        .O(\FSM_onehot_txd_rd_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_txd_rd_cs[1]_i_1 
       (.I0(start_txd_fsm),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .O(set_first_bytes));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_txd_rd_cs[5]_i_1 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[4] ),
        .I1(tx_axis_mac_tready),
        .I2(first_bytes),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .O(\FSM_onehot_txd_rd_cs[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \FSM_onehot_txd_rd_cs[6]_i_1 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[6] ),
        .I1(first_bytes),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .I3(tx_axis_mac_tready),
        .O(\FSM_onehot_txd_rd_cs[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF88)) 
    \FSM_onehot_txd_rd_cs[7]_i_1 
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[6] ),
        .I2(clr_txd_vld1),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .O(\FSM_onehot_txd_rd_cs[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_onehot_txd_rd_cs[8]_i_1 
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(clr_txd_vld1),
        .I3(speed_is_10_100),
        .O(\FSM_onehot_txd_rd_cs[8]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_txd_rd_cs_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs[0]_i_1_n_0 ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .S(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_first_bytes),
        .Q(set_txd_vld),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txd_vld),
        .Q(set_byte_en),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_byte_en),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[3] ),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[4] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs_reg_n_0_[3] ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[4] ),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[5] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs[5]_i_1_n_0 ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[6] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs[6]_i_1_n_0 ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[6] ),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[7] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs[7]_i_1_n_0 ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "wait_trdy3:001000000,wait_trdy2:000100000,get_b4:000010000,get_1588_cmd3:00011,get_1588_cmd2:00010,wait_last:100000000,check_done:010000000,get_1588_cmd1:00001,get_b3:000001000,idle:000000001,get_b2:000000100,get_1588_cmd7:00111,get_1588_cmd6:00110,get_b1:000000010,get_1588_cmd8:01000,get_1588_cmd5:00101,get_1588_cmd4:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txd_rd_cs_reg[8] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_txd_rd_cs[8]_i_1_n_0 ),
        .Q(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .R(tx_reset));
  LUT6 #(
    .INIT(64'h0CFD0C3D00FD003D)) 
    \FSM_sequential_txc_rd_cs[0]_i_1 
       (.I0(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(txc_rd_cs[0]),
        .I4(tx_axis_mac_tready),
        .I5(\FSM_sequential_txc_rd_cs[0]_i_3_n_0 ),
        .O(txc_rd_ns[0]));
  LUT3 #(
    .INIT(8'hF7)) 
    \FSM_sequential_txc_rd_cs[0]_i_2 
       (.I0(compare_addr3_cmplt),
        .I1(txc_rd_ns122_in),
        .I2(txcl_init_in_prog_dly4),
        .O(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h1555FFFF)) 
    \FSM_sequential_txc_rd_cs[0]_i_3 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I1(clr_txd_vld1),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I3(speed_is_10_100),
        .I4(tx_axis_mac_tready),
        .O(\FSM_sequential_txc_rd_cs[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0FD0)) 
    \FSM_sequential_txc_rd_cs[1]_i_1 
       (.I0(txc_rd_cs[2]),
        .I1(\FSM_sequential_txc_rd_cs[1]_i_2_n_0 ),
        .I2(txc_rd_cs[0]),
        .I3(txc_rd_cs[1]),
        .O(txc_rd_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hEA00AA00)) 
    \FSM_sequential_txc_rd_cs[1]_i_2 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I1(clr_txd_vld1),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I3(tx_axis_mac_tready),
        .I4(speed_is_10_100),
        .O(\FSM_sequential_txc_rd_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_txc_rd_cs[2]_i_1 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[2]),
        .O(txc_rd_ns[2]));
  (* FSM_ENCODED_STATES = "set_txcrd_pntr:010,get_txdwr_pntr:011,set_txdrd_pntr:100,get_txc_wr_pntr:000,get_end_pntr:001,wait_txd_done:101,get_addr3:110,wait_addr3_pntr:111" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txc_rd_ns[0]),
        .Q(txc_rd_cs[0]),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "set_txcrd_pntr:010,get_txdwr_pntr:011,set_txdrd_pntr:100,get_txc_wr_pntr:000,get_end_pntr:001,wait_txd_done:101,get_addr3:110,wait_addr3_pntr:111" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txc_rd_ns[1]),
        .Q(txc_rd_cs[1]),
        .R(tx_reset));
  (* FSM_ENCODED_STATES = "set_txcrd_pntr:010,get_txdwr_pntr:011,set_txdrd_pntr:100,get_txc_wr_pntr:000,get_end_pntr:001,wait_txd_done:101,get_addr3:110,wait_addr3_pntr:111" *) 
  FDRE \FSM_sequential_txc_rd_cs_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txc_rd_ns[2]),
        .Q(txc_rd_cs[2]),
        .R(tx_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCC8C8C8)) 
    \Tx_Client_TxC_2_Mem_Addr_int[0]_i_1 
       (.I0(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .I1(\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ),
        .I2(txc_rd_cs[1]),
        .I3(\txc_mem_rd_addr_reg_n_0_[0] ),
        .I4(first_rd),
        .I5(\Tx_Client_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Tx_Client_TxC_2_Mem_Addr_int[0]_i_2 
       (.I0(txc_rd_cs[0]),
        .I1(txc_rd_cs[2]),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF00FFEA)) 
    \Tx_Client_TxC_2_Mem_Addr_int[1]_i_1 
       (.I0(txc_rd_cs[0]),
        .I1(\txc_mem_rd_addr_reg_n_0_[1] ),
        .I2(first_rd),
        .I3(\Tx_Client_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .I4(\Tx_Client_TxC_2_Mem_Addr_int[1]_i_3_n_0 ),
        .I5(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \Tx_Client_TxC_2_Mem_Addr_int[1]_i_2 
       (.I0(txc_rd_cs[2]),
        .I1(txc_rd_cs[1]),
        .I2(tx_axis_mac_tready),
        .I3(txc_rd_cs[0]),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Tx_Client_TxC_2_Mem_Addr_int[1]_i_3 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[2]),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hECE0FFFF)) 
    \Tx_Client_TxC_2_Mem_Addr_int[2]_i_1 
       (.I0(tx_axis_mac_tready),
        .I1(txc_rd_cs[0]),
        .I2(txc_rd_cs[1]),
        .I3(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0 ),
        .I4(txc_rd_cs[2]),
        .O(set_txc_en));
  LUT3 #(
    .INIT(8'hB0)) 
    \Tx_Client_TxC_2_Mem_Addr_int[2]_i_2 
       (.I0(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I1(first_rd),
        .I2(set_txc_addr4_n),
        .O(Tx_Client_TxC_2_Mem_Addr_int0_in[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0E0A0A0A0)) 
    \Tx_Client_TxC_2_Mem_Addr_int[2]_i_3 
       (.I0(p_0_in),
        .I1(speed_is_10_100),
        .I2(tx_axis_mac_tready),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I4(clr_txd_vld1),
        .I5(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \Tx_Client_TxC_2_Mem_Addr_int[9]_i_1 
       (.I0(set_txc_en),
        .I1(first_rd),
        .I2(set_txc_addr4_n),
        .O(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[0]),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[1]),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(Tx_Client_TxC_2_Mem_Addr_int0_in[2]),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[3] ),
        .Q(ADDRARDADDR[3]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[4] ),
        .Q(ADDRARDADDR[4]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[5] ),
        .Q(ADDRARDADDR[5]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[6] ),
        .Q(ADDRARDADDR[6]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[7] ),
        .Q(ADDRARDADDR[7]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[8] ),
        .Q(ADDRARDADDR[8]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Addr_int_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_en),
        .D(\txc_mem_rd_addr_reg_n_0_[9] ),
        .Q(ADDRARDADDR[9]),
        .R(\Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[0]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [2]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF8CFFFF)) 
    \Tx_Client_TxC_2_Mem_Din_int[10]_i_1 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[2]),
        .I2(tx_axis_mac_tready),
        .I3(\Tx_Client_TxC_2_Mem_Din_int[10]_i_3_n_0 ),
        .I4(txc_rd_cs[0]),
        .O(Tx_Client_TxC_2_Mem_Din_int));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \Tx_Client_TxC_2_Mem_Din_int[10]_i_2 
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[2]),
        .I2(Tx_Client_TxD_2_Mem_Addr),
        .O(\Tx_Client_TxC_2_Mem_Din_int[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002020202020202)) 
    \Tx_Client_TxC_2_Mem_Din_int[10]_i_3 
       (.I0(txc_rd_cs[2]),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I2(p_0_in),
        .I3(speed_is_10_100),
        .I4(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I5(clr_txd_vld1),
        .O(\Tx_Client_TxC_2_Mem_Din_int[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[1]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [3]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[2]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [4]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[3]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [5]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[4]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [6]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[5]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [7]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[6]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [8]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[7]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [9]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[8]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [10]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \Tx_Client_TxC_2_Mem_Din_int[9]_i_1 
       (.I0(\txd_rd_addr_reg[11]_0 [11]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .O(\Tx_Client_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[10] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[10]_i_2_n_0 ),
        .Q(Q[10]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[4] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[5] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[6] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[7] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[8] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE \Tx_Client_TxC_2_Mem_Din_int_reg[9] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\Tx_Client_TxC_2_Mem_Din_int[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(Tx_Client_TxC_2_Mem_Din_int));
  FDRE Tx_Client_TxC_2_Mem_En_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_en),
        .Q(Tx_Client_TxC_2_Mem_En),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h50D0)) 
    \Tx_Client_TxC_2_Mem_We_int[0]_i_1 
       (.I0(txc_rd_cs[2]),
        .I1(\Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0 ),
        .I2(txc_rd_cs[0]),
        .I3(txc_rd_cs[1]),
        .O(set_txc_wr));
  FDRE \Tx_Client_TxC_2_Mem_We_int_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_wr),
        .Q(WEA),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    Tx_Client_TxD_2_Mem_En_int_i_1
       (.I0(Tx_Client_TxD_2_Mem_En_int_i_2_n_0),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .I2(txc_rd_end),
        .I3(\update_bram_cnt[9]_i_6_n_0 ),
        .O(set_txd_en));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    Tx_Client_TxD_2_Mem_En_int_i_2
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I1(tx_axis_mac_tready),
        .I2(clr_txd_vld1),
        .I3(\update_bram_cnt[9]_i_4_n_0 ),
        .O(Tx_Client_TxD_2_Mem_En_int_i_2_n_0));
  FDRE Tx_Client_TxD_2_Mem_En_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txd_en),
        .Q(Tx_Client_TxD_2_Mem_En),
        .R(1'b0));
  CARRY4 clr_txd_vld1_carry
       (.CI(1'b0),
        .CO({clr_txd_vld1_carry_n_0,clr_txd_vld1_carry_n_1,clr_txd_vld1_carry_n_2,clr_txd_vld1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clr_txd_vld1_carry_O_UNCONNECTED[3:0]),
        .S({clr_txd_vld1_carry_i_1_n_0,clr_txd_vld1_carry_i_2_n_0,clr_txd_vld1_carry_i_3_n_0,clr_txd_vld1_carry_i_4_n_0}));
  CARRY4 clr_txd_vld1_carry__0
       (.CI(clr_txd_vld1_carry_n_0),
        .CO({NLW_clr_txd_vld1_carry__0_CO_UNCONNECTED[3:1],clr_txd_vld1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clr_txd_vld1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,clr_txd_vld1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    clr_txd_vld1_carry__0_i_1
       (.I0(Tx_Client_TxD_2_Mem_Addr),
        .I1(end_addr[12]),
        .O(clr_txd_vld1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_1
       (.I0(\txd_rd_addr_reg[11]_0 [11]),
        .I1(end_addr[11]),
        .I2(\txd_rd_addr_reg[11]_0 [10]),
        .I3(end_addr[10]),
        .I4(end_addr[9]),
        .I5(\txd_rd_addr_reg[11]_0 [9]),
        .O(clr_txd_vld1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_2
       (.I0(\txd_rd_addr_reg[11]_0 [8]),
        .I1(end_addr[8]),
        .I2(\txd_rd_addr_reg[11]_0 [7]),
        .I3(end_addr[7]),
        .I4(end_addr[6]),
        .I5(\txd_rd_addr_reg[11]_0 [6]),
        .O(clr_txd_vld1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_3
       (.I0(\txd_rd_addr_reg[11]_0 [5]),
        .I1(end_addr[5]),
        .I2(\txd_rd_addr_reg[11]_0 [4]),
        .I3(end_addr[4]),
        .I4(end_addr[3]),
        .I5(\txd_rd_addr_reg[11]_0 [3]),
        .O(clr_txd_vld1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clr_txd_vld1_carry_i_4
       (.I0(\txd_rd_addr_reg[11]_0 [2]),
        .I1(end_addr[2]),
        .I2(\txd_rd_addr_reg[11]_0 [1]),
        .I3(end_addr[1]),
        .I4(end_addr[0]),
        .I5(\txd_rd_addr_reg[11]_0 [0]),
        .O(clr_txd_vld1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    compare_addr3_cmplt_i_1
       (.I0(txc_wr_pntr119_in),
        .I1(set_txc_addr3_d1),
        .I2(tx_reset),
        .I3(compare_addr3_cmplt),
        .O(compare_addr3_cmplt_i_1_n_0));
  FDRE compare_addr3_cmplt_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(compare_addr3_cmplt_i_1_n_0),
        .Q(compare_addr3_cmplt),
        .R(1'b0));
  FDRE \end_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[0]),
        .Q(end_addr[0]),
        .R(tx_reset));
  FDRE \end_addr_reg[10] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[10]),
        .Q(end_addr[10]),
        .R(tx_reset));
  FDRE \end_addr_reg[11] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[11]),
        .Q(end_addr[11]),
        .R(tx_reset));
  FDRE \end_addr_reg[12] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[12]),
        .Q(end_addr[12]),
        .R(tx_reset));
  FDRE \end_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[1]),
        .Q(end_addr[1]),
        .R(tx_reset));
  FDRE \end_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[2]),
        .Q(end_addr[2]),
        .R(tx_reset));
  FDRE \end_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[3]),
        .Q(end_addr[3]),
        .R(tx_reset));
  FDRE \end_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[4]),
        .Q(end_addr[4]),
        .R(tx_reset));
  FDRE \end_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[5]),
        .Q(end_addr[5]),
        .R(tx_reset));
  FDRE \end_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[6]),
        .Q(end_addr[6]),
        .R(tx_reset));
  FDRE \end_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[7]),
        .Q(end_addr[7]),
        .R(tx_reset));
  FDRE \end_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[8]),
        .Q(end_addr[8]),
        .R(tx_reset));
  FDRE \end_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_rd_end_dly1),
        .D(D[9]),
        .Q(end_addr[9]),
        .R(tx_reset));
  LUT6 #(
    .INIT(64'h5444544400005444)) 
    first_bytes_i_1
       (.I0(tx_reset),
        .I1(first_bytes),
        .I2(start_txd_fsm),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .I4(tx_axis_mac_tready_dly),
        .I5(tx_axis_mac_tready),
        .O(first_bytes_i_1_n_0));
  FDRE first_bytes_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(first_bytes_i_1_n_0),
        .Q(first_bytes),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    first_rd_i_1
       (.I0(set_txc_addr4_n),
        .I1(first_rd),
        .O(first_rd_i_1_n_0));
  FDRE first_rd_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(first_rd_i_1_n_0),
        .Q(first_rd),
        .R(tx_reset));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1
       (.I0(txc_wr_pntr[9]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(txc_wr_pntr[8]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .I2(txc_wr_pntr[7]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .I5(txc_wr_pntr[6]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(txc_wr_pntr[5]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .I2(txc_wr_pntr[4]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .I5(txc_wr_pntr[3]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(txc_wr_pntr[2]),
        .I1(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .I2(txc_wr_pntr[1]),
        .I3(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .I4(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .I5(txc_wr_pntr[0]),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Tx_Client_TxD_2_Mem_Addr),
        .I1(Tx_Client_TxD_2_Mem_En),
        .I2(sel_pipe),
        .O(\txd_rd_addr_reg[12]_0 ));
  FDRE \set_byte_en_pipe_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_byte_en),
        .Q(set_byte_en_pipe[0]),
        .R(1'b0));
  FDRE \set_byte_en_pipe_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_byte_en_pipe[0]),
        .Q(set_byte_en_pipe[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    set_txc_addr3_d1_i_1
       (.I0(set_txc_addr3_d1),
        .I1(tx_reset),
        .I2(set_txc_addr3),
        .I3(txc_wr_pntr_en),
        .O(set_txc_addr3_d1_i_1_n_0));
  FDRE set_txc_addr3_d1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_addr3_d1_i_1_n_0),
        .Q(set_txc_addr3_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h04)) 
    start_txd_fsm_i_1
       (.I0(txc_rd_cs[1]),
        .I1(txc_rd_cs[2]),
        .I2(txc_rd_cs[0]),
        .O(set_start_txd_fsm));
  FDRE start_txd_fsm_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_start_txd_fsm),
        .Q(start_txd_fsm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF80FFFFFF800000)) 
    tx_axis_mac_tlast_int_i_1
       (.I0(clr_txd_vld1),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(speed_is_10_100),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I4(tx_axis_mac_tready),
        .I5(tx_axis_mac_tlast),
        .O(tx_axis_mac_tlast_int_i_1_n_0));
  FDRE tx_axis_mac_tlast_int_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_axis_mac_tlast_int_i_1_n_0),
        .Q(tx_axis_mac_tlast),
        .R(tx_reset));
  FDRE tx_axis_mac_tready_dly_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(tx_axis_mac_tready),
        .Q(tx_axis_mac_tready_dly),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    tx_cmplt_i_1
       (.I0(clr_txd_vld1),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(tx_axis_mac_tready),
        .I3(speed_is_10_100),
        .I4(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .O(clr_txd_vld));
  FDRE tx_cmplt_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(clr_txd_vld),
        .Q(ClkASignalIn),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    \txc_mem_rd_addr[0]_i_1 
       (.I0(\txc_mem_rd_addr_0_reg_n_0_[0] ),
        .I1(set_txc_addr4_n),
        .I2(first_rd),
        .O(\txc_mem_rd_addr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \txc_mem_rd_addr_0[0]_i_1 
       (.I0(txc_mem_rd_addr_1[0]),
        .I1(set_txc_addr4_n),
        .I2(first_rd),
        .O(\txc_mem_rd_addr_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \txc_mem_rd_addr_0[1]_i_1 
       (.I0(txc_mem_rd_addr_1[1]),
        .I1(set_txc_addr4_n),
        .I2(first_rd),
        .O(\txc_mem_rd_addr_0[1]_i_1_n_0 ));
  FDSE \txc_mem_rd_addr_0_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0[0]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[0] ),
        .S(tx_reset));
  FDRE \txc_mem_rd_addr_0_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0[1]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[1] ),
        .R(tx_reset));
  FDSE \txc_mem_rd_addr_0_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[2]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[2] ),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[3]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[4]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[5]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[6]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[7]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[8]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_0_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(txc_mem_rd_addr_1[9]),
        .Q(\txc_mem_rd_addr_0_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \txc_mem_rd_addr_1[0]_i_1 
       (.I0(txc_mem_rd_addr_1[0]),
        .I1(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I2(set_txc_addr4_n),
        .I3(first_rd),
        .O(\txc_mem_rd_addr_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \txc_mem_rd_addr_1[1]_i_1 
       (.I0(txc_mem_rd_addr_1[1]),
        .I1(txc_mem_rd_addr_1[0]),
        .I2(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .O(\txc_mem_rd_addr_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6AFF)) 
    \txc_mem_rd_addr_1[2]_i_1 
       (.I0(txc_mem_rd_addr_1[2]),
        .I1(txc_mem_rd_addr_1[0]),
        .I2(txc_mem_rd_addr_1[1]),
        .I3(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .O(\txc_mem_rd_addr_1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h28888888)) 
    \txc_mem_rd_addr_1[3]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[3]),
        .I2(txc_mem_rd_addr_1[1]),
        .I3(txc_mem_rd_addr_1[0]),
        .I4(txc_mem_rd_addr_1[2]),
        .O(\txc_mem_rd_addr_1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \txc_mem_rd_addr_1[4]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[4]),
        .I2(txc_mem_rd_addr_1[2]),
        .I3(txc_mem_rd_addr_1[0]),
        .I4(txc_mem_rd_addr_1[1]),
        .I5(txc_mem_rd_addr_1[3]),
        .O(\txc_mem_rd_addr_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txc_mem_rd_addr_1[5]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[5]),
        .I2(\txc_mem_rd_addr_1[5]_i_2_n_0 ),
        .O(\txc_mem_rd_addr_1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txc_mem_rd_addr_1[5]_i_2 
       (.I0(txc_mem_rd_addr_1[3]),
        .I1(txc_mem_rd_addr_1[1]),
        .I2(txc_mem_rd_addr_1[0]),
        .I3(txc_mem_rd_addr_1[2]),
        .I4(txc_mem_rd_addr_1[4]),
        .O(\txc_mem_rd_addr_1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txc_mem_rd_addr_1[6]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[6]),
        .I2(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(\txc_mem_rd_addr_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \txc_mem_rd_addr_1[7]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[7]),
        .I2(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .I3(txc_mem_rd_addr_1[6]),
        .O(\txc_mem_rd_addr_1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \txc_mem_rd_addr_1[8]_i_1 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[8]),
        .I2(txc_mem_rd_addr_1[7]),
        .I3(txc_mem_rd_addr_1[6]),
        .I4(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(\txc_mem_rd_addr_1[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \txc_mem_rd_addr_1[9]_i_1 
       (.I0(first_rd),
        .I1(set_txc_addr4_n),
        .I2(tx_reset),
        .O(txc_rd_addr_cmp));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \txc_mem_rd_addr_1[9]_i_2 
       (.I0(txc_rd_cs[0]),
        .I1(txc_rd_cs[1]),
        .I2(txc_rd_cs[2]),
        .I3(txcl_init_in_prog_dly4),
        .I4(txc_rd_ns122_in),
        .I5(compare_addr3_cmplt),
        .O(set_txc_addr4_n));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \txc_mem_rd_addr_1[9]_i_3 
       (.I0(\txc_mem_rd_addr_1[9]_i_4_n_0 ),
        .I1(txc_mem_rd_addr_1[9]),
        .I2(txc_mem_rd_addr_1[6]),
        .I3(txc_mem_rd_addr_1[7]),
        .I4(txc_mem_rd_addr_1[8]),
        .I5(\txc_mem_rd_addr_1[9]_i_5_n_0 ),
        .O(\txc_mem_rd_addr_1[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \txc_mem_rd_addr_1[9]_i_4 
       (.I0(\txc_mem_rd_addr_1[9]_i_6_n_0 ),
        .I1(\txc_mem_rd_addr_reg_n_0_[4] ),
        .I2(\txc_mem_rd_addr_reg_n_0_[5] ),
        .I3(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I4(\txc_mem_rd_addr_reg_n_0_[3] ),
        .O(\txc_mem_rd_addr_1[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txc_mem_rd_addr_1[9]_i_5 
       (.I0(txc_mem_rd_addr_1[4]),
        .I1(txc_mem_rd_addr_1[2]),
        .I2(txc_mem_rd_addr_1[0]),
        .I3(txc_mem_rd_addr_1[1]),
        .I4(txc_mem_rd_addr_1[3]),
        .I5(txc_mem_rd_addr_1[5]),
        .O(\txc_mem_rd_addr_1[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \txc_mem_rd_addr_1[9]_i_6 
       (.I0(\txc_mem_rd_addr_reg_n_0_[8] ),
        .I1(\txc_mem_rd_addr_reg_n_0_[9] ),
        .I2(\txc_mem_rd_addr_reg_n_0_[6] ),
        .I3(\txc_mem_rd_addr_reg_n_0_[7] ),
        .I4(\txc_mem_rd_addr_reg_n_0_[1] ),
        .I5(\txc_mem_rd_addr_reg_n_0_[0] ),
        .O(\txc_mem_rd_addr_1[9]_i_6_n_0 ));
  FDRE \txc_mem_rd_addr_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[0]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[0]),
        .R(tx_reset));
  FDSE \txc_mem_rd_addr_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[1]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[1]),
        .S(txc_rd_addr_cmp));
  FDSE \txc_mem_rd_addr_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[2]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[2]),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[3]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[3]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[4]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[4]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[5]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[5]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[6]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[6]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[7]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[7]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[8]_i_1_n_0 ),
        .Q(txc_mem_rd_addr_1[8]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_1_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_1[9]_i_3_n_0 ),
        .Q(txc_mem_rd_addr_1[9]),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr[0]_i_1_n_0 ),
        .Q(\txc_mem_rd_addr_reg_n_0_[0] ),
        .R(tx_reset));
  FDRE \txc_mem_rd_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[1] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[1] ),
        .R(txc_rd_addr_cmp));
  FDSE \txc_mem_rd_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[2] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[2] ),
        .S(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[3] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[4] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[5] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[6] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[7] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[8] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_mem_rd_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_0_reg_n_0_[9] ),
        .Q(\txc_mem_rd_addr_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \txc_rd_addr_cmp[2]_i_1 
       (.I0(\txc_mem_rd_addr_reg_n_0_[2] ),
        .I1(first_rd),
        .I2(set_txc_addr4_n),
        .I3(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .O(\txc_rd_addr_cmp[2]_i_1_n_0 ));
  FDRE \txc_rd_addr_cmp_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[0] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[0] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[1] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[1] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(\txc_rd_addr_cmp[2]_i_1_n_0 ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[2] ),
        .R(tx_reset));
  FDRE \txc_rd_addr_cmp_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[3] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[3] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[4] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[4] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[5] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[5] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[6] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[6] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[7] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[7] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[8] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[8] ),
        .R(txc_rd_addr_cmp));
  FDRE \txc_rd_addr_cmp_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr4_n),
        .D(\txc_mem_rd_addr_reg_n_0_[9] ),
        .Q(\txc_rd_addr_cmp_reg_n_0_[9] ),
        .R(txc_rd_addr_cmp));
  FDRE txc_rd_end_dly1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txc_rd_end),
        .Q(txc_rd_end_dly1),
        .R(1'b0));
  FDRE txc_rd_end_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_addr4_n),
        .Q(txc_rd_end),
        .R(1'b0));
  CARRY4 \txc_rd_ns1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({txc_rd_ns122_in,\txc_rd_ns1_inferred__1/i__carry_n_1 ,\txc_rd_ns1_inferred__1/i__carry_n_2 ,\txc_rd_ns1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_txc_rd_ns1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 txc_wr_pntr1_carry
       (.CI(1'b0),
        .CO({txc_wr_pntr119_in,txc_wr_pntr1_carry_n_1,txc_wr_pntr1_carry_n_2,txc_wr_pntr1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txc_wr_pntr1_carry_O_UNCONNECTED[3:0]),
        .S({txc_wr_pntr1_carry_i_1_n_0,txc_wr_pntr1_carry_i_2_n_0,txc_wr_pntr1_carry_i_3_n_0,txc_wr_pntr1_carry_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    txc_wr_pntr1_carry_i_1
       (.I0(txc_wr_pntr_2[9]),
        .I1(txc_wr_pntr_1[9]),
        .O(txc_wr_pntr1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_2
       (.I0(txc_wr_pntr_2[8]),
        .I1(txc_wr_pntr_1[8]),
        .I2(txc_wr_pntr_2[7]),
        .I3(txc_wr_pntr_1[7]),
        .I4(txc_wr_pntr_1[6]),
        .I5(txc_wr_pntr_2[6]),
        .O(txc_wr_pntr1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_3
       (.I0(txc_wr_pntr_2[5]),
        .I1(txc_wr_pntr_1[5]),
        .I2(txc_wr_pntr_2[4]),
        .I3(txc_wr_pntr_1[4]),
        .I4(txc_wr_pntr_1[3]),
        .I5(txc_wr_pntr_2[3]),
        .O(txc_wr_pntr1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_wr_pntr1_carry_i_4
       (.I0(txc_wr_pntr_2[2]),
        .I1(txc_wr_pntr_1[2]),
        .I2(txc_wr_pntr_2[1]),
        .I3(txc_wr_pntr_1[1]),
        .I4(txc_wr_pntr_1[0]),
        .I5(txc_wr_pntr_2[0]),
        .O(txc_wr_pntr1_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    \txc_wr_pntr[9]_i_1 
       (.I0(compare_addr3_cmplt),
        .I1(txc_wr_pntr119_in),
        .I2(set_txc_addr3_d1),
        .O(txc_wr_pntr_0));
  FDRE \txc_wr_pntr_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[0]),
        .Q(txc_wr_pntr_1[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[1]),
        .Q(txc_wr_pntr_1[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[2]),
        .Q(txc_wr_pntr_1[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[3]),
        .Q(txc_wr_pntr_1[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[4]),
        .Q(txc_wr_pntr_1[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[5]),
        .Q(txc_wr_pntr_1[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[6]),
        .Q(txc_wr_pntr_1[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[7]),
        .Q(txc_wr_pntr_1[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[8] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[8]),
        .Q(txc_wr_pntr_1[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_1_reg[9] 
       (.C(tx_mac_aclk),
        .CE(set_txc_addr3_d1),
        .D(txc_wr_pntr_2[9]),
        .Q(txc_wr_pntr_1[9]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[0] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(txc_wr_pntr_2[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[1] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(txc_wr_pntr_2[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[2] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(txc_wr_pntr_2[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[3] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(txc_wr_pntr_2[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[4] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(txc_wr_pntr_2[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[5] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(txc_wr_pntr_2[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[6] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(txc_wr_pntr_2[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[7] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(txc_wr_pntr_2[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[8] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(txc_wr_pntr_2[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_2_reg[9] 
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(txc_wr_pntr_2[9]),
        .R(tx_reset));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hF000A00C)) 
    txc_wr_pntr_en_i_1
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_sequential_txc_rd_cs[0]_i_2_n_0 ),
        .I2(txc_rd_cs[2]),
        .I3(txc_rd_cs[1]),
        .I4(txc_rd_cs[0]),
        .O(set_txc_addr3));
  FDRE txc_wr_pntr_en_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(set_txc_addr3),
        .Q(txc_wr_pntr_en),
        .R(1'b0));
  FDRE \txc_wr_pntr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[0]),
        .Q(txc_wr_pntr[0]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[1]),
        .Q(txc_wr_pntr[1]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[2]),
        .Q(txc_wr_pntr[2]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[3]),
        .Q(txc_wr_pntr[3]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[4]),
        .Q(txc_wr_pntr[4]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[5]),
        .Q(txc_wr_pntr[5]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[6]),
        .Q(txc_wr_pntr[6]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[7]),
        .Q(txc_wr_pntr[7]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[8]),
        .Q(txc_wr_pntr[8]),
        .R(tx_reset));
  FDRE \txc_wr_pntr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(txc_wr_pntr_0),
        .D(txc_wr_pntr_1[9]),
        .Q(txc_wr_pntr[9]),
        .R(tx_reset));
  FDSE txcl_init_in_prog_dly1_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly1_reg_0),
        .Q(txcl_init_in_prog_dly1),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly2_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly1),
        .Q(txcl_init_in_prog_dly2),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly3_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly2),
        .Q(txcl_init_in_prog_dly3),
        .S(tx_reset));
  FDSE txcl_init_in_prog_dly4_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txcl_init_in_prog_dly3),
        .Q(txcl_init_in_prog_dly4),
        .S(tx_reset));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[0]_i_1 
       (.I0(\txd[0]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[0]),
        .I3(txd_2[0]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[0]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[0]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[8]),
        .I4(txd_1[0]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[1]_i_1 
       (.I0(\txd[1]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[1]),
        .I3(txd_2[1]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[1]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[1]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[9]),
        .I4(txd_1[1]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[2]_i_1 
       (.I0(\txd[2]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[2]),
        .I3(txd_2[2]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[2]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[2]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[10]),
        .I4(txd_1[2]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[3]_i_1 
       (.I0(\txd[3]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[3]),
        .I3(txd_2[3]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[3]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[3]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[11]),
        .I4(txd_1[3]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[4]_i_1 
       (.I0(\txd[4]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[4]),
        .I3(txd_2[4]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[4]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[4]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[12]),
        .I4(txd_1[4]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[5]_i_1 
       (.I0(\txd[5]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[5]),
        .I3(txd_2[5]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[5]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[5]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[13]),
        .I4(txd_1[5]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[6]_i_1 
       (.I0(\txd[6]_i_2_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[6]),
        .I3(txd_2[6]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[6]_i_2 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[6]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[14]),
        .I4(txd_1[6]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \txd[7]_i_1 
       (.I0(tx_axis_mac_tready),
        .I1(set_txd_vld),
        .I2(tx_axis_mac_tready_dly),
        .I3(first_bytes),
        .O(txd));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \txd[7]_i_2 
       (.I0(\txd[7]_i_3_n_0 ),
        .I1(\txd[7]_i_4_n_0 ),
        .I2(txd_3[7]),
        .I3(txd_2[7]),
        .I4(\txd[7]_i_5_n_0 ),
        .O(\txd[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \txd[7]_i_3 
       (.I0(\txd[7]_i_6_n_0 ),
        .I1(douta_array[7]),
        .I2(\txd[7]_i_7_n_0 ),
        .I3(douta_array[15]),
        .I4(txd_1[7]),
        .I5(\txd[7]_i_8_n_0 ),
        .O(\txd[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \txd[7]_i_4 
       (.I0(first_bytes),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .I2(tx_axis_mac_tready),
        .I3(set_txd_vld),
        .O(\txd[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \txd[7]_i_5 
       (.I0(set_txd_vld),
        .I1(first_bytes),
        .I2(tx_axis_mac_tready_dly),
        .O(\txd[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF151F)) 
    \txd[7]_i_6 
       (.I0(first_bytes),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .I2(tx_axis_mac_tready),
        .I3(tx_axis_mac_tready_dly),
        .I4(set_txd_vld),
        .I5(sel_pipe),
        .O(\txd[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF151F00000000)) 
    \txd[7]_i_7 
       (.I0(first_bytes),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .I2(tx_axis_mac_tready),
        .I3(tx_axis_mac_tready_dly),
        .I4(set_txd_vld),
        .I5(sel_pipe),
        .O(\txd[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \txd[7]_i_8 
       (.I0(tx_axis_mac_tready_dly),
        .I1(tx_axis_mac_tready),
        .I2(set_txd_vld),
        .I3(first_bytes),
        .O(\txd[7]_i_8_n_0 ));
  FDRE \txd_1_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [0]),
        .Q(txd_1[0]),
        .R(tx_reset));
  FDRE \txd_1_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [1]),
        .Q(txd_1[1]),
        .R(tx_reset));
  FDRE \txd_1_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [2]),
        .Q(txd_1[2]),
        .R(tx_reset));
  FDRE \txd_1_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [3]),
        .Q(txd_1[3]),
        .R(tx_reset));
  FDRE \txd_1_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [4]),
        .Q(txd_1[4]),
        .R(tx_reset));
  FDRE \txd_1_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [5]),
        .Q(txd_1[5]),
        .R(tx_reset));
  FDRE \txd_1_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [6]),
        .Q(txd_1[6]),
        .R(tx_reset));
  FDRE \txd_1_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en),
        .D(\txd_1_reg[7]_0 [7]),
        .Q(txd_1[7]),
        .R(tx_reset));
  FDRE \txd_2_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [0]),
        .Q(txd_2[0]),
        .R(tx_reset));
  FDRE \txd_2_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [1]),
        .Q(txd_2[1]),
        .R(tx_reset));
  FDRE \txd_2_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [2]),
        .Q(txd_2[2]),
        .R(tx_reset));
  FDRE \txd_2_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [3]),
        .Q(txd_2[3]),
        .R(tx_reset));
  FDRE \txd_2_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [4]),
        .Q(txd_2[4]),
        .R(tx_reset));
  FDRE \txd_2_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [5]),
        .Q(txd_2[5]),
        .R(tx_reset));
  FDRE \txd_2_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [6]),
        .Q(txd_2[6]),
        .R(tx_reset));
  FDRE \txd_2_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[0]),
        .D(\txd_1_reg[7]_0 [7]),
        .Q(txd_2[7]),
        .R(tx_reset));
  FDRE \txd_3_reg[0] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [0]),
        .Q(txd_3[0]),
        .R(tx_reset));
  FDRE \txd_3_reg[1] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [1]),
        .Q(txd_3[1]),
        .R(tx_reset));
  FDRE \txd_3_reg[2] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [2]),
        .Q(txd_3[2]),
        .R(tx_reset));
  FDRE \txd_3_reg[3] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [3]),
        .Q(txd_3[3]),
        .R(tx_reset));
  FDRE \txd_3_reg[4] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [4]),
        .Q(txd_3[4]),
        .R(tx_reset));
  FDRE \txd_3_reg[5] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [5]),
        .Q(txd_3[5]),
        .R(tx_reset));
  FDRE \txd_3_reg[6] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [6]),
        .Q(txd_3[6]),
        .R(tx_reset));
  FDRE \txd_3_reg[7] 
       (.C(tx_mac_aclk),
        .CE(set_byte_en_pipe[1]),
        .D(\txd_1_reg[7]_0 [7]),
        .Q(txd_3[7]),
        .R(tx_reset));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \txd_rd_addr[0]_i_1 
       (.I0(\update_bram_cnt[9]_i_4_n_0 ),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(tx_axis_mac_tready),
        .I3(\update_bram_cnt[9]_i_6_n_0 ),
        .O(\txd_rd_addr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF7F7F7F)) 
    \txd_rd_addr[0]_i_3 
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(clr_txd_vld1),
        .I3(\txd_rd_addr_reg[11]_0 [1]),
        .I4(\txd_rd_addr_reg[11]_0 [0]),
        .O(\txd_rd_addr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \txd_rd_addr[0]_i_4 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [2]),
        .I2(\txd_rd_addr_reg[11]_0 [3]),
        .O(\txd_rd_addr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF70000000)) 
    \txd_rd_addr[0]_i_5 
       (.I0(\txd_rd_addr_reg[11]_0 [0]),
        .I1(\txd_rd_addr_reg[11]_0 [1]),
        .I2(clr_txd_vld1),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I4(tx_axis_mac_tready),
        .I5(\txd_rd_addr_reg[11]_0 [2]),
        .O(\txd_rd_addr[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF007F00)) 
    \txd_rd_addr[0]_i_6 
       (.I0(clr_txd_vld1),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(tx_axis_mac_tready),
        .I3(\txd_rd_addr_reg[11]_0 [1]),
        .I4(\txd_rd_addr_reg[11]_0 [0]),
        .O(\txd_rd_addr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \txd_rd_addr[0]_i_7 
       (.I0(\txd_rd_addr_reg[11]_0 [0]),
        .I1(clr_txd_vld1),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I3(tx_axis_mac_tready),
        .O(\txd_rd_addr[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFF7F7F7F)) 
    \txd_rd_addr[0]_i_8 
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I2(clr_txd_vld1),
        .I3(\txd_rd_addr_reg[11]_0 [1]),
        .I4(\txd_rd_addr_reg[11]_0 [0]),
        .O(\txd_rd_addr[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \txd_rd_addr[12]_i_2 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr[8]_i_6_n_0 ),
        .I2(\txd_rd_addr_reg[11]_0 [11]),
        .I3(\txd_rd_addr_reg[11]_0 [10]),
        .I4(\txd_rd_addr_reg[11]_0 [9]),
        .I5(Tx_Client_TxD_2_Mem_Addr),
        .O(\txd_rd_addr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \txd_rd_addr[4]_i_2 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr[4]_i_6_n_0 ),
        .I2(\txd_rd_addr_reg[11]_0 [7]),
        .O(\txd_rd_addr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \txd_rd_addr[4]_i_3 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [5]),
        .I2(\txd_rd_addr_reg[11]_0 [3]),
        .I3(\txd_rd_addr_reg[11]_0 [2]),
        .I4(\txd_rd_addr_reg[11]_0 [4]),
        .I5(\txd_rd_addr_reg[11]_0 [6]),
        .O(\txd_rd_addr[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \txd_rd_addr[4]_i_4 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [4]),
        .I2(\txd_rd_addr_reg[11]_0 [2]),
        .I3(\txd_rd_addr_reg[11]_0 [3]),
        .I4(\txd_rd_addr_reg[11]_0 [5]),
        .O(\txd_rd_addr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \txd_rd_addr[4]_i_5 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [3]),
        .I2(\txd_rd_addr_reg[11]_0 [2]),
        .I3(\txd_rd_addr_reg[11]_0 [4]),
        .O(\txd_rd_addr[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txd_rd_addr[4]_i_6 
       (.I0(\txd_rd_addr_reg[11]_0 [5]),
        .I1(\txd_rd_addr_reg[11]_0 [3]),
        .I2(\txd_rd_addr_reg[11]_0 [2]),
        .I3(\txd_rd_addr_reg[11]_0 [4]),
        .I4(\txd_rd_addr_reg[11]_0 [6]),
        .O(\txd_rd_addr[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \txd_rd_addr[8]_i_2 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr[8]_i_6_n_0 ),
        .I2(\txd_rd_addr_reg[11]_0 [9]),
        .I3(\txd_rd_addr_reg[11]_0 [10]),
        .I4(\txd_rd_addr_reg[11]_0 [11]),
        .O(\txd_rd_addr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \txd_rd_addr[8]_i_3 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [9]),
        .I2(\txd_rd_addr[8]_i_6_n_0 ),
        .I3(\txd_rd_addr_reg[11]_0 [10]),
        .O(\txd_rd_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \txd_rd_addr[8]_i_4 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr[8]_i_6_n_0 ),
        .I2(\txd_rd_addr_reg[11]_0 [9]),
        .O(\txd_rd_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \txd_rd_addr[8]_i_5 
       (.I0(\txd_rd_addr[0]_i_8_n_0 ),
        .I1(\txd_rd_addr[8]_i_7_n_0 ),
        .I2(\txd_rd_addr_reg[11]_0 [8]),
        .O(\txd_rd_addr[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \txd_rd_addr[8]_i_6 
       (.I0(\txd_rd_addr[8]_i_7_n_0 ),
        .I1(\txd_rd_addr_reg[11]_0 [8]),
        .O(\txd_rd_addr[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txd_rd_addr[8]_i_7 
       (.I0(\txd_rd_addr_reg[11]_0 [6]),
        .I1(\txd_rd_addr_reg[11]_0 [4]),
        .I2(\txd_rd_addr_reg[11]_0 [2]),
        .I3(\txd_rd_addr_reg[11]_0 [3]),
        .I4(\txd_rd_addr_reg[11]_0 [5]),
        .I5(\txd_rd_addr_reg[11]_0 [7]),
        .O(\txd_rd_addr[8]_i_7_n_0 ));
  FDRE \txd_rd_addr_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_7 ),
        .Q(\txd_rd_addr_reg[11]_0 [0]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\txd_rd_addr_reg[0]_i_2_n_0 ,\txd_rd_addr_reg[0]_i_2_n_1 ,\txd_rd_addr_reg[0]_i_2_n_2 ,\txd_rd_addr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\txd_rd_addr[0]_i_3_n_0 }),
        .O({\txd_rd_addr_reg[0]_i_2_n_4 ,\txd_rd_addr_reg[0]_i_2_n_5 ,\txd_rd_addr_reg[0]_i_2_n_6 ,\txd_rd_addr_reg[0]_i_2_n_7 }),
        .S({\txd_rd_addr[0]_i_4_n_0 ,\txd_rd_addr[0]_i_5_n_0 ,\txd_rd_addr[0]_i_6_n_0 ,\txd_rd_addr[0]_i_7_n_0 }));
  FDRE \txd_rd_addr_reg[10] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_5 ),
        .Q(\txd_rd_addr_reg[11]_0 [10]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[11] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_4 ),
        .Q(\txd_rd_addr_reg[11]_0 [11]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[12] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[12]_i_1_n_7 ),
        .Q(Tx_Client_TxD_2_Mem_Addr),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[12]_i_1 
       (.CI(\txd_rd_addr_reg[8]_i_1_n_0 ),
        .CO(\NLW_txd_rd_addr_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_txd_rd_addr_reg[12]_i_1_O_UNCONNECTED [3:1],\txd_rd_addr_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\txd_rd_addr[12]_i_2_n_0 }));
  FDRE \txd_rd_addr_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_6 ),
        .Q(\txd_rd_addr_reg[11]_0 [1]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[2] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_5 ),
        .Q(\txd_rd_addr_reg[11]_0 [2]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[3] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[0]_i_2_n_4 ),
        .Q(\txd_rd_addr_reg[11]_0 [3]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[4] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_7 ),
        .Q(\txd_rd_addr_reg[11]_0 [4]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[4]_i_1 
       (.CI(\txd_rd_addr_reg[0]_i_2_n_0 ),
        .CO({\txd_rd_addr_reg[4]_i_1_n_0 ,\txd_rd_addr_reg[4]_i_1_n_1 ,\txd_rd_addr_reg[4]_i_1_n_2 ,\txd_rd_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txd_rd_addr_reg[4]_i_1_n_4 ,\txd_rd_addr_reg[4]_i_1_n_5 ,\txd_rd_addr_reg[4]_i_1_n_6 ,\txd_rd_addr_reg[4]_i_1_n_7 }),
        .S({\txd_rd_addr[4]_i_2_n_0 ,\txd_rd_addr[4]_i_3_n_0 ,\txd_rd_addr[4]_i_4_n_0 ,\txd_rd_addr[4]_i_5_n_0 }));
  FDRE \txd_rd_addr_reg[5] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_6 ),
        .Q(\txd_rd_addr_reg[11]_0 [5]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[6] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_5 ),
        .Q(\txd_rd_addr_reg[11]_0 [6]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[7] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[4]_i_1_n_4 ),
        .Q(\txd_rd_addr_reg[11]_0 [7]),
        .R(tx_reset));
  FDRE \txd_rd_addr_reg[8] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_7 ),
        .Q(\txd_rd_addr_reg[11]_0 [8]),
        .R(tx_reset));
  CARRY4 \txd_rd_addr_reg[8]_i_1 
       (.CI(\txd_rd_addr_reg[4]_i_1_n_0 ),
        .CO({\txd_rd_addr_reg[8]_i_1_n_0 ,\txd_rd_addr_reg[8]_i_1_n_1 ,\txd_rd_addr_reg[8]_i_1_n_2 ,\txd_rd_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txd_rd_addr_reg[8]_i_1_n_4 ,\txd_rd_addr_reg[8]_i_1_n_5 ,\txd_rd_addr_reg[8]_i_1_n_6 ,\txd_rd_addr_reg[8]_i_1_n_7 }),
        .S({\txd_rd_addr[8]_i_2_n_0 ,\txd_rd_addr[8]_i_3_n_0 ,\txd_rd_addr[8]_i_4_n_0 ,\txd_rd_addr[8]_i_5_n_0 }));
  FDRE \txd_rd_addr_reg[9] 
       (.C(tx_mac_aclk),
        .CE(\txd_rd_addr[0]_i_1_n_0 ),
        .D(\txd_rd_addr_reg[8]_i_1_n_6 ),
        .Q(\txd_rd_addr_reg[11]_0 [9]),
        .R(tx_reset));
  FDRE \txd_reg[0] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[0]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[0]),
        .R(tx_reset));
  FDRE \txd_reg[1] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[1]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[1]),
        .R(tx_reset));
  FDRE \txd_reg[2] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[2]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[2]),
        .R(tx_reset));
  FDRE \txd_reg[3] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[3]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[3]),
        .R(tx_reset));
  FDRE \txd_reg[4] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[4]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[4]),
        .R(tx_reset));
  FDRE \txd_reg[5] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[5]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[5]),
        .R(tx_reset));
  FDRE \txd_reg[6] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[6]_i_1_n_0 ),
        .Q(tx_axis_mac_tdata[6]),
        .R(tx_reset));
  FDRE \txd_reg[7] 
       (.C(tx_mac_aclk),
        .CE(txd),
        .D(\txd[7]_i_2_n_0 ),
        .Q(tx_axis_mac_tdata[7]),
        .R(tx_reset));
  LUT5 #(
    .INIT(32'h00545454)) 
    txd_vld_i_1
       (.I0(tx_reset),
        .I1(set_txd_vld),
        .I2(tx_axis_mac_tvalid),
        .I3(tx_axis_mac_tready),
        .I4(tx_axis_mac_tlast),
        .O(txd_vld_i_1_n_0));
  FDRE txd_vld_reg
       (.C(tx_mac_aclk),
        .CE(1'b1),
        .D(txd_vld_i_1_n_0),
        .Q(tx_axis_mac_tvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \update_bram_cnt[0]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .O(update_bram_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[1]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .O(update_bram_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \update_bram_cnt[2]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[1] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[2] ),
        .O(update_bram_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \update_bram_cnt[3]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[2] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[3] ),
        .O(update_bram_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \update_bram_cnt[4]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[3] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[2] ),
        .I4(\update_bram_cnt_reg_n_0_[4] ),
        .O(update_bram_cnt[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \update_bram_cnt[5]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[4] ),
        .I1(\update_bram_cnt_reg_n_0_[2] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[3] ),
        .I5(\update_bram_cnt_reg_n_0_[5] ),
        .O(update_bram_cnt[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[6]_i_1__0 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .O(update_bram_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \update_bram_cnt[7]_i_1__0 
       (.I0(\update_bram_cnt_reg_n_0_[6] ),
        .I1(\update_bram_cnt[9]_i_7_n_0 ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .O(update_bram_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \update_bram_cnt[8]_i_1 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .I3(\update_bram_cnt_reg_n_0_[8] ),
        .O(update_bram_cnt[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \update_bram_cnt[9]_i_1 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[8] ),
        .I1(speed_is_10_100),
        .I2(tx_axis_mac_tready),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I4(clr_txd_vld1),
        .I5(tx_reset),
        .O(update_bram_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \update_bram_cnt[9]_i_10 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[6] ),
        .I1(speed_is_10_100),
        .I2(first_bytes),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .O(\update_bram_cnt[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08FF88)) 
    \update_bram_cnt[9]_i_2 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I1(tx_axis_mac_tready),
        .I2(clr_txd_vld1),
        .I3(\update_bram_cnt[9]_i_4_n_0 ),
        .I4(\update_bram_cnt[9]_i_5_n_0 ),
        .I5(\update_bram_cnt[9]_i_6_n_0 ),
        .O(\update_bram_cnt[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \update_bram_cnt[9]_i_3 
       (.I0(\update_bram_cnt[9]_i_7_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[8] ),
        .I2(\update_bram_cnt_reg_n_0_[7] ),
        .I3(\update_bram_cnt_reg_n_0_[6] ),
        .I4(\update_bram_cnt[9]_i_8_n_0 ),
        .I5(\update_bram_cnt[9]_i_9_n_0 ),
        .O(update_bram_cnt[9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \update_bram_cnt[9]_i_4 
       (.I0(set_byte_en),
        .I1(set_txd_vld),
        .I2(start_txd_fsm),
        .I3(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .O(\update_bram_cnt[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \update_bram_cnt[9]_i_5 
       (.I0(\txd_rd_addr_reg[11]_0 [0]),
        .I1(\txd_rd_addr_reg[11]_0 [1]),
        .O(\update_bram_cnt[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888A8888)) 
    \update_bram_cnt[9]_i_6 
       (.I0(tx_axis_mac_tready),
        .I1(\FSM_onehot_txd_rd_cs_reg_n_0_[6] ),
        .I2(speed_is_10_100),
        .I3(first_bytes),
        .I4(\FSM_onehot_txd_rd_cs_reg_n_0_[5] ),
        .I5(\FSM_onehot_txd_rd_cs_reg_n_0_[3] ),
        .O(\update_bram_cnt[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \update_bram_cnt[9]_i_7 
       (.I0(\update_bram_cnt_reg_n_0_[4] ),
        .I1(\update_bram_cnt_reg_n_0_[2] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[3] ),
        .I5(\update_bram_cnt_reg_n_0_[5] ),
        .O(\update_bram_cnt[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h04445555FFFFFFFF)) 
    \update_bram_cnt[9]_i_8 
       (.I0(\update_bram_cnt[9]_i_10_n_0 ),
        .I1(clr_txd_vld1),
        .I2(\txd_rd_addr_reg[11]_0 [0]),
        .I3(\txd_rd_addr_reg[11]_0 [1]),
        .I4(\FSM_onehot_txd_rd_cs_reg_n_0_[7] ),
        .I5(tx_axis_mac_tready),
        .O(\update_bram_cnt[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000444)) 
    \update_bram_cnt[9]_i_9 
       (.I0(\FSM_onehot_txd_rd_cs_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(\FSM_onehot_txd_rd_cs_reg_n_0_[0] ),
        .I3(start_txd_fsm),
        .I4(set_txd_vld),
        .I5(set_byte_en),
        .O(\update_bram_cnt[9]_i_9_n_0 ));
  FDRE \update_bram_cnt_reg[0] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[0]),
        .Q(\update_bram_cnt_reg_n_0_[0] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[1] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[1]),
        .Q(\update_bram_cnt_reg_n_0_[1] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[2] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[2]),
        .Q(\update_bram_cnt_reg_n_0_[2] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[3] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[3]),
        .Q(\update_bram_cnt_reg_n_0_[3] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[4] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[4]),
        .Q(\update_bram_cnt_reg_n_0_[4] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[5] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[5]),
        .Q(\update_bram_cnt_reg_n_0_[5] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[6] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[6]),
        .Q(\update_bram_cnt_reg_n_0_[6] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[7] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[7]),
        .Q(\update_bram_cnt_reg_n_0_[7] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[8] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[8]),
        .Q(\update_bram_cnt_reg_n_0_[8] ),
        .R(update_bram_cnt0));
  FDRE \update_bram_cnt_reg[9] 
       (.C(tx_mac_aclk),
        .CE(\update_bram_cnt[9]_i_2_n_0 ),
        .D(update_bram_cnt[9]),
        .Q(p_0_in),
        .R(update_bram_cnt0));
endmodule

(* ORIG_REF_NAME = "tx_if" *) 
module bd_6e76_eth_buf_0_tx_if
   (axi_str_txd_tlast_1,
    AXI_STR_TXD_TREADY,
    clr_txc_trdy,
    axi_str_txc_tready_int_reg,
    \FSM_sequential_txd_wr_cs_reg[4] ,
    ClkARst,
    ClkASignalIn,
    tx_axis_mac_tlast,
    tx_axis_mac_tvalid,
    Q,
    \axi_str_txd_tdata_dly0_reg[15] ,
    \FSM_sequential_txd_wr_cs_reg[0] ,
    ADDRARDADDR,
    E,
    tx_axis_mac_tdata,
    reset2axi_str_txd,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXC_ACLK,
    reset2axi_str_txc,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    out,
    \GEN_TAG0_HIT.tag0TotalHit_reg ,
    tx_mac_aclk,
    tx_reset,
    tx_axis_mac_tready,
    txcl_init_in_prog_dly1_reg,
    \axi_str_txd_tdata_dly1_reg[7] ,
    CO,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ,
    SR,
    axi_str_txc_tready_int_i_5,
    \FSM_sequential_txd_wr_cs_reg[3] ,
    \axi_str_txd_tdata_dly1[22]_i_2 ,
    sample_axi_str_config,
    data_out,
    speed_is_10_100,
    AXI_STR_TXD_TDATA,
    axiStrTxDClk_vlan_rd_data,
    AXI_STR_TXD_TKEEP,
    \update_cnt_reg[10] ,
    AXI_STR_TXC_TDATA);
  output axi_str_txd_tlast_1;
  output AXI_STR_TXD_TREADY;
  output clr_txc_trdy;
  output axi_str_txc_tready_int_reg;
  output \FSM_sequential_txd_wr_cs_reg[4] ;
  output ClkARst;
  output ClkASignalIn;
  output tx_axis_mac_tlast;
  output tx_axis_mac_tvalid;
  output [0:0]Q;
  output [15:0]\axi_str_txd_tdata_dly0_reg[15] ;
  output \FSM_sequential_txd_wr_cs_reg[0] ;
  output [11:0]ADDRARDADDR;
  output [0:0]E;
  output [7:0]tx_axis_mac_tdata;
  input reset2axi_str_txd;
  input AXI_STR_TXD_TLAST;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_TVALID;
  input AXI_STR_TXC_ACLK;
  input reset2axi_str_txc;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input [1:0]out;
  input [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg ;
  input tx_mac_aclk;
  input tx_reset;
  input tx_axis_mac_tready;
  input txcl_init_in_prog_dly1_reg;
  input [31:0]\axi_str_txd_tdata_dly1_reg[7] ;
  input [0:0]CO;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  input [0:0]SR;
  input axi_str_txc_tready_int_i_5;
  input \FSM_sequential_txd_wr_cs_reg[3] ;
  input \axi_str_txd_tdata_dly1[22]_i_2 ;
  input sample_axi_str_config;
  input data_out;
  input speed_is_10_100;
  input [31:0]AXI_STR_TXD_TDATA;
  input [13:0]axiStrTxDClk_vlan_rd_data;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [0:0]\update_cnt_reg[10] ;
  input [3:0]AXI_STR_TXC_TDATA;

  wire [11:0]ADDRARDADDR;
  wire AXI_STR_TXC_ACLK;
  wire [3:0]AXI_STR_TXC_TDATA;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [9:0]Axi_Str_TxC_2_Mem_Addr;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire [10:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [10:0]Axi_Str_TxD_2_Mem_Addr;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [3:3]Axi_Str_TxD_2_Mem_We;
  wire [0:0]CO;
  wire ClkARst;
  wire ClkASignalIn;
  wire [0:0]E;
  wire \FSM_sequential_txd_wr_cs_reg[0] ;
  wire \FSM_sequential_txd_wr_cs_reg[3] ;
  wire \FSM_sequential_txd_wr_cs_reg[4] ;
  wire [5:3]\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txc_rd_addr2_pntr_1 ;
  wire [5:3]\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_rd_pntr_1 ;
  wire [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [16:0]\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/douta_array ;
  wire [1:1]\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire TX_EMAC_INTERFACE_n_18;
  wire TX_EMAC_INTERFACE_n_19;
  wire TX_MEM_INTERFACE_n_41;
  wire TX_MEM_INTERFACE_n_42;
  wire [9:0]Tx_Client_TxC_2_Mem_Addr;
  wire [10:0]Tx_Client_TxC_2_Mem_Din;
  wire [12:0]Tx_Client_TxC_2_Mem_Dout;
  wire Tx_Client_TxC_2_Mem_En;
  wire Tx_Client_TxC_2_Mem_We;
  wire [11:0]Tx_Client_TxD_2_Mem_Addr;
  wire [13:0]axiStrTxDClk_vlan_rd_data;
  wire axi_str_txc_tready_int_i_5;
  wire axi_str_txc_tready_int_reg;
  wire [15:0]\axi_str_txd_tdata_dly0_reg[15] ;
  wire \axi_str_txd_tdata_dly1[22]_i_2 ;
  wire [31:0]\axi_str_txd_tdata_dly1_reg[7] ;
  wire axi_str_txd_tlast_1;
  wire clr_txc_trdy;
  wire [7:0]data0;
  wire data_out;
  wire [1:0]out;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire sample_axi_str_config;
  wire sel_pipe;
  wire speed_is_10_100;
  wire [7:0]tx_axis_mac_tdata;
  wire tx_axis_mac_tlast;
  wire tx_axis_mac_tready;
  wire tx_axis_mac_tvalid;
  wire tx_mac_aclk;
  wire tx_reset;
  wire txcl_init_in_prog_dly1_reg;
  wire [0:0]\update_cnt_reg[10] ;

  bd_6e76_eth_buf_0_tx_axistream_if TX_AXISTREAM_INTERFACE
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(Axi_Str_TxC_2_Mem_Addr),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXC_TDATA(AXI_STR_TXC_TDATA),
        .AXI_STR_TXC_TLAST(AXI_STR_TXC_TLAST),
        .AXI_STR_TXC_TVALID(AXI_STR_TXC_TVALID),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .AXI_STR_TXD_TDATA(AXI_STR_TXD_TDATA),
        .AXI_STR_TXD_TKEEP(AXI_STR_TXD_TKEEP),
        .AXI_STR_TXD_TLAST(AXI_STR_TXD_TLAST),
        .AXI_STR_TXD_TREADY(AXI_STR_TXD_TREADY),
        .AXI_STR_TXD_TVALID(AXI_STR_TXD_TVALID),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_Dout(Axi_Str_TxC_2_Mem_Dout),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .CO(CO),
        .ClkARst(ClkARst),
        .E(E),
        .\FSM_sequential_txd_wr_cs_reg[0] (\FSM_sequential_txd_wr_cs_reg[0] ),
        .\FSM_sequential_txd_wr_cs_reg[2] (Q),
        .\FSM_sequential_txd_wr_cs_reg[3] (\FSM_sequential_txd_wr_cs_reg[3] ),
        .\FSM_sequential_txd_wr_cs_reg[4] (\FSM_sequential_txd_wr_cs_reg[4] ),
        .\GEN_TAG0_HIT.tag0TotalHit_reg (\GEN_TAG0_HIT.tag0TotalHit_reg ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg (\GEN_TAG0_HIT.tag0TpidHit_int_reg ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 (\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ),
        .\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 (\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ),
        .Q(Axi_Str_TxD_2_Mem_Addr),
        .S(TX_MEM_INTERFACE_n_41),
        .SR(SR),
        .WEBWE(Axi_Str_TxD_2_Mem_We),
        .axiStrTxDClk_vlan_rd_data(axiStrTxDClk_vlan_rd_data),
        .axi_str_txc_tready_int_i_5(axi_str_txc_tready_int_i_5),
        .axi_str_txc_tready_int_reg(axi_str_txc_tready_int_reg),
        .\axi_str_txd_tdata_dly0_reg[15] (\axi_str_txd_tdata_dly0_reg[15] ),
        .\axi_str_txd_tdata_dly1[22]_i_2 (\axi_str_txd_tdata_dly1[22]_i_2 ),
        .\axi_str_txd_tdata_dly1_reg[7] (\axi_str_txd_tdata_dly1_reg[7] ),
        .axi_str_txd_tlast_1_reg(axi_str_txd_tlast_1),
        .clr_txc_trdy(clr_txc_trdy),
        .compare_addr2_cmplt_reg(TX_MEM_INTERFACE_n_42),
        .data_out(data_out),
        .out(out),
        .reset2axi_str_txc(reset2axi_str_txc),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sample_axi_str_config(sample_axi_str_config),
        .\txc_rd_addr2_pntr_1_reg[5] (\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txc_rd_addr2_pntr_1 ),
        .\txd_rd_pntr_1_reg[5] (\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_rd_pntr_1 ),
        .\update_cnt_reg[10] (\update_cnt_reg[10] ));
  bd_6e76_eth_buf_0_tx_emac_if TX_EMAC_INTERFACE
       (.ADDRARDADDR(Tx_Client_TxC_2_Mem_Addr),
        .ClkASignalIn(ClkASignalIn),
        .D(Tx_Client_TxC_2_Mem_Dout),
        .Q(Tx_Client_TxC_2_Mem_Din),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .Tx_Client_TxD_2_Mem_En_int_reg_0(TX_EMAC_INTERFACE_n_19),
        .WEA(Tx_Client_TxC_2_Mem_We),
        .douta_array({\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/douta_array [16:9],\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/douta_array [7:0]}),
        .ena_array(\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .sel_pipe(sel_pipe),
        .speed_is_10_100(speed_is_10_100),
        .tx_axis_mac_tdata(tx_axis_mac_tdata),
        .tx_axis_mac_tlast(tx_axis_mac_tlast),
        .tx_axis_mac_tready(tx_axis_mac_tready),
        .tx_axis_mac_tvalid(tx_axis_mac_tvalid),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .txcl_init_in_prog_dly1_reg_0(txcl_init_in_prog_dly1_reg),
        .\txd_1_reg[7]_0 (data0),
        .\txd_rd_addr_reg[11]_0 (Tx_Client_TxD_2_Mem_Addr),
        .\txd_rd_addr_reg[12]_0 (TX_EMAC_INTERFACE_n_18));
  bd_6e76_eth_buf_0_tx_mem_if TX_MEM_INTERFACE
       (.ADDRARDADDR(Tx_Client_TxC_2_Mem_Addr),
        .ADDRBWRADDR(Axi_Str_TxC_2_Mem_Addr),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .D(Tx_Client_TxC_2_Mem_Dout),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ({\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/douta_array [16:9],\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/douta_array [7:0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (Axi_Str_TxC_2_Mem_Dout),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (TX_MEM_INTERFACE_n_42),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (data0),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 (TX_EMAC_INTERFACE_n_19),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 (Tx_Client_TxD_2_Mem_Addr),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 (Tx_Client_TxC_2_Mem_Din),
        .Q(Axi_Str_TxD_2_Mem_Addr),
        .S(TX_MEM_INTERFACE_n_41),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(Tx_Client_TxC_2_Mem_We),
        .WEBWE(Axi_Str_TxD_2_Mem_We),
        .ena_array(\TXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (TX_EMAC_INTERFACE_n_18),
        .reset2axi_str_txc(reset2axi_str_txc),
        .reset2axi_str_txd(reset2axi_str_txd),
        .sel_pipe(sel_pipe),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txc_rd_addr2_pntr_1 ),
        .\txd_rd_pntr_reg[10]_i_2 (\GEN_EXT_VLAN.TX_VLAN_INTERFACE/txd_rd_pntr_1 ));
endmodule

(* ORIG_REF_NAME = "tx_mem_if" *) 
module bd_6e76_eth_buf_0_tx_mem_if
   (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ,
    sel_pipe,
    S,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ,
    tx_mac_aclk,
    AXI_STR_TXD_ACLK,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ,
    tx_reset,
    reset2axi_str_txd,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ,
    Q,
    Axi_Str_TxD_2_Mem_Din,
    WEBWE,
    ena_array,
    AXI_STR_TXC_ACLK,
    Tx_Client_TxC_2_Mem_En,
    Axi_Str_TxC_2_Mem_En,
    reset2axi_str_txc,
    ADDRARDADDR,
    ADDRBWRADDR,
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ,
    Axi_Str_TxC_2_Mem_Din,
    WEA,
    Axi_Str_TxC_2_Mem_We,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    \txd_rd_pntr_reg[10]_i_2 ,
    \txc_rd_addr2_pntr_reg[9]_i_2 ,
    Axi_Str_TxD_2_Mem_En);
  output [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  output [12:0]D;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  output sel_pipe;
  output [0:0]S;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  input tx_mac_aclk;
  input AXI_STR_TXD_ACLK;
  input \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  input tx_reset;
  input reset2axi_str_txd;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  input [10:0]Q;
  input [35:0]Axi_Str_TxD_2_Mem_Din;
  input [0:0]WEBWE;
  input [0:0]ena_array;
  input AXI_STR_TXC_ACLK;
  input Tx_Client_TxC_2_Mem_En;
  input Axi_Str_TxC_2_Mem_En;
  input reset2axi_str_txc;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  input [12:0]Axi_Str_TxC_2_Mem_Din;
  input [0:0]WEA;
  input Axi_Str_TxC_2_Mem_We;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [2:0]\txd_rd_pntr_reg[10]_i_2 ;
  input [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  input Axi_Str_TxD_2_Mem_En;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire AXI_STR_TXD_ACLK;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_We;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire [12:0]D;
  wire [15:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ;
  wire [10:0]Q;
  wire [0:0]S;
  wire Tx_Client_TxC_2_Mem_En;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [0:0]ena_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire sel_pipe;
  wire tx_mac_aclk;
  wire tx_reset;
  wire [2:0]\txc_rd_addr2_pntr_reg[9]_i_2 ;
  wire [2:0]\txd_rd_pntr_reg[10]_i_2 ;

  bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized3 TXC_MEM
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .AXI_STR_TXC_ACLK(AXI_STR_TXC_ACLK),
        .Axi_Str_TxC_2_Mem_Din(Axi_Str_TxC_2_Mem_Din),
        .Axi_Str_TxC_2_Mem_En(Axi_Str_TxC_2_Mem_En),
        .Axi_Str_TxC_2_Mem_We(Axi_Str_TxC_2_Mem_We),
        .D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5 ),
        .S(S),
        .Tx_Client_TxC_2_Mem_En(Tx_Client_TxC_2_Mem_En),
        .WEA(WEA),
        .reset2axi_str_txc(reset2axi_str_txc),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset),
        .\txc_rd_addr2_pntr_reg[9]_i_2 (\txc_rd_addr2_pntr_reg[9]_i_2 ),
        .\txd_rd_pntr_reg[10]_i_2 (\txd_rd_pntr_reg[10]_i_2 ));
  bd_6e76_eth_buf_0_blk_mem_gen_wrapper__parameterized2 TXD_MEM
       (.AXI_STR_TXD_ACLK(AXI_STR_TXD_ACLK),
        .Axi_Str_TxD_2_Mem_Din(Axi_Str_TxD_2_Mem_Din),
        .Axi_Str_TxD_2_Mem_En(Axi_Str_TxD_2_Mem_En),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4 ),
        .Q(Q),
        .WEBWE(WEBWE),
        .ena_array(ena_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .reset2axi_str_txd(reset2axi_str_txd),
        .tx_mac_aclk(tx_mac_aclk),
        .tx_reset(tx_reset));
endmodule

(* ORIG_REF_NAME = "tx_vlan_if" *) 
module bd_6e76_eth_buf_0_tx_vlan_if
   (axi_str_txd_tlast_1_reg_0,
    axi_str_txd_tvalid_dly0,
    axi_str_txd_tready_int_dly,
    AXI_STR_TXD_TREADY,
    tag0TpidHit,
    checkTag1Tpid_dly,
    checkTag0Tpid_dly,
    \Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ,
    clr_txc_trdy,
    axi_str_txc_tready_int_reg_0,
    Axi_Str_TxD_2_Mem_En,
    Axi_Str_TxC_2_Mem_Din,
    Axi_Str_TxC_2_Mem_En,
    \GEN_TAG0_HIT.tag0TotalHit_reg_0 ,
    tag0TpidHitReg,
    bramDinTag0Reg,
    txd_mem_clr_words_reg_0,
    wrote_first_packet,
    ClkARst,
    WEBWE,
    \update_cnt_reg[5]_0 ,
    Q,
    \axi_str_txd_tdata_dly0_reg[15]_0 ,
    \FSM_sequential_txd_wr_cs_reg[0]_0 ,
    \FSM_sequential_txd_wr_cs_reg[4]_0 ,
    \FSM_sequential_txd_wr_cs_reg[4]_1 ,
    tag_en_go_reg_0,
    tag_en_go_reg_1,
    \FSM_sequential_txd_wr_cs_reg[0]_1 ,
    \FSM_onehot_txc_wr_cs_reg[2]_0 ,
    \axi_str_txd_2_mem_addr_int_reg[10]_0 ,
    \FSM_sequential_txd_wr_cs_reg[0]_2 ,
    \tx_vlan_bram_din_dly_reg[0]_0 ,
    tx_vlan_bram_din_dly,
    ADDRARDADDR,
    \axi_str_txd_2_mem_addr_int_reg[10]_1 ,
    E,
    \FSM_sequential_txd_wr_cs_reg[4]_2 ,
    \GEN_TAG0_HIT.tag0TpidHitReg_reg_0 ,
    \txd_rd_pntr_1_reg[5]_0 ,
    \txc_rd_addr2_pntr_1_reg[5]_0 ,
    Axi_Str_TxD_2_Mem_Din,
    ADDRBWRADDR,
    reset2axi_str_txd,
    AXI_STR_TXD_TLAST,
    AXI_STR_TXD_ACLK,
    AXI_STR_TXD_TVALID,
    AXI_STR_TXC_ACLK,
    reset2axi_str_txc,
    AXI_STR_TXC_TVALID,
    AXI_STR_TXC_TLAST,
    \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg_0 ,
    \GEN_TAG0_HIT.tag0TotalHit_reg_1 ,
    \GEN_TAG0_HIT.tag0TpidHitReg_reg_1 ,
    \GEN_TAG0_HIT.bramDinTag0Reg_reg_0 ,
    txd_mem_clr_words_reg_1,
    wrote_first_packet_reg_0,
    \Axi_Str_TxC_2_Mem_Din_int_reg[12]_0 ,
    \Axi_Str_TxC_2_Mem_Din_int_reg[11]_0 ,
    \axi_str_txd_tdata_dly1_reg[7]_0 ,
    CO,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ,
    \GEN_TAG0_HIT.tag0TpidHit_int_reg_2 ,
    SR,
    axi_str_txc_tready_int_i_5_0,
    \FSM_sequential_txd_wr_cs_reg[3]_0 ,
    \axi_str_txd_tdata_dly1[22]_i_2_0 ,
    out,
    Axi_Str_TxC_2_Mem_Dout,
    S,
    compare_addr2_cmplt_reg_0,
    sample_axi_str_config,
    data_out,
    AXI_STR_TXD_TDATA,
    axiStrTxDClk_vlan_rd_data,
    AXI_STR_TXD_TKEEP,
    \update_cnt_reg[10]_0 ,
    AXI_STR_TXC_TDATA);
  output axi_str_txd_tlast_1_reg_0;
  output axi_str_txd_tvalid_dly0;
  output axi_str_txd_tready_int_dly;
  output AXI_STR_TXD_TREADY;
  output tag0TpidHit;
  output checkTag1Tpid_dly;
  output checkTag0Tpid_dly;
  output \Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ;
  output clr_txc_trdy;
  output axi_str_txc_tready_int_reg_0;
  output Axi_Str_TxD_2_Mem_En;
  output [12:0]Axi_Str_TxC_2_Mem_Din;
  output Axi_Str_TxC_2_Mem_En;
  output [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg_0 ;
  output tag0TpidHitReg;
  output bramDinTag0Reg;
  output txd_mem_clr_words_reg_0;
  output wrote_first_packet;
  output ClkARst;
  output [0:0]WEBWE;
  output \update_cnt_reg[5]_0 ;
  output [0:0]Q;
  output [15:0]\axi_str_txd_tdata_dly0_reg[15]_0 ;
  output \FSM_sequential_txd_wr_cs_reg[0]_0 ;
  output \FSM_sequential_txd_wr_cs_reg[4]_0 ;
  output \FSM_sequential_txd_wr_cs_reg[4]_1 ;
  output tag_en_go_reg_0;
  output tag_en_go_reg_1;
  output \FSM_sequential_txd_wr_cs_reg[0]_1 ;
  output [2:0]\FSM_onehot_txc_wr_cs_reg[2]_0 ;
  output [10:0]\axi_str_txd_2_mem_addr_int_reg[10]_0 ;
  output \FSM_sequential_txd_wr_cs_reg[0]_2 ;
  output \tx_vlan_bram_din_dly_reg[0]_0 ;
  output [1:0]tx_vlan_bram_din_dly;
  output [11:0]ADDRARDADDR;
  output [0:0]\axi_str_txd_2_mem_addr_int_reg[10]_1 ;
  output [0:0]E;
  output \FSM_sequential_txd_wr_cs_reg[4]_2 ;
  output \GEN_TAG0_HIT.tag0TpidHitReg_reg_0 ;
  output [2:0]\txd_rd_pntr_1_reg[5]_0 ;
  output [2:0]\txc_rd_addr2_pntr_1_reg[5]_0 ;
  output [35:0]Axi_Str_TxD_2_Mem_Din;
  output [9:0]ADDRBWRADDR;
  input reset2axi_str_txd;
  input AXI_STR_TXD_TLAST;
  input AXI_STR_TXD_ACLK;
  input AXI_STR_TXD_TVALID;
  input AXI_STR_TXC_ACLK;
  input reset2axi_str_txc;
  input AXI_STR_TXC_TVALID;
  input AXI_STR_TXC_TLAST;
  input \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg_0 ;
  input \GEN_TAG0_HIT.tag0TotalHit_reg_1 ;
  input \GEN_TAG0_HIT.tag0TpidHitReg_reg_1 ;
  input \GEN_TAG0_HIT.bramDinTag0Reg_reg_0 ;
  input txd_mem_clr_words_reg_1;
  input wrote_first_packet_reg_0;
  input \Axi_Str_TxC_2_Mem_Din_int_reg[12]_0 ;
  input \Axi_Str_TxC_2_Mem_Din_int_reg[11]_0 ;
  input [31:0]\axi_str_txd_tdata_dly1_reg[7]_0 ;
  input [0:0]CO;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  input [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_2 ;
  input [0:0]SR;
  input axi_str_txc_tready_int_i_5_0;
  input \FSM_sequential_txd_wr_cs_reg[3]_0 ;
  input \axi_str_txd_tdata_dly1[22]_i_2_0 ;
  input [1:0]out;
  input [10:0]Axi_Str_TxC_2_Mem_Dout;
  input [0:0]S;
  input [0:0]compare_addr2_cmplt_reg_0;
  input sample_axi_str_config;
  input data_out;
  input [31:0]AXI_STR_TXD_TDATA;
  input [13:0]axiStrTxDClk_vlan_rd_data;
  input [3:0]AXI_STR_TXD_TKEEP;
  input [0:0]\update_cnt_reg[10]_0 ;
  input [3:0]AXI_STR_TXC_TDATA;

  wire [11:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire AXI_STR_TXC_ACLK;
  wire [3:0]AXI_STR_TXC_TDATA;
  wire AXI_STR_TXC_TLAST;
  wire AXI_STR_TXC_TVALID;
  wire AXI_STR_TXD_ACLK;
  wire [31:0]AXI_STR_TXD_TDATA;
  wire [3:0]AXI_STR_TXD_TKEEP;
  wire AXI_STR_TXD_TLAST;
  wire AXI_STR_TXD_TREADY;
  wire AXI_STR_TXD_TVALID;
  wire [1:0]Axi_Str_TxC_2_Mem_Addr_int;
  wire \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ;
  wire [12:0]Axi_Str_TxC_2_Mem_Din;
  wire [9:0]Axi_Str_TxC_2_Mem_Din_int;
  wire \Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int_reg[11]_0 ;
  wire \Axi_Str_TxC_2_Mem_Din_int_reg[12]_0 ;
  wire [10:0]Axi_Str_TxC_2_Mem_Dout;
  wire Axi_Str_TxC_2_Mem_En;
  wire Axi_Str_TxC_2_Mem_En0;
  wire Axi_Str_TxC_2_Mem_En_i_2_n_0;
  wire Axi_Str_TxC_2_Mem_En_i_3_n_0;
  wire Axi_Str_TxC_2_Mem_En_i_4_n_0;
  wire \Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ;
  wire \Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ;
  wire \Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ;
  wire [35:0]Axi_Str_TxD_2_Mem_Din;
  wire Axi_Str_TxD_2_Mem_En;
  wire \Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ;
  wire [0:0]CO;
  wire ClkARst;
  wire [0:0]E;
  wire \FSM_onehot_txc_wr_cs[10]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[10]_i_2_n_0 ;
  wire \FSM_onehot_txc_wr_cs[11]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[11]_i_2_n_0 ;
  wire \FSM_onehot_txc_wr_cs[12]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[13]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[14]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[3]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[3]_i_3_n_0 ;
  wire \FSM_onehot_txc_wr_cs[4]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[5]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[6]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[7]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[8]_i_1_n_0 ;
  wire \FSM_onehot_txc_wr_cs[9]_i_1_n_0 ;
  wire [2:0]\FSM_onehot_txc_wr_cs_reg[2]_0 ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[10] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[11] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[12] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[13] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[3] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[4] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[5] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[6] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[7] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[8] ;
  wire \FSM_onehot_txc_wr_cs_reg_n_0_[9] ;
  wire \FSM_sequential_txd_wr_cs[0]_i_10_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_12_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_15_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_16_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_17_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_18_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_20_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_21_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_22_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_23_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_24_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_26_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_27_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_28_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_29_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_31_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_32_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_33_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_34_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_35_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_36_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_37_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_38_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_39_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_40_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_41_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_42_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_43_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_44_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_45_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_46_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_47_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_48_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_49_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_4_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_50_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_51_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_52_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_53_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_54_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_55_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_56_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_57_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_58_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_59_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_5_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_60_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_61_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_6_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_7_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_8_n_0 ;
  wire \FSM_sequential_txd_wr_cs[0]_i_9_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_10_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_11_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_12_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_5_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_6_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_7_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_8_n_0 ;
  wire \FSM_sequential_txd_wr_cs[1]_i_9_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_10_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_8_n_0 ;
  wire \FSM_sequential_txd_wr_cs[2]_i_9_n_0 ;
  wire \FSM_sequential_txd_wr_cs[3]_i_1_n_0 ;
  wire \FSM_sequential_txd_wr_cs[3]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[4]_i_2_n_0 ;
  wire \FSM_sequential_txd_wr_cs[4]_i_3_n_0 ;
  wire \FSM_sequential_txd_wr_cs[4]_i_4_n_0 ;
  wire \FSM_sequential_txd_wr_cs[4]_i_5_n_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_2 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_11_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_13_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_14_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_19_n_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_19_n_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_19_n_2 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_19_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_25_n_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_25_n_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_25_n_2 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_25_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_2_n_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_2_n_2 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_2_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_30_n_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_30_n_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_30_n_2 ;
  wire \FSM_sequential_txd_wr_cs_reg[0]_i_30_n_3 ;
  wire \FSM_sequential_txd_wr_cs_reg[3]_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[4]_0 ;
  wire \FSM_sequential_txd_wr_cs_reg[4]_1 ;
  wire \FSM_sequential_txd_wr_cs_reg[4]_2 ;
  wire \GEN_TAG0_HIT.bramDinTag0Reg_reg_0 ;
  wire [1:0]\GEN_TAG0_HIT.tag0TotalHit_reg_0 ;
  wire \GEN_TAG0_HIT.tag0TotalHit_reg_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHitReg_reg_0 ;
  wire \GEN_TAG0_HIT.tag0TpidHitReg_reg_1 ;
  wire \GEN_TAG0_HIT.tag0TpidHit_int_i_1_n_0 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ;
  wire [0:0]\GEN_TAG0_HIT.tag0TpidHit_int_reg_2 ;
  wire \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg_0 ;
  wire \GEN_TRANS_HIT_WITH_STRIP.transTotalHit_i_1_n_0 ;
  wire \GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ;
  wire \GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_int_i_1_n_0 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire addr_2_en;
  wire addr_2_en_dly1;
  wire addr_2_en_dly2;
  wire addr_2_en_i_2_n_0;
  wire addr_2_en_i_3_n_0;
  wire [13:0]axiStrTxDClk_vlan_rd_data;
  wire [3:0]axi_flag;
  wire axi_str_txc_tlast_dly0;
  wire axi_str_txc_tready_int2;
  wire axi_str_txc_tready_int_dly;
  wire axi_str_txc_tready_int_i_10_n_0;
  wire axi_str_txc_tready_int_i_11_n_0;
  wire axi_str_txc_tready_int_i_13_n_0;
  wire axi_str_txc_tready_int_i_14_n_0;
  wire axi_str_txc_tready_int_i_1_n_0;
  wire axi_str_txc_tready_int_i_2_n_0;
  wire axi_str_txc_tready_int_i_3_n_0;
  wire axi_str_txc_tready_int_i_4_n_0;
  wire axi_str_txc_tready_int_i_5_0;
  wire axi_str_txc_tready_int_i_5_n_0;
  wire axi_str_txc_tready_int_i_7_n_0;
  wire axi_str_txc_tready_int_i_8_n_0;
  wire axi_str_txc_tready_int_i_9_n_0;
  wire axi_str_txc_tready_int_reg_0;
  wire axi_str_txc_tready_int_reg_i_6_n_1;
  wire axi_str_txc_tready_int_reg_i_6_n_2;
  wire axi_str_txc_tready_int_reg_i_6_n_3;
  wire axi_str_txc_tvalid_dly0;
  wire \axi_str_txd_2_mem_addr_int[2]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[3]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[4]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[5]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[6]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[7]_i_1_n_0 ;
  wire \axi_str_txd_2_mem_addr_int[8]_i_1_n_0 ;
  wire [10:0]\axi_str_txd_2_mem_addr_int_reg[10]_0 ;
  wire [0:0]\axi_str_txd_2_mem_addr_int_reg[10]_1 ;
  wire axi_str_txd_2_mem_en_int_i_10_n_0;
  wire axi_str_txd_2_mem_en_int_i_2_n_0;
  wire axi_str_txd_2_mem_en_int_i_3_n_0;
  wire axi_str_txd_2_mem_en_int_i_4_n_0;
  wire axi_str_txd_2_mem_en_int_i_5_n_0;
  wire axi_str_txd_2_mem_en_int_i_6_n_0;
  wire axi_str_txd_2_mem_en_int_i_7_n_0;
  wire axi_str_txd_2_mem_en_int_i_8_n_0;
  wire axi_str_txd_2_mem_en_int_i_9_n_0;
  wire \axi_str_txd_2_mem_we_int[0]_i_2_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_3_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_4_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_5_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_6_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_7_n_0 ;
  wire \axi_str_txd_2_mem_we_int[0]_i_8_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_2_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_3_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_4_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_5_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_6_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_7_n_0 ;
  wire \axi_str_txd_2_mem_we_int[1]_i_8_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_2_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_3_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_4_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_5_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_6_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_7_n_0 ;
  wire \axi_str_txd_2_mem_we_int[2]_i_8_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_10_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_11_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_12_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_2_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_3_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_4_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_5_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_6_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_7_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_8_n_0 ;
  wire \axi_str_txd_2_mem_we_int[3]_i_9_n_0 ;
  wire axi_str_txd_data_10;
  wire \axi_str_txd_data_1_reg_n_0_[16] ;
  wire \axi_str_txd_data_1_reg_n_0_[17] ;
  wire \axi_str_txd_data_1_reg_n_0_[18] ;
  wire \axi_str_txd_data_1_reg_n_0_[19] ;
  wire \axi_str_txd_data_1_reg_n_0_[24] ;
  wire \axi_str_txd_data_1_reg_n_0_[25] ;
  wire \axi_str_txd_data_1_reg_n_0_[26] ;
  wire \axi_str_txd_data_1_reg_n_0_[27] ;
  wire \axi_str_txd_data_1_reg_n_0_[28] ;
  wire \axi_str_txd_data_1_reg_n_0_[29] ;
  wire \axi_str_txd_data_1_reg_n_0_[30] ;
  wire \axi_str_txd_data_1_reg_n_0_[31] ;
  wire [31:0]axi_str_txd_data_2;
  wire [15:0]\axi_str_txd_tdata_dly0_reg[15]_0 ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[16] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[17] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[18] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[19] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[20] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[21] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[22] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[23] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[24] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[25] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[26] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[27] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[28] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[29] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[30] ;
  wire \axi_str_txd_tdata_dly0_reg_n_0_[31] ;
  wire axi_str_txd_tdata_dly10;
  wire \axi_str_txd_tdata_dly1[0]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[0]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[10]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[10]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[11]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[11]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[12]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[12]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[13]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[13]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[14]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[14]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[15]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[15]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[16]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[16]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[16]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[17]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[17]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[17]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[18]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[18]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[18]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[19]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[19]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[19]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[1]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[1]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[20]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[20]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[21]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[21]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[22]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[22]_i_2_0 ;
  wire \axi_str_txd_tdata_dly1[22]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[22]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[22]_i_4_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_10_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_11_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_12_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_13_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_4_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_5_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_6_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_7_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_8_n_0 ;
  wire \axi_str_txd_tdata_dly1[23]_i_9_n_0 ;
  wire \axi_str_txd_tdata_dly1[24]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[24]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[24]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[25]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[25]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[25]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[26]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[26]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[26]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[27]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[27]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[27]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[28]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[28]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[28]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[29]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[29]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[29]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[2]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[2]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[30]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[30]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[30]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_10_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_11_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_12_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_13_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_14_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_15_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_16_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_18_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_19_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_20_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_21_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_3_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_4_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_5_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_6_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_7_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_8_n_0 ;
  wire \axi_str_txd_tdata_dly1[31]_i_9_n_0 ;
  wire \axi_str_txd_tdata_dly1[3]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[3]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[4]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[4]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[5]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[5]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[6]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[6]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[7]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[7]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[8]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[8]_i_2_n_0 ;
  wire \axi_str_txd_tdata_dly1[9]_i_1_n_0 ;
  wire \axi_str_txd_tdata_dly1[9]_i_2_n_0 ;
  wire [31:0]\axi_str_txd_tdata_dly1_reg[7]_0 ;
  wire axi_str_txd_tlast_1_i_10_n_0;
  wire axi_str_txd_tlast_1_i_12_n_0;
  wire axi_str_txd_tlast_1_i_13_n_0;
  wire axi_str_txd_tlast_1_i_14_n_0;
  wire axi_str_txd_tlast_1_i_15_n_0;
  wire axi_str_txd_tlast_1_i_16_n_0;
  wire axi_str_txd_tlast_1_i_17_n_0;
  wire axi_str_txd_tlast_1_i_18_n_0;
  wire axi_str_txd_tlast_1_i_19_n_0;
  wire axi_str_txd_tlast_1_i_20_n_0;
  wire axi_str_txd_tlast_1_i_21_n_0;
  wire axi_str_txd_tlast_1_i_22_n_0;
  wire axi_str_txd_tlast_1_i_23_n_0;
  wire axi_str_txd_tlast_1_i_24_n_0;
  wire axi_str_txd_tlast_1_i_3_n_0;
  wire axi_str_txd_tlast_1_i_4_n_0;
  wire axi_str_txd_tlast_1_i_5_n_0;
  wire axi_str_txd_tlast_1_i_7_n_0;
  wire axi_str_txd_tlast_1_i_9_n_0;
  wire axi_str_txd_tlast_1_reg_0;
  wire axi_str_txd_tlast_1_reg_i_11_n_0;
  wire axi_str_txd_tlast_1_reg_i_11_n_1;
  wire axi_str_txd_tlast_1_reg_i_11_n_2;
  wire axi_str_txd_tlast_1_reg_i_11_n_3;
  wire axi_str_txd_tlast_1_reg_i_8_n_3;
  wire axi_str_txd_tlast_2;
  wire axi_str_txd_tlast_2_i_2_n_0;
  wire axi_str_txd_tlast_dly0;
  wire axi_str_txd_tready_int_dly;
  wire axi_str_txd_tready_int_i_10_n_0;
  wire axi_str_txd_tready_int_i_11_n_0;
  wire axi_str_txd_tready_int_i_12_n_0;
  wire axi_str_txd_tready_int_i_13_n_0;
  wire axi_str_txd_tready_int_i_14_n_0;
  wire axi_str_txd_tready_int_i_1_n_0;
  wire axi_str_txd_tready_int_i_2_n_0;
  wire axi_str_txd_tready_int_i_4_n_0;
  wire axi_str_txd_tready_int_i_5_n_0;
  wire axi_str_txd_tready_int_i_6_n_0;
  wire axi_str_txd_tready_int_i_7_n_0;
  wire axi_str_txd_tready_int_i_8_n_0;
  wire axi_str_txd_tready_int_i_9_n_0;
  wire [3:0]axi_str_txd_tstrb_1;
  wire [3:0]axi_str_txd_tstrb_2;
  wire [3:0]axi_str_txd_tstrb_dly0;
  wire axi_str_txd_tvalid_dly0;
  wire bramDinTag0Reg;
  wire checkTag0Tpid;
  wire checkTag0Tpid_dly;
  wire checkTag0Tpid_dly1;
  wire checkTag0Tpid_dly10;
  wire checkTag0Tpid_i_2_n_0;
  wire checkTag1Tpid;
  wire checkTag1Tpid_dly;
  wire checkTag1Tpid_dly1;
  wire check_full;
  wire clr_txc_trdy;
  wire clr_txc_trdy0;
  wire clr_txc_trdy2;
  wire clr_txd_trdy;
  wire clr_txd_trdy0;
  wire compare_addr0_cmplt;
  wire compare_addr0_cmplt_i_1_n_0;
  wire compare_addr0_cmplt_i_2_n_0;
  wire compare_addr2_cmplt;
  wire compare_addr2_cmplt_dly;
  wire compare_addr2_cmplt_i_1_n_0;
  wire [0:0]compare_addr2_cmplt_reg_0;
  wire [31:0]data0;
  wire data_out;
  wire decode_dly3_reg_srl3_i_2_n_0;
  wire decode_dly3_reg_srl3_n_0;
  wire decode_dly4;
  wire disable_txc_trdy;
  wire disable_txc_trdy_dly;
  wire disable_txd_trdy_dly;
  wire disable_txd_trdy_dly0;
  wire disable_txd_trdy_dly_i_2_n_0;
  wire disable_txd_trdy_dly_i_3_n_0;
  wire \end_addr_byte_offset[0]_i_1_n_0 ;
  wire \end_addr_byte_offset[1]_i_1_n_0 ;
  wire \end_addr_byte_offset[1]_i_2_n_0 ;
  wire \end_addr_byte_offset_reg_n_0_[0] ;
  wire \end_addr_byte_offset_reg_n_0_[1] ;
  wire halt_pntr_update1;
  wire ignore_tvalid;
  wire ignore_tvalid_dly;
  wire ignore_txd_tvalid;
  wire ignore_txd_tvalid_i_1_n_0;
  wire ignore_txd_tvalid_i_2_n_0;
  wire inc_txd_addr_one;
  wire load_data_1;
  wire load_data_1_dly;
  wire load_data_2;
  wire [1:0]out;
  wire p_0_in;
  wire [10:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [9:0]p_0_in__1;
  wire [11:0]p_1_in;
  wire reset2axi_str_txc;
  wire reset2axi_str_txd;
  wire sample_axi_str_config;
  wire setCheckTag0Tpid;
  wire setCheckTag1Tpid;
  wire set_axi_flag;
  wire set_decode_dly;
  wire set_tag_en_go;
  wire set_txc_addr_0;
  wire set_txc_addr_2;
  wire set_txc_addr_3;
  wire set_txc_we;
  wire set_txd_en;
  wire [3:0]set_txd_we;
  wire set_vlan_bram_en;
  wire tag0TpidHit;
  wire tag0TpidHitReg;
  wire tag0TpidHit_int;
  wire tag1TpidHit;
  wire tag1TpidHit_int;
  wire tag_en_go;
  wire tag_en_go_i_2_n_0;
  wire tag_en_go_reg_0;
  wire tag_en_go_reg_1;
  wire transMode_cross;
  wire tx_init_in_prog_int_i_1_n_0;
  wire [1:0]tx_vlan_bram_din_dly;
  wire \tx_vlan_bram_din_dly[13]_i_1_n_0 ;
  wire \tx_vlan_bram_din_dly_reg[0]_0 ;
  wire tx_vlan_bram_en_dly1;
  wire tx_vlan_bram_en_int_i_2_n_0;
  wire tx_vlan_bram_en_int_i_3_n_0;
  wire tx_vlan_bram_en_int_i_4_n_0;
  wire tx_vlan_bram_en_int_i_5_n_0;
  wire tx_vlan_bram_en_int_reg_n_0;
  wire txc_addr_0_dly1;
  wire txc_addr_0_dly1_i_2_n_0;
  wire txc_addr_0_dly1_i_3_n_0;
  wire txc_addr_0_dly2;
  wire txc_addr_3_dly;
  wire txc_addr_3_dly2;
  wire txc_addr_3_dly3;
  wire txc_addr_3_dly_i_1_n_0;
  wire txc_mem_full0;
  wire txc_mem_full1;
  wire txc_mem_full_i_10_n_0;
  wire txc_mem_full_i_11_n_0;
  wire txc_mem_full_i_12_n_0;
  wire txc_mem_full_i_1_n_0;
  wire txc_mem_full_i_5_n_0;
  wire txc_mem_full_i_6_n_0;
  wire txc_mem_full_i_7_n_0;
  wire txc_mem_full_i_8_n_0;
  wire txc_mem_full_i_9_n_0;
  wire txc_mem_full_reg_i_2_n_0;
  wire txc_mem_full_reg_i_2_n_1;
  wire txc_mem_full_reg_i_2_n_2;
  wire txc_mem_full_reg_i_2_n_3;
  wire txc_mem_full_reg_i_3_n_1;
  wire txc_mem_full_reg_i_3_n_2;
  wire txc_mem_full_reg_i_3_n_3;
  wire txc_mem_full_reg_n_0;
  wire [9:0]txc_mem_wr_addr;
  wire [9:0]txc_mem_wr_addr_0;
  wire txc_mem_wr_addr_1;
  wire \txc_mem_wr_addr_1[3]_i_2_n_0 ;
  wire \txc_mem_wr_addr_1[3]_i_3_n_0 ;
  wire \txc_mem_wr_addr_1[5]_i_1_n_0 ;
  wire \txc_mem_wr_addr_1[5]_i_2_n_0 ;
  wire \txc_mem_wr_addr_1[6]_i_1_n_0 ;
  wire \txc_mem_wr_addr_1[7]_i_1_n_0 ;
  wire \txc_mem_wr_addr_1[8]_i_1_n_0 ;
  wire \txc_mem_wr_addr_1[9]_i_2_n_0 ;
  wire \txc_mem_wr_addr_1[9]_i_3_n_0 ;
  wire \txc_mem_wr_addr_1[9]_i_4_n_0 ;
  wire [9:0]txc_mem_wr_addr_1_reg__0;
  wire txc_rd_addr2_pntr1;
  wire \txc_rd_addr2_pntr[9]_i_1_n_0 ;
  wire \txc_rd_addr2_pntr[9]_i_3_n_0 ;
  wire \txc_rd_addr2_pntr[9]_i_4_n_0 ;
  wire \txc_rd_addr2_pntr[9]_i_6_n_0 ;
  wire [9:0]txc_rd_addr2_pntr_1;
  wire txc_rd_addr2_pntr_10;
  wire [2:0]\txc_rd_addr2_pntr_1_reg[5]_0 ;
  wire [9:0]txc_rd_addr2_pntr__0;
  wire \txc_rd_addr2_pntr_reg[9]_i_2_n_1 ;
  wire \txc_rd_addr2_pntr_reg[9]_i_2_n_2 ;
  wire \txc_rd_addr2_pntr_reg[9]_i_2_n_3 ;
  wire txc_we_dly1;
  wire txc_we_dly2;
  wire txd_mem_clr_words_i_10_n_0;
  wire txd_mem_clr_words_i_11_n_0;
  wire txd_mem_clr_words_i_12_n_0;
  wire txd_mem_clr_words_i_3_n_0;
  wire txd_mem_clr_words_i_4_n_0;
  wire txd_mem_clr_words_i_5_n_0;
  wire txd_mem_clr_words_i_6_n_0;
  wire txd_mem_clr_words_i_7_n_0;
  wire txd_mem_clr_words_i_8_n_0;
  wire txd_mem_clr_words_i_9_n_0;
  wire txd_mem_clr_words_reg_0;
  wire txd_mem_clr_words_reg_1;
  wire txd_mem_clr_words_reg_i_2_n_1;
  wire txd_mem_clr_words_reg_i_2_n_2;
  wire txd_mem_clr_words_reg_i_2_n_3;
  wire txd_mem_full;
  wire txd_mem_full1;
  wire txd_mem_full_i_10_n_0;
  wire txd_mem_full_i_11_n_0;
  wire txd_mem_full_i_12_n_0;
  wire txd_mem_full_i_1_n_0;
  wire txd_mem_full_i_4_n_0;
  wire txd_mem_full_i_5_n_0;
  wire txd_mem_full_i_6_n_0;
  wire txd_mem_full_i_7_n_0;
  wire txd_mem_full_i_8_n_0;
  wire txd_mem_full_i_9_n_0;
  wire txd_mem_full_reg_i_2_n_0;
  wire txd_mem_full_reg_i_2_n_1;
  wire txd_mem_full_reg_i_2_n_2;
  wire txd_mem_full_reg_i_2_n_3;
  wire txd_rd_pntr;
  wire txd_rd_pntr1;
  wire \txd_rd_pntr[10]_i_3_n_0 ;
  wire \txd_rd_pntr[10]_i_4_n_0 ;
  wire \txd_rd_pntr[10]_i_6_n_0 ;
  wire [10:0]txd_rd_pntr_1;
  wire txd_rd_pntr_10;
  wire [2:0]\txd_rd_pntr_1_reg[5]_0 ;
  wire txd_rd_pntr_hold;
  wire \txd_rd_pntr_hold[10]_i_2_n_0 ;
  wire [10:1]txd_rd_pntr_hold_plus3;
  wire \txd_rd_pntr_hold_plus3[10]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[10]_i_2_n_0 ;
  wire \txd_rd_pntr_hold_plus3[1]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[2]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[3]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[4]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[5]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[6]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[7]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[8]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus3[9]_i_1_n_0 ;
  wire [10:0]txd_rd_pntr_hold_plus9;
  wire \txd_rd_pntr_hold_plus9[0]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[10]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[10]_i_2_n_0 ;
  wire \txd_rd_pntr_hold_plus9[1]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[2]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[3]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[4]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[5]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[6]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[7]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[8]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_plus9[9]_i_1_n_0 ;
  wire \txd_rd_pntr_hold_reg_n_0_[0] ;
  wire \txd_rd_pntr_hold_reg_n_0_[10] ;
  wire \txd_rd_pntr_hold_reg_n_0_[1] ;
  wire \txd_rd_pntr_hold_reg_n_0_[2] ;
  wire \txd_rd_pntr_hold_reg_n_0_[3] ;
  wire \txd_rd_pntr_hold_reg_n_0_[4] ;
  wire \txd_rd_pntr_hold_reg_n_0_[5] ;
  wire \txd_rd_pntr_hold_reg_n_0_[6] ;
  wire \txd_rd_pntr_hold_reg_n_0_[7] ;
  wire \txd_rd_pntr_hold_reg_n_0_[8] ;
  wire \txd_rd_pntr_hold_reg_n_0_[9] ;
  wire \txd_rd_pntr_reg[10]_i_2_n_1 ;
  wire \txd_rd_pntr_reg[10]_i_2_n_2 ;
  wire \txd_rd_pntr_reg[10]_i_2_n_3 ;
  wire \txd_rd_pntr_reg_n_0_[0] ;
  wire \txd_rd_pntr_reg_n_0_[10] ;
  wire \txd_rd_pntr_reg_n_0_[1] ;
  wire \txd_rd_pntr_reg_n_0_[2] ;
  wire \txd_rd_pntr_reg_n_0_[3] ;
  wire \txd_rd_pntr_reg_n_0_[4] ;
  wire \txd_rd_pntr_reg_n_0_[5] ;
  wire \txd_rd_pntr_reg_n_0_[6] ;
  wire \txd_rd_pntr_reg_n_0_[7] ;
  wire \txd_rd_pntr_reg_n_0_[8] ;
  wire \txd_rd_pntr_reg_n_0_[9] ;
  wire txd_rdy;
  wire txd_rdy_i_1_n_0;
  wire txd_rdy_i_2_n_0;
  wire txd_throttle;
  wire txd_throttle_dly;
  wire txd_throttle_dly_i_2_n_0;
  wire txd_throttle_dly_i_3_n_0;
  wire txd_throttle_dly_i_4_n_0;
  wire txd_throttle_dly_i_5_n_0;
  wire txd_throttle_dly_i_6_n_0;
  wire [4:0]txd_wr_cs;
  wire txd_wr_ns1;
  wire [7:0]update_bram_cnt;
  wire \update_bram_cnt[7]_i_10_n_0 ;
  wire \update_bram_cnt[7]_i_11_n_0 ;
  wire \update_bram_cnt[7]_i_12_n_0 ;
  wire \update_bram_cnt[7]_i_13_n_0 ;
  wire \update_bram_cnt[7]_i_14_n_0 ;
  wire \update_bram_cnt[7]_i_15_n_0 ;
  wire \update_bram_cnt[7]_i_16_n_0 ;
  wire \update_bram_cnt[7]_i_17_n_0 ;
  wire \update_bram_cnt[7]_i_18_n_0 ;
  wire \update_bram_cnt[7]_i_19_n_0 ;
  wire \update_bram_cnt[7]_i_20_n_0 ;
  wire \update_bram_cnt[7]_i_2_n_0 ;
  wire \update_bram_cnt[7]_i_5_n_0 ;
  wire \update_bram_cnt[7]_i_6_n_0 ;
  wire \update_bram_cnt[7]_i_7_n_0 ;
  wire \update_bram_cnt[7]_i_8_n_0 ;
  wire \update_bram_cnt[7]_i_9_n_0 ;
  wire \update_bram_cnt_reg_n_0_[0] ;
  wire \update_bram_cnt_reg_n_0_[1] ;
  wire \update_bram_cnt_reg_n_0_[2] ;
  wire \update_bram_cnt_reg_n_0_[3] ;
  wire \update_bram_cnt_reg_n_0_[4] ;
  wire \update_bram_cnt_reg_n_0_[5] ;
  wire \update_bram_cnt_reg_n_0_[6] ;
  wire [10:0]update_cnt;
  wire \update_cnt[10]_i_10_n_0 ;
  wire \update_cnt[10]_i_11_n_0 ;
  wire \update_cnt[10]_i_12_n_0 ;
  wire \update_cnt[10]_i_13_n_0 ;
  wire \update_cnt[10]_i_14_n_0 ;
  wire \update_cnt[10]_i_15_n_0 ;
  wire \update_cnt[10]_i_4_n_0 ;
  wire \update_cnt[10]_i_5_n_0 ;
  wire \update_cnt[10]_i_6_n_0 ;
  wire \update_cnt[10]_i_7_n_0 ;
  wire \update_cnt[10]_i_8_n_0 ;
  wire \update_cnt[10]_i_9_n_0 ;
  wire \update_cnt[3]_i_2_n_0 ;
  wire \update_cnt[3]_i_3_n_0 ;
  wire \update_cnt[3]_i_4_n_0 ;
  wire \update_cnt[3]_i_5_n_0 ;
  wire \update_cnt[3]_i_6_n_0 ;
  wire \update_cnt[3]_i_7_n_0 ;
  wire \update_cnt[3]_i_8_n_0 ;
  wire \update_cnt[7]_i_2_n_0 ;
  wire \update_cnt[7]_i_3_n_0 ;
  wire \update_cnt[7]_i_4_n_0 ;
  wire \update_cnt[7]_i_5_n_0 ;
  wire \update_cnt[7]_i_6_n_0 ;
  wire \update_cnt[7]_i_7_n_0 ;
  wire \update_cnt[7]_i_8_n_0 ;
  wire \update_cnt[7]_i_9_n_0 ;
  wire [0:0]\update_cnt_reg[10]_0 ;
  wire \update_cnt_reg[10]_i_3_n_2 ;
  wire \update_cnt_reg[10]_i_3_n_3 ;
  wire \update_cnt_reg[10]_i_3_n_5 ;
  wire \update_cnt_reg[10]_i_3_n_6 ;
  wire \update_cnt_reg[10]_i_3_n_7 ;
  wire \update_cnt_reg[3]_i_1_n_0 ;
  wire \update_cnt_reg[3]_i_1_n_1 ;
  wire \update_cnt_reg[3]_i_1_n_2 ;
  wire \update_cnt_reg[3]_i_1_n_3 ;
  wire \update_cnt_reg[3]_i_1_n_4 ;
  wire \update_cnt_reg[3]_i_1_n_5 ;
  wire \update_cnt_reg[3]_i_1_n_6 ;
  wire \update_cnt_reg[3]_i_1_n_7 ;
  wire \update_cnt_reg[5]_0 ;
  wire \update_cnt_reg[7]_i_1_n_0 ;
  wire \update_cnt_reg[7]_i_1_n_1 ;
  wire \update_cnt_reg[7]_i_1_n_2 ;
  wire \update_cnt_reg[7]_i_1_n_3 ;
  wire \update_cnt_reg[7]_i_1_n_4 ;
  wire \update_cnt_reg[7]_i_1_n_5 ;
  wire \update_cnt_reg[7]_i_1_n_6 ;
  wire \update_cnt_reg[7]_i_1_n_7 ;
  wire update_rd_pntrs;
  wire update_rd_pntrs1;
  wire update_rd_pntrs1121_in;
  wire update_rd_pntrs156_in;
  wire [0:0]vlan_sel;
  wire wrote_first_packet;
  wire wrote_first_packet_i_6_n_0;
  wire wrote_first_packet_reg_0;
  wire [3:2]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:2]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_axi_str_txd_tlast_1_reg_i_11_O_UNCONNECTED;
  wire [3:2]NLW_axi_str_txd_tlast_1_reg_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_axi_str_txd_tlast_1_reg_i_8_O_UNCONNECTED;
  wire [3:0]NLW_txc_mem_full_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_txc_mem_full_reg_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_txc_rd_addr2_pntr_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_txd_mem_clr_words_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_txd_mem_full_reg_i_2_O_UNCONNECTED;
  wire [3:0]\NLW_txd_rd_pntr_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_update_cnt_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_update_cnt_reg[10]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_1 
       (.I0(tag_en_go_reg_1),
        .I1(txc_mem_wr_addr[0]),
        .I2(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ),
        .O(Axi_Str_TxC_2_Mem_Addr_int[0]));
  LUT6 #(
    .INIT(64'hDCFF0000D0FF0000)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_2 
       (.I0(\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ),
        .I1(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .I2(addr_2_en),
        .I3(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ),
        .I4(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ),
        .I5(set_txc_addr_0),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \Axi_Str_TxC_2_Mem_Addr_int[0]_i_3 
       (.I0(tag_en_go_reg_1),
        .I1(disable_txc_trdy_dly),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAC0CCAAAA)) 
    \Axi_Str_TxC_2_Mem_Addr_int[1]_i_1 
       (.I0(txc_mem_wr_addr[1]),
        .I1(addr_2_en),
        .I2(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .I3(\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ),
        .I4(tag_en_go_reg_1),
        .I5(set_txc_addr_3),
        .O(Axi_Str_TxC_2_Mem_Addr_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \Axi_Str_TxC_2_Mem_Addr_int[1]_i_2 
       (.I0(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .I2(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .O(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444C4440FFFFFFFF)) 
    \Axi_Str_TxC_2_Mem_Addr_int[9]_i_1 
       (.I0(tag_en_go),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(out[1]),
        .I3(out[0]),
        .I4(load_data_1_dly),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[11] ),
        .O(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Addr_int[0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Addr_int[1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[2]),
        .Q(ADDRBWRADDR[2]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[3]),
        .Q(ADDRBWRADDR[3]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[4]),
        .Q(ADDRBWRADDR[4]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[5]),
        .Q(ADDRBWRADDR[5]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[6]),
        .Q(ADDRBWRADDR[6]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[7]),
        .Q(ADDRBWRADDR[7]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[8]),
        .Q(ADDRBWRADDR[8]),
        .R(tag_en_go_reg_1));
  FDRE \Axi_Str_TxC_2_Mem_Addr_int_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_mem_wr_addr[9]),
        .Q(ADDRBWRADDR[9]),
        .R(tag_en_go_reg_1));
  LUT6 #(
    .INIT(64'h08FBFFFF08FB0000)) 
    \Axi_Str_TxC_2_Mem_Din_int[0]_i_1 
       (.I0(txc_mem_wr_addr[0]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I4(tag_en_go_reg_1),
        .I5(\end_addr_byte_offset_reg_n_0_[0] ),
        .O(Axi_Str_TxC_2_Mem_Din_int[0]));
  LUT6 #(
    .INIT(64'h3303222200002222)) 
    \Axi_Str_TxC_2_Mem_Din_int[10]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I1(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I3(disable_txc_trdy_dly),
        .I4(tag_en_go_reg_1),
        .I5(p_0_in__0[10]),
        .O(\Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \Axi_Str_TxC_2_Mem_Din_int[1]_i_1 
       (.I0(txc_mem_wr_addr[1]),
        .I1(set_txc_addr_3),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(tag_en_go_reg_1),
        .I5(\end_addr_byte_offset_reg_n_0_[1] ),
        .O(Axi_Str_TxC_2_Mem_Din_int[1]));
  LUT6 #(
    .INIT(64'h8BB8FFFFB8B80000)) 
    \Axi_Str_TxC_2_Mem_Din_int[2]_i_1 
       (.I0(txc_mem_wr_addr[2]),
        .I1(set_txc_addr_3),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .O(Axi_Str_TxC_2_Mem_Din_int[2]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[3]_i_1 
       (.I0(txc_mem_wr_addr[3]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int[3]_i_1_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .O(Axi_Str_TxC_2_Mem_Din_int[3]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[4]_i_1 
       (.I0(txc_mem_wr_addr[4]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int[4]_i_1_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .O(Axi_Str_TxC_2_Mem_Din_int[4]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[5]_i_1 
       (.I0(txc_mem_wr_addr[5]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int[5]_i_1_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .O(Axi_Str_TxC_2_Mem_Din_int[5]));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \Axi_Str_TxC_2_Mem_Din_int[6]_i_1 
       (.I0(txc_mem_wr_addr[6]),
        .I1(set_txc_addr_3),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I3(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .O(Axi_Str_TxC_2_Mem_Din_int[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \Axi_Str_TxC_2_Mem_Din_int[6]_i_2 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .O(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[7]_i_1 
       (.I0(txc_mem_wr_addr[7]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int[7]_i_1_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .O(Axi_Str_TxC_2_Mem_Din_int[7]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[8]_i_1 
       (.I0(txc_mem_wr_addr[8]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(\axi_str_txd_2_mem_addr_int[8]_i_1_n_0 ),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .O(Axi_Str_TxC_2_Mem_Din_int[8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Axi_Str_TxC_2_Mem_Din_int[9]_i_1 
       (.I0(reset2axi_str_txc),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .I2(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .I3(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .O(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \Axi_Str_TxC_2_Mem_Din_int[9]_i_2 
       (.I0(txc_mem_wr_addr[9]),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(disable_txc_trdy_dly),
        .I3(p_0_in__0[9]),
        .I4(tag_en_go_reg_1),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .O(Axi_Str_TxC_2_Mem_Din_int[9]));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[0]),
        .Q(Axi_Str_TxC_2_Mem_Din[0]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[10] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_Din_int[10]_i_1_n_0 ),
        .Q(Axi_Str_TxC_2_Mem_Din[10]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[11] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_Din_int_reg[11]_0 ),
        .Q(Axi_Str_TxC_2_Mem_Din[11]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[12] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_Din_int_reg[12]_0 ),
        .Q(Axi_Str_TxC_2_Mem_Din[12]),
        .R(1'b0));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[1]),
        .Q(Axi_Str_TxC_2_Mem_Din[1]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[2]),
        .Q(Axi_Str_TxC_2_Mem_Din[2]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[3]),
        .Q(Axi_Str_TxC_2_Mem_Din[3]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[4]),
        .Q(Axi_Str_TxC_2_Mem_Din[4]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[5]),
        .Q(Axi_Str_TxC_2_Mem_Din[5]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[6]),
        .Q(Axi_Str_TxC_2_Mem_Din[6]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[7]),
        .Q(Axi_Str_TxC_2_Mem_Din[7]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[8]),
        .Q(Axi_Str_TxC_2_Mem_Din[8]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_Din_int_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_Din_int[9]),
        .Q(Axi_Str_TxC_2_Mem_Din[9]),
        .R(\Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    Axi_Str_TxC_2_Mem_En_i_1
       (.I0(tag_en_go_reg_1),
        .I1(Axi_Str_TxC_2_Mem_En_i_2_n_0),
        .I2(Axi_Str_TxC_2_Mem_En_i_3_n_0),
        .I3(addr_2_en_i_2_n_0),
        .I4(\Axi_Str_TxC_2_Mem_Addr_int[1]_i_2_n_0 ),
        .I5(addr_2_en),
        .O(Axi_Str_TxC_2_Mem_En0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    Axi_Str_TxC_2_Mem_En_i_2
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[7] ),
        .I1(axi_str_txc_tready_int_dly),
        .I2(axi_str_txc_tvalid_dly0),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I4(compare_addr0_cmplt),
        .I5(Axi_Str_TxC_2_Mem_En_i_4_n_0),
        .O(Axi_Str_TxC_2_Mem_En_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    Axi_Str_TxC_2_Mem_En_i_3
       (.I0(p_0_in),
        .I1(disable_txd_trdy_dly),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[13] ),
        .O(Axi_Str_TxC_2_Mem_En_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    Axi_Str_TxC_2_Mem_En_i_4
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(axi_str_txd_tready_int_dly),
        .I3(axi_str_txd_tlast_dly0),
        .O(Axi_Str_TxC_2_Mem_En_i_4_n_0));
  FDRE Axi_Str_TxC_2_Mem_En_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(Axi_Str_TxC_2_Mem_En0),
        .Q(Axi_Str_TxC_2_Mem_En),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .I2(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .I3(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ),
        .I4(set_txc_addr_3),
        .I5(tag_en_go_reg_1),
        .O(set_txc_we));
  LUT6 #(
    .INIT(64'hFFFFFFFF80F08080)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_2 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I3(disable_txd_trdy_dly),
        .I4(p_0_in),
        .I5(\Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ),
        .O(\Axi_Str_TxC_2_Mem_We_int[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \Axi_Str_TxC_2_Mem_We_int[0]_i_3 
       (.I0(disable_txd_trdy_dly),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[13] ),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I3(compare_addr0_cmplt),
        .O(\Axi_Str_TxC_2_Mem_We_int[0]_i_3_n_0 ));
  FDRE \Axi_Str_TxC_2_Mem_We_int_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_we),
        .Q(\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Axi_Str_TxD_2_Mem_We[3]_i_1 
       (.I0(set_txd_we[0]),
        .I1(set_txd_we[1]),
        .I2(set_txd_we[2]),
        .I3(set_txd_we[3]),
        .O(\Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ));
  FDRE \Axi_Str_TxD_2_Mem_We_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxD_2_Mem_We[3]_i_1_n_0 ),
        .Q(WEBWE),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFD)) 
    \ClkBAxiEthBClkCrsBusOut[1]_i_1 
       (.I0(transMode_cross),
        .I1(reset2axi_str_txd),
        .I2(sample_axi_str_config),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_10__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[26] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_11__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[25] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_12__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[24] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[19] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[18] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[17] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[16] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[31] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_6__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[30] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_7__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[29] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_8__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[28] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_9__1 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[27] ),
        .I1(tx_vlan_bram_en_int_reg_n_0),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h88FF88F888F888F8)) 
    \FSM_onehot_txc_wr_cs[10]_i_1 
       (.I0(compare_addr0_cmplt),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[13] ),
        .I3(disable_txd_trdy_dly),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I5(\FSM_onehot_txc_wr_cs[10]_i_2_n_0 ),
        .O(\FSM_onehot_txc_wr_cs[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_txc_wr_cs[10]_i_2 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .O(\FSM_onehot_txc_wr_cs[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \FSM_onehot_txc_wr_cs[11]_i_1 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[11] ),
        .I5(\FSM_onehot_txc_wr_cs[11]_i_2_n_0 ),
        .O(\FSM_onehot_txc_wr_cs[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0200FE00)) 
    \FSM_onehot_txc_wr_cs[11]_i_2 
       (.I0(load_data_1_dly),
        .I1(out[0]),
        .I2(out[1]),
        .I3(axi_str_txd_tlast_1_reg_0),
        .I4(tag_en_go),
        .O(\FSM_onehot_txc_wr_cs[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_onehot_txc_wr_cs[12]_i_1 
       (.I0(disable_txc_trdy_dly),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I2(tag_en_go_reg_1),
        .O(\FSM_onehot_txc_wr_cs[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA08888888)) 
    \FSM_onehot_txc_wr_cs[13]_i_1 
       (.I0(disable_txd_trdy_dly),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tlast_dly0),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[13] ),
        .O(\FSM_onehot_txc_wr_cs[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_txc_wr_cs[14]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .O(\FSM_onehot_txc_wr_cs[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFEFEEEEEEEE)) 
    \FSM_onehot_txc_wr_cs[3]_i_1 
       (.I0(set_txc_addr_3),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .I2(\FSM_onehot_txc_wr_cs[3]_i_3_n_0 ),
        .I3(wrote_first_packet),
        .I4(txc_addr_3_dly),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[3] ),
        .O(\FSM_onehot_txc_wr_cs[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_txc_wr_cs[3]_i_2 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I1(disable_txc_trdy_dly),
        .O(set_txc_addr_3));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_txc_wr_cs[3]_i_3 
       (.I0(axi_str_txc_tvalid_dly0),
        .I1(axi_str_txc_tready_int_dly),
        .O(\FSM_onehot_txc_wr_cs[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \FSM_onehot_txc_wr_cs[4]_i_1 
       (.I0(set_axi_flag),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .I2(axi_str_txc_tvalid_dly0),
        .I3(clr_txc_trdy2),
        .O(\FSM_onehot_txc_wr_cs[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \FSM_onehot_txc_wr_cs[5]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[5] ),
        .O(\FSM_onehot_txc_wr_cs[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \FSM_onehot_txc_wr_cs[6]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[5] ),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[6] ),
        .O(\FSM_onehot_txc_wr_cs[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FSM_onehot_txc_wr_cs[7]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[6] ),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[7] ),
        .O(\FSM_onehot_txc_wr_cs[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFA000)) 
    \FSM_onehot_txc_wr_cs[8]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[7] ),
        .I1(axi_str_txc_tlast_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(axi_str_txc_tvalid_dly0),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .O(\FSM_onehot_txc_wr_cs[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80008000FFFF8000)) 
    \FSM_onehot_txc_wr_cs[9]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(axi_str_txc_tlast_dly0),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I5(compare_addr0_cmplt),
        .O(\FSM_onehot_txc_wr_cs[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_txc_wr_cs_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .S(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[10] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[10]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[10] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[11] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[11]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[11] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[12] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[12]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[13] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[13]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[13] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[14] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[14]_i_1_n_0 ),
        .Q(clr_txc_trdy2),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .Q(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .Q(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[3]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[3] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[4]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[5]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[5] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[6]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[6] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[7]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[7] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[8]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .R(reset2axi_str_txc));
  (* FSM_ENCODED_STATES = "txc_wd0:000000000001000,txc_wd1:000000000010000,wait_wr_cmplt:000000000000100,wr_txc_pntr:001000000000000,wait_txd_cmplt:000010000000000,wait_txd_mem:010000000000000,txc_wd5:000000100000000,txc_addr0_wr:000000000000010,txc_addr2_wr:000000000000001,wait_addr0_compare_cmplt:000001000000000,txc_wd3:000000001000000,txc_wd4:000000010000000,txc_wd2:000000000100000,wr_txd_end_pntr:000100000000000,wait_addr2_compare_cmplt:100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txc_wr_cs_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\FSM_onehot_txc_wr_cs[9]_i_1_n_0 ),
        .Q(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .R(reset2axi_str_txc));
  LUT6 #(
    .INIT(64'hF1FB0000F1FBF1FB)) 
    \FSM_sequential_txd_wr_cs[0]_i_1 
       (.I0(txd_wr_cs[0]),
        .I1(halt_pntr_update1),
        .I2(\FSM_sequential_txd_wr_cs[0]_i_3_n_0 ),
        .I3(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[0]_i_5_n_0 ),
        .I5(\FSM_sequential_txd_wr_cs[0]_i_6_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_txd_wr_cs[0]_i_10 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I4(\txd_rd_pntr_reg_n_0_[0] ),
        .I5(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_txd_wr_cs[0]_i_12 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_24_n_0 ),
        .I1(txd_rd_pntr_hold_plus3[8]),
        .I2(txd_rd_pntr_hold_plus3[7]),
        .I3(txd_rd_pntr_hold_plus3[6]),
        .I4(txd_rd_pntr_hold_plus3[9]),
        .I5(txd_rd_pntr_hold_plus3[10]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_txd_wr_cs[0]_i_15 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_35_n_0 ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I4(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I5(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFF01BF01B)) 
    \FSM_sequential_txd_wr_cs[0]_i_16 
       (.I0(txd_wr_cs[1]),
        .I1(compare_addr0_cmplt),
        .I2(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I3(txd_wr_cs[0]),
        .I4(\update_bram_cnt[7]_i_19_n_0 ),
        .I5(txd_wr_cs[3]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_txd_wr_cs[0]_i_17 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[1]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11D10000)) 
    \FSM_sequential_txd_wr_cs[0]_i_18 
       (.I0(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .I1(txd_wr_cs[3]),
        .I2(txd_mem_full),
        .I3(axi_str_txd_tready_int_dly),
        .I4(\FSM_sequential_txd_wr_cs_reg[0]_0 ),
        .I5(\FSM_sequential_txd_wr_cs[0]_i_36_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_txd_wr_cs[0]_i_20 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_21 
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I3(\txd_rd_pntr_reg_n_0_[8] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_txd_wr_cs[0]_i_22 
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_23 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I3(\txd_rd_pntr_reg_n_0_[9] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_txd_wr_cs[0]_i_24 
       (.I0(txd_rd_pntr_hold_plus3[3]),
        .I1(txd_rd_pntr_hold_plus3[5]),
        .I2(txd_rd_pntr_hold_plus3[4]),
        .I3(txd_rd_pntr_hold_plus3[1]),
        .I4(txd_rd_pntr_hold_plus9[0]),
        .I5(txd_rd_pntr_hold_plus3[2]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_txd_wr_cs[0]_i_26 
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(txd_rd_pntr_hold_plus3[10]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_txd_wr_cs[0]_i_27 
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(txd_rd_pntr_hold_plus3[9]),
        .I2(\txd_rd_pntr_reg_n_0_[8] ),
        .I3(txd_rd_pntr_hold_plus3[8]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_txd_wr_cs[0]_i_28 
       (.I0(txd_rd_pntr_hold_plus3[10]),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_29 
       (.I0(txd_rd_pntr_hold_plus3[9]),
        .I1(\txd_rd_pntr_reg_n_0_[9] ),
        .I2(txd_rd_pntr_hold_plus3[8]),
        .I3(\txd_rd_pntr_reg_n_0_[8] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFBFBFBFBFBFB)) 
    \FSM_sequential_txd_wr_cs[0]_i_3 
       (.I0(txd_wr_cs[1]),
        .I1(txd_wr_cs[4]),
        .I2(axi_str_txd_tready_int_i_7_n_0),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[3]),
        .I5(Q),
        .O(\FSM_sequential_txd_wr_cs[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_txd_wr_cs[0]_i_31 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_32 
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I3(\txd_rd_pntr_reg_n_0_[8] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_txd_wr_cs[0]_i_33 
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_34 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I3(\txd_rd_pntr_reg_n_0_[9] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_txd_wr_cs[0]_i_35 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h1111CCCF00000000)) 
    \FSM_sequential_txd_wr_cs[0]_i_36 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_61_n_0 ),
        .I1(txd_wr_cs[3]),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(axi_str_txd_tvalid_dly0),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[0]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_37 
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \FSM_sequential_txd_wr_cs[0]_i_38 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_39 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h5555550045404040)) 
    \FSM_sequential_txd_wr_cs[0]_i_4 
       (.I0(halt_pntr_update1),
        .I1(update_rd_pntrs156_in),
        .I2(\FSM_sequential_txd_wr_cs[0]_i_12_n_0 ),
        .I3(txd_wr_ns1),
        .I4(update_rd_pntrs1),
        .I5(\FSM_sequential_txd_wr_cs[0]_i_15_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_40 
       (.I0(\txd_rd_pntr_reg_n_0_[1] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_41 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_reg_n_0_[7] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_42 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_reg_n_0_[4] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_43 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I3(\txd_rd_pntr_reg_n_0_[3] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_44 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_txd_wr_cs[0]_i_45 
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(txd_rd_pntr_hold_plus3[7]),
        .I2(\txd_rd_pntr_reg_n_0_[6] ),
        .I3(txd_rd_pntr_hold_plus3[6]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_txd_wr_cs[0]_i_46 
       (.I0(\txd_rd_pntr_reg_n_0_[5] ),
        .I1(txd_rd_pntr_hold_plus3[5]),
        .I2(\txd_rd_pntr_reg_n_0_[4] ),
        .I3(txd_rd_pntr_hold_plus3[4]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_txd_wr_cs[0]_i_47 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(txd_rd_pntr_hold_plus3[3]),
        .I2(\txd_rd_pntr_reg_n_0_[2] ),
        .I3(txd_rd_pntr_hold_plus3[2]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_txd_wr_cs[0]_i_48 
       (.I0(\txd_rd_pntr_reg_n_0_[1] ),
        .I1(txd_rd_pntr_hold_plus3[1]),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(txd_rd_pntr_hold_plus9[0]),
        .O(\FSM_sequential_txd_wr_cs[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_49 
       (.I0(txd_rd_pntr_hold_plus3[7]),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(txd_rd_pntr_hold_plus3[6]),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h010D010101010101)) 
    \FSM_sequential_txd_wr_cs[0]_i_5 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_16_n_0 ),
        .I1(txd_wr_cs[4]),
        .I2(Q),
        .I3(txd_wr_cs[3]),
        .I4(\FSM_sequential_txd_wr_cs_reg[0]_0 ),
        .I5(\update_cnt_reg[5]_0 ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_50 
       (.I0(txd_rd_pntr_hold_plus3[5]),
        .I1(\txd_rd_pntr_reg_n_0_[5] ),
        .I2(txd_rd_pntr_hold_plus3[4]),
        .I3(\txd_rd_pntr_reg_n_0_[4] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_51 
       (.I0(txd_rd_pntr_hold_plus3[3]),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(txd_rd_pntr_hold_plus3[2]),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_52 
       (.I0(txd_rd_pntr_hold_plus3[1]),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(txd_rd_pntr_hold_plus9[0]),
        .I3(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_53 
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \FSM_sequential_txd_wr_cs[0]_i_54 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_55 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_txd_wr_cs[0]_i_56 
       (.I0(\txd_rd_pntr_reg_n_0_[1] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_57 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_reg_n_0_[7] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_58 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_reg_n_0_[4] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_59 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I3(\txd_rd_pntr_reg_n_0_[3] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h55555555DDDFFFDF)) 
    \FSM_sequential_txd_wr_cs[0]_i_6 
       (.I0(\FSM_sequential_txd_wr_cs[2]_i_4_n_0 ),
        .I1(\FSM_sequential_txd_wr_cs[0]_i_17_n_0 ),
        .I2(txd_throttle_dly_i_3_n_0),
        .I3(txd_wr_cs[3]),
        .I4(check_full),
        .I5(\FSM_sequential_txd_wr_cs[0]_i_18_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_60 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF1F1F100)) 
    \FSM_sequential_txd_wr_cs[0]_i_61 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(vlan_sel),
        .I3(ignore_txd_tvalid),
        .I4(axi_str_txd_tvalid_dly0),
        .O(\FSM_sequential_txd_wr_cs[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_txd_wr_cs[0]_i_7 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I3(\txd_rd_pntr_reg_n_0_[9] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_txd_wr_cs[0]_i_8 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I4(\txd_rd_pntr_reg_n_0_[6] ),
        .I5(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_txd_wr_cs[0]_i_9 
       (.I0(\txd_rd_pntr_reg_n_0_[5] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I2(\txd_rd_pntr_reg_n_0_[4] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I4(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I5(\txd_rd_pntr_reg_n_0_[3] ),
        .O(\FSM_sequential_txd_wr_cs[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8880AAAAAAAA)) 
    \FSM_sequential_txd_wr_cs[1]_i_1 
       (.I0(\FSM_sequential_txd_wr_cs[1]_i_2_n_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I3(axi_str_txd_tlast_2),
        .I4(axi_str_txd_tlast_dly0),
        .I5(\FSM_sequential_txd_wr_cs[1]_i_4_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_txd_wr_cs[1]_i_10 
       (.I0(vlan_sel),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\FSM_sequential_txd_wr_cs[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_sequential_txd_wr_cs[1]_i_11 
       (.I0(txd_wr_cs[3]),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(axi_str_txd_tvalid_dly0),
        .O(\FSM_sequential_txd_wr_cs[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000B000F000F)) 
    \FSM_sequential_txd_wr_cs[1]_i_12 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I1(axi_str_txd_tlast_dly0),
        .I2(axi_str_txd_tlast_2),
        .I3(txd_wr_cs[0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(vlan_sel),
        .O(\FSM_sequential_txd_wr_cs[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF00FF0DFFFF)) 
    \FSM_sequential_txd_wr_cs[1]_i_2 
       (.I0(\FSM_sequential_txd_wr_cs[1]_i_5_n_0 ),
        .I1(\FSM_sequential_txd_wr_cs[1]_i_6_n_0 ),
        .I2(txd_wr_cs[4]),
        .I3(\FSM_sequential_txd_wr_cs[1]_i_7_n_0 ),
        .I4(Q),
        .I5(\FSM_sequential_txd_wr_cs[1]_i_8_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \FSM_sequential_txd_wr_cs[1]_i_3 
       (.I0(Q),
        .I1(ignore_txd_tvalid),
        .I2(axi_str_txd_tvalid_dly0),
        .O(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF200000000)) 
    \FSM_sequential_txd_wr_cs[1]_i_4 
       (.I0(txd_wr_cs[0]),
        .I1(\FSM_sequential_txd_wr_cs[1]_i_9_n_0 ),
        .I2(txd_wr_cs[1]),
        .I3(Q),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_10_n_0 ),
        .I5(txd_wr_cs[3]),
        .O(\FSM_sequential_txd_wr_cs[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFF1FFFFFFFF)) 
    \FSM_sequential_txd_wr_cs[1]_i_5 
       (.I0(axi_str_txd_tlast_1_reg_0),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(vlan_sel),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\update_bram_cnt[7]_i_19_n_0 ),
        .I5(\FSM_sequential_txd_wr_cs[2]_i_9_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00C100C1FFC100C1)) 
    \FSM_sequential_txd_wr_cs[1]_i_6 
       (.I0(ignore_tvalid_dly),
        .I1(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I2(txd_wr_cs[3]),
        .I3(txd_wr_cs[0]),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_11_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\FSM_sequential_txd_wr_cs[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000F000000AF0C00)) 
    \FSM_sequential_txd_wr_cs[1]_i_7 
       (.I0(txd_throttle_dly),
        .I1(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I2(txd_wr_cs[4]),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[1]),
        .I5(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3FFFBFF00FFFB)) 
    \FSM_sequential_txd_wr_cs[1]_i_8 
       (.I0(\update_bram_cnt[7]_i_19_n_0 ),
        .I1(txd_wr_cs[3]),
        .I2(\FSM_sequential_txd_wr_cs[1]_i_12_n_0 ),
        .I3(txd_wr_cs[4]),
        .I4(txd_wr_cs[1]),
        .I5(\end_addr_byte_offset[1]_i_2_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_txd_wr_cs[1]_i_9 
       (.I0(vlan_sel),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(\FSM_sequential_txd_wr_cs[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFAFABA)) 
    \FSM_sequential_txd_wr_cs[2]_i_1 
       (.I0(\FSM_sequential_txd_wr_cs[2]_i_2_n_0 ),
        .I1(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .I2(\FSM_sequential_txd_wr_cs[2]_i_4_n_0 ),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[1]),
        .I5(ignore_tvalid),
        .O(\FSM_sequential_txd_wr_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_txd_wr_cs[2]_i_10 
       (.I0(txd_wr_cs[1]),
        .I1(Q),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\FSM_sequential_txd_wr_cs[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4544444445454545)) 
    \FSM_sequential_txd_wr_cs[2]_i_2 
       (.I0(txd_wr_cs[4]),
        .I1(\FSM_sequential_txd_wr_cs[2]_i_5_n_0 ),
        .I2(\FSM_sequential_txd_wr_cs[2]_i_6_n_0 ),
        .I3(axi_str_txd_tlast_2_i_2_n_0),
        .I4(txd_wr_cs[3]),
        .I5(\FSM_sequential_txd_wr_cs[2]_i_7_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \FSM_sequential_txd_wr_cs[2]_i_3 
       (.I0(ignore_tvalid_dly),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .O(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_txd_wr_cs[2]_i_4 
       (.I0(Q),
        .I1(txd_wr_cs[4]),
        .O(\FSM_sequential_txd_wr_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0D0D000000000)) 
    \FSM_sequential_txd_wr_cs[2]_i_5 
       (.I0(ignore_txd_tvalid),
        .I1(\FSM_sequential_txd_wr_cs[2]_i_8_n_0 ),
        .I2(Q),
        .I3(axi_str_txd_tready_int_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .I5(\FSM_sequential_txd_wr_cs[2]_i_9_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3300220C00000000)) 
    \FSM_sequential_txd_wr_cs[2]_i_6 
       (.I0(axi_str_txd_tlast_2),
        .I1(txd_wr_cs[0]),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(vlan_sel),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(\FSM_sequential_txd_wr_cs[2]_i_10_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    \FSM_sequential_txd_wr_cs[2]_i_7 
       (.I0(Q),
        .I1(txd_wr_cs[3]),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(ignore_txd_tvalid),
        .O(\FSM_sequential_txd_wr_cs[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_txd_wr_cs[2]_i_8 
       (.I0(vlan_sel),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(\FSM_sequential_txd_wr_cs[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_txd_wr_cs[2]_i_9 
       (.I0(txd_wr_cs[1]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[3]),
        .O(\FSM_sequential_txd_wr_cs[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F3FFF100)) 
    \FSM_sequential_txd_wr_cs[3]_i_1 
       (.I0(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\FSM_sequential_txd_wr_cs[3]_i_3_n_0 ),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[3]),
        .I5(txd_wr_cs[4]),
        .O(\FSM_sequential_txd_wr_cs[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h60606040)) 
    \FSM_sequential_txd_wr_cs[3]_i_3 
       (.I0(Q),
        .I1(txd_wr_cs[3]),
        .I2(txd_wr_cs[1]),
        .I3(ignore_txd_tvalid),
        .I4(axi_str_txd_tvalid_dly0),
        .O(\FSM_sequential_txd_wr_cs[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFBAA)) 
    \FSM_sequential_txd_wr_cs[4]_i_2 
       (.I0(txd_wr_cs[3]),
        .I1(txd_wr_cs[1]),
        .I2(txd_throttle_dly),
        .I3(\FSM_sequential_txd_wr_cs[4]_i_3_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[4]_i_4_n_0 ),
        .I5(\FSM_sequential_txd_wr_cs[4]_i_5_n_0 ),
        .O(\FSM_sequential_txd_wr_cs[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_txd_wr_cs[4]_i_3 
       (.I0(txd_wr_cs[4]),
        .I1(Q),
        .O(\FSM_sequential_txd_wr_cs[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    \FSM_sequential_txd_wr_cs[4]_i_4 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(ignore_tvalid_dly),
        .I3(Q),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[4]),
        .O(\FSM_sequential_txd_wr_cs[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF77AAAAAA)) 
    \FSM_sequential_txd_wr_cs[4]_i_5 
       (.I0(txd_wr_cs[0]),
        .I1(txd_mem_clr_words_reg_0),
        .I2(txd_wr_cs[4]),
        .I3(Q),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[3]),
        .O(\FSM_sequential_txd_wr_cs[4]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "mem_full:01101,txd_wrt:01100,txd_prm:00001,wait_compare_cmplt:10001,vlan1:00100,src:00011,wait_wr2:01111,wait_wr1:01110,dst_src:00010,wait_state:01010,idle:00000,translate:01000,sttr:00111,decode:00110,tag:01001,strip:01011,vlan2:00101,clr_words:10000,wait_tvalid:10010" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[0]_i_1_n_0 ),
        .Q(txd_wr_cs[0]),
        .R(reset2axi_str_txd));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_11 
       (.CI(\FSM_sequential_txd_wr_cs_reg[0]_i_19_n_0 ),
        .CO({\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_11_CO_UNCONNECTED [3:2],update_rd_pntrs156_in,\FSM_sequential_txd_wr_cs_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_20_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_21_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_22_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_23_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_13 
       (.CI(\FSM_sequential_txd_wr_cs_reg[0]_i_25_n_0 ),
        .CO({\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_13_CO_UNCONNECTED [3:2],txd_wr_ns1,\FSM_sequential_txd_wr_cs_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_26_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_27_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_28_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_29_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_14 
       (.CI(\FSM_sequential_txd_wr_cs_reg[0]_i_30_n_0 ),
        .CO({\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_14_CO_UNCONNECTED [3:2],update_rd_pntrs1,\FSM_sequential_txd_wr_cs_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_31_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_32_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FSM_sequential_txd_wr_cs[0]_i_33_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_34_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\FSM_sequential_txd_wr_cs_reg[0]_i_19_n_0 ,\FSM_sequential_txd_wr_cs_reg[0]_i_19_n_1 ,\FSM_sequential_txd_wr_cs_reg[0]_i_19_n_2 ,\FSM_sequential_txd_wr_cs_reg[0]_i_19_n_3 }),
        .CYINIT(1'b1),
        .DI({\FSM_sequential_txd_wr_cs[0]_i_37_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_38_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_39_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_40_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_txd_wr_cs[0]_i_41_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_42_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_43_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_44_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_2 
       (.CI(1'b0),
        .CO({halt_pntr_update1,\FSM_sequential_txd_wr_cs_reg[0]_i_2_n_1 ,\FSM_sequential_txd_wr_cs_reg[0]_i_2_n_2 ,\FSM_sequential_txd_wr_cs_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_txd_wr_cs[0]_i_7_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_8_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_9_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_10_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_25 
       (.CI(1'b0),
        .CO({\FSM_sequential_txd_wr_cs_reg[0]_i_25_n_0 ,\FSM_sequential_txd_wr_cs_reg[0]_i_25_n_1 ,\FSM_sequential_txd_wr_cs_reg[0]_i_25_n_2 ,\FSM_sequential_txd_wr_cs_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_txd_wr_cs[0]_i_45_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_46_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_47_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_48_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_txd_wr_cs[0]_i_49_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_50_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_51_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_52_n_0 }));
  CARRY4 \FSM_sequential_txd_wr_cs_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\FSM_sequential_txd_wr_cs_reg[0]_i_30_n_0 ,\FSM_sequential_txd_wr_cs_reg[0]_i_30_n_1 ,\FSM_sequential_txd_wr_cs_reg[0]_i_30_n_2 ,\FSM_sequential_txd_wr_cs_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_txd_wr_cs[0]_i_53_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_54_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_55_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_56_n_0 }),
        .O(\NLW_FSM_sequential_txd_wr_cs_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_txd_wr_cs[0]_i_57_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_58_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_59_n_0 ,\FSM_sequential_txd_wr_cs[0]_i_60_n_0 }));
  (* FSM_ENCODED_STATES = "mem_full:01101,txd_wrt:01100,txd_prm:00001,wait_compare_cmplt:10001,vlan1:00100,src:00011,wait_wr2:01111,wait_wr1:01110,dst_src:00010,wait_state:01010,idle:00000,translate:01000,sttr:00111,decode:00110,tag:01001,strip:01011,vlan2:00101,clr_words:10000,wait_tvalid:10010" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[1]_i_1_n_0 ),
        .Q(txd_wr_cs[1]),
        .R(reset2axi_str_txd));
  (* FSM_ENCODED_STATES = "mem_full:01101,txd_wrt:01100,txd_prm:00001,wait_compare_cmplt:10001,vlan1:00100,src:00011,wait_wr2:01111,wait_wr1:01110,dst_src:00010,wait_state:01010,idle:00000,translate:01000,sttr:00111,decode:00110,tag:01001,strip:01011,vlan2:00101,clr_words:10000,wait_tvalid:10010" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[2]_i_1_n_0 ),
        .Q(Q),
        .R(reset2axi_str_txd));
  (* FSM_ENCODED_STATES = "mem_full:01101,txd_wrt:01100,txd_prm:00001,wait_compare_cmplt:10001,vlan1:00100,src:00011,wait_wr2:01111,wait_wr1:01110,dst_src:00010,wait_state:01010,idle:00000,translate:01000,sttr:00111,decode:00110,tag:01001,strip:01011,vlan2:00101,clr_words:10000,wait_tvalid:10010" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[3]_i_1_n_0 ),
        .Q(txd_wr_cs[3]),
        .R(reset2axi_str_txd));
  (* FSM_ENCODED_STATES = "mem_full:01101,txd_wrt:01100,txd_prm:00001,wait_compare_cmplt:10001,vlan1:00100,src:00011,wait_wr2:01111,wait_wr1:01110,dst_src:00010,wait_state:01010,idle:00000,translate:01000,sttr:00111,decode:00110,tag:01001,strip:01011,vlan2:00101,clr_words:10000,wait_tvalid:10010" *) 
  FDRE \FSM_sequential_txd_wr_cs_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\FSM_sequential_txd_wr_cs[4]_i_2_n_0 ),
        .Q(txd_wr_cs[4]),
        .R(reset2axi_str_txd));
  FDRE \GEN_TAG0_HIT.bramDinTag0Reg_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TAG0_HIT.bramDinTag0Reg_reg_0 ),
        .Q(bramDinTag0Reg),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TAG0_HIT.tag0TotalHit_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TAG0_HIT.tag0TotalHit_reg_1 ),
        .Q(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TAG0_HIT.tag0TpidHitReg_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TAG0_HIT.tag0TpidHitReg_reg_1 ),
        .Q(tag0TpidHitReg),
        .R(axi_str_txd_data_10));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \GEN_TAG0_HIT.tag0TpidHit_int_i_1 
       (.I0(checkTag0Tpid_dly10),
        .I1(CO),
        .I2(\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ),
        .I3(\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ),
        .I4(\GEN_TAG0_HIT.tag0TpidHit_int_reg_2 ),
        .O(\GEN_TAG0_HIT.tag0TpidHit_int_i_1_n_0 ));
  FDRE \GEN_TAG0_HIT.tag0TpidHit_int_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TAG0_HIT.tag0TpidHit_int_i_1_n_0 ),
        .Q(tag0TpidHit_int),
        .R(1'b0));
  FDRE \GEN_TAG0_HIT.tag0TpidHit_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(tag0TpidHit_int),
        .Q(tag0TpidHit),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_2 
       (.I0(tx_vlan_bram_din_dly[0]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(bramDinTag0Reg),
        .I3(out[1]),
        .I4(checkTag1Tpid_dly),
        .O(\tx_vlan_bram_din_dly_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_i_3 
       (.I0(tag0TpidHitReg),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(tag1TpidHit),
        .I3(out[1]),
        .O(\GEN_TAG0_HIT.tag0TpidHitReg_reg_0 ));
  FDRE \GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TAG_HIT_WITH_STRIP.newTagTotalHit_reg_0 ),
        .Q(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .R(axi_str_txd_data_10));
  LUT6 #(
    .INIT(64'h00000000FFE20000)) 
    \GEN_TRANS_HIT_WITH_STRIP.transTotalHit_i_1 
       (.I0(tag0TpidHitReg),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(tag1TpidHit),
        .I3(vlan_sel),
        .I4(transMode_cross),
        .I5(axi_str_txd_data_10),
        .O(\GEN_TRANS_HIT_WITH_STRIP.transTotalHit_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \GEN_TRANS_HIT_WITH_STRIP.transTotalHit_i_2 
       (.I0(data_out),
        .I1(axi_flag[3]),
        .I2(axi_flag[1]),
        .I3(axi_flag[2]),
        .I4(axi_flag[0]),
        .O(transMode_cross));
  FDRE \GEN_TRANS_HIT_WITH_STRIP.transTotalHit_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TRANS_HIT_WITH_STRIP.transTotalHit_i_1_n_0 ),
        .Q(vlan_sel),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1 
       (.I0(checkTag0Tpid_dly),
        .I1(checkTag1Tpid_dly),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(data0[24]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(data0[18]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(data0[19]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(data0[25]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(data0[26]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(data0[27]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(data0[28]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(data0[29]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(data0[30]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(data0[31]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(data0[16]),
        .R(axi_str_txd_data_10));
  FDRE \GEN_TRANS_REG_WITH_STRIP.transReg_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\GEN_TRANS_REG_WITH_STRIP.transReg[11]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(data0[17]),
        .R(axi_str_txd_data_10));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_int_i_1 
       (.I0(checkTag1Tpid),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(CO),
        .I3(\GEN_TAG0_HIT.tag0TpidHit_int_reg_0 ),
        .I4(\GEN_TAG0_HIT.tag0TpidHit_int_reg_1 ),
        .I5(\GEN_TAG0_HIT.tag0TpidHit_int_reg_2 ),
        .O(\GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_int_i_1_n_0 ));
  FDRE \GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_int_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_int_i_1_n_0 ),
        .Q(tag1TpidHit_int),
        .R(1'b0));
  FDRE \GEN_TRANS_TAG_HIT_WITH_STRIP.tag1TpidHit_reg 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(tag1TpidHit_int),
        .Q(tag1TpidHit),
        .R(1'b0));
  FDRE addr_2_en_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(addr_2_en),
        .Q(addr_2_en_dly1),
        .R(1'b0));
  FDRE addr_2_en_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(addr_2_en_dly1),
        .Q(addr_2_en_dly2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    addr_2_en_i_1
       (.I0(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I1(addr_2_en_i_2_n_0),
        .O(set_txc_addr_2));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    addr_2_en_i_2
       (.I0(clr_txc_trdy2),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .I2(addr_2_en_i_3_n_0),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[5] ),
        .I4(\FSM_onehot_txc_wr_cs[3]_i_3_n_0 ),
        .I5(set_axi_flag),
        .O(addr_2_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    addr_2_en_i_3
       (.I0(axi_str_txc_tvalid_dly0),
        .I1(txc_mem_full_reg_n_0),
        .I2(compare_addr2_cmplt_dly),
        .I3(compare_addr2_cmplt),
        .O(addr_2_en_i_3_n_0));
  FDRE addr_2_en_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_addr_2),
        .Q(addr_2_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \axi_flag[3]_i_1 
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[3] ),
        .I1(txc_addr_3_dly),
        .I2(wrote_first_packet),
        .I3(axi_str_txc_tvalid_dly0),
        .I4(axi_str_txc_tready_int_dly),
        .O(set_axi_flag));
  FDRE \axi_flag_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(set_axi_flag),
        .D(p_0_in__0__0[0]),
        .Q(axi_flag[0]),
        .R(reset2axi_str_txc));
  FDRE \axi_flag_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(set_axi_flag),
        .D(p_0_in__0__0[1]),
        .Q(axi_flag[1]),
        .R(reset2axi_str_txc));
  FDRE \axi_flag_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(set_axi_flag),
        .D(p_0_in__0__0[2]),
        .Q(axi_flag[2]),
        .R(reset2axi_str_txc));
  FDRE \axi_flag_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(set_axi_flag),
        .D(p_0_in__0__0[3]),
        .Q(axi_flag[3]),
        .R(reset2axi_str_txc));
  FDRE \axi_str_txc_tdata_dly0_reg[28] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TDATA[0]),
        .Q(p_0_in__0__0[0]),
        .R(1'b0));
  FDRE \axi_str_txc_tdata_dly0_reg[29] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TDATA[1]),
        .Q(p_0_in__0__0[1]),
        .R(1'b0));
  FDRE \axi_str_txc_tdata_dly0_reg[30] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TDATA[2]),
        .Q(p_0_in__0__0[2]),
        .R(1'b0));
  FDRE \axi_str_txc_tdata_dly0_reg[31] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TDATA[3]),
        .Q(p_0_in__0__0[3]),
        .R(1'b0));
  FDRE axi_str_txc_tlast_dly0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TLAST),
        .Q(axi_str_txc_tlast_dly0),
        .R(reset2axi_str_txc));
  FDRE axi_str_txc_tready_int_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axi_str_txc_tready_int_reg_0),
        .Q(axi_str_txc_tready_int_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA8A8AAAA8AAAA)) 
    axi_str_txc_tready_int_i_1
       (.I0(axi_str_txc_tready_int_i_2_n_0),
        .I1(axi_str_txc_tready_int_i_3_n_0),
        .I2(Q),
        .I3(axi_str_txc_tready_int_i_4_n_0),
        .I4(txd_wr_cs[4]),
        .I5(txd_wr_cs[3]),
        .O(axi_str_txc_tready_int_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_10
       (.I0(txc_rd_addr2_pntr__0[5]),
        .I1(txc_mem_wr_addr[5]),
        .I2(txc_rd_addr2_pntr__0[4]),
        .I3(txc_mem_wr_addr[4]),
        .I4(txc_mem_wr_addr[3]),
        .I5(txc_rd_addr2_pntr__0[3]),
        .O(axi_str_txc_tready_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_11
       (.I0(txc_rd_addr2_pntr__0[2]),
        .I1(txc_mem_wr_addr[2]),
        .I2(txc_rd_addr2_pntr__0[0]),
        .I3(txc_mem_wr_addr[0]),
        .I4(txc_mem_wr_addr[1]),
        .I5(txc_rd_addr2_pntr__0[1]),
        .O(axi_str_txc_tready_int_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    axi_str_txc_tready_int_i_13
       (.I0(axi_str_txc_tready_int_dly),
        .I1(axi_str_txc_tvalid_dly0),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[4] ),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I4(disable_txc_trdy_dly),
        .I5(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .O(axi_str_txc_tready_int_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF1FFFFFF)) 
    axi_str_txc_tready_int_i_14
       (.I0(compare_addr2_cmplt),
        .I1(compare_addr2_cmplt_dly),
        .I2(txc_mem_full_reg_n_0),
        .I3(\FSM_onehot_txc_wr_cs_reg_n_0_[5] ),
        .I4(axi_str_txc_tvalid_dly0),
        .I5(axi_str_txc_tready_int_dly),
        .O(axi_str_txc_tready_int_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h22220222)) 
    axi_str_txc_tready_int_i_2
       (.I0(axi_str_txd_tready_int_i_6_n_0),
        .I1(axi_str_txc_tready_int_i_5_n_0),
        .I2(axi_str_txc_tready_int_dly),
        .I3(axi_str_txc_tvalid_dly0),
        .I4(addr_2_en_i_2_n_0),
        .O(axi_str_txc_tready_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h00F0F7F7FFFFF0F0)) 
    axi_str_txc_tready_int_i_3
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I2(txd_wr_cs[0]),
        .I3(txd_mem_clr_words_reg_0),
        .I4(txd_wr_cs[1]),
        .I5(Q),
        .O(axi_str_txc_tready_int_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    axi_str_txc_tready_int_i_4
       (.I0(\update_cnt[10]_i_7_n_0 ),
        .I1(axi_str_txd_tready_int_i_7_n_0),
        .I2(halt_pntr_update1),
        .O(axi_str_txc_tready_int_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAAAAAA)) 
    axi_str_txc_tready_int_i_5
       (.I0(clr_txc_trdy0),
        .I1(\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ),
        .I2(txc_mem_full_reg_n_0),
        .I3(axi_str_txc_tready_int2),
        .I4(txc_addr_3_dly),
        .I5(axi_str_txc_tready_int_i_7_n_0),
        .O(axi_str_txc_tready_int_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEFEE)) 
    axi_str_txc_tready_int_i_7
       (.I0(axi_str_txc_tready_int_i_5_0),
        .I1(txc_addr_3_dly),
        .I2(axi_str_txc_tready_int_i_13_n_0),
        .I3(axi_str_txc_tready_int_i_14_n_0),
        .I4(axi_str_txc_tready_int_reg_0),
        .I5(clr_txc_trdy2),
        .O(axi_str_txc_tready_int_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    axi_str_txc_tready_int_i_8
       (.I0(txc_rd_addr2_pntr__0[9]),
        .I1(txc_mem_wr_addr[9]),
        .O(axi_str_txc_tready_int_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_str_txc_tready_int_i_9
       (.I0(txc_mem_wr_addr[7]),
        .I1(txc_rd_addr2_pntr__0[7]),
        .I2(txc_rd_addr2_pntr__0[8]),
        .I3(txc_mem_wr_addr[8]),
        .I4(txc_rd_addr2_pntr__0[6]),
        .I5(txc_mem_wr_addr[6]),
        .O(axi_str_txc_tready_int_i_9_n_0));
  FDRE axi_str_txc_tready_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axi_str_txc_tready_int_i_1_n_0),
        .Q(axi_str_txc_tready_int_reg_0),
        .R(1'b0));
  CARRY4 axi_str_txc_tready_int_reg_i_6
       (.CI(1'b0),
        .CO({axi_str_txc_tready_int2,axi_str_txc_tready_int_reg_i_6_n_1,axi_str_txc_tready_int_reg_i_6_n_2,axi_str_txc_tready_int_reg_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_str_txc_tready_int_reg_i_6_O_UNCONNECTED[3:0]),
        .S({axi_str_txc_tready_int_i_8_n_0,axi_str_txc_tready_int_i_9_n_0,axi_str_txc_tready_int_i_10_n_0,axi_str_txc_tready_int_i_11_n_0}));
  FDRE axi_str_txc_tvalid_dly0_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXC_TVALID),
        .Q(axi_str_txc_tvalid_dly0),
        .R(reset2axi_str_txc));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_str_txd_2_mem_addr_int[0]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_str_txd_2_mem_addr_int[10]_i_1 
       (.I0(tag_en_go_reg_0),
        .O(txd_mem_full1));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \axi_str_txd_2_mem_addr_int[10]_i_2 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [10]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [9]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I4(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \axi_str_txd_2_mem_addr_int[1]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \axi_str_txd_2_mem_addr_int[2]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .O(\axi_str_txd_2_mem_addr_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \axi_str_txd_2_mem_addr_int[3]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .O(\axi_str_txd_2_mem_addr_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \axi_str_txd_2_mem_addr_int[4]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .O(\axi_str_txd_2_mem_addr_int[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \axi_str_txd_2_mem_addr_int[5]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .O(\axi_str_txd_2_mem_addr_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \axi_str_txd_2_mem_addr_int[6]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I1(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .O(\axi_str_txd_2_mem_addr_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \axi_str_txd_2_mem_addr_int[7]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I2(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .O(\axi_str_txd_2_mem_addr_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \axi_str_txd_2_mem_addr_int[8]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .O(\axi_str_txd_2_mem_addr_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \axi_str_txd_2_mem_addr_int[9]_i_1 
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [9]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I2(\Axi_Str_TxC_2_Mem_Din_int[6]_i_2_n_0 ),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .O(p_0_in__0[9]));
  FDRE \axi_str_txd_2_mem_addr_int_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in__0[0]),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in__0[10]),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [10]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in__0[1]),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[2]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[3]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[4]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[5]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[6]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[7]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(\axi_str_txd_2_mem_addr_int[8]_i_1_n_0 ),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .R(reset2axi_str_txd));
  FDRE \axi_str_txd_2_mem_addr_int_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_mem_full1),
        .D(p_0_in__0[9]),
        .Q(\axi_str_txd_2_mem_addr_int_reg[10]_0 [9]),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'h1F1F1F111F1F1F1F)) 
    axi_str_txd_2_mem_en_int_i_1
       (.I0(axi_str_txd_2_mem_en_int_i_2_n_0),
        .I1(axi_str_txd_2_mem_en_int_i_3_n_0),
        .I2(axi_str_txd_2_mem_en_int_i_4_n_0),
        .I3(axi_str_txd_2_mem_en_int_i_5_n_0),
        .I4(axi_str_txd_2_mem_en_int_i_6_n_0),
        .I5(txd_wr_cs[1]),
        .O(set_txd_en));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h11101111)) 
    axi_str_txd_2_mem_en_int_i_10
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[3]),
        .I3(Q),
        .I4(txd_wr_cs[1]),
        .O(axi_str_txd_2_mem_en_int_i_10_n_0));
  LUT6 #(
    .INIT(64'hF0F0808000F08080)) 
    axi_str_txd_2_mem_en_int_i_2
       (.I0(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .I1(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I3(axi_str_txd_2_mem_en_int_i_7_n_0),
        .I4(txd_wr_cs[1]),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(axi_str_txd_2_mem_en_int_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFCFCFCDFFCFCFFF)) 
    axi_str_txd_2_mem_en_int_i_3
       (.I0(txd_wr_cs[1]),
        .I1(txd_wr_cs[4]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[3]),
        .I4(Q),
        .I5(\end_addr_byte_offset[1]_i_2_n_0 ),
        .O(axi_str_txd_2_mem_en_int_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000FD55FFFFFFFF)) 
    axi_str_txd_2_mem_en_int_i_4
       (.I0(txd_wr_cs[3]),
        .I1(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I2(axi_str_txd_2_mem_en_int_i_8_n_0),
        .I3(axi_str_txd_2_mem_en_int_i_9_n_0),
        .I4(txd_wr_cs[1]),
        .I5(axi_str_txd_2_mem_en_int_i_10_n_0),
        .O(axi_str_txd_2_mem_en_int_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAA2220)) 
    axi_str_txd_2_mem_en_int_i_5
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(vlan_sel),
        .I3(axi_str_txd_tlast_1_reg_0),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(axi_str_txd_2_mem_en_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h000000000000FBFF)) 
    axi_str_txd_2_mem_en_int_i_6
       (.I0(vlan_sel),
        .I1(axi_str_txd_tlast_2),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\update_bram_cnt[7]_i_19_n_0 ),
        .I5(Q),
        .O(axi_str_txd_2_mem_en_int_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFBBBBBF)) 
    axi_str_txd_2_mem_en_int_i_7
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I1(Q),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(vlan_sel),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(axi_str_txd_2_mem_en_int_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    axi_str_txd_2_mem_en_int_i_8
       (.I0(vlan_sel),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(axi_str_txd_tlast_dly0),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(axi_str_txd_2_mem_en_int_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    axi_str_txd_2_mem_en_int_i_9
       (.I0(Q),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .O(axi_str_txd_2_mem_en_int_i_9_n_0));
  FDRE axi_str_txd_2_mem_en_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_en),
        .Q(Axi_Str_TxD_2_Mem_En),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h45FF45FF45FF4545)) 
    \axi_str_txd_2_mem_we_int[0]_i_1 
       (.I0(\axi_str_txd_2_mem_we_int[0]_i_2_n_0 ),
        .I1(\axi_str_txd_2_mem_we_int[0]_i_3_n_0 ),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I3(\axi_str_txd_2_mem_we_int[0]_i_4_n_0 ),
        .I4(\axi_str_txd_2_mem_we_int[0]_i_5_n_0 ),
        .I5(\axi_str_txd_2_mem_we_int[0]_i_6_n_0 ),
        .O(set_txd_we[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axi_str_txd_2_mem_we_int[0]_i_2 
       (.I0(axi_str_txd_2_mem_en_int_i_3_n_0),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(axi_str_txd_tstrb_dly0[0]),
        .O(\axi_str_txd_2_mem_we_int[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \axi_str_txd_2_mem_we_int[0]_i_3 
       (.I0(\axi_str_txd_2_mem_we_int[0]_i_7_n_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ),
        .I3(axi_str_txd_tstrb_2[0]),
        .I4(axi_str_txd_tstrb_1[0]),
        .I5(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .O(\axi_str_txd_2_mem_we_int[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \axi_str_txd_2_mem_we_int[0]_i_4 
       (.I0(axi_str_txd_2_mem_en_int_i_4_n_0),
        .I1(txd_wr_cs[1]),
        .I2(axi_str_txd_tstrb_dly0[0]),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_10_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A800)) 
    \axi_str_txd_2_mem_we_int[0]_i_5 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(vlan_sel),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(axi_str_txd_tstrb_1[0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_2_mem_we_int[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    \axi_str_txd_2_mem_we_int[0]_i_6 
       (.I0(axi_str_txd_tstrb_2[0]),
        .I1(axi_str_txd_tlast_2),
        .I2(axi_str_txd_tstrb_dly0[0]),
        .I3(\update_bram_cnt[7]_i_18_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\axi_str_txd_2_mem_we_int[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555CFC0)) 
    \axi_str_txd_2_mem_we_int[0]_i_7 
       (.I0(\axi_str_txd_2_mem_we_int[0]_i_8_n_0 ),
        .I1(axi_str_txd_tstrb_2[0]),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tstrb_dly0[0]),
        .I4(Q),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055FF0FFF55DD)) 
    \axi_str_txd_2_mem_we_int[0]_i_8 
       (.I0(axi_str_txd_tstrb_1[0]),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(axi_str_txd_tstrb_2[0]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h45FF45FF45FF4545)) 
    \axi_str_txd_2_mem_we_int[1]_i_1 
       (.I0(\axi_str_txd_2_mem_we_int[1]_i_2_n_0 ),
        .I1(\axi_str_txd_2_mem_we_int[1]_i_3_n_0 ),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I3(\axi_str_txd_2_mem_we_int[1]_i_4_n_0 ),
        .I4(\axi_str_txd_2_mem_we_int[1]_i_5_n_0 ),
        .I5(\axi_str_txd_2_mem_we_int[1]_i_6_n_0 ),
        .O(set_txd_we[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFF09)) 
    \axi_str_txd_2_mem_we_int[1]_i_2 
       (.I0(txd_wr_cs[3]),
        .I1(Q),
        .I2(axi_str_txd_tstrb_dly0[1]),
        .I3(axi_str_txd_2_mem_en_int_i_3_n_0),
        .O(\axi_str_txd_2_mem_we_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \axi_str_txd_2_mem_we_int[1]_i_3 
       (.I0(\axi_str_txd_2_mem_we_int[1]_i_7_n_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ),
        .I3(axi_str_txd_tstrb_2[1]),
        .I4(axi_str_txd_tstrb_1[1]),
        .I5(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .O(\axi_str_txd_2_mem_we_int[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \axi_str_txd_2_mem_we_int[1]_i_4 
       (.I0(axi_str_txd_2_mem_en_int_i_4_n_0),
        .I1(txd_wr_cs[1]),
        .I2(axi_str_txd_tstrb_dly0[1]),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_10_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA20202000)) 
    \axi_str_txd_2_mem_we_int[1]_i_5 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(axi_str_txd_tstrb_1[1]),
        .I3(vlan_sel),
        .I4(axi_str_txd_tlast_1_reg_0),
        .I5(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_2_mem_we_int[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    \axi_str_txd_2_mem_we_int[1]_i_6 
       (.I0(axi_str_txd_tstrb_2[1]),
        .I1(axi_str_txd_tlast_2),
        .I2(axi_str_txd_tstrb_dly0[1]),
        .I3(\update_bram_cnt[7]_i_18_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\axi_str_txd_2_mem_we_int[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \axi_str_txd_2_mem_we_int[1]_i_7 
       (.I0(\axi_str_txd_2_mem_we_int[1]_i_8_n_0 ),
        .I1(axi_str_txd_tstrb_2[1]),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tstrb_dly0[1]),
        .I4(Q),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCC00F000CC44)) 
    \axi_str_txd_2_mem_we_int[1]_i_8 
       (.I0(axi_str_txd_tlast_1_reg_0),
        .I1(axi_str_txd_tstrb_1[1]),
        .I2(axi_str_txd_tstrb_2[1]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h45FF45FF45FF4545)) 
    \axi_str_txd_2_mem_we_int[2]_i_1 
       (.I0(\axi_str_txd_2_mem_we_int[2]_i_2_n_0 ),
        .I1(\axi_str_txd_2_mem_we_int[2]_i_3_n_0 ),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I3(\axi_str_txd_2_mem_we_int[2]_i_4_n_0 ),
        .I4(\axi_str_txd_2_mem_we_int[2]_i_5_n_0 ),
        .I5(\axi_str_txd_2_mem_we_int[2]_i_6_n_0 ),
        .O(set_txd_we[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axi_str_txd_2_mem_we_int[2]_i_2 
       (.I0(axi_str_txd_2_mem_en_int_i_3_n_0),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(axi_str_txd_tstrb_dly0[2]),
        .O(\axi_str_txd_2_mem_we_int[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \axi_str_txd_2_mem_we_int[2]_i_3 
       (.I0(\axi_str_txd_2_mem_we_int[2]_i_7_n_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ),
        .I3(axi_str_txd_tstrb_2[2]),
        .I4(axi_str_txd_tstrb_1[2]),
        .I5(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .O(\axi_str_txd_2_mem_we_int[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \axi_str_txd_2_mem_we_int[2]_i_4 
       (.I0(axi_str_txd_2_mem_en_int_i_4_n_0),
        .I1(txd_wr_cs[1]),
        .I2(axi_str_txd_tstrb_dly0[2]),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_10_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A800)) 
    \axi_str_txd_2_mem_we_int[2]_i_5 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(vlan_sel),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(axi_str_txd_tstrb_1[2]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_2_mem_we_int[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    \axi_str_txd_2_mem_we_int[2]_i_6 
       (.I0(axi_str_txd_tstrb_2[2]),
        .I1(axi_str_txd_tlast_2),
        .I2(axi_str_txd_tstrb_dly0[2]),
        .I3(\update_bram_cnt[7]_i_18_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\axi_str_txd_2_mem_we_int[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555CFC0)) 
    \axi_str_txd_2_mem_we_int[2]_i_7 
       (.I0(\axi_str_txd_2_mem_we_int[2]_i_8_n_0 ),
        .I1(axi_str_txd_tstrb_2[2]),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tstrb_dly0[2]),
        .I4(Q),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055FF0FFF55DD)) 
    \axi_str_txd_2_mem_we_int[2]_i_8 
       (.I0(axi_str_txd_tstrb_1[2]),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(axi_str_txd_tstrb_2[2]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h45FF45FF45FF4545)) 
    \axi_str_txd_2_mem_we_int[3]_i_1 
       (.I0(\axi_str_txd_2_mem_we_int[3]_i_2_n_0 ),
        .I1(\axi_str_txd_2_mem_we_int[3]_i_3_n_0 ),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_5_n_0 ),
        .I4(\axi_str_txd_2_mem_we_int[3]_i_6_n_0 ),
        .I5(\axi_str_txd_2_mem_we_int[3]_i_7_n_0 ),
        .O(set_txd_we[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \axi_str_txd_2_mem_we_int[3]_i_10 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I3(axi_str_txd_tlast_2),
        .I4(axi_str_txd_tlast_dly0),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F0055FF0FFF55DD)) 
    \axi_str_txd_2_mem_we_int[3]_i_11 
       (.I0(axi_str_txd_tstrb_1[3]),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(axi_str_txd_tstrb_2[3]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_str_txd_2_mem_we_int[3]_i_12 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_2_mem_we_int[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axi_str_txd_2_mem_we_int[3]_i_2 
       (.I0(axi_str_txd_2_mem_en_int_i_3_n_0),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(axi_str_txd_tstrb_dly0[3]),
        .O(\axi_str_txd_2_mem_we_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \axi_str_txd_2_mem_we_int[3]_i_3 
       (.I0(\axi_str_txd_2_mem_we_int[3]_i_8_n_0 ),
        .I1(txd_wr_cs[1]),
        .I2(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ),
        .I3(axi_str_txd_tstrb_2[3]),
        .I4(axi_str_txd_tstrb_1[3]),
        .I5(\FSM_sequential_txd_wr_cs_reg[3]_0 ),
        .O(\axi_str_txd_2_mem_we_int[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_str_txd_2_mem_we_int[3]_i_4 
       (.I0(txd_wr_cs[3]),
        .I1(Q),
        .O(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \axi_str_txd_2_mem_we_int[3]_i_5 
       (.I0(axi_str_txd_2_mem_en_int_i_4_n_0),
        .I1(txd_wr_cs[1]),
        .I2(axi_str_txd_tstrb_dly0[3]),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_10_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A800)) 
    \axi_str_txd_2_mem_we_int[3]_i_6 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(vlan_sel),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(axi_str_txd_tstrb_1[3]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I5(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_2_mem_we_int[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    \axi_str_txd_2_mem_we_int[3]_i_7 
       (.I0(axi_str_txd_tstrb_2[3]),
        .I1(axi_str_txd_tlast_2),
        .I2(axi_str_txd_tstrb_dly0[3]),
        .I3(\update_bram_cnt[7]_i_18_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\axi_str_txd_2_mem_we_int[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555CFC0)) 
    \axi_str_txd_2_mem_we_int[3]_i_8 
       (.I0(\axi_str_txd_2_mem_we_int[3]_i_11_n_0 ),
        .I1(axi_str_txd_tstrb_2[3]),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tstrb_dly0[3]),
        .I4(Q),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_2_mem_we_int[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \axi_str_txd_2_mem_we_int[3]_i_9 
       (.I0(Q),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(\update_bram_cnt[7]_i_19_n_0 ),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_12_n_0 ),
        .I4(axi_str_txd_tlast_2),
        .I5(vlan_sel),
        .O(\axi_str_txd_2_mem_we_int[3]_i_9_n_0 ));
  FDRE \axi_str_txd_2_mem_we_int_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[0]),
        .Q(Axi_Str_TxD_2_Mem_Din[8]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[1]),
        .Q(Axi_Str_TxD_2_Mem_Din[17]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[2]),
        .Q(Axi_Str_TxD_2_Mem_Din[26]),
        .R(1'b0));
  FDRE \axi_str_txd_2_mem_we_int_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_txd_we[3]),
        .Q(Axi_Str_TxD_2_Mem_Din[35]),
        .R(1'b0));
  FDRE \axi_str_txd_data_1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [0]),
        .Q(data0[0]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [10]),
        .Q(data0[10]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [11]),
        .Q(data0[11]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [12]),
        .Q(data0[12]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [13]),
        .Q(data0[13]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [14]),
        .Q(data0[14]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [15]),
        .Q(data0[15]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[16] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[16] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[17] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[17] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[18] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[18] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[19] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[19] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [1]),
        .Q(data0[1]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[20] ),
        .Q(data0[20]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[21] ),
        .Q(data0[21]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[22] ),
        .Q(data0[22]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[23] ),
        .Q(data0[23]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[24] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[24] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[25] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[25] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[26] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[26] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[27] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[27] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[28] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[28] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[29] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[29] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [2]),
        .Q(data0[2]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[30] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[30] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[31] ),
        .Q(\axi_str_txd_data_1_reg_n_0_[31] ),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [3]),
        .Q(data0[3]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [4]),
        .Q(data0[4]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [5]),
        .Q(data0[5]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [6]),
        .Q(data0[6]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [7]),
        .Q(data0[7]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [8]),
        .Q(data0[8]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_1_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [9]),
        .Q(data0[9]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [0]),
        .Q(axi_str_txd_data_2[0]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [10]),
        .Q(axi_str_txd_data_2[10]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [11]),
        .Q(axi_str_txd_data_2[11]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [12]),
        .Q(axi_str_txd_data_2[12]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [13]),
        .Q(axi_str_txd_data_2[13]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [14]),
        .Q(axi_str_txd_data_2[14]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [15]),
        .Q(axi_str_txd_data_2[15]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[16] ),
        .Q(axi_str_txd_data_2[16]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[17] ),
        .Q(axi_str_txd_data_2[17]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[18] ),
        .Q(axi_str_txd_data_2[18]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[19] ),
        .Q(axi_str_txd_data_2[19]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [1]),
        .Q(axi_str_txd_data_2[1]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[20] ),
        .Q(axi_str_txd_data_2[20]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[21] ),
        .Q(axi_str_txd_data_2[21]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[22] ),
        .Q(axi_str_txd_data_2[22]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[23] ),
        .Q(axi_str_txd_data_2[23]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[24] ),
        .Q(axi_str_txd_data_2[24]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[25] ),
        .Q(axi_str_txd_data_2[25]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[26] ),
        .Q(axi_str_txd_data_2[26]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[27] ),
        .Q(axi_str_txd_data_2[27]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[28] ),
        .Q(axi_str_txd_data_2[28]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[29] ),
        .Q(axi_str_txd_data_2[29]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [2]),
        .Q(axi_str_txd_data_2[2]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[30] ),
        .Q(axi_str_txd_data_2[30]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg_n_0_[31] ),
        .Q(axi_str_txd_data_2[31]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [3]),
        .Q(axi_str_txd_data_2[3]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [4]),
        .Q(axi_str_txd_data_2[4]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [5]),
        .Q(axi_str_txd_data_2[5]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [6]),
        .Q(axi_str_txd_data_2[6]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [7]),
        .Q(axi_str_txd_data_2[7]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [8]),
        .Q(axi_str_txd_data_2[8]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_data_2_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(\axi_str_txd_tdata_dly0_reg[15]_0 [9]),
        .Q(axi_str_txd_data_2[9]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tdata_dly0_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[0]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[10]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[11]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[12]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[13]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[14]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[15]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[16]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[17]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[18]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[19]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[1]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[20]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[21]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[22]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[23]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[24]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[25]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[26]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[27]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[28]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[29]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[2]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[30]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[31]),
        .Q(\axi_str_txd_tdata_dly0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[3]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[4]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[5]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[6]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[7]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[8]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly0_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TDATA[9]),
        .Q(\axi_str_txd_tdata_dly0_reg[15]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[0]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[0]_i_2_n_0 ),
        .I1(data0[0]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [24]),
        .O(\axi_str_txd_tdata_dly1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[0]_i_2 
       (.I0(axi_str_txd_data_2[0]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [0]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[10]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[10]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [18]),
        .I3(data0[10]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[10]_i_2 
       (.I0(axi_str_txd_data_2[10]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [10]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[11]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[11]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [19]),
        .I3(data0[11]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[11]_i_2 
       (.I0(axi_str_txd_data_2[11]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [11]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[12]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[12]_i_2_n_0 ),
        .I1(data0[12]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [20]),
        .O(\axi_str_txd_tdata_dly1[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[12]_i_2 
       (.I0(axi_str_txd_data_2[12]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [12]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[13]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[13]_i_2_n_0 ),
        .I1(data0[13]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [21]),
        .O(\axi_str_txd_tdata_dly1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[13]_i_2 
       (.I0(axi_str_txd_data_2[13]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [13]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[14]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[14]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [22]),
        .I3(data0[14]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[14]_i_2 
       (.I0(axi_str_txd_data_2[14]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [14]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[15]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[15]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [23]),
        .I3(data0[15]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[15]_i_2 
       (.I0(axi_str_txd_data_2[15]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [15]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[16]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[16]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[16] ),
        .I4(\axi_str_txd_tdata_dly1[16]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[16]_i_2 
       (.I0(axi_str_txd_data_2[16]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[16] ),
        .O(\axi_str_txd_tdata_dly1[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[16]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [8]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[16]),
        .O(\axi_str_txd_tdata_dly1[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[17]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[17]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[17] ),
        .I4(\axi_str_txd_tdata_dly1[17]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[17]_i_2 
       (.I0(axi_str_txd_data_2[17]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[17] ),
        .O(\axi_str_txd_tdata_dly1[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[17]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [9]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[17]),
        .O(\axi_str_txd_tdata_dly1[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[18]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[18]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[18] ),
        .I4(\axi_str_txd_tdata_dly1[18]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[18]_i_2 
       (.I0(axi_str_txd_data_2[18]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[18] ),
        .O(\axi_str_txd_tdata_dly1[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[18]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [10]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[18]),
        .O(\axi_str_txd_tdata_dly1[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[19]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[19]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[19] ),
        .I4(\axi_str_txd_tdata_dly1[19]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[19]_i_2 
       (.I0(axi_str_txd_data_2[19]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[19] ),
        .O(\axi_str_txd_tdata_dly1[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[19]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [11]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[19]),
        .O(\axi_str_txd_tdata_dly1[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[1]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[1]_i_2_n_0 ),
        .I1(data0[1]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [25]),
        .O(\axi_str_txd_tdata_dly1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[1]_i_2 
       (.I0(axi_str_txd_data_2[1]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [1]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[20]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[20]_i_2_n_0 ),
        .I1(data0[20]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [12]),
        .O(\axi_str_txd_tdata_dly1[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[20]_i_2 
       (.I0(axi_str_txd_data_2[20]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg_n_0_[20] ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[21]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[21]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [13]),
        .I3(data0[21]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[21]_i_2 
       (.I0(axi_str_txd_data_2[21]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg_n_0_[21] ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \axi_str_txd_tdata_dly1[22]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[22]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [14]),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[22]_i_3_n_0 ),
        .I5(\axi_str_txd_tdata_dly1[22]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABA8AAA8A8)) 
    \axi_str_txd_tdata_dly1[22]_i_2 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[22] ),
        .I1(\update_bram_cnt[7]_i_20_n_0 ),
        .I2(txd_wr_cs[4]),
        .I3(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_9_n_0 ),
        .I5(data0[22]),
        .O(\axi_str_txd_tdata_dly1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0200)) 
    \axi_str_txd_tdata_dly1[22]_i_3 
       (.I0(data0[22]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_14_n_0 ),
        .I2(\FSM_sequential_txd_wr_cs[0]_i_17_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[31]_i_13_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I5(\axi_str_txd_tdata_dly1[23]_i_8_n_0 ),
        .O(\axi_str_txd_tdata_dly1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2F2000000)) 
    \axi_str_txd_tdata_dly1[22]_i_4 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_9_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_8_n_0 ),
        .I3(axi_str_txd_data_2[22]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I5(\axi_str_txd_tdata_dly0_reg_n_0_[22] ),
        .O(\axi_str_txd_tdata_dly1[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFC0C5C5)) 
    \axi_str_txd_tdata_dly1[23]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [15]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_4_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_str_txd_tdata_dly1[23]_i_10 
       (.I0(axi_str_txd_tlast_1_reg_0),
        .I1(axi_str_txd_tlast_2),
        .I2(txd_throttle_dly_i_5_n_0),
        .I3(decode_dly4),
        .I4(txd_wr_cs[3]),
        .O(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \axi_str_txd_tdata_dly1[23]_i_11 
       (.I0(Q),
        .I1(txd_wr_cs[1]),
        .I2(txd_wr_cs[4]),
        .I3(txd_wr_cs[3]),
        .I4(vlan_sel),
        .O(\axi_str_txd_tdata_dly1[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFEFFFE0)) 
    \axi_str_txd_tdata_dly1[23]_i_12 
       (.I0(\update_bram_cnt[7]_i_18_n_0 ),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(txd_wr_cs[3]),
        .I3(\update_bram_cnt[7]_i_19_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[31]_i_10_n_0 ),
        .I5(vlan_sel),
        .O(\axi_str_txd_tdata_dly1[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_str_txd_tdata_dly1[23]_i_13 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[4]),
        .O(\axi_str_txd_tdata_dly1[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h707770707F777F7F)) 
    \axi_str_txd_tdata_dly1[23]_i_2 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_6_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_7_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_8_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_9_n_0 ),
        .I5(data0[23]),
        .O(\axi_str_txd_tdata_dly1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \axi_str_txd_tdata_dly1[23]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_10_n_0 ),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[4]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(txd_wr_cs[1]),
        .I5(Q),
        .O(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABA8AAA8A8)) 
    \axi_str_txd_tdata_dly1[23]_i_4 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[23] ),
        .I1(\update_bram_cnt[7]_i_20_n_0 ),
        .I2(txd_wr_cs[4]),
        .I3(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[23]_i_9_n_0 ),
        .I5(data0[23]),
        .O(\axi_str_txd_tdata_dly1[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000230303002)) 
    \axi_str_txd_tdata_dly1[23]_i_5 
       (.I0(txd_throttle_dly_i_3_n_0),
        .I1(\axi_str_txd_tdata_dly1[23]_i_11_n_0 ),
        .I2(txd_wr_cs[0]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABABAAAAAAA)) 
    \axi_str_txd_tdata_dly1[23]_i_6 
       (.I0(\axi_str_txd_tdata_dly0_reg_n_0_[23] ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_12_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_13_n_0 ),
        .I3(txd_wr_cs[1]),
        .I4(Q),
        .I5(txd_wr_cs[3]),
        .O(\axi_str_txd_tdata_dly1[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFEFFFFFFF)) 
    \axi_str_txd_tdata_dly1[23]_i_7 
       (.I0(axi_str_txd_data_2[23]),
        .I1(\axi_str_txd_tdata_dly1[23]_i_12_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_13_n_0 ),
        .I3(txd_wr_cs[1]),
        .I4(Q),
        .I5(txd_wr_cs[3]),
        .O(\axi_str_txd_tdata_dly1[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi_str_txd_tdata_dly1[23]_i_8 
       (.I0(txd_wr_cs[4]),
        .I1(Q),
        .I2(txd_wr_cs[3]),
        .O(\axi_str_txd_tdata_dly1[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \axi_str_txd_tdata_dly1[23]_i_9 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(txd_throttle_dly_i_3_n_0),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[1]),
        .I5(\axi_str_txd_tdata_dly1[31]_i_14_n_0 ),
        .O(\axi_str_txd_tdata_dly1[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[24]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[24]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[24] ),
        .I4(\axi_str_txd_tdata_dly1[24]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[24]_i_2 
       (.I0(axi_str_txd_data_2[24]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[24] ),
        .O(\axi_str_txd_tdata_dly1[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[24]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [0]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[24]),
        .O(\axi_str_txd_tdata_dly1[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[25]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[25]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[25] ),
        .I4(\axi_str_txd_tdata_dly1[25]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[25]_i_2 
       (.I0(axi_str_txd_data_2[25]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[25] ),
        .O(\axi_str_txd_tdata_dly1[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[25]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [1]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[25]),
        .O(\axi_str_txd_tdata_dly1[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[26]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[26]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[26] ),
        .I4(\axi_str_txd_tdata_dly1[26]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[26]_i_2 
       (.I0(axi_str_txd_data_2[26]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[26] ),
        .O(\axi_str_txd_tdata_dly1[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[26]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [2]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[26]),
        .O(\axi_str_txd_tdata_dly1[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[27]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[27]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[27] ),
        .I4(\axi_str_txd_tdata_dly1[27]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[27]_i_2 
       (.I0(axi_str_txd_data_2[27]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[27] ),
        .O(\axi_str_txd_tdata_dly1[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[27]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [3]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[27]),
        .O(\axi_str_txd_tdata_dly1[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[28]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[28]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[28] ),
        .I4(\axi_str_txd_tdata_dly1[28]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[28]_i_2 
       (.I0(axi_str_txd_data_2[28]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[28] ),
        .O(\axi_str_txd_tdata_dly1[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[28]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [4]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[28]),
        .O(\axi_str_txd_tdata_dly1[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[29]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[29]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[29] ),
        .I4(\axi_str_txd_tdata_dly1[29]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[29]_i_2 
       (.I0(axi_str_txd_data_2[29]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[29] ),
        .O(\axi_str_txd_tdata_dly1[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[29]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [5]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[29]),
        .O(\axi_str_txd_tdata_dly1[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[2]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[2]_i_2_n_0 ),
        .I1(data0[2]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [26]),
        .O(\axi_str_txd_tdata_dly1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[2]_i_2 
       (.I0(axi_str_txd_data_2[2]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [2]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[30]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[30]_i_2_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[30] ),
        .I4(\axi_str_txd_tdata_dly1[30]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[30]_i_2 
       (.I0(axi_str_txd_data_2[30]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[30] ),
        .O(\axi_str_txd_tdata_dly1[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[30]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [6]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[30]),
        .O(\axi_str_txd_tdata_dly1[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF8FF)) 
    \axi_str_txd_tdata_dly1[31]_i_1 
       (.I0(axi_str_txd_tready_int_dly),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I4(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I5(\axi_str_txd_tdata_dly1[31]_i_6_n_0 ),
        .O(axi_str_txd_tdata_dly10));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_str_txd_tdata_dly1[31]_i_10 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .O(\axi_str_txd_tdata_dly1[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \axi_str_txd_tdata_dly1[31]_i_11 
       (.I0(vlan_sel),
        .I1(axi_str_txd_tlast_2),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(\update_bram_cnt[7]_i_19_n_0 ),
        .I5(axi_str_txd_tlast_1_reg_0),
        .O(\axi_str_txd_tdata_dly1[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h010100FF00000000)) 
    \axi_str_txd_tdata_dly1[31]_i_12 
       (.I0(\update_bram_cnt[7]_i_19_n_0 ),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_16_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[22]_i_2_0 ),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[0]),
        .O(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \axi_str_txd_tdata_dly1[31]_i_13 
       (.I0(txd_throttle_dly_i_3_n_0),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(\axi_str_txd_tdata_dly1[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_str_txd_tdata_dly1[31]_i_14 
       (.I0(axi_str_txd_tlast_1_reg_0),
        .I1(vlan_sel),
        .O(\axi_str_txd_tdata_dly1[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAE00FF00AEFFFF00)) 
    \axi_str_txd_tdata_dly1[31]_i_15 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_18_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[31]_i_19_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_20_n_0 ),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[3]),
        .I5(\axi_str_txd_tdata_dly1[31]_i_21_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \axi_str_txd_tdata_dly1[31]_i_16 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I1(vlan_sel),
        .I2(axi_str_txd_tlast_1_reg_0),
        .O(\axi_str_txd_tdata_dly1[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000111D)) 
    \axi_str_txd_tdata_dly1[31]_i_18 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\FSM_sequential_txd_wr_cs[1]_i_9_n_0 ),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(axi_str_txd_tlast_2),
        .I4(txd_wr_cs[1]),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_str_txd_tdata_dly1[31]_i_19 
       (.I0(axi_str_txd_tlast_2),
        .I1(axi_str_txd_tlast_dly0),
        .O(\axi_str_txd_tdata_dly1[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \axi_str_txd_tdata_dly1[31]_i_2 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[31]_i_7_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_data_1_reg_n_0_[31] ),
        .I4(\axi_str_txd_tdata_dly1[31]_i_8_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi_str_txd_tdata_dly1[31]_i_20 
       (.I0(ignore_txd_tvalid),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(txd_wr_cs[1]),
        .O(\axi_str_txd_tdata_dly1[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00408880)) 
    \axi_str_txd_tdata_dly1[31]_i_21 
       (.I0(vlan_sel),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(axi_str_txd_tlast_2),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I4(txd_wr_cs[1]),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000155550001)) 
    \axi_str_txd_tdata_dly1[31]_i_3 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_9_n_0 ),
        .I1(vlan_sel),
        .I2(\axi_str_txd_tdata_dly1[31]_i_10_n_0 ),
        .I3(\update_bram_cnt[7]_i_19_n_0 ),
        .I4(txd_wr_cs[3]),
        .I5(\axi_str_txd_tdata_dly1[31]_i_11_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEEEF)) 
    \axi_str_txd_tdata_dly1[31]_i_4 
       (.I0(\update_bram_cnt[7]_i_20_n_0 ),
        .I1(txd_wr_cs[4]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_12_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[31]_i_13_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[0]_i_17_n_0 ),
        .I5(\axi_str_txd_tdata_dly1[31]_i_14_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_str_txd_tdata_dly1[31]_i_5 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .O(\axi_str_txd_tdata_dly1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A88)) 
    \axi_str_txd_tdata_dly1[31]_i_6 
       (.I0(\axi_str_txd_tdata_dly1[31]_i_15_n_0 ),
        .I1(txd_wr_cs[3]),
        .I2(txd_wr_cs[1]),
        .I3(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I4(txd_wr_cs[4]),
        .I5(Q),
        .O(\axi_str_txd_tdata_dly1[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_str_txd_tdata_dly1[31]_i_7 
       (.I0(axi_str_txd_data_2[31]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly0_reg_n_0_[31] ),
        .O(\axi_str_txd_tdata_dly1[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_str_txd_tdata_dly1[31]_i_8 
       (.I0(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I1(\axi_str_txd_tdata_dly1_reg[7]_0 [7]),
        .I2(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .I3(data0[31]),
        .O(\axi_str_txd_tdata_dly1[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFDDFFF)) 
    \axi_str_txd_tdata_dly1[31]_i_9 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[4]),
        .I2(txd_wr_cs[1]),
        .I3(Q),
        .I4(txd_wr_cs[3]),
        .O(\axi_str_txd_tdata_dly1[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[3]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[3]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [27]),
        .I3(data0[3]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[3]_i_2 
       (.I0(axi_str_txd_data_2[3]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [3]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[4]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[4]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [28]),
        .I3(data0[4]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[4]_i_2 
       (.I0(axi_str_txd_data_2[4]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [4]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[5]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[5]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [29]),
        .I3(data0[5]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[5]_i_2 
       (.I0(axi_str_txd_data_2[5]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [5]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[6]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[6]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [30]),
        .I3(data0[6]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[6]_i_2 
       (.I0(axi_str_txd_data_2[6]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [6]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[7]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[7]_i_2_n_0 ),
        .I1(data0[7]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [31]),
        .O(\axi_str_txd_tdata_dly1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[7]_i_2 
       (.I0(axi_str_txd_data_2[7]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [7]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAC00AC)) 
    \axi_str_txd_tdata_dly1[8]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[8]_i_2_n_0 ),
        .I1(data0[8]),
        .I2(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .I3(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I4(\axi_str_txd_tdata_dly1_reg[7]_0 [16]),
        .O(\axi_str_txd_tdata_dly1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[8]_i_2 
       (.I0(axi_str_txd_data_2[8]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [8]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA2A2F300)) 
    \axi_str_txd_tdata_dly1[9]_i_1 
       (.I0(\axi_str_txd_tdata_dly1[9]_i_2_n_0 ),
        .I1(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1_reg[7]_0 [17]),
        .I3(data0[9]),
        .I4(\axi_str_txd_tdata_dly1[31]_i_4_n_0 ),
        .O(\axi_str_txd_tdata_dly1[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FBF8)) 
    \axi_str_txd_tdata_dly1[9]_i_2 
       (.I0(axi_str_txd_data_2[9]),
        .I1(\axi_str_txd_tdata_dly1[31]_i_3_n_0 ),
        .I2(\axi_str_txd_tdata_dly1[23]_i_3_n_0 ),
        .I3(\axi_str_txd_tdata_dly0_reg[15]_0 [9]),
        .I4(\axi_str_txd_tdata_dly1[23]_i_5_n_0 ),
        .O(\axi_str_txd_tdata_dly1[9]_i_2_n_0 ));
  FDRE \axi_str_txd_tdata_dly1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[0]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[0]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[10]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[11]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[11]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[12]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[12]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[13]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[13]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[14]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[14] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[14]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[15]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[15] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[15]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[16]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[16] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[16]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[18]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[17] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[17]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[19]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[18] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[18]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[20]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[19] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[19]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[21]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[1]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[1]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[20] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[20]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[22]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[21] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[21]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[23]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[22] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[22]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[24]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[23] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[23]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[25]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[24] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[24]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[27]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[25] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[25]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[28]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[26] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[26]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[29]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[27] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[27]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[30]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[28] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[28]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[31]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[29] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[29]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[32]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[2]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[2]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[30] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[30]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[33]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[31] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[31]_i_2_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[34]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[3]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[3]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[4]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[4]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[5]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[5]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[6]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[6]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[7]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[7]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[8]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[9]),
        .R(1'b0));
  FDRE \axi_str_txd_tdata_dly1_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(axi_str_txd_tdata_dly10),
        .D(\axi_str_txd_tdata_dly1[9]_i_1_n_0 ),
        .Q(Axi_Str_TxD_2_Mem_Din[10]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABABABABABBBABA)) 
    axi_str_txd_tlast_1_i_1
       (.I0(reset2axi_str_txd),
        .I1(axi_str_txd_tlast_1_i_3_n_0),
        .I2(axi_str_txd_tlast_1_i_4_n_0),
        .I3(axi_str_txd_tlast_1_i_5_n_0),
        .I4(\update_cnt_reg[5]_0 ),
        .I5(axi_str_txd_tlast_1_i_7_n_0),
        .O(axi_str_txd_data_10));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_str_txd_tlast_1_i_10
       (.I0(axi_str_txd_tlast_1_i_16_n_0),
        .I1(txd_rd_pntr_hold_plus9[8]),
        .I2(txd_rd_pntr_hold_plus9[7]),
        .I3(txd_rd_pntr_hold_plus9[6]),
        .I4(txd_rd_pntr_hold_plus9[9]),
        .I5(txd_rd_pntr_hold_plus9[10]),
        .O(axi_str_txd_tlast_1_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_str_txd_tlast_1_i_12
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(txd_rd_pntr_hold_plus9[10]),
        .O(axi_str_txd_tlast_1_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    axi_str_txd_tlast_1_i_13
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(txd_rd_pntr_hold_plus9[9]),
        .I2(\txd_rd_pntr_reg_n_0_[8] ),
        .I3(txd_rd_pntr_hold_plus9[8]),
        .O(axi_str_txd_tlast_1_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    axi_str_txd_tlast_1_i_14
       (.I0(txd_rd_pntr_hold_plus9[10]),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .O(axi_str_txd_tlast_1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_str_txd_tlast_1_i_15
       (.I0(txd_rd_pntr_hold_plus9[9]),
        .I1(\txd_rd_pntr_reg_n_0_[9] ),
        .I2(txd_rd_pntr_hold_plus9[8]),
        .I3(\txd_rd_pntr_reg_n_0_[8] ),
        .O(axi_str_txd_tlast_1_i_15_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    axi_str_txd_tlast_1_i_16
       (.I0(txd_rd_pntr_hold_plus9[3]),
        .I1(txd_rd_pntr_hold_plus9[5]),
        .I2(txd_rd_pntr_hold_plus9[4]),
        .I3(txd_rd_pntr_hold_plus9[1]),
        .I4(txd_rd_pntr_hold_plus9[0]),
        .I5(txd_rd_pntr_hold_plus9[2]),
        .O(axi_str_txd_tlast_1_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    axi_str_txd_tlast_1_i_17
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(txd_rd_pntr_hold_plus9[7]),
        .I2(\txd_rd_pntr_reg_n_0_[6] ),
        .I3(txd_rd_pntr_hold_plus9[6]),
        .O(axi_str_txd_tlast_1_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    axi_str_txd_tlast_1_i_18
       (.I0(\txd_rd_pntr_reg_n_0_[5] ),
        .I1(txd_rd_pntr_hold_plus9[5]),
        .I2(\txd_rd_pntr_reg_n_0_[4] ),
        .I3(txd_rd_pntr_hold_plus9[4]),
        .O(axi_str_txd_tlast_1_i_18_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    axi_str_txd_tlast_1_i_19
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(txd_rd_pntr_hold_plus9[3]),
        .I2(\txd_rd_pntr_reg_n_0_[2] ),
        .I3(txd_rd_pntr_hold_plus9[2]),
        .O(axi_str_txd_tlast_1_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    axi_str_txd_tlast_1_i_2
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[1]),
        .I2(Q),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[3]),
        .I5(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .O(load_data_1));
  LUT4 #(
    .INIT(16'h22B2)) 
    axi_str_txd_tlast_1_i_20
       (.I0(\txd_rd_pntr_reg_n_0_[1] ),
        .I1(txd_rd_pntr_hold_plus9[1]),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(txd_rd_pntr_hold_plus9[0]),
        .O(axi_str_txd_tlast_1_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_str_txd_tlast_1_i_21
       (.I0(txd_rd_pntr_hold_plus9[7]),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(txd_rd_pntr_hold_plus9[6]),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(axi_str_txd_tlast_1_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_str_txd_tlast_1_i_22
       (.I0(txd_rd_pntr_hold_plus9[5]),
        .I1(\txd_rd_pntr_reg_n_0_[5] ),
        .I2(txd_rd_pntr_hold_plus9[4]),
        .I3(\txd_rd_pntr_reg_n_0_[4] ),
        .O(axi_str_txd_tlast_1_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_str_txd_tlast_1_i_23
       (.I0(txd_rd_pntr_hold_plus9[3]),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(txd_rd_pntr_hold_plus9[2]),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .O(axi_str_txd_tlast_1_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    axi_str_txd_tlast_1_i_24
       (.I0(txd_rd_pntr_hold_plus9[0]),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(txd_rd_pntr_hold_plus9[1]),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .O(axi_str_txd_tlast_1_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    axi_str_txd_tlast_1_i_3
       (.I0(Q),
        .I1(txd_wr_cs[1]),
        .I2(txd_wr_cs[0]),
        .O(axi_str_txd_tlast_1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    axi_str_txd_tlast_1_i_4
       (.I0(txd_mem_clr_words_reg_0),
        .I1(Q),
        .I2(txd_wr_cs[4]),
        .I3(txd_wr_cs[3]),
        .O(axi_str_txd_tlast_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    axi_str_txd_tlast_1_i_5
       (.I0(txd_wr_cs[3]),
        .I1(Q),
        .I2(txd_wr_cs[4]),
        .O(axi_str_txd_tlast_1_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFEEAFEAAFEEAFE)) 
    axi_str_txd_tlast_1_i_6
       (.I0(axi_str_txd_tready_int_i_7_n_0),
        .I1(update_rd_pntrs1121_in),
        .I2(update_rd_pntrs1),
        .I3(axi_str_txd_tlast_1_i_9_n_0),
        .I4(axi_str_txd_tlast_1_i_10_n_0),
        .I5(update_rd_pntrs156_in),
        .O(\update_cnt_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_str_txd_tlast_1_i_7
       (.I0(halt_pntr_update1),
        .I1(axi_str_txd_tready_int_i_7_n_0),
        .O(axi_str_txd_tlast_1_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    axi_str_txd_tlast_1_i_9
       (.I0(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I3(\FSM_sequential_txd_wr_cs[0]_i_35_n_0 ),
        .I4(\update_cnt[10]_i_15_n_0 ),
        .O(axi_str_txd_tlast_1_i_9_n_0));
  FDRE axi_str_txd_tlast_1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(axi_str_txd_tlast_dly0),
        .Q(axi_str_txd_tlast_1_reg_0),
        .R(axi_str_txd_data_10));
  CARRY4 axi_str_txd_tlast_1_reg_i_11
       (.CI(1'b0),
        .CO({axi_str_txd_tlast_1_reg_i_11_n_0,axi_str_txd_tlast_1_reg_i_11_n_1,axi_str_txd_tlast_1_reg_i_11_n_2,axi_str_txd_tlast_1_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({axi_str_txd_tlast_1_i_17_n_0,axi_str_txd_tlast_1_i_18_n_0,axi_str_txd_tlast_1_i_19_n_0,axi_str_txd_tlast_1_i_20_n_0}),
        .O(NLW_axi_str_txd_tlast_1_reg_i_11_O_UNCONNECTED[3:0]),
        .S({axi_str_txd_tlast_1_i_21_n_0,axi_str_txd_tlast_1_i_22_n_0,axi_str_txd_tlast_1_i_23_n_0,axi_str_txd_tlast_1_i_24_n_0}));
  CARRY4 axi_str_txd_tlast_1_reg_i_8
       (.CI(axi_str_txd_tlast_1_reg_i_11_n_0),
        .CO({NLW_axi_str_txd_tlast_1_reg_i_8_CO_UNCONNECTED[3:2],update_rd_pntrs1121_in,axi_str_txd_tlast_1_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,axi_str_txd_tlast_1_i_12_n_0,axi_str_txd_tlast_1_i_13_n_0}),
        .O(NLW_axi_str_txd_tlast_1_reg_i_8_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,axi_str_txd_tlast_1_i_14_n_0,axi_str_txd_tlast_1_i_15_n_0}));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    axi_str_txd_tlast_2_i_1
       (.I0(txd_wr_cs[0]),
        .I1(axi_str_txd_tlast_2_i_2_n_0),
        .I2(txd_wr_cs[3]),
        .I3(txd_wr_cs[4]),
        .I4(axi_str_txd_tvalid_dly0),
        .I5(axi_str_txd_tlast_1_reg_0),
        .O(load_data_2));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_str_txd_tlast_2_i_2
       (.I0(Q),
        .I1(txd_wr_cs[1]),
        .O(axi_str_txd_tlast_2_i_2_n_0));
  FDRE axi_str_txd_tlast_2_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(axi_str_txd_tlast_dly0),
        .Q(axi_str_txd_tlast_2),
        .R(axi_str_txd_data_10));
  FDRE axi_str_txd_tlast_dly0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TLAST),
        .Q(axi_str_txd_tlast_dly0),
        .R(reset2axi_str_txd));
  FDRE axi_str_txd_tready_int_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TREADY),
        .Q(axi_str_txd_tready_int_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    axi_str_txd_tready_int_i_1
       (.I0(axi_str_txd_tready_int_i_2_n_0),
        .I1(txd_mem_full),
        .I2(\FSM_sequential_txd_wr_cs_reg[4]_1 ),
        .I3(axi_str_txd_tready_int_i_4_n_0),
        .I4(axi_str_txd_tready_int_i_5_n_0),
        .I5(txd_throttle),
        .O(axi_str_txd_tready_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h80)) 
    axi_str_txd_tready_int_i_10
       (.I0(Q),
        .I1(txd_wr_cs[3]),
        .I2(txd_wr_cs[0]),
        .O(axi_str_txd_tready_int_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    axi_str_txd_tready_int_i_11
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[0]),
        .I2(compare_addr0_cmplt),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[3]),
        .I5(Q),
        .O(axi_str_txd_tready_int_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000044740000)) 
    axi_str_txd_tready_int_i_12
       (.I0(\FSM_onehot_txc_wr_cs[10]_i_2_n_0 ),
        .I1(Q),
        .I2(axi_str_txd_tready_int_i_14_n_0),
        .I3(\update_bram_cnt[7]_i_19_n_0 ),
        .I4(txd_wr_cs[3]),
        .I5(txd_wr_cs[0]),
        .O(axi_str_txd_tready_int_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    axi_str_txd_tready_int_i_13
       (.I0(update_cnt[1]),
        .I1(update_cnt[2]),
        .I2(update_cnt[3]),
        .I3(update_cnt[8]),
        .I4(update_cnt[9]),
        .I5(update_cnt[7]),
        .O(axi_str_txd_tready_int_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h2322FF00)) 
    axi_str_txd_tready_int_i_14
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I3(axi_str_txd_tlast_2),
        .I4(vlan_sel),
        .O(axi_str_txd_tready_int_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    axi_str_txd_tready_int_i_2
       (.I0(axi_str_txd_tready_int_i_6_n_0),
        .I1(clr_txd_trdy0),
        .I2(disable_txd_trdy_dly),
        .I3(clr_txd_trdy),
        .I4(txd_mem_full_reg_i_2_n_0),
        .I5(\update_bram_cnt[7]_i_2_n_0 ),
        .O(axi_str_txd_tready_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000202C2020)) 
    axi_str_txd_tready_int_i_3
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ),
        .I1(txd_wr_cs[4]),
        .I2(txd_wr_cs[3]),
        .I3(axi_str_txd_tlast_1_i_7_n_0),
        .I4(\update_cnt_reg[5]_0 ),
        .I5(\update_cnt[10]_i_8_n_0 ),
        .O(\FSM_sequential_txd_wr_cs_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hDD99DDD9)) 
    axi_str_txd_tready_int_i_4
       (.I0(txd_wr_cs[3]),
        .I1(txd_wr_cs[4]),
        .I2(\update_cnt[10]_i_7_n_0 ),
        .I3(axi_str_txd_tready_int_i_7_n_0),
        .I4(halt_pntr_update1),
        .O(axi_str_txd_tready_int_i_4_n_0));
  LUT6 #(
    .INIT(64'hF111F1FF11111111)) 
    axi_str_txd_tready_int_i_5
       (.I0(axi_str_txd_tready_int_i_8_n_0),
        .I1(axi_str_txd_tready_int_i_9_n_0),
        .I2(txd_mem_clr_words_reg_0),
        .I3(txd_wr_cs[1]),
        .I4(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ),
        .I5(axi_str_txd_tready_int_i_10_n_0),
        .O(axi_str_txd_tready_int_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000550155555555)) 
    axi_str_txd_tready_int_i_6
       (.I0(axi_str_txd_tready_int_i_11_n_0),
        .I1(\FSM_sequential_txd_wr_cs_reg[0]_0 ),
        .I2(\update_bram_cnt[7]_i_9_n_0 ),
        .I3(axi_str_txd_tready_int_i_12_n_0),
        .I4(\update_bram_cnt[7]_i_13_n_0 ),
        .I5(txd_rdy),
        .O(axi_str_txd_tready_int_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_str_txd_tready_int_i_7
       (.I0(update_cnt[5]),
        .I1(update_cnt[6]),
        .I2(update_cnt[4]),
        .I3(update_cnt[10]),
        .I4(axi_str_txd_tready_int_i_13_n_0),
        .O(axi_str_txd_tready_int_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    axi_str_txd_tready_int_i_8
       (.I0(txd_mem_full),
        .I1(axi_str_txd_tready_int_dly),
        .I2(txd_wr_cs[3]),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[0]),
        .O(axi_str_txd_tready_int_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    axi_str_txd_tready_int_i_9
       (.I0(txd_wr_cs[3]),
        .I1(Q),
        .O(axi_str_txd_tready_int_i_9_n_0));
  FDRE axi_str_txd_tready_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axi_str_txd_tready_int_i_1_n_0),
        .Q(AXI_STR_TXD_TREADY),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(axi_str_txd_tstrb_dly0[0]),
        .Q(axi_str_txd_tstrb_1[0]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(axi_str_txd_tstrb_dly0[1]),
        .Q(axi_str_txd_tstrb_1[1]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(axi_str_txd_tstrb_dly0[2]),
        .Q(axi_str_txd_tstrb_1[2]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_1),
        .D(axi_str_txd_tstrb_dly0[3]),
        .Q(axi_str_txd_tstrb_1[3]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_2_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(axi_str_txd_tstrb_dly0[0]),
        .Q(axi_str_txd_tstrb_2[0]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_2_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(axi_str_txd_tstrb_dly0[1]),
        .Q(axi_str_txd_tstrb_2[1]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_2_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(axi_str_txd_tstrb_dly0[2]),
        .Q(axi_str_txd_tstrb_2[2]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_2_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(load_data_2),
        .D(axi_str_txd_tstrb_dly0[3]),
        .Q(axi_str_txd_tstrb_2[3]),
        .R(axi_str_txd_data_10));
  FDRE \axi_str_txd_tstrb_dly0_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[0]),
        .Q(axi_str_txd_tstrb_dly0[0]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[1]),
        .Q(axi_str_txd_tstrb_dly0[1]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[2]),
        .Q(axi_str_txd_tstrb_dly0[2]),
        .R(1'b0));
  FDRE \axi_str_txd_tstrb_dly0_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TKEEP[3]),
        .Q(axi_str_txd_tstrb_dly0[3]),
        .R(1'b0));
  FDRE axi_str_txd_tvalid_dly0_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(AXI_STR_TXD_TVALID),
        .Q(axi_str_txd_tvalid_dly0),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    checkTag0Tpid_dly1_i_1
       (.I0(checkTag0Tpid),
        .I1(txd_throttle_dly_i_2_n_0),
        .I2(\FSM_sequential_txd_wr_cs[2]_i_3_n_0 ),
        .I3(Q),
        .I4(txd_wr_cs[1]),
        .I5(txd_wr_cs[4]),
        .O(checkTag0Tpid_dly10));
  FDRE checkTag0Tpid_dly1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(checkTag0Tpid_dly10),
        .Q(checkTag0Tpid_dly1),
        .R(1'b0));
  FDRE checkTag0Tpid_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(checkTag0Tpid_dly1),
        .Q(checkTag0Tpid_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2828002020200020)) 
    checkTag0Tpid_i_1
       (.I0(checkTag0Tpid_i_2_n_0),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[4]),
        .I3(txd_throttle_dly),
        .I4(axi_str_txd_tvalid_dly0),
        .I5(axi_str_txd_tready_int_dly),
        .O(setCheckTag0Tpid));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h02)) 
    checkTag0Tpid_i_2
       (.I0(txd_wr_cs[1]),
        .I1(Q),
        .I2(txd_wr_cs[3]),
        .O(checkTag0Tpid_i_2_n_0));
  FDRE checkTag0Tpid_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(setCheckTag0Tpid),
        .Q(checkTag0Tpid),
        .R(1'b0));
  FDRE checkTag1Tpid_dly1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(checkTag1Tpid),
        .Q(checkTag1Tpid_dly1),
        .R(1'b0));
  FDRE checkTag1Tpid_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(checkTag1Tpid_dly1),
        .Q(checkTag1Tpid_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    checkTag1Tpid_i_1
       (.I0(load_data_1),
        .I1(load_data_2),
        .O(setCheckTag1Tpid));
  FDRE checkTag1Tpid_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(setCheckTag1Tpid),
        .Q(checkTag1Tpid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA2AAAA0002AAAA)) 
    check_full_i_1
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[11] ),
        .I1(load_data_1_dly),
        .I2(out[0]),
        .I3(out[1]),
        .I4(axi_str_txd_tlast_1_reg_0),
        .I5(tag_en_go),
        .O(inc_txd_addr_one));
  FDRE check_full_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(inc_txd_addr_one),
        .Q(check_full),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    clr_txc_trdy_i_1
       (.I0(AXI_STR_TXC_TVALID),
        .I1(axi_str_txc_tready_int_reg_0),
        .I2(AXI_STR_TXC_TLAST),
        .O(clr_txc_trdy0));
  FDRE clr_txc_trdy_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(clr_txc_trdy0),
        .Q(clr_txc_trdy),
        .R(reset2axi_str_txc));
  LUT3 #(
    .INIT(8'h80)) 
    clr_txd_trdy_i_1
       (.I0(AXI_STR_TXD_TVALID),
        .I1(AXI_STR_TXD_TREADY),
        .I2(AXI_STR_TXD_TLAST),
        .O(clr_txd_trdy0));
  FDRE clr_txd_trdy_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(clr_txd_trdy0),
        .Q(clr_txd_trdy),
        .R(reset2axi_str_txd));
  LUT5 #(
    .INIT(32'h00000008)) 
    compare_addr0_cmplt_i_1
       (.I0(txd_rd_pntr_10),
        .I1(txd_rd_pntr1),
        .I2(compare_addr0_cmplt),
        .I3(compare_addr0_cmplt_i_2_n_0),
        .I4(reset2axi_str_txd),
        .O(compare_addr0_cmplt_i_1_n_0));
  LUT6 #(
    .INIT(64'h0BBBBBBBBBBBBBBB)) 
    compare_addr0_cmplt_i_2
       (.I0(compare_addr0_cmplt),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I2(axi_str_txc_tlast_dly0),
        .I3(axi_str_txc_tready_int_dly),
        .I4(axi_str_txc_tvalid_dly0),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .O(compare_addr0_cmplt_i_2_n_0));
  FDRE compare_addr0_cmplt_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(compare_addr0_cmplt_i_1_n_0),
        .Q(compare_addr0_cmplt),
        .R(1'b0));
  FDRE compare_addr2_cmplt_dly_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(compare_addr2_cmplt),
        .Q(compare_addr2_cmplt_dly),
        .R(reset2axi_str_txc));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    compare_addr2_cmplt_i_1
       (.I0(addr_2_en_i_2_n_0),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I2(addr_2_en_dly2),
        .I3(txc_we_dly2),
        .I4(txc_rd_addr2_pntr1),
        .I5(compare_addr2_cmplt),
        .O(compare_addr2_cmplt_i_1_n_0));
  FDRE compare_addr2_cmplt_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(compare_addr2_cmplt_i_1_n_0),
        .Q(compare_addr2_cmplt),
        .R(reset2axi_str_txc));
  (* srl_name = "U0/\TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_EXT_VLAN.TX_VLAN_INTERFACE/decode_dly3_reg_srl3 " *) 
  SRL16E decode_dly3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(AXI_STR_TXD_ACLK),
        .D(set_decode_dly),
        .Q(decode_dly3_reg_srl3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAAA28880)) 
    decode_dly3_reg_srl3_i_1
       (.I0(decode_dly3_reg_srl3_i_2_n_0),
        .I1(axi_str_txd_tlast_1_reg_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(axi_str_txd_tvalid_dly0),
        .O(set_decode_dly));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    decode_dly3_reg_srl3_i_2
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[0]),
        .O(decode_dly3_reg_srl3_i_2_n_0));
  FDRE decode_dly4_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(decode_dly3_reg_srl3_n_0),
        .Q(decode_dly4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00002204)) 
    disable_txc_trdy_dly_i_1
       (.I0(txd_wr_cs[3]),
        .I1(txd_wr_cs[4]),
        .I2(axi_str_txc_tready_int_i_4_n_0),
        .I3(Q),
        .I4(axi_str_txc_tready_int_i_3_n_0),
        .O(disable_txc_trdy));
  FDRE disable_txc_trdy_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(disable_txc_trdy),
        .Q(disable_txc_trdy_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAFEAAAAFEFEAA)) 
    disable_txd_trdy_dly_i_1
       (.I0(txd_throttle),
        .I1(disable_txd_trdy_dly_i_2_n_0),
        .I2(disable_txd_trdy_dly_i_3_n_0),
        .I3(txd_wr_cs[3]),
        .I4(txd_wr_cs[4]),
        .I5(axi_str_txc_tready_int_i_4_n_0),
        .O(disable_txd_trdy_dly0));
  LUT6 #(
    .INIT(64'h0001020100010001)) 
    disable_txd_trdy_dly_i_2
       (.I0(Q),
        .I1(txd_wr_cs[0]),
        .I2(txd_wr_cs[1]),
        .I3(txd_wr_cs[3]),
        .I4(axi_str_txd_tready_int_dly),
        .I5(txd_mem_full),
        .O(disable_txd_trdy_dly_i_2_n_0));
  LUT6 #(
    .INIT(64'h8080008000000080)) 
    disable_txd_trdy_dly_i_3
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(\FSM_sequential_txd_wr_cs[0]_i_4_n_0 ),
        .I4(txd_wr_cs[1]),
        .I5(txd_mem_clr_words_reg_0),
        .O(disable_txd_trdy_dly_i_3_n_0));
  FDRE disable_txd_trdy_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(disable_txd_trdy_dly0),
        .Q(disable_txd_trdy_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF800800008008)) 
    \end_addr_byte_offset[0]_i_1 
       (.I0(axi_str_txd_tstrb_dly0[0]),
        .I1(axi_str_txd_tstrb_dly0[1]),
        .I2(axi_str_txd_tstrb_dly0[2]),
        .I3(axi_str_txd_tstrb_dly0[3]),
        .I4(\FSM_onehot_txc_wr_cs[10]_i_2_n_0 ),
        .I5(\end_addr_byte_offset_reg_n_0_[0] ),
        .O(\end_addr_byte_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FFFFFF80000000)) 
    \end_addr_byte_offset[1]_i_1 
       (.I0(axi_str_txd_tstrb_dly0[2]),
        .I1(axi_str_txd_tstrb_dly0[0]),
        .I2(axi_str_txd_tstrb_dly0[1]),
        .I3(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I4(axi_str_txd_tlast_dly0),
        .I5(\end_addr_byte_offset_reg_n_0_[1] ),
        .O(\end_addr_byte_offset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \end_addr_byte_offset[1]_i_2 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .O(\end_addr_byte_offset[1]_i_2_n_0 ));
  FDRE \end_addr_byte_offset_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\end_addr_byte_offset[0]_i_1_n_0 ),
        .Q(\end_addr_byte_offset_reg_n_0_[0] ),
        .R(reset2axi_str_txd));
  FDRE \end_addr_byte_offset_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(\end_addr_byte_offset[1]_i_1_n_0 ),
        .Q(\end_addr_byte_offset_reg_n_0_[1] ),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ignore_tvalid_dly_i_1
       (.I0(Q),
        .I1(txd_wr_cs[4]),
        .I2(txd_wr_cs[1]),
        .I3(txd_throttle_dly),
        .I4(txd_wr_cs[0]),
        .I5(txd_wr_cs[3]),
        .O(ignore_tvalid));
  FDRE ignore_tvalid_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(ignore_tvalid),
        .Q(ignore_tvalid_dly),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    ignore_txd_tvalid_i_1
       (.I0(txd_wr_cs[4]),
        .I1(Q),
        .I2(txd_wr_cs[3]),
        .I3(ignore_txd_tvalid_i_2_n_0),
        .I4(ignore_txd_tvalid),
        .O(ignore_txd_tvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FFE0000000E000)) 
    ignore_txd_tvalid_i_2
       (.I0(out[0]),
        .I1(out[1]),
        .I2(axi_str_txd_tlast_1_reg_0),
        .I3(txd_wr_cs[0]),
        .I4(txd_wr_cs[1]),
        .I5(axi_str_txd_tlast_2),
        .O(ignore_txd_tvalid_i_2_n_0));
  FDRE ignore_txd_tvalid_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(ignore_txd_tvalid_i_1_n_0),
        .Q(ignore_txd_tvalid),
        .R(axi_str_txd_data_10));
  FDRE load_data_1_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(load_data_1),
        .Q(load_data_1_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200800000000)) 
    tag_en_go_i_1
       (.I0(tag_en_go_i_2_n_0),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[4]),
        .I5(txd_wr_cs[0]),
        .O(set_tag_en_go));
  LUT6 #(
    .INIT(64'h0000000002010000)) 
    tag_en_go_i_2
       (.I0(txd_wr_cs[3]),
        .I1(\update_bram_cnt[7]_i_19_n_0 ),
        .I2(vlan_sel),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(axi_str_txd_tlast_1_reg_0),
        .I5(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .O(tag_en_go_i_2_n_0));
  FDRE tag_en_go_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_tag_en_go),
        .Q(tag_en_go),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    tx_init_in_prog_int_i_1
       (.I0(ClkARst),
        .I1(txc_addr_3_dly3),
        .O(tx_init_in_prog_int_i_1_n_0));
  FDSE tx_init_in_prog_int_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(tx_init_in_prog_int_i_1_n_0),
        .Q(ClkARst),
        .S(reset2axi_str_txc));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_vlan_bram_din_dly[13]_i_1 
       (.I0(tx_vlan_bram_en_dly1),
        .O(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[0]),
        .Q(tx_vlan_bram_din_dly[0]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[10]),
        .Q(p_1_in[8]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[11] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[11]),
        .Q(p_1_in[9]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[12] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[12]),
        .Q(p_1_in[10]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[13] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[13]),
        .Q(p_1_in[11]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[1]),
        .Q(tx_vlan_bram_din_dly[1]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[2]),
        .Q(p_1_in[0]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[3]),
        .Q(p_1_in[1]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[4]),
        .Q(p_1_in[2]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[5]),
        .Q(p_1_in[3]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[6]),
        .Q(p_1_in[4]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[7]),
        .Q(p_1_in[5]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[8]),
        .Q(p_1_in[6]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE \tx_vlan_bram_din_dly_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(axiStrTxDClk_vlan_rd_data[9]),
        .Q(p_1_in[7]),
        .R(\tx_vlan_bram_din_dly[13]_i_1_n_0 ));
  FDRE tx_vlan_bram_en_dly1_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(tx_vlan_bram_en_int_reg_n_0),
        .Q(tx_vlan_bram_en_dly1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF08200000)) 
    tx_vlan_bram_en_int_i_1
       (.I0(txd_throttle_dly_i_2_n_0),
        .I1(txd_wr_cs[4]),
        .I2(Q),
        .I3(txd_wr_cs[1]),
        .I4(tx_vlan_bram_en_int_i_2_n_0),
        .I5(tx_vlan_bram_en_int_i_3_n_0),
        .O(set_vlan_bram_en));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFF55FCCC)) 
    tx_vlan_bram_en_int_i_2
       (.I0(txd_throttle_dly),
        .I1(ignore_tvalid_dly),
        .I2(axi_str_txd_tready_int_dly),
        .I3(axi_str_txd_tvalid_dly0),
        .I4(txd_wr_cs[4]),
        .O(tx_vlan_bram_en_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000050C000)) 
    tx_vlan_bram_en_int_i_3
       (.I0(tx_vlan_bram_en_int_i_4_n_0),
        .I1(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(Q),
        .I5(tx_vlan_bram_en_int_i_5_n_0),
        .O(tx_vlan_bram_en_int_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    tx_vlan_bram_en_int_i_4
       (.I0(axi_str_txd_tlast_1_reg_0),
        .I1(axi_str_txd_tvalid_dly0),
        .O(tx_vlan_bram_en_int_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx_vlan_bram_en_int_i_5
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[3]),
        .O(tx_vlan_bram_en_int_i_5_n_0));
  FDRE tx_vlan_bram_en_int_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(set_vlan_bram_en),
        .Q(tx_vlan_bram_en_int_reg_n_0),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txc_addr_0_dly1_i_1
       (.I0(\FSM_onehot_txc_wr_cs[13]_i_1_n_0 ),
        .I1(txc_addr_0_dly1_i_2_n_0),
        .I2(\FSM_onehot_txc_wr_cs_reg[2]_0 [1]),
        .I3(\FSM_onehot_txc_wr_cs_reg[2]_0 [2]),
        .I4(txc_addr_0_dly1_i_3_n_0),
        .I5(\FSM_onehot_txc_wr_cs_reg_n_0_[8] ),
        .O(set_txc_addr_0));
  LUT5 #(
    .INIT(32'hF4444444)) 
    txc_addr_0_dly1_i_2
       (.I0(compare_addr0_cmplt),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[9] ),
        .I2(axi_str_txc_tvalid_dly0),
        .I3(axi_str_txc_tready_int_dly),
        .I4(\FSM_onehot_txc_wr_cs_reg_n_0_[7] ),
        .O(txc_addr_0_dly1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txc_addr_0_dly1_i_3
       (.I0(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I1(disable_txc_trdy_dly),
        .O(txc_addr_0_dly1_i_3_n_0));
  FDRE txc_addr_0_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(set_txc_addr_0),
        .Q(txc_addr_0_dly1),
        .R(1'b0));
  FDRE txc_addr_0_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_0_dly1),
        .Q(txc_addr_0_dly2),
        .R(1'b0));
  FDRE txc_addr_3_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly),
        .Q(txc_addr_3_dly2),
        .R(reset2axi_str_txc));
  FDRE txc_addr_3_dly3_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly2),
        .Q(txc_addr_3_dly3),
        .R(reset2axi_str_txc));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00005510)) 
    txc_addr_3_dly_i_1
       (.I0(reset2axi_str_txc),
        .I1(disable_txc_trdy_dly),
        .I2(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .I3(txc_addr_3_dly),
        .I4(set_axi_flag),
        .O(txc_addr_3_dly_i_1_n_0));
  FDRE txc_addr_3_dly_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_addr_3_dly_i_1_n_0),
        .Q(txc_addr_3_dly),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055CF55C0)) 
    txc_mem_full_i_1
       (.I0(txc_mem_full_reg_i_2_n_0),
        .I1(txc_mem_full0),
        .I2(set_txc_addr_3),
        .I3(txc_mem_full1),
        .I4(txc_mem_full_reg_n_0),
        .I5(reset2axi_str_txc),
        .O(txc_mem_full_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_10
       (.I0(txc_rd_addr2_pntr__0[7]),
        .I1(txc_mem_wr_addr_0[7]),
        .I2(txc_mem_wr_addr_0[8]),
        .I3(txc_rd_addr2_pntr__0[8]),
        .I4(txc_mem_wr_addr_0[6]),
        .I5(txc_rd_addr2_pntr__0[6]),
        .O(txc_mem_full_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_11
       (.I0(txc_mem_wr_addr_0[5]),
        .I1(txc_rd_addr2_pntr__0[5]),
        .I2(txc_mem_wr_addr_0[3]),
        .I3(txc_rd_addr2_pntr__0[3]),
        .I4(txc_rd_addr2_pntr__0[4]),
        .I5(txc_mem_wr_addr_0[4]),
        .O(txc_mem_full_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_12
       (.I0(txc_mem_wr_addr_0[2]),
        .I1(txc_rd_addr2_pntr__0[2]),
        .I2(txc_mem_wr_addr_0[1]),
        .I3(txc_rd_addr2_pntr__0[1]),
        .I4(txc_rd_addr2_pntr__0[0]),
        .I5(txc_mem_wr_addr_0[0]),
        .O(txc_mem_full_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    txc_mem_full_i_4
       (.I0(txc_mem_full_reg_n_0),
        .I1(compare_addr2_cmplt),
        .I2(compare_addr2_cmplt_dly),
        .O(txc_mem_full1));
  LUT2 #(
    .INIT(4'h9)) 
    txc_mem_full_i_5
       (.I0(txc_rd_addr2_pntr__0[9]),
        .I1(txc_mem_wr_addr[9]),
        .O(txc_mem_full_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_6
       (.I0(txc_mem_wr_addr[7]),
        .I1(txc_rd_addr2_pntr__0[7]),
        .I2(txc_rd_addr2_pntr__0[8]),
        .I3(txc_mem_wr_addr[8]),
        .I4(txc_rd_addr2_pntr__0[6]),
        .I5(txc_mem_wr_addr[6]),
        .O(txc_mem_full_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_7
       (.I0(txc_rd_addr2_pntr__0[5]),
        .I1(txc_mem_wr_addr[5]),
        .I2(txc_rd_addr2_pntr__0[4]),
        .I3(txc_mem_wr_addr[4]),
        .I4(txc_mem_wr_addr[3]),
        .I5(txc_rd_addr2_pntr__0[3]),
        .O(txc_mem_full_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    txc_mem_full_i_8
       (.I0(txc_rd_addr2_pntr__0[2]),
        .I1(txc_mem_wr_addr[2]),
        .I2(txc_rd_addr2_pntr__0[0]),
        .I3(txc_mem_wr_addr[0]),
        .I4(txc_mem_wr_addr[1]),
        .I5(txc_rd_addr2_pntr__0[1]),
        .O(txc_mem_full_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    txc_mem_full_i_9
       (.I0(txc_rd_addr2_pntr__0[9]),
        .I1(txc_mem_wr_addr_0[9]),
        .O(txc_mem_full_i_9_n_0));
  FDRE txc_mem_full_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txc_mem_full_i_1_n_0),
        .Q(txc_mem_full_reg_n_0),
        .R(1'b0));
  CARRY4 txc_mem_full_reg_i_2
       (.CI(1'b0),
        .CO({txc_mem_full_reg_i_2_n_0,txc_mem_full_reg_i_2_n_1,txc_mem_full_reg_i_2_n_2,txc_mem_full_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_txc_mem_full_reg_i_2_O_UNCONNECTED[3:0]),
        .S({txc_mem_full_i_5_n_0,txc_mem_full_i_6_n_0,txc_mem_full_i_7_n_0,txc_mem_full_i_8_n_0}));
  CARRY4 txc_mem_full_reg_i_3
       (.CI(1'b0),
        .CO({txc_mem_full0,txc_mem_full_reg_i_3_n_1,txc_mem_full_reg_i_3_n_2,txc_mem_full_reg_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txc_mem_full_reg_i_3_O_UNCONNECTED[3:0]),
        .S({txc_mem_full_i_9_n_0,txc_mem_full_i_10_n_0,txc_mem_full_i_11_n_0,txc_mem_full_i_12_n_0}));
  LUT2 #(
    .INIT(4'h4)) 
    \txc_mem_wr_addr_0[9]_i_1 
       (.I0(disable_txc_trdy_dly),
        .I1(\FSM_onehot_txc_wr_cs_reg_n_0_[12] ),
        .O(txc_mem_wr_addr_1));
  FDSE \txc_mem_wr_addr_0_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[0]),
        .Q(txc_mem_wr_addr_0[0]),
        .S(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[1]),
        .Q(txc_mem_wr_addr_0[1]),
        .R(reset2axi_str_txc));
  FDSE \txc_mem_wr_addr_0_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[2]),
        .Q(txc_mem_wr_addr_0[2]),
        .S(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[3]),
        .Q(txc_mem_wr_addr_0[3]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[4]),
        .Q(txc_mem_wr_addr_0[4]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[5]),
        .Q(txc_mem_wr_addr_0[5]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[6]),
        .Q(txc_mem_wr_addr_0[6]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[7]),
        .Q(txc_mem_wr_addr_0[7]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[8]),
        .Q(txc_mem_wr_addr_0[8]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_0_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_1_reg__0[9]),
        .Q(txc_mem_wr_addr_0[9]),
        .R(reset2axi_str_txc));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \txc_mem_wr_addr_1[0]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[0]),
        .I1(\txc_mem_wr_addr_1[3]_i_2_n_0 ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \txc_mem_wr_addr_1[1]_i_1 
       (.I0(\txc_mem_wr_addr_1[3]_i_2_n_0 ),
        .I1(txc_mem_wr_addr_1_reg__0[1]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBFEA)) 
    \txc_mem_wr_addr_1[2]_i_1 
       (.I0(\txc_mem_wr_addr_1[3]_i_2_n_0 ),
        .I1(txc_mem_wr_addr_1_reg__0[0]),
        .I2(txc_mem_wr_addr_1_reg__0[1]),
        .I3(txc_mem_wr_addr_1_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \txc_mem_wr_addr_1[3]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[2]),
        .I1(txc_mem_wr_addr_1_reg__0[1]),
        .I2(txc_mem_wr_addr_1_reg__0[0]),
        .I3(txc_mem_wr_addr_1_reg__0[3]),
        .I4(\txc_mem_wr_addr_1[3]_i_2_n_0 ),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \txc_mem_wr_addr_1[3]_i_2 
       (.I0(txc_mem_wr_addr[1]),
        .I1(txc_mem_wr_addr[2]),
        .I2(txc_mem_wr_addr[6]),
        .I3(txc_mem_wr_addr[4]),
        .I4(\txc_mem_wr_addr_1[3]_i_3_n_0 ),
        .O(\txc_mem_wr_addr_1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \txc_mem_wr_addr_1[3]_i_3 
       (.I0(txc_mem_wr_addr[3]),
        .I1(txc_mem_wr_addr[7]),
        .I2(txc_mem_wr_addr[0]),
        .I3(txc_mem_wr_addr[8]),
        .I4(txc_mem_wr_addr[5]),
        .I5(txc_mem_wr_addr[9]),
        .O(\txc_mem_wr_addr_1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \txc_mem_wr_addr_1[4]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[3]),
        .I1(txc_mem_wr_addr_1_reg__0[0]),
        .I2(txc_mem_wr_addr_1_reg__0[1]),
        .I3(txc_mem_wr_addr_1_reg__0[2]),
        .I4(txc_mem_wr_addr_1_reg__0[4]),
        .I5(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \txc_mem_wr_addr_1[5]_i_1 
       (.I0(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .I1(\txc_mem_wr_addr_1[5]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[5]),
        .O(\txc_mem_wr_addr_1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \txc_mem_wr_addr_1[5]_i_2 
       (.I0(txc_mem_wr_addr_1_reg__0[4]),
        .I1(txc_mem_wr_addr_1_reg__0[2]),
        .I2(txc_mem_wr_addr_1_reg__0[1]),
        .I3(txc_mem_wr_addr_1_reg__0[0]),
        .I4(txc_mem_wr_addr_1_reg__0[3]),
        .O(\txc_mem_wr_addr_1[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \txc_mem_wr_addr_1[6]_i_1 
       (.I0(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .I1(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[6]),
        .O(\txc_mem_wr_addr_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \txc_mem_wr_addr_1[7]_i_1 
       (.I0(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .I1(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[6]),
        .I3(txc_mem_wr_addr_1_reg__0[7]),
        .O(\txc_mem_wr_addr_1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \txc_mem_wr_addr_1[8]_i_1 
       (.I0(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .I1(txc_mem_wr_addr_1_reg__0[6]),
        .I2(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I3(txc_mem_wr_addr_1_reg__0[7]),
        .I4(txc_mem_wr_addr_1_reg__0[8]),
        .O(\txc_mem_wr_addr_1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \txc_mem_wr_addr_1[9]_i_1 
       (.I0(txc_mem_wr_addr_1_reg__0[7]),
        .I1(\txc_mem_wr_addr_1[9]_i_2_n_0 ),
        .I2(txc_mem_wr_addr_1_reg__0[6]),
        .I3(txc_mem_wr_addr_1_reg__0[8]),
        .I4(txc_mem_wr_addr_1_reg__0[9]),
        .I5(\txc_mem_wr_addr_1[9]_i_3_n_0 ),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \txc_mem_wr_addr_1[9]_i_2 
       (.I0(txc_mem_wr_addr_1_reg__0[3]),
        .I1(txc_mem_wr_addr_1_reg__0[0]),
        .I2(txc_mem_wr_addr_1_reg__0[1]),
        .I3(txc_mem_wr_addr_1_reg__0[2]),
        .I4(txc_mem_wr_addr_1_reg__0[4]),
        .I5(txc_mem_wr_addr_1_reg__0[5]),
        .O(\txc_mem_wr_addr_1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \txc_mem_wr_addr_1[9]_i_3 
       (.I0(txc_mem_wr_addr[6]),
        .I1(txc_mem_wr_addr[5]),
        .I2(txc_mem_wr_addr[4]),
        .I3(txc_mem_wr_addr[2]),
        .I4(txc_mem_wr_addr[3]),
        .I5(\txc_mem_wr_addr_1[9]_i_4_n_0 ),
        .O(\txc_mem_wr_addr_1[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \txc_mem_wr_addr_1[9]_i_4 
       (.I0(txc_mem_wr_addr[0]),
        .I1(txc_mem_wr_addr[1]),
        .I2(txc_mem_wr_addr[7]),
        .I3(txc_mem_wr_addr[9]),
        .I4(txc_mem_wr_addr[8]),
        .O(\txc_mem_wr_addr_1[9]_i_4_n_0 ));
  FDRE \txc_mem_wr_addr_1_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[0]),
        .Q(txc_mem_wr_addr_1_reg__0[0]),
        .R(reset2axi_str_txc));
  FDSE \txc_mem_wr_addr_1_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[1]),
        .Q(txc_mem_wr_addr_1_reg__0[1]),
        .S(reset2axi_str_txc));
  FDSE \txc_mem_wr_addr_1_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[2]),
        .Q(txc_mem_wr_addr_1_reg__0[2]),
        .S(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[3]),
        .Q(txc_mem_wr_addr_1_reg__0[3]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[4]),
        .Q(txc_mem_wr_addr_1_reg__0[4]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(\txc_mem_wr_addr_1[5]_i_1_n_0 ),
        .Q(txc_mem_wr_addr_1_reg__0[5]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(\txc_mem_wr_addr_1[6]_i_1_n_0 ),
        .Q(txc_mem_wr_addr_1_reg__0[6]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(\txc_mem_wr_addr_1[7]_i_1_n_0 ),
        .Q(txc_mem_wr_addr_1_reg__0[7]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(\txc_mem_wr_addr_1[8]_i_1_n_0 ),
        .Q(txc_mem_wr_addr_1_reg__0[8]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_1_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(p_0_in__1[9]),
        .Q(txc_mem_wr_addr_1_reg__0[9]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[0]),
        .Q(txc_mem_wr_addr[0]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[1]),
        .Q(txc_mem_wr_addr[1]),
        .R(reset2axi_str_txc));
  FDSE \txc_mem_wr_addr_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[2]),
        .Q(txc_mem_wr_addr[2]),
        .S(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[3]),
        .Q(txc_mem_wr_addr[3]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[4]),
        .Q(txc_mem_wr_addr[4]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[5]),
        .Q(txc_mem_wr_addr[5]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[6]),
        .Q(txc_mem_wr_addr[6]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[7]),
        .Q(txc_mem_wr_addr[7]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[8]),
        .Q(txc_mem_wr_addr[8]),
        .R(reset2axi_str_txc));
  FDRE \txc_mem_wr_addr_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_mem_wr_addr_1),
        .D(txc_mem_wr_addr_0[9]),
        .Q(txc_mem_wr_addr[9]),
        .R(reset2axi_str_txc));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    \txc_rd_addr2_pntr[9]_i_1 
       (.I0(addr_2_en_i_2_n_0),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I2(addr_2_en_dly2),
        .I3(txc_we_dly2),
        .I4(compare_addr2_cmplt),
        .I5(txc_rd_addr2_pntr1),
        .O(\txc_rd_addr2_pntr[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \txc_rd_addr2_pntr[9]_i_3 
       (.I0(txc_rd_addr2_pntr_1[9]),
        .I1(Axi_Str_TxC_2_Mem_Dout[9]),
        .O(\txc_rd_addr2_pntr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txc_rd_addr2_pntr[9]_i_4 
       (.I0(txc_rd_addr2_pntr_1[8]),
        .I1(Axi_Str_TxC_2_Mem_Dout[8]),
        .I2(Axi_Str_TxC_2_Mem_Dout[6]),
        .I3(txc_rd_addr2_pntr_1[6]),
        .I4(Axi_Str_TxC_2_Mem_Dout[7]),
        .I5(txc_rd_addr2_pntr_1[7]),
        .O(\txc_rd_addr2_pntr[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txc_rd_addr2_pntr[9]_i_6 
       (.I0(txc_rd_addr2_pntr_1[2]),
        .I1(Axi_Str_TxC_2_Mem_Dout[2]),
        .I2(Axi_Str_TxC_2_Mem_Dout[0]),
        .I3(txc_rd_addr2_pntr_1[0]),
        .I4(Axi_Str_TxC_2_Mem_Dout[1]),
        .I5(txc_rd_addr2_pntr_1[1]),
        .O(\txc_rd_addr2_pntr[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \txc_rd_addr2_pntr_1[9]_i_1 
       (.I0(addr_2_en_i_2_n_0),
        .I1(\FSM_onehot_txc_wr_cs_reg[2]_0 [0]),
        .I2(addr_2_en_dly2),
        .I3(txc_we_dly2),
        .O(txc_rd_addr2_pntr_10));
  FDRE \txc_rd_addr2_pntr_1_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[0]),
        .Q(txc_rd_addr2_pntr_1[0]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[1]),
        .Q(txc_rd_addr2_pntr_1[1]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[2]),
        .Q(txc_rd_addr2_pntr_1[2]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[3]),
        .Q(\txc_rd_addr2_pntr_1_reg[5]_0 [0]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[4]),
        .Q(\txc_rd_addr2_pntr_1_reg[5]_0 [1]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[5]),
        .Q(\txc_rd_addr2_pntr_1_reg[5]_0 [2]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[6]),
        .Q(txc_rd_addr2_pntr_1[6]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[7]),
        .Q(txc_rd_addr2_pntr_1[7]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[8]),
        .Q(txc_rd_addr2_pntr_1[8]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_1_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(txc_rd_addr2_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[9]),
        .Q(txc_rd_addr2_pntr_1[9]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[0] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[0]),
        .Q(txc_rd_addr2_pntr__0[0]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[1] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[1]),
        .Q(txc_rd_addr2_pntr__0[1]),
        .R(reset2axi_str_txc));
  FDSE \txc_rd_addr2_pntr_reg[2] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[2]),
        .Q(txc_rd_addr2_pntr__0[2]),
        .S(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[3] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_1_reg[5]_0 [0]),
        .Q(txc_rd_addr2_pntr__0[3]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[4] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_1_reg[5]_0 [1]),
        .Q(txc_rd_addr2_pntr__0[4]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[5] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(\txc_rd_addr2_pntr_1_reg[5]_0 [2]),
        .Q(txc_rd_addr2_pntr__0[5]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[6] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[6]),
        .Q(txc_rd_addr2_pntr__0[6]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[7] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[7]),
        .Q(txc_rd_addr2_pntr__0[7]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[8] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[8]),
        .Q(txc_rd_addr2_pntr__0[8]),
        .R(reset2axi_str_txc));
  FDRE \txc_rd_addr2_pntr_reg[9] 
       (.C(AXI_STR_TXC_ACLK),
        .CE(\txc_rd_addr2_pntr[9]_i_1_n_0 ),
        .D(txc_rd_addr2_pntr_1[9]),
        .Q(txc_rd_addr2_pntr__0[9]),
        .R(reset2axi_str_txc));
  CARRY4 \txc_rd_addr2_pntr_reg[9]_i_2 
       (.CI(1'b0),
        .CO({txc_rd_addr2_pntr1,\txc_rd_addr2_pntr_reg[9]_i_2_n_1 ,\txc_rd_addr2_pntr_reg[9]_i_2_n_2 ,\txc_rd_addr2_pntr_reg[9]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_txc_rd_addr2_pntr_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({\txc_rd_addr2_pntr[9]_i_3_n_0 ,\txc_rd_addr2_pntr[9]_i_4_n_0 ,compare_addr2_cmplt_reg_0,\txc_rd_addr2_pntr[9]_i_6_n_0 }));
  FDRE txc_we_dly1_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(\Axi_Str_TxC_2_Mem_We_int_reg[0]_0 ),
        .Q(txc_we_dly1),
        .R(1'b0));
  FDRE txc_we_dly2_reg
       (.C(AXI_STR_TXC_ACLK),
        .CE(1'b1),
        .D(txc_we_dly1),
        .Q(txc_we_dly2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    txd_mem_clr_words_i_10
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .O(txd_mem_clr_words_i_10_n_0));
  LUT6 #(
    .INIT(64'hDEEEE7777BBBBDDD)) 
    txd_mem_clr_words_i_11
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I5(\txd_rd_pntr_reg_n_0_[4] ),
        .O(txd_mem_clr_words_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h5777FFFF)) 
    txd_mem_clr_words_i_12
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .O(txd_mem_clr_words_i_12_n_0));
  LUT5 #(
    .INIT(32'h90090960)) 
    txd_mem_clr_words_i_3
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [10]),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [9]),
        .I3(txd_mem_clr_words_i_7_n_0),
        .I4(\txd_rd_pntr_reg_n_0_[9] ),
        .O(txd_mem_clr_words_i_3_n_0));
  LUT5 #(
    .INIT(32'h0000A659)) 
    txd_mem_clr_words_i_4
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(txd_mem_clr_words_i_8_n_0),
        .I3(\txd_rd_pntr_reg_n_0_[8] ),
        .I4(txd_mem_clr_words_i_9_n_0),
        .O(txd_mem_clr_words_i_4_n_0));
  LUT4 #(
    .INIT(16'h0096)) 
    txd_mem_clr_words_i_5
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .I1(txd_mem_clr_words_i_10_n_0),
        .I2(\txd_rd_pntr_reg_n_0_[5] ),
        .I3(txd_mem_clr_words_i_11_n_0),
        .O(txd_mem_clr_words_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090090009000090)) 
    txd_mem_clr_words_i_6
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(\txd_rd_pntr_reg_n_0_[1] ),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(\txd_rd_pntr_reg_n_0_[2] ),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .O(txd_mem_clr_words_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    txd_mem_clr_words_i_7
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I1(txd_mem_clr_words_i_8_n_0),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .O(txd_mem_clr_words_i_7_n_0));
  LUT6 #(
    .INIT(64'h557FFFFFFFFFFFFF)) 
    txd_mem_clr_words_i_8
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .O(txd_mem_clr_words_i_8_n_0));
  LUT5 #(
    .INIT(32'h7BE7DEBD)) 
    txd_mem_clr_words_i_9
       (.I0(\txd_rd_pntr_reg_n_0_[6] ),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I3(txd_mem_clr_words_i_12_n_0),
        .I4(\txd_rd_pntr_reg_n_0_[7] ),
        .O(txd_mem_clr_words_i_9_n_0));
  FDRE txd_mem_clr_words_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_mem_clr_words_reg_1),
        .Q(txd_mem_clr_words_reg_0),
        .R(1'b0));
  CARRY4 txd_mem_clr_words_reg_i_2
       (.CI(1'b0),
        .CO({\axi_str_txd_2_mem_addr_int_reg[10]_1 ,txd_mem_clr_words_reg_i_2_n_1,txd_mem_clr_words_reg_i_2_n_2,txd_mem_clr_words_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txd_mem_clr_words_reg_i_2_O_UNCONNECTED[3:0]),
        .S({txd_mem_clr_words_i_3_n_0,txd_mem_clr_words_i_4_n_0,txd_mem_clr_words_i_5_n_0,txd_mem_clr_words_i_6_n_0}));
  LUT5 #(
    .INIT(32'h000000AE)) 
    txd_mem_full_i_1
       (.I0(txd_mem_full),
        .I1(txd_mem_full_reg_i_2_n_0),
        .I2(tag_en_go_reg_0),
        .I3(\FSM_sequential_txd_wr_cs_reg[4]_1 ),
        .I4(reset2axi_str_txd),
        .O(txd_mem_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h7BE7DEBD)) 
    txd_mem_full_i_10
       (.I0(\txd_rd_pntr_reg_n_0_[6] ),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I3(txd_mem_full_i_9_n_0),
        .I4(\txd_rd_pntr_reg_n_0_[7] ),
        .O(txd_mem_full_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    txd_mem_full_i_11
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .O(txd_mem_full_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hA95556AA)) 
    txd_mem_full_i_12
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .O(txd_mem_full_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    txd_mem_full_i_3
       (.I0(tag_en_go_reg_1),
        .I1(\update_bram_cnt[7]_i_2_n_0 ),
        .O(tag_en_go_reg_0));
  LUT5 #(
    .INIT(32'h09906009)) 
    txd_mem_full_i_4
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [10]),
        .I1(\txd_rd_pntr_reg_n_0_[10] ),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [9]),
        .I3(txd_mem_full_i_8_n_0),
        .I4(\txd_rd_pntr_reg_n_0_[9] ),
        .O(txd_mem_full_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000A6AA5955)) 
    txd_mem_full_i_5
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(txd_mem_full_i_9_n_0),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .I4(\txd_rd_pntr_reg_n_0_[8] ),
        .I5(txd_mem_full_i_10_n_0),
        .O(txd_mem_full_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000090060990)) 
    txd_mem_full_i_6
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .I1(\txd_rd_pntr_reg_n_0_[5] ),
        .I2(\txd_rd_pntr_reg_n_0_[4] ),
        .I3(txd_mem_full_i_11_n_0),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I5(txd_mem_full_i_12_n_0),
        .O(txd_mem_full_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000214848120000)) 
    txd_mem_full_i_7
       (.I0(\txd_rd_pntr_reg_n_0_[2] ),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I5(\txd_rd_pntr_reg_n_0_[0] ),
        .O(txd_mem_full_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    txd_mem_full_i_8
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [8]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [7]),
        .I2(txd_mem_full_i_9_n_0),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [6]),
        .O(txd_mem_full_i_8_n_0));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    txd_mem_full_i_9
       (.I0(\axi_str_txd_2_mem_addr_int_reg[10]_0 [4]),
        .I1(\axi_str_txd_2_mem_addr_int_reg[10]_0 [2]),
        .I2(\axi_str_txd_2_mem_addr_int_reg[10]_0 [0]),
        .I3(\axi_str_txd_2_mem_addr_int_reg[10]_0 [1]),
        .I4(\axi_str_txd_2_mem_addr_int_reg[10]_0 [3]),
        .I5(\axi_str_txd_2_mem_addr_int_reg[10]_0 [5]),
        .O(txd_mem_full_i_9_n_0));
  FDRE txd_mem_full_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_mem_full_i_1_n_0),
        .Q(txd_mem_full),
        .R(1'b0));
  CARRY4 txd_mem_full_reg_i_2
       (.CI(1'b0),
        .CO({txd_mem_full_reg_i_2_n_0,txd_mem_full_reg_i_2_n_1,txd_mem_full_reg_i_2_n_2,txd_mem_full_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_txd_mem_full_reg_i_2_O_UNCONNECTED[3:0]),
        .S({txd_mem_full_i_4_n_0,txd_mem_full_i_5_n_0,txd_mem_full_i_6_n_0,txd_mem_full_i_7_n_0}));
  LUT3 #(
    .INIT(8'h08)) 
    \txd_rd_pntr[10]_i_1 
       (.I0(txd_rd_pntr_10),
        .I1(txd_rd_pntr1),
        .I2(compare_addr0_cmplt),
        .O(txd_rd_pntr));
  LUT4 #(
    .INIT(16'h9009)) 
    \txd_rd_pntr[10]_i_3 
       (.I0(txd_rd_pntr_1[10]),
        .I1(Axi_Str_TxC_2_Mem_Dout[10]),
        .I2(txd_rd_pntr_1[9]),
        .I3(Axi_Str_TxC_2_Mem_Dout[9]),
        .O(\txd_rd_pntr[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txd_rd_pntr[10]_i_4 
       (.I0(txd_rd_pntr_1[8]),
        .I1(Axi_Str_TxC_2_Mem_Dout[8]),
        .I2(Axi_Str_TxC_2_Mem_Dout[7]),
        .I3(txd_rd_pntr_1[7]),
        .I4(Axi_Str_TxC_2_Mem_Dout[6]),
        .I5(txd_rd_pntr_1[6]),
        .O(\txd_rd_pntr[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \txd_rd_pntr[10]_i_6 
       (.I0(txd_rd_pntr_1[2]),
        .I1(Axi_Str_TxC_2_Mem_Dout[2]),
        .I2(Axi_Str_TxC_2_Mem_Dout[1]),
        .I3(txd_rd_pntr_1[1]),
        .I4(Axi_Str_TxC_2_Mem_Dout[0]),
        .I5(txd_rd_pntr_1[0]),
        .O(\txd_rd_pntr[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \txd_rd_pntr_1[10]_i_1 
       (.I0(set_txc_addr_0),
        .I1(txc_addr_0_dly2),
        .I2(txc_we_dly2),
        .O(txd_rd_pntr_10));
  FDRE \txd_rd_pntr_1_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[0]),
        .Q(txd_rd_pntr_1[0]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[10]),
        .Q(txd_rd_pntr_1[10]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[1]),
        .Q(txd_rd_pntr_1[1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[2]),
        .Q(txd_rd_pntr_1[2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[3]),
        .Q(\txd_rd_pntr_1_reg[5]_0 [0]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[4]),
        .Q(\txd_rd_pntr_1_reg[5]_0 [1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[5]),
        .Q(\txd_rd_pntr_1_reg[5]_0 [2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[6]),
        .Q(txd_rd_pntr_1[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[7]),
        .Q(txd_rd_pntr_1[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[8]),
        .Q(txd_rd_pntr_1[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_1_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_10),
        .D(Axi_Str_TxC_2_Mem_Dout[9]),
        .Q(txd_rd_pntr_1[9]),
        .R(reset2axi_str_txd));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    \txd_rd_pntr_hold[10]_i_1 
       (.I0(txd_mem_full),
        .I1(txc_addr_0_dly2),
        .I2(axi_str_txc_tready_int_i_4_n_0),
        .I3(\txd_rd_pntr_hold[10]_i_2_n_0 ),
        .I4(update_rd_pntrs),
        .O(txd_rd_pntr_hold));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \txd_rd_pntr_hold[10]_i_2 
       (.I0(txd_wr_cs[4]),
        .I1(Q),
        .I2(txd_wr_cs[3]),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[0]),
        .O(\txd_rd_pntr_hold[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \txd_rd_pntr_hold_plus3[10]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ),
        .I4(\txd_rd_pntr_reg_n_0_[6] ),
        .I5(\txd_rd_pntr_reg_n_0_[8] ),
        .O(\txd_rd_pntr_hold_plus3[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \txd_rd_pntr_hold_plus3[10]_i_2 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(\txd_rd_pntr_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .I4(\txd_rd_pntr_reg_n_0_[3] ),
        .I5(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \txd_rd_pntr_hold_plus3[1]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[1] ),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\txd_rd_pntr_hold_plus3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \txd_rd_pntr_hold_plus3[2]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[2] ),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\txd_rd_pntr_hold_plus3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \txd_rd_pntr_hold_plus3[3]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\txd_rd_pntr_reg_n_0_[0] ),
        .I2(\txd_rd_pntr_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .O(\txd_rd_pntr_hold_plus3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \txd_rd_pntr_hold_plus3[4]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_reg_n_0_[2] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .I4(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\txd_rd_pntr_hold_plus3[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \txd_rd_pntr_hold_plus3[5]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[5] ),
        .I1(\txd_rd_pntr_reg_n_0_[4] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .I4(\txd_rd_pntr_reg_n_0_[2] ),
        .I5(\txd_rd_pntr_reg_n_0_[3] ),
        .O(\txd_rd_pntr_hold_plus3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txd_rd_pntr_hold_plus3[6]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[6] ),
        .I1(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ),
        .O(\txd_rd_pntr_hold_plus3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \txd_rd_pntr_hold_plus3[7]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ),
        .O(\txd_rd_pntr_hold_plus3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \txd_rd_pntr_hold_plus3[8]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[8] ),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(\txd_rd_pntr_hold_plus3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \txd_rd_pntr_hold_plus3[9]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_reg_n_0_[6] ),
        .I3(\txd_rd_pntr_hold_plus3[10]_i_2_n_0 ),
        .I4(\txd_rd_pntr_reg_n_0_[7] ),
        .O(\txd_rd_pntr_hold_plus3[9]_i_1_n_0 ));
  FDRE \txd_rd_pntr_hold_plus3_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[10]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[10]),
        .R(reset2axi_str_txd));
  FDSE \txd_rd_pntr_hold_plus3_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[1]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[1]),
        .S(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[2]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[2]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[3]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[3]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[4]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[5]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[6]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[7]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[8]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus3_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus3[9]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus3[9]),
        .R(reset2axi_str_txd));
  LUT1 #(
    .INIT(2'h1)) 
    \txd_rd_pntr_hold_plus9[0]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\txd_rd_pntr_hold_plus9[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \txd_rd_pntr_hold_plus9[10]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[10] ),
        .I1(\txd_rd_pntr_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_reg_n_0_[7] ),
        .I3(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ),
        .I4(\txd_rd_pntr_reg_n_0_[6] ),
        .I5(\txd_rd_pntr_reg_n_0_[8] ),
        .O(\txd_rd_pntr_hold_plus9[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    \txd_rd_pntr_hold_plus9[10]_i_2 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .I4(\txd_rd_pntr_reg_n_0_[4] ),
        .I5(\txd_rd_pntr_reg_n_0_[5] ),
        .O(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txd_rd_pntr_hold_plus9[1]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[0] ),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .O(\txd_rd_pntr_hold_plus9[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \txd_rd_pntr_hold_plus9[2]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[2] ),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\txd_rd_pntr_hold_plus9[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \txd_rd_pntr_hold_plus9[3]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[3] ),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[1] ),
        .O(\txd_rd_pntr_hold_plus9[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h55556AAA)) 
    \txd_rd_pntr_hold_plus9[4]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .I3(\txd_rd_pntr_reg_n_0_[2] ),
        .I4(\txd_rd_pntr_reg_n_0_[3] ),
        .O(\txd_rd_pntr_hold_plus9[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h56666666AAAAAAAA)) 
    \txd_rd_pntr_hold_plus9[5]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[5] ),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_reg_n_0_[2] ),
        .I3(\txd_rd_pntr_reg_n_0_[0] ),
        .I4(\txd_rd_pntr_reg_n_0_[1] ),
        .I5(\txd_rd_pntr_reg_n_0_[4] ),
        .O(\txd_rd_pntr_hold_plus9[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txd_rd_pntr_hold_plus9[6]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[6] ),
        .I1(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ),
        .O(\txd_rd_pntr_hold_plus9[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \txd_rd_pntr_hold_plus9[7]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[7] ),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ),
        .O(\txd_rd_pntr_hold_plus9[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \txd_rd_pntr_hold_plus9[8]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[8] ),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ),
        .I3(\txd_rd_pntr_reg_n_0_[6] ),
        .O(\txd_rd_pntr_hold_plus9[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \txd_rd_pntr_hold_plus9[9]_i_1 
       (.I0(\txd_rd_pntr_reg_n_0_[9] ),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_reg_n_0_[6] ),
        .I3(\txd_rd_pntr_hold_plus9[10]_i_2_n_0 ),
        .I4(\txd_rd_pntr_reg_n_0_[7] ),
        .O(\txd_rd_pntr_hold_plus9[9]_i_1_n_0 ));
  FDSE \txd_rd_pntr_hold_plus9_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[0]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[0]),
        .S(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[10]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[10]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[1]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[1]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[2]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[2]),
        .R(reset2axi_str_txd));
  FDSE \txd_rd_pntr_hold_plus9_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[3]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[3]),
        .S(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[4]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[4]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[5]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[5]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[6]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[6]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[7]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[7]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[8]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[8]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_plus9_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_hold_plus9[9]_i_1_n_0 ),
        .Q(txd_rd_pntr_hold_plus9[9]),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[0] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[10] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[1] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[2] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[3] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[4] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[5] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[6] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[7] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[8] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_hold_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr_hold),
        .D(\txd_rd_pntr_reg_n_0_[9] ),
        .Q(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[0]),
        .Q(\txd_rd_pntr_reg_n_0_[0] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[10]),
        .Q(\txd_rd_pntr_reg_n_0_[10] ),
        .R(reset2axi_str_txd));
  CARRY4 \txd_rd_pntr_reg[10]_i_2 
       (.CI(1'b0),
        .CO({txd_rd_pntr1,\txd_rd_pntr_reg[10]_i_2_n_1 ,\txd_rd_pntr_reg[10]_i_2_n_2 ,\txd_rd_pntr_reg[10]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_txd_rd_pntr_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({\txd_rd_pntr[10]_i_3_n_0 ,\txd_rd_pntr[10]_i_4_n_0 ,S,\txd_rd_pntr[10]_i_6_n_0 }));
  FDRE \txd_rd_pntr_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[1]),
        .Q(\txd_rd_pntr_reg_n_0_[1] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[2]),
        .Q(\txd_rd_pntr_reg_n_0_[2] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(\txd_rd_pntr_1_reg[5]_0 [0]),
        .Q(\txd_rd_pntr_reg_n_0_[3] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(\txd_rd_pntr_1_reg[5]_0 [1]),
        .Q(\txd_rd_pntr_reg_n_0_[4] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(\txd_rd_pntr_1_reg[5]_0 [2]),
        .Q(\txd_rd_pntr_reg_n_0_[5] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[6]),
        .Q(\txd_rd_pntr_reg_n_0_[6] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[7]),
        .Q(\txd_rd_pntr_reg_n_0_[7] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[8]),
        .Q(\txd_rd_pntr_reg_n_0_[8] ),
        .R(reset2axi_str_txd));
  FDRE \txd_rd_pntr_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(txd_rd_pntr),
        .D(txd_rd_pntr_1[9]),
        .Q(\txd_rd_pntr_reg_n_0_[9] ),
        .R(reset2axi_str_txd));
  LUT6 #(
    .INIT(64'h00000000AAAAAAEA)) 
    txd_rdy_i_1
       (.I0(txd_rdy),
        .I1(txd_rdy_i_2_n_0),
        .I2(compare_addr0_cmplt),
        .I3(txd_wr_cs[1]),
        .I4(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I5(SR),
        .O(txd_rdy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    txd_rdy_i_2
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[4]),
        .O(txd_rdy_i_2_n_0));
  FDRE txd_rdy_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_rdy_i_1_n_0),
        .Q(txd_rdy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00808888)) 
    txd_throttle_dly_i_1
       (.I0(\FSM_sequential_txd_wr_cs[2]_i_4_n_0 ),
        .I1(txd_throttle_dly_i_2_n_0),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I4(txd_throttle_dly_i_3_n_0),
        .I5(txd_throttle_dly_i_4_n_0),
        .O(txd_throttle));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    txd_throttle_dly_i_2
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[3]),
        .O(txd_throttle_dly_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    txd_throttle_dly_i_3
       (.I0(decode_dly4),
        .I1(txd_throttle_dly_i_5_n_0),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tlast_1_reg_0),
        .O(txd_throttle_dly_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000070)) 
    txd_throttle_dly_i_4
       (.I0(txd_throttle_dly),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(txd_wr_cs[4]),
        .I3(\axi_str_txd_2_mem_we_int[3]_i_4_n_0 ),
        .I4(\FSM_sequential_txd_wr_cs[0]_i_17_n_0 ),
        .I5(txd_throttle_dly_i_6_n_0),
        .O(txd_throttle_dly_i_4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    txd_throttle_dly_i_5
       (.I0(axi_str_txd_tstrb_2[1]),
        .I1(axi_str_txd_tvalid_dly0),
        .I2(axi_str_txd_tstrb_2[0]),
        .I3(axi_str_txd_tstrb_2[3]),
        .I4(axi_str_txd_tstrb_2[2]),
        .O(txd_throttle_dly_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000332000)) 
    txd_throttle_dly_i_6
       (.I0(\end_addr_byte_offset[1]_i_2_n_0 ),
        .I1(txd_wr_cs[4]),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(Q),
        .I5(txd_wr_cs[3]),
        .O(txd_throttle_dly_i_6_n_0));
  FDRE txd_throttle_dly_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(txd_throttle),
        .Q(txd_throttle_dly),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \update_bram_cnt[0]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .O(update_bram_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[1]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[0] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .O(update_bram_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \update_bram_cnt[2]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[2] ),
        .I1(\update_bram_cnt_reg_n_0_[1] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .O(update_bram_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \update_bram_cnt[3]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[3] ),
        .I1(\update_bram_cnt_reg_n_0_[0] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[2] ),
        .O(update_bram_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \update_bram_cnt[4]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[4] ),
        .I1(\update_bram_cnt_reg_n_0_[2] ),
        .I2(\update_bram_cnt_reg_n_0_[1] ),
        .I3(\update_bram_cnt_reg_n_0_[0] ),
        .I4(\update_bram_cnt_reg_n_0_[3] ),
        .O(update_bram_cnt[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \update_bram_cnt[5]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[5] ),
        .I1(\update_bram_cnt_reg_n_0_[3] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[2] ),
        .I5(\update_bram_cnt_reg_n_0_[4] ),
        .O(update_bram_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \update_bram_cnt[6]_i_1 
       (.I0(\update_bram_cnt_reg_n_0_[6] ),
        .I1(\update_bram_cnt[7]_i_8_n_0 ),
        .O(update_bram_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \update_bram_cnt[7]_i_10 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(axi_str_txd_tready_int_dly),
        .I2(axi_str_txd_tlast_dly0),
        .I3(Q),
        .O(\update_bram_cnt[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044EE444C)) 
    \update_bram_cnt[7]_i_11 
       (.I0(vlan_sel),
        .I1(axi_str_txd_tlast_2),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I4(axi_str_txd_tlast_dly0),
        .I5(\FSM_sequential_txd_wr_cs[1]_i_3_n_0 ),
        .O(\update_bram_cnt[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \update_bram_cnt[7]_i_12 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[3]),
        .O(\update_bram_cnt[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFABAAAA)) 
    \update_bram_cnt[7]_i_13 
       (.I0(txd_wr_cs[4]),
        .I1(axi_str_txd_tlast_dly0),
        .I2(axi_str_txd_tlast_2),
        .I3(\FSM_sequential_txd_wr_cs[2]_i_7_n_0 ),
        .I4(txd_wr_cs[1]),
        .O(\update_bram_cnt[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h3700)) 
    \update_bram_cnt[7]_i_14 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I3(vlan_sel),
        .O(\update_bram_cnt[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hF4440000)) 
    \update_bram_cnt[7]_i_15 
       (.I0(txd_wr_cs[3]),
        .I1(ignore_tvalid_dly),
        .I2(axi_str_txd_tvalid_dly0),
        .I3(axi_str_txd_tready_int_dly),
        .I4(Q),
        .O(\update_bram_cnt[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \update_bram_cnt[7]_i_16 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(vlan_sel),
        .I3(txd_wr_cs[1]),
        .I4(txd_wr_cs[0]),
        .I5(axi_str_txd_tlast_1_reg_0),
        .O(\update_bram_cnt[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0B0FFFFFFFFF)) 
    \update_bram_cnt[7]_i_17 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I2(axi_str_txd_tlast_2),
        .I3(axi_str_txd_tlast_dly0),
        .I4(txd_wr_cs[0]),
        .I5(txd_wr_cs[3]),
        .O(\update_bram_cnt[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \update_bram_cnt[7]_i_18 
       (.I0(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I1(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I2(axi_str_txd_tlast_2),
        .I3(vlan_sel),
        .O(\update_bram_cnt[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \update_bram_cnt[7]_i_19 
       (.I0(axi_str_txd_tvalid_dly0),
        .I1(ignore_txd_tvalid),
        .O(\update_bram_cnt[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h54554444)) 
    \update_bram_cnt[7]_i_2 
       (.I0(txd_wr_cs[4]),
        .I1(\update_bram_cnt[7]_i_5_n_0 ),
        .I2(\update_bram_cnt[7]_i_6_n_0 ),
        .I3(\update_bram_cnt[7]_i_7_n_0 ),
        .I4(txd_wr_cs[1]),
        .O(\update_bram_cnt[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \update_bram_cnt[7]_i_20 
       (.I0(txd_wr_cs[3]),
        .I1(Q),
        .O(\update_bram_cnt[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \update_bram_cnt[7]_i_3 
       (.I0(\update_bram_cnt[7]_i_8_n_0 ),
        .I1(\update_bram_cnt_reg_n_0_[6] ),
        .O(update_bram_cnt[7]));
  LUT6 #(
    .INIT(64'h000000001111FF1F)) 
    \update_bram_cnt[7]_i_4 
       (.I0(\FSM_sequential_txd_wr_cs_reg[0]_0 ),
        .I1(\update_bram_cnt[7]_i_9_n_0 ),
        .I2(\update_bram_cnt[7]_i_10_n_0 ),
        .I3(\update_bram_cnt[7]_i_11_n_0 ),
        .I4(\update_bram_cnt[7]_i_12_n_0 ),
        .I5(\update_bram_cnt[7]_i_13_n_0 ),
        .O(\FSM_sequential_txd_wr_cs_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000CFFFF000C000D)) 
    \update_bram_cnt[7]_i_5 
       (.I0(\update_bram_cnt[7]_i_14_n_0 ),
        .I1(\update_bram_cnt[7]_i_15_n_0 ),
        .I2(txd_wr_cs[0]),
        .I3(txd_wr_cs[1]),
        .I4(\FSM_sequential_txd_wr_cs[2]_i_7_n_0 ),
        .I5(\update_bram_cnt[7]_i_16_n_0 ),
        .O(\update_bram_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000004FF00000404)) 
    \update_bram_cnt[7]_i_6 
       (.I0(\update_bram_cnt[7]_i_17_n_0 ),
        .I1(\update_bram_cnt[7]_i_18_n_0 ),
        .I2(\update_bram_cnt[7]_i_19_n_0 ),
        .I3(txd_wr_cs[3]),
        .I4(Q),
        .I5(\end_addr_byte_offset[1]_i_2_n_0 ),
        .O(\update_bram_cnt[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5F5FFF7)) 
    \update_bram_cnt[7]_i_7 
       (.I0(txd_wr_cs[0]),
        .I1(vlan_sel),
        .I2(\update_bram_cnt[7]_i_20_n_0 ),
        .I3(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [1]),
        .I4(\GEN_TAG0_HIT.tag0TotalHit_reg_0 [0]),
        .I5(\update_bram_cnt[7]_i_19_n_0 ),
        .O(\update_bram_cnt[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \update_bram_cnt[7]_i_8 
       (.I0(\update_bram_cnt_reg_n_0_[5] ),
        .I1(\update_bram_cnt_reg_n_0_[3] ),
        .I2(\update_bram_cnt_reg_n_0_[0] ),
        .I3(\update_bram_cnt_reg_n_0_[1] ),
        .I4(\update_bram_cnt_reg_n_0_[2] ),
        .I5(\update_bram_cnt_reg_n_0_[4] ),
        .O(\update_bram_cnt[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F1FD00FD)) 
    \update_bram_cnt[7]_i_9 
       (.I0(axi_str_txd_tlast_dly0),
        .I1(\FSM_sequential_txd_wr_cs[1]_i_9_n_0 ),
        .I2(\FSM_sequential_txd_wr_cs[2]_i_7_n_0 ),
        .I3(axi_str_txd_tlast_1_reg_0),
        .I4(\update_bram_cnt[7]_i_20_n_0 ),
        .I5(txd_wr_cs[1]),
        .O(\update_bram_cnt[7]_i_9_n_0 ));
  FDRE \update_bram_cnt_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[0]),
        .Q(\update_bram_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[1]),
        .Q(\update_bram_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[2]),
        .Q(\update_bram_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[3]),
        .Q(\update_bram_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[4]),
        .Q(\update_bram_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[5]),
        .Q(\update_bram_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[6]),
        .Q(\update_bram_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \update_bram_cnt_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(\update_bram_cnt[7]_i_2_n_0 ),
        .D(update_bram_cnt[7]),
        .Q(p_0_in),
        .R(SR));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[10]_i_10 
       (.I0(update_cnt[7]),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .O(\update_cnt[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \update_cnt[10]_i_11 
       (.I0(update_cnt[9]),
        .I1(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_reg_n_0_[9] ),
        .I3(\txd_rd_pntr_reg_n_0_[10] ),
        .I4(\txd_rd_pntr_hold_reg_n_0_[10] ),
        .I5(update_cnt[10]),
        .O(\update_cnt[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[10]_i_12 
       (.I0(\update_cnt[10]_i_9_n_0 ),
        .I1(\txd_rd_pntr_reg_n_0_[9] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[9] ),
        .I3(update_cnt[9]),
        .O(\update_cnt[10]_i_12_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[10]_i_13 
       (.I0(update_cnt[8]),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .I3(\update_cnt[10]_i_10_n_0 ),
        .O(\update_cnt[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \update_cnt[10]_i_14 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_35_n_0 ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .O(\update_cnt[10]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \update_cnt[10]_i_15 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .O(\update_cnt[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000002020FF20)) 
    \update_cnt[10]_i_2 
       (.I0(\update_cnt[10]_i_4_n_0 ),
        .I1(halt_pntr_update1),
        .I2(\update_cnt[10]_i_5_n_0 ),
        .I3(\update_cnt[10]_i_6_n_0 ),
        .I4(\update_cnt[10]_i_7_n_0 ),
        .I5(\update_cnt[10]_i_8_n_0 ),
        .O(update_rd_pntrs));
  LUT5 #(
    .INIT(32'h02175717)) 
    \update_cnt[10]_i_4 
       (.I0(\FSM_sequential_txd_wr_cs[0]_i_15_n_0 ),
        .I1(update_rd_pntrs1),
        .I2(txd_wr_ns1),
        .I3(\FSM_sequential_txd_wr_cs[0]_i_12_n_0 ),
        .I4(update_rd_pntrs156_in),
        .O(\update_cnt[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \update_cnt[10]_i_5 
       (.I0(txd_wr_cs[3]),
        .I1(txd_wr_cs[4]),
        .O(\update_cnt[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \update_cnt[10]_i_6 
       (.I0(txd_wr_cs[4]),
        .I1(txd_wr_cs[3]),
        .I2(axi_str_txd_tready_int_i_7_n_0),
        .I3(halt_pntr_update1),
        .O(\update_cnt[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFF8FFF8F0080)) 
    \update_cnt[10]_i_7 
       (.I0(update_rd_pntrs156_in),
        .I1(axi_str_txd_tlast_1_i_10_n_0),
        .I2(\update_cnt[10]_i_14_n_0 ),
        .I3(\update_cnt[10]_i_15_n_0 ),
        .I4(update_rd_pntrs1),
        .I5(update_rd_pntrs1121_in),
        .O(\update_cnt[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFF7E)) 
    \update_cnt[10]_i_8 
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[3]),
        .I2(Q),
        .I3(txd_wr_cs[1]),
        .O(\update_cnt[10]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[10]_i_9 
       (.I0(update_cnt[8]),
        .I1(\txd_rd_pntr_reg_n_0_[8] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[8] ),
        .O(\update_cnt[10]_i_9_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[3]_i_2 
       (.I0(update_cnt[2]),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .O(\update_cnt[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[3]_i_3 
       (.I0(update_cnt[1]),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .O(\update_cnt[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \update_cnt[3]_i_4 
       (.I0(update_cnt[0]),
        .I1(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .O(\update_cnt[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[3]_i_5 
       (.I0(update_cnt[3]),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .I3(\update_cnt[3]_i_2_n_0 ),
        .O(\update_cnt[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[3]_i_6 
       (.I0(update_cnt[2]),
        .I1(\txd_rd_pntr_reg_n_0_[2] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[2] ),
        .I3(\update_cnt[3]_i_3_n_0 ),
        .O(\update_cnt[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96966996)) 
    \update_cnt[3]_i_7 
       (.I0(update_cnt[1]),
        .I1(\txd_rd_pntr_reg_n_0_[1] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[1] ),
        .I3(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I4(update_cnt[0]),
        .O(\update_cnt[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \update_cnt[3]_i_8 
       (.I0(\txd_rd_pntr_hold_reg_n_0_[0] ),
        .I1(update_cnt[0]),
        .I2(\txd_rd_pntr_reg_n_0_[0] ),
        .O(\update_cnt[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[7]_i_2 
       (.I0(update_cnt[6]),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .O(\update_cnt[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[7]_i_3 
       (.I0(update_cnt[5]),
        .I1(\txd_rd_pntr_reg_n_0_[5] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .O(\update_cnt[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \update_cnt[7]_i_4 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I2(update_cnt[4]),
        .O(\update_cnt[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \update_cnt[7]_i_5 
       (.I0(update_cnt[3]),
        .I1(\txd_rd_pntr_reg_n_0_[3] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[3] ),
        .O(\update_cnt[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[7]_i_6 
       (.I0(update_cnt[7]),
        .I1(\txd_rd_pntr_reg_n_0_[7] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[7] ),
        .I3(\update_cnt[7]_i_2_n_0 ),
        .O(\update_cnt[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[7]_i_7 
       (.I0(update_cnt[6]),
        .I1(\txd_rd_pntr_reg_n_0_[6] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[6] ),
        .I3(\update_cnt[7]_i_3_n_0 ),
        .O(\update_cnt[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[7]_i_8 
       (.I0(update_cnt[5]),
        .I1(\txd_rd_pntr_reg_n_0_[5] ),
        .I2(\txd_rd_pntr_hold_reg_n_0_[5] ),
        .I3(\update_cnt[7]_i_4_n_0 ),
        .O(\update_cnt[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \update_cnt[7]_i_9 
       (.I0(\txd_rd_pntr_reg_n_0_[4] ),
        .I1(\txd_rd_pntr_hold_reg_n_0_[4] ),
        .I2(update_cnt[4]),
        .I3(\update_cnt[7]_i_5_n_0 ),
        .O(\update_cnt[7]_i_9_n_0 ));
  FDRE \update_cnt_reg[0] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[3]_i_1_n_7 ),
        .Q(update_cnt[0]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[10] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[10]_i_3_n_5 ),
        .Q(update_cnt[10]),
        .R(\update_cnt_reg[10]_0 ));
  CARRY4 \update_cnt_reg[10]_i_3 
       (.CI(\update_cnt_reg[7]_i_1_n_0 ),
        .CO({\NLW_update_cnt_reg[10]_i_3_CO_UNCONNECTED [3:2],\update_cnt_reg[10]_i_3_n_2 ,\update_cnt_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\update_cnt[10]_i_9_n_0 ,\update_cnt[10]_i_10_n_0 }),
        .O({\NLW_update_cnt_reg[10]_i_3_O_UNCONNECTED [3],\update_cnt_reg[10]_i_3_n_5 ,\update_cnt_reg[10]_i_3_n_6 ,\update_cnt_reg[10]_i_3_n_7 }),
        .S({1'b0,\update_cnt[10]_i_11_n_0 ,\update_cnt[10]_i_12_n_0 ,\update_cnt[10]_i_13_n_0 }));
  FDRE \update_cnt_reg[1] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[3]_i_1_n_6 ),
        .Q(update_cnt[1]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[2] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[3]_i_1_n_5 ),
        .Q(update_cnt[2]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[3] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[3]_i_1_n_4 ),
        .Q(update_cnt[3]),
        .R(\update_cnt_reg[10]_0 ));
  CARRY4 \update_cnt_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\update_cnt_reg[3]_i_1_n_0 ,\update_cnt_reg[3]_i_1_n_1 ,\update_cnt_reg[3]_i_1_n_2 ,\update_cnt_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\update_cnt[3]_i_2_n_0 ,\update_cnt[3]_i_3_n_0 ,\update_cnt[3]_i_4_n_0 ,\txd_rd_pntr_reg_n_0_[0] }),
        .O({\update_cnt_reg[3]_i_1_n_4 ,\update_cnt_reg[3]_i_1_n_5 ,\update_cnt_reg[3]_i_1_n_6 ,\update_cnt_reg[3]_i_1_n_7 }),
        .S({\update_cnt[3]_i_5_n_0 ,\update_cnt[3]_i_6_n_0 ,\update_cnt[3]_i_7_n_0 ,\update_cnt[3]_i_8_n_0 }));
  FDRE \update_cnt_reg[4] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[7]_i_1_n_7 ),
        .Q(update_cnt[4]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[5] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[7]_i_1_n_6 ),
        .Q(update_cnt[5]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[6] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[7]_i_1_n_5 ),
        .Q(update_cnt[6]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[7] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[7]_i_1_n_4 ),
        .Q(update_cnt[7]),
        .R(\update_cnt_reg[10]_0 ));
  CARRY4 \update_cnt_reg[7]_i_1 
       (.CI(\update_cnt_reg[3]_i_1_n_0 ),
        .CO({\update_cnt_reg[7]_i_1_n_0 ,\update_cnt_reg[7]_i_1_n_1 ,\update_cnt_reg[7]_i_1_n_2 ,\update_cnt_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\update_cnt[7]_i_2_n_0 ,\update_cnt[7]_i_3_n_0 ,\update_cnt[7]_i_4_n_0 ,\update_cnt[7]_i_5_n_0 }),
        .O({\update_cnt_reg[7]_i_1_n_4 ,\update_cnt_reg[7]_i_1_n_5 ,\update_cnt_reg[7]_i_1_n_6 ,\update_cnt_reg[7]_i_1_n_7 }),
        .S({\update_cnt[7]_i_6_n_0 ,\update_cnt[7]_i_7_n_0 ,\update_cnt[7]_i_8_n_0 ,\update_cnt[7]_i_9_n_0 }));
  FDRE \update_cnt_reg[8] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[10]_i_3_n_7 ),
        .Q(update_cnt[8]),
        .R(\update_cnt_reg[10]_0 ));
  FDRE \update_cnt_reg[9] 
       (.C(AXI_STR_TXD_ACLK),
        .CE(update_rd_pntrs),
        .D(\update_cnt_reg[10]_i_3_n_6 ),
        .Q(update_cnt[9]),
        .R(\update_cnt_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h1000100C10001000)) 
    wrote_first_packet_i_2
       (.I0(\FSM_onehot_txc_wr_cs[10]_i_2_n_0 ),
        .I1(txd_wr_cs[4]),
        .I2(Q),
        .I3(txd_wr_cs[3]),
        .I4(wrote_first_packet_i_6_n_0),
        .I5(\update_cnt[10]_i_7_n_0 ),
        .O(\FSM_sequential_txd_wr_cs_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h1)) 
    wrote_first_packet_i_3
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[1]),
        .O(\FSM_sequential_txd_wr_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    wrote_first_packet_i_4
       (.I0(txd_wr_cs[4]),
        .I1(Q),
        .I2(txd_wr_cs[1]),
        .O(\FSM_sequential_txd_wr_cs_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h7)) 
    wrote_first_packet_i_5
       (.I0(txd_wr_cs[0]),
        .I1(txd_wr_cs[3]),
        .O(\FSM_sequential_txd_wr_cs_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wrote_first_packet_i_6
       (.I0(halt_pntr_update1),
        .I1(axi_str_txd_tready_int_i_7_n_0),
        .O(wrote_first_packet_i_6_n_0));
  FDRE wrote_first_packet_reg
       (.C(AXI_STR_TXD_ACLK),
        .CE(1'b1),
        .D(wrote_first_packet_reg_0),
        .Q(wrote_first_packet),
        .R(reset2axi_str_txd));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module bd_6e76_eth_buf_0_updn_cntr
   (D,
    \count_reg[2]_0 ,
    \FSM_sequential_rxs_axistream_current_state_reg[0] ,
    \FSM_sequential_rxs_axistream_current_state_reg[1] ,
    \FSM_onehot_rxd_axistream_current_state_reg[0] ,
    AXI_STR_RXD_LAST,
    \count_reg[4]_0 ,
    out,
    reset2axi_str_rxd,
    AXI_STR_RXD_READY,
    Q,
    CO,
    \FSM_onehot_rxd_axistream_current_state_reg[2] ,
    \rxd_mem_last_read_out_ptr_reg_reg[0] ,
    \rxd_mem_addr_cntr_reg[0] ,
    E,
    AXI_STR_RXD_ACLK);
  output [2:0]D;
  output \count_reg[2]_0 ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  output [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  output AXI_STR_RXD_LAST;
  input \count_reg[4]_0 ;
  input out;
  input reset2axi_str_rxd;
  input AXI_STR_RXD_READY;
  input [6:0]Q;
  input [0:0]CO;
  input \FSM_onehot_rxd_axistream_current_state_reg[2] ;
  input [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;
  input [0:0]\rxd_mem_addr_cntr_reg[0] ;
  input [0:0]E;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire AXI_STR_RXD_LAST;
  wire AXI_STR_RXD_LAST_INST_0_i_1_n_0;
  wire AXI_STR_RXD_READY;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rxd_axistream_current_state[7]_i_3_n_0 ;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[0] ;
  wire \FSM_onehot_rxd_axistream_current_state_reg[2] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[0] ;
  wire [0:0]\FSM_sequential_rxs_axistream_current_state_reg[1] ;
  wire [6:0]Q;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[5]_i_3_n_0 ;
  wire \count_reg[2]_0 ;
  wire \count_reg[4]_0 ;
  wire [0:5]fifoDataCount;
  wire out;
  wire reset2axi_str_rxd;
  wire [0:0]\rxd_mem_addr_cntr_reg[0] ;
  wire \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ;
  wire [4:0]\rxd_mem_last_read_out_ptr_reg_reg[0] ;

  LUT6 #(
    .INIT(64'h0010000000000000)) 
    AXI_STR_RXD_LAST_INST_0
       (.I0(fifoDataCount[2]),
        .I1(fifoDataCount[1]),
        .I2(Q[3]),
        .I3(fifoDataCount[0]),
        .I4(fifoDataCount[5]),
        .I5(AXI_STR_RXD_LAST_INST_0_i_1_n_0),
        .O(AXI_STR_RXD_LAST));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    AXI_STR_RXD_LAST_INST_0_i_1
       (.I0(fifoDataCount[4]),
        .I1(fifoDataCount[3]),
        .O(AXI_STR_RXD_LAST_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEFEEEFEEEEEEEE)) 
    \FSM_onehot_rxd_axistream_current_state[2]_i_1 
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(\count_reg[2]_0 ),
        .I3(CO),
        .I4(\FSM_onehot_rxd_axistream_current_state_reg[2] ),
        .I5(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_rxd_axistream_current_state[6]_i_1 
       (.I0(\count_reg[2]_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rxd_axistream_current_state[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000FFFF00008000)) 
    \FSM_onehot_rxd_axistream_current_state[7]_i_2 
       (.I0(\FSM_onehot_rxd_axistream_current_state[7]_i_3_n_0 ),
        .I1(fifoDataCount[3]),
        .I2(fifoDataCount[1]),
        .I3(fifoDataCount[2]),
        .I4(\FSM_onehot_rxd_axistream_current_state_reg[2] ),
        .I5(fifoDataCount[0]),
        .O(\count_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_rxd_axistream_current_state[7]_i_3 
       (.I0(fifoDataCount[4]),
        .I1(fifoDataCount[5]),
        .O(\FSM_onehot_rxd_axistream_current_state[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(fifoDataCount[5]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \count[1]_i_1 
       (.I0(fifoDataCount[5]),
        .I1(fifoDataCount[4]),
        .I2(AXI_STR_RXD_READY),
        .I3(out),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hA96A6A6A)) 
    \count[2]_i_1 
       (.I0(fifoDataCount[3]),
        .I1(fifoDataCount[4]),
        .I2(fifoDataCount[5]),
        .I3(AXI_STR_RXD_READY),
        .I4(out),
        .O(\count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \count[3]_i_1 
       (.I0(fifoDataCount[2]),
        .I1(fifoDataCount[3]),
        .I2(fifoDataCount[4]),
        .I3(fifoDataCount[5]),
        .I4(\count_reg[4]_0 ),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \count[4]_i_1 
       (.I0(fifoDataCount[1]),
        .I1(fifoDataCount[2]),
        .I2(fifoDataCount[3]),
        .I3(fifoDataCount[4]),
        .I4(fifoDataCount[5]),
        .I5(\count_reg[4]_0 ),
        .O(\count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \count[5]_i_2 
       (.I0(fifoDataCount[0]),
        .I1(fifoDataCount[1]),
        .I2(fifoDataCount[2]),
        .I3(fifoDataCount[3]),
        .I4(\count[5]_i_3_n_0 ),
        .O(\count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h57000000FFFFFF57)) 
    \count[5]_i_3 
       (.I0(out),
        .I1(reset2axi_str_rxd),
        .I2(AXI_STR_RXD_READY),
        .I3(fifoDataCount[5]),
        .I4(fifoDataCount[4]),
        .I5(fifoDataCount[3]),
        .O(\count[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[0]_i_1_n_0 ),
        .Q(fifoDataCount[5]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[1]_i_1_n_0 ),
        .Q(fifoDataCount[4]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[2]_i_1_n_0 ),
        .Q(fifoDataCount[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[3]_i_1_n_0 ),
        .Q(fifoDataCount[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[4]_i_1_n_0 ),
        .Q(fifoDataCount[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(E),
        .D(\count[5]_i_2_n_0 ),
        .Q(fifoDataCount[0]),
        .R(reset2axi_str_rxd));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFEEE)) 
    \rxd_mem_addr_cntr[10]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rxd_mem_addr_cntr_reg[0] ),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\count_reg[2]_0 ),
        .O(\FSM_onehot_rxd_axistream_current_state_reg[0] ));
  LUT6 #(
    .INIT(64'h000CF00002330F00)) 
    \rxd_mem_last_read_out_ptr_gray_d1[35]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ),
        .I1(\rxd_mem_last_read_out_ptr_reg_reg[0] [0]),
        .I2(\rxd_mem_last_read_out_ptr_reg_reg[0] [1]),
        .I3(\rxd_mem_last_read_out_ptr_reg_reg[0] [2]),
        .I4(\rxd_mem_last_read_out_ptr_reg_reg[0] [4]),
        .I5(\rxd_mem_last_read_out_ptr_reg_reg[0] [3]),
        .O(\FSM_sequential_rxs_axistream_current_state_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    \rxd_mem_last_read_out_ptr_gray_d1[35]_i_2 
       (.I0(\count_reg[2]_0 ),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(\rxd_mem_addr_cntr_reg[0] ),
        .I4(Q[1]),
        .O(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00800444E0000C00)) 
    \rxd_mem_last_read_out_ptr_reg[10]_i_1 
       (.I0(\rxd_mem_last_read_out_ptr_reg_reg[0] [1]),
        .I1(\rxd_mem_last_read_out_ptr_gray_d1[35]_i_2_n_0 ),
        .I2(\rxd_mem_last_read_out_ptr_reg_reg[0] [0]),
        .I3(\rxd_mem_last_read_out_ptr_reg_reg[0] [4]),
        .I4(\rxd_mem_last_read_out_ptr_reg_reg[0] [3]),
        .I5(\rxd_mem_last_read_out_ptr_reg_reg[0] [2]),
        .O(\FSM_sequential_rxs_axistream_current_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module bd_6e76_eth_buf_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    \gc0.count_reg[4] ,
    \gcc0.gc0.count_d1_reg[4]_0 ,
    E,
    out,
    reset2axi_str_rxd,
    ram_full_fb_i_reg_0,
    ram_empty_fb_i_i_3,
    ram_empty_fb_i_i_3_0,
    Q,
    ram_full_fb_i_reg_1,
    \gcc0.gc0.count_d1_reg[4]_1 ,
    AXI_STR_RXD_ACLK);
  output ram_full_fb_i_reg;
  output \gc0.count_reg[4] ;
  output [4:0]\gcc0.gc0.count_d1_reg[4]_0 ;
  input [0:0]E;
  input out;
  input reset2axi_str_rxd;
  input ram_full_fb_i_reg_0;
  input [2:0]ram_empty_fb_i_i_3;
  input ram_empty_fb_i_i_3_0;
  input [0:0]Q;
  input [4:0]ram_full_fb_i_reg_1;
  input [0:0]\gcc0.gc0.count_d1_reg[4]_1 ;
  input AXI_STR_RXD_ACLK;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[4]_1 ;
  wire out;
  wire [4:0]p_12_out;
  wire [4:0]plusOp__0;
  wire [2:0]ram_empty_fb_i_i_3;
  wire ram_empty_fb_i_i_3_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [4:0]ram_full_fb_i_reg_1;
  wire reset2axi_str_rxd;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[2]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[3]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .O(plusOp__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(p_12_out[0]),
        .Q(\gcc0.gc0.count_d1_reg[4]_0 [0]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(p_12_out[1]),
        .Q(\gcc0.gc0.count_d1_reg[4]_0 [1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(p_12_out[2]),
        .Q(\gcc0.gc0.count_d1_reg[4]_0 [2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(p_12_out[3]),
        .Q(\gcc0.gc0.count_d1_reg[4]_0 [3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(p_12_out[4]),
        .Q(\gcc0.gc0.count_d1_reg[4]_0 [4]),
        .R(reset2axi_str_rxd));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(reset2axi_str_rxd));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(AXI_STR_RXD_ACLK),
        .CE(\gcc0.gc0.count_d1_reg[4]_1 ),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(reset2axi_str_rxd));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    ram_empty_fb_i_i_5
       (.I0(ram_empty_fb_i_i_3[2]),
        .I1(\gcc0.gc0.count_d1_reg[4]_0 [4]),
        .I2(ram_empty_fb_i_i_3_0),
        .I3(ram_empty_fb_i_i_3[1]),
        .I4(\gcc0.gc0.count_d1_reg[4]_0 [3]),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(\gc0.count_reg[4] ));
  LUT2 #(
    .INIT(4'h9)) 
    ram_empty_fb_i_i_7
       (.I0(\gcc0.gc0.count_d1_reg[4]_0 [2]),
        .I1(ram_empty_fb_i_i_3[0]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT5 #(
    .INIT(32'h22F22232)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2_n_0),
        .I1(E),
        .I2(out),
        .I3(reset2axi_str_rxd),
        .I4(ram_full_fb_i_reg_0),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h2000002000000000)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_3_n_0),
        .I1(reset2axi_str_rxd),
        .I2(Q),
        .I3(ram_full_fb_i_reg_1[4]),
        .I4(p_12_out[4]),
        .I5(ram_full_fb_i_i_4_n_0),
        .O(ram_full_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_3
       (.I0(p_12_out[2]),
        .I1(ram_full_fb_i_reg_1[2]),
        .I2(ram_full_fb_i_reg_1[3]),
        .I3(p_12_out[3]),
        .O(ram_full_fb_i_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8421)) 
    ram_full_fb_i_i_4
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(ram_full_fb_i_reg_1[1]),
        .I3(ram_full_fb_i_reg_1[0]),
        .O(ram_full_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module bd_6e76_eth_buf_0_wr_logic
   (out,
    \gc0.count_reg[4] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \FSM_onehot_rxd_axistream_current_state_reg[2] ,
    AXI_STR_RXD_ACLK,
    E,
    reset2axi_str_rxd,
    ram_full_fb_i_reg,
    ram_empty_fb_i_i_3,
    Q,
    ram_full_fb_i_reg_0);
  output out;
  output \gc0.count_reg[4] ;
  output [4:0]\gcc0.gc0.count_d1_reg[4] ;
  output [0:0]\FSM_onehot_rxd_axistream_current_state_reg[2] ;
  input AXI_STR_RXD_ACLK;
  input [0:0]E;
  input reset2axi_str_rxd;
  input ram_full_fb_i_reg;
  input [2:0]ram_empty_fb_i_i_3;
  input [0:0]Q;
  input [4:0]ram_full_fb_i_reg_0;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [0:0]\FSM_onehot_rxd_axistream_current_state_reg[2] ;
  wire [0:0]Q;
  wire \gc0.count_reg[4] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire \gwss.wsts_n_2 ;
  wire out;
  wire [2:0]ram_empty_fb_i_i_3;
  wire ram_full_fb_i_reg;
  wire [4:0]ram_full_fb_i_reg_0;
  wire reset2axi_str_rxd;
  wire wpntr_n_0;

  bd_6e76_eth_buf_0_wr_status_flags_ss \gwss.wsts 
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(\FSM_onehot_rxd_axistream_current_state_reg[2] ),
        .Q(Q),
        .out(out),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_2 ),
        .ram_full_fb_i_reg_1(wpntr_n_0));
  bd_6e76_eth_buf_0_wr_bin_cntr wpntr
       (.AXI_STR_RXD_ACLK(AXI_STR_RXD_ACLK),
        .E(E),
        .Q(Q),
        .\gc0.count_reg[4] (\gc0.count_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4]_0 (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[4]_1 (\FSM_onehot_rxd_axistream_current_state_reg[2] ),
        .out(out),
        .ram_empty_fb_i_i_3(ram_empty_fb_i_i_3),
        .ram_empty_fb_i_i_3_0(\gwss.wsts_n_2 ),
        .ram_full_fb_i_reg(wpntr_n_0),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0),
        .reset2axi_str_rxd(reset2axi_str_rxd));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module bd_6e76_eth_buf_0_wr_status_flags_ss
   (out,
    E,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    AXI_STR_RXD_ACLK,
    Q);
  output out;
  output [0:0]E;
  output ram_full_fb_i_reg_0;
  input ram_full_fb_i_reg_1;
  input AXI_STR_RXD_ACLK;
  input [0:0]Q;

  wire AXI_STR_RXD_ACLK;
  wire [0:0]E;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(Q),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_6
       (.I0(ram_full_fb_i),
        .I1(Q),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(AXI_STR_RXD_ACLK),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_1),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
