
08-i2C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800100  000003b6  0000044a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800120  00800120  0000046a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000046a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000049c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000004dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d0b  00000000  00000000  0000059c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000913  00000000  00000000  000012a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000065f  00000000  00000000  00001bba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e4  00000000  00000000  0000221c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000525  00000000  00000000  00002400  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000509  00000000  00000000  00002925  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00002e2e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 0f 01 	jmp	0x21e	; 0x21e <__vector_18>
  4c:	0c 94 3d 01 	jmp	0x27a	; 0x27a <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 eb       	ldi	r30, 0xB6	; 182
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 32       	cpi	r26, 0x20	; 32
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e2       	ldi	r26, 0x20	; 32
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a5 36       	cpi	r26, 0x65	; 101
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 d9 01 	jmp	0x3b2	; 0x3b2 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
  a6:	0e 94 de 00 	call	0x1bc	; 0x1bc <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
  aa:	87 e6       	ldi	r24, 0x67	; 103
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	0e 94 67 01 	call	0x2ce	; 0x2ce <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 33 ms and enable interrupt
    TIM1_overflow_33ms();
  b2:	e1 e8       	ldi	r30, 0x81	; 129
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	8a 7f       	andi	r24, 0xFA	; 250
  ba:	80 83       	st	Z, r24
  bc:	80 81       	ld	r24, Z
  be:	82 60       	ori	r24, 0x02	; 2
  c0:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  c2:	ef e6       	ldi	r30, 0x6F	; 111
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	81 60       	ori	r24, 0x01	; 1
  ca:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
  cc:	78 94       	sei

    // Put strings to ringbuffer for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
  ce:	82 e0       	ldi	r24, 0x02	; 2
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	0e 94 95 01 	call	0x32a	; 0x32a <uart_puts>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x30>

000000d8 <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Update Finite State Machine and test I2C slave addresses 
 *           between 8 and 119.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	1f 93       	push	r17
  e4:	2f 93       	push	r18
  e6:	3f 93       	push	r19
  e8:	4f 93       	push	r20
  ea:	5f 93       	push	r21
  ec:	6f 93       	push	r22
  ee:	7f 93       	push	r23
  f0:	8f 93       	push	r24
  f2:	9f 93       	push	r25
  f4:	af 93       	push	r26
  f6:	bf 93       	push	r27
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <__vector_13+0x2a>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
    static state_t state = STATE_IDLE;  // Current state of the FSM
    static uint8_t addr = 7;            // I2C slave address
    uint8_t result = 1;                 // ACK result from the bus
    char uart_string[2] = "00"; // String for converting numbers by itoa()
 106:	80 e3       	ldi	r24, 0x30	; 48
 108:	90 e3       	ldi	r25, 0x30	; 48
 10a:	9a 83       	std	Y+2, r25	; 0x02
 10c:	89 83       	std	Y+1, r24	; 0x01

    // FSM
    switch (state)
 10e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <state.1964>
 112:	82 30       	cpi	r24, 0x02	; 2
 114:	89 f0       	breq	.+34     	; 0x138 <__vector_13+0x60>
 116:	83 30       	cpi	r24, 0x03	; 3
 118:	09 f1       	breq	.+66     	; 0x15c <__vector_13+0x84>
 11a:	81 30       	cpi	r24, 0x01	; 1
 11c:	b1 f5       	brne	.+108    	; 0x18a <__vector_13+0xb2>
    {
    // Increment I2C slave address
    case STATE_IDLE:
        addr++;
 11e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 122:	91 e0       	ldi	r25, 0x01	; 1
 124:	98 0f       	add	r25, r24
 126:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
        // If slave address is between 8 and 119 then move to SEND state
        if ((addr > 7)&&(addr <120)){
 12a:	87 50       	subi	r24, 0x07	; 7
 12c:	80 37       	cpi	r24, 0x70	; 112
 12e:	80 f5       	brcc	.+96     	; 0x190 <__vector_13+0xb8>
            
            state = STATE_SEND;
 130:	82 e0       	ldi	r24, 0x02	; 2
 132:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 136:	2c c0       	rjmp	.+88     	; 0x190 <__vector_13+0xb8>
        // |      from Master       | from Slave |
        // +------------------------+------------+
        // | 7  6  5  4  3  2  1  0 |     ACK    |
        // |a6 a5 a4 a3 a2 a1 a0 R/W|   result   |
        // +------------------------+------------+
        result = twi_start((addr<<1) + TWI_WRITE);
 138:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 13c:	88 0f       	add	r24, r24
 13e:	0e 94 ed 00 	call	0x1da	; 0x1da <twi_start>
 142:	18 2f       	mov	r17, r24
        twi_stop();
 144:	0e 94 0b 01 	call	0x216	; 0x216 <twi_stop>
        /* Test result from I2C bus. If it is 0 then move to ACK state, 
         * otherwise move to IDLE */
        if (result==0){
 148:	11 11       	cpse	r17, r1
 14a:	04 c0       	rjmp	.+8      	; 0x154 <__vector_13+0x7c>
           state= STATE_ACK;    
 14c:	83 e0       	ldi	r24, 0x03	; 3
 14e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 152:	1e c0       	rjmp	.+60     	; 0x190 <__vector_13+0xb8>
        }
        else{
            state=STATE_IDLE;   
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 15a:	1a c0       	rjmp	.+52     	; 0x190 <__vector_13+0xb8>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 15c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 160:	40 e1       	ldi	r20, 0x10	; 16
 162:	be 01       	movw	r22, r28
 164:	6f 5f       	subi	r22, 0xFF	; 255
 166:	7f 4f       	sbci	r23, 0xFF	; 255
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	0e 94 a4 01 	call	0x348	; 0x348 <__itoa_ncheck>

    // A module connected to the bus was found
    case STATE_ACK:
        // Send info about active I2C slave to UART and move to IDLE
        itoa(addr,uart_string,16);
        uart_puts(uart_string);
 16e:	ce 01       	movw	r24, r28
 170:	01 96       	adiw	r24, 0x01	; 1
 172:	0e 94 95 01 	call	0x32a	; 0x32a <uart_puts>
        uart_putc('\n');
 176:	8a e0       	ldi	r24, 0x0A	; 10
 178:	0e 94 80 01 	call	0x300	; 0x300 <uart_putc>
        uart_putc('\r');
 17c:	8d e0       	ldi	r24, 0x0D	; 13
 17e:	0e 94 80 01 	call	0x300	; 0x300 <uart_putc>
        state= STATE_IDLE;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
 188:	03 c0       	rjmp	.+6      	; 0x190 <__vector_13+0xb8>

    // If something unexpected happens then move to IDLE
    default:
        state = STATE_IDLE;
 18a:	81 e0       	ldi	r24, 0x01	; 1
 18c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
        break;
    }
 190:	0f 90       	pop	r0
 192:	0f 90       	pop	r0
 194:	df 91       	pop	r29
 196:	cf 91       	pop	r28
 198:	ff 91       	pop	r31
 19a:	ef 91       	pop	r30
 19c:	bf 91       	pop	r27
 19e:	af 91       	pop	r26
 1a0:	9f 91       	pop	r25
 1a2:	8f 91       	pop	r24
 1a4:	7f 91       	pop	r23
 1a6:	6f 91       	pop	r22
 1a8:	5f 91       	pop	r21
 1aa:	4f 91       	pop	r20
 1ac:	3f 91       	pop	r19
 1ae:	2f 91       	pop	r18
 1b0:	1f 91       	pop	r17
 1b2:	0f 90       	pop	r0
 1b4:	0f be       	out	0x3f, r0	; 63
 1b6:	0f 90       	pop	r0
 1b8:	1f 90       	pop	r1
 1ba:	18 95       	reti

000001bc <twi_init>:
{
    TWCR = _BV(TWINT) | _BV(TWEN);

    while ((TWCR & _BV(TWINT)) == 0);
    return (TWDR);
}
 1bc:	87 b1       	in	r24, 0x07	; 7
 1be:	8f 7c       	andi	r24, 0xCF	; 207
 1c0:	87 b9       	out	0x07, r24	; 7
 1c2:	88 b1       	in	r24, 0x08	; 8
 1c4:	80 63       	ori	r24, 0x30	; 48
 1c6:	88 b9       	out	0x08, r24	; 8
 1c8:	e9 eb       	ldi	r30, 0xB9	; 185
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	80 81       	ld	r24, Z
 1ce:	8c 7f       	andi	r24, 0xFC	; 252
 1d0:	80 83       	st	Z, r24
 1d2:	88 e9       	ldi	r24, 0x98	; 152
 1d4:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 1d8:	08 95       	ret

000001da <twi_start>:
 1da:	94 ea       	ldi	r25, 0xA4	; 164
 1dc:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1e0:	ec eb       	ldi	r30, 0xBC	; 188
 1e2:	f0 e0       	ldi	r31, 0x00	; 0
 1e4:	90 81       	ld	r25, Z
 1e6:	99 23       	and	r25, r25
 1e8:	ec f7       	brge	.-6      	; 0x1e4 <twi_start+0xa>
 1ea:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 1ee:	84 e8       	ldi	r24, 0x84	; 132
 1f0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1f4:	ec eb       	ldi	r30, 0xBC	; 188
 1f6:	f0 e0       	ldi	r31, 0x00	; 0
 1f8:	80 81       	ld	r24, Z
 1fa:	88 23       	and	r24, r24
 1fc:	ec f7       	brge	.-6      	; 0x1f8 <twi_start+0x1e>
 1fe:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 202:	98 7f       	andi	r25, 0xF8	; 248
 204:	98 31       	cpi	r25, 0x18	; 24
 206:	29 f0       	breq	.+10     	; 0x212 <twi_start+0x38>
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 34       	cpi	r25, 0x40	; 64
 20c:	19 f4       	brne	.+6      	; 0x214 <twi_start+0x3a>
 20e:	80 e0       	ldi	r24, 0x00	; 0
 210:	08 95       	ret
 212:	80 e0       	ldi	r24, 0x00	; 0
 214:	08 95       	ret

00000216 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 216:	84 e9       	ldi	r24, 0x94	; 148
 218:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 21c:	08 95       	ret

0000021e <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 21e:	1f 92       	push	r1
 220:	0f 92       	push	r0
 222:	0f b6       	in	r0, 0x3f	; 63
 224:	0f 92       	push	r0
 226:	11 24       	eor	r1, r1
 228:	2f 93       	push	r18
 22a:	8f 93       	push	r24
 22c:	9f 93       	push	r25
 22e:	ef 93       	push	r30
 230:	ff 93       	push	r31
 232:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 236:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 23a:	8c 71       	andi	r24, 0x1C	; 28
 23c:	e0 91 22 01 	lds	r30, 0x0122	; 0x800122 <UART_RxHead>
 240:	ef 5f       	subi	r30, 0xFF	; 255
 242:	ef 71       	andi	r30, 0x1F	; 31
 244:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <UART_RxTail>
 248:	e9 17       	cp	r30, r25
 24a:	39 f0       	breq	.+14     	; 0x25a <__vector_18+0x3c>
 24c:	e0 93 22 01 	sts	0x0122, r30	; 0x800122 <UART_RxHead>
 250:	f0 e0       	ldi	r31, 0x00	; 0
 252:	eb 5d       	subi	r30, 0xDB	; 219
 254:	fe 4f       	sbci	r31, 0xFE	; 254
 256:	20 83       	st	Z, r18
 258:	01 c0       	rjmp	.+2      	; 0x25c <__vector_18+0x3e>
 25a:	82 e0       	ldi	r24, 0x02	; 2
 25c:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <__data_end>
 260:	89 2b       	or	r24, r25
 262:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__data_end>
 266:	ff 91       	pop	r31
 268:	ef 91       	pop	r30
 26a:	9f 91       	pop	r25
 26c:	8f 91       	pop	r24
 26e:	2f 91       	pop	r18
 270:	0f 90       	pop	r0
 272:	0f be       	out	0x3f, r0	; 63
 274:	0f 90       	pop	r0
 276:	1f 90       	pop	r1
 278:	18 95       	reti

0000027a <__vector_19>:
 27a:	1f 92       	push	r1
 27c:	0f 92       	push	r0
 27e:	0f b6       	in	r0, 0x3f	; 63
 280:	0f 92       	push	r0
 282:	11 24       	eor	r1, r1
 284:	8f 93       	push	r24
 286:	9f 93       	push	r25
 288:	ef 93       	push	r30
 28a:	ff 93       	push	r31
 28c:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <UART_TxHead>
 290:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <UART_TxTail>
 294:	98 17       	cp	r25, r24
 296:	69 f0       	breq	.+26     	; 0x2b2 <__vector_19+0x38>
 298:	e0 91 23 01 	lds	r30, 0x0123	; 0x800123 <UART_TxTail>
 29c:	ef 5f       	subi	r30, 0xFF	; 255
 29e:	ef 71       	andi	r30, 0x1F	; 31
 2a0:	e0 93 23 01 	sts	0x0123, r30	; 0x800123 <UART_TxTail>
 2a4:	f0 e0       	ldi	r31, 0x00	; 0
 2a6:	eb 5b       	subi	r30, 0xBB	; 187
 2a8:	fe 4f       	sbci	r31, 0xFE	; 254
 2aa:	80 81       	ld	r24, Z
 2ac:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 2b0:	05 c0       	rjmp	.+10     	; 0x2bc <__vector_19+0x42>
 2b2:	e1 ec       	ldi	r30, 0xC1	; 193
 2b4:	f0 e0       	ldi	r31, 0x00	; 0
 2b6:	80 81       	ld	r24, Z
 2b8:	8f 7d       	andi	r24, 0xDF	; 223
 2ba:	80 83       	st	Z, r24
 2bc:	ff 91       	pop	r31
 2be:	ef 91       	pop	r30
 2c0:	9f 91       	pop	r25
 2c2:	8f 91       	pop	r24
 2c4:	0f 90       	pop	r0
 2c6:	0f be       	out	0x3f, r0	; 63
 2c8:	0f 90       	pop	r0
 2ca:	1f 90       	pop	r1
 2cc:	18 95       	reti

000002ce <uart_init>:
 2ce:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_TxHead>
 2d2:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <UART_TxTail>
 2d6:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <UART_RxHead>
 2da:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <UART_RxTail>
 2de:	99 23       	and	r25, r25
 2e0:	1c f4       	brge	.+6      	; 0x2e8 <uart_init+0x1a>
 2e2:	22 e0       	ldi	r18, 0x02	; 2
 2e4:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 2e8:	90 78       	andi	r25, 0x80	; 128
 2ea:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 2ee:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 2f2:	88 e9       	ldi	r24, 0x98	; 152
 2f4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 2f8:	86 e0       	ldi	r24, 0x06	; 6
 2fa:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 2fe:	08 95       	ret

00000300 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 300:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <UART_TxHead>
 304:	2f 5f       	subi	r18, 0xFF	; 255
 306:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 308:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_TxTail>
 30c:	29 17       	cp	r18, r25
 30e:	e1 f3       	breq	.-8      	; 0x308 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 310:	e2 2f       	mov	r30, r18
 312:	f0 e0       	ldi	r31, 0x00	; 0
 314:	eb 5b       	subi	r30, 0xBB	; 187
 316:	fe 4f       	sbci	r31, 0xFE	; 254
 318:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 31a:	20 93 24 01 	sts	0x0124, r18	; 0x800124 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 31e:	e1 ec       	ldi	r30, 0xC1	; 193
 320:	f0 e0       	ldi	r31, 0x00	; 0
 322:	80 81       	ld	r24, Z
 324:	80 62       	ori	r24, 0x20	; 32
 326:	80 83       	st	Z, r24
 328:	08 95       	ret

0000032a <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 32a:	cf 93       	push	r28
 32c:	df 93       	push	r29
 32e:	ec 01       	movw	r28, r24
    while (*s)
 330:	88 81       	ld	r24, Y
 332:	88 23       	and	r24, r24
 334:	31 f0       	breq	.+12     	; 0x342 <uart_puts+0x18>
 336:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 338:	0e 94 80 01 	call	0x300	; 0x300 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 33c:	89 91       	ld	r24, Y+
 33e:	81 11       	cpse	r24, r1
 340:	fb cf       	rjmp	.-10     	; 0x338 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 342:	df 91       	pop	r29
 344:	cf 91       	pop	r28
 346:	08 95       	ret

00000348 <__itoa_ncheck>:
 348:	bb 27       	eor	r27, r27
 34a:	4a 30       	cpi	r20, 0x0A	; 10
 34c:	31 f4       	brne	.+12     	; 0x35a <__itoa_ncheck+0x12>
 34e:	99 23       	and	r25, r25
 350:	22 f4       	brpl	.+8      	; 0x35a <__itoa_ncheck+0x12>
 352:	bd e2       	ldi	r27, 0x2D	; 45
 354:	90 95       	com	r25
 356:	81 95       	neg	r24
 358:	9f 4f       	sbci	r25, 0xFF	; 255
 35a:	0c 94 b0 01 	jmp	0x360	; 0x360 <__utoa_common>

0000035e <__utoa_ncheck>:
 35e:	bb 27       	eor	r27, r27

00000360 <__utoa_common>:
 360:	fb 01       	movw	r30, r22
 362:	55 27       	eor	r21, r21
 364:	aa 27       	eor	r26, r26
 366:	88 0f       	add	r24, r24
 368:	99 1f       	adc	r25, r25
 36a:	aa 1f       	adc	r26, r26
 36c:	a4 17       	cp	r26, r20
 36e:	10 f0       	brcs	.+4      	; 0x374 <__utoa_common+0x14>
 370:	a4 1b       	sub	r26, r20
 372:	83 95       	inc	r24
 374:	50 51       	subi	r21, 0x10	; 16
 376:	b9 f7       	brne	.-18     	; 0x366 <__utoa_common+0x6>
 378:	a0 5d       	subi	r26, 0xD0	; 208
 37a:	aa 33       	cpi	r26, 0x3A	; 58
 37c:	08 f0       	brcs	.+2      	; 0x380 <__utoa_common+0x20>
 37e:	a9 5d       	subi	r26, 0xD9	; 217
 380:	a1 93       	st	Z+, r26
 382:	00 97       	sbiw	r24, 0x00	; 0
 384:	79 f7       	brne	.-34     	; 0x364 <__utoa_common+0x4>
 386:	b1 11       	cpse	r27, r1
 388:	b1 93       	st	Z+, r27
 38a:	11 92       	st	Z+, r1
 38c:	cb 01       	movw	r24, r22
 38e:	0c 94 c9 01 	jmp	0x392	; 0x392 <strrev>

00000392 <strrev>:
 392:	dc 01       	movw	r26, r24
 394:	fc 01       	movw	r30, r24
 396:	67 2f       	mov	r22, r23
 398:	71 91       	ld	r23, Z+
 39a:	77 23       	and	r23, r23
 39c:	e1 f7       	brne	.-8      	; 0x396 <strrev+0x4>
 39e:	32 97       	sbiw	r30, 0x02	; 2
 3a0:	04 c0       	rjmp	.+8      	; 0x3aa <strrev+0x18>
 3a2:	7c 91       	ld	r23, X
 3a4:	6d 93       	st	X+, r22
 3a6:	70 83       	st	Z, r23
 3a8:	62 91       	ld	r22, -Z
 3aa:	ae 17       	cp	r26, r30
 3ac:	bf 07       	cpc	r27, r31
 3ae:	c8 f3       	brcs	.-14     	; 0x3a2 <strrev+0x10>
 3b0:	08 95       	ret

000003b2 <_exit>:
 3b2:	f8 94       	cli

000003b4 <__stop_program>:
 3b4:	ff cf       	rjmp	.-2      	; 0x3b4 <__stop_program>
