{% set fname = "project_benches/{{name}}/tb/sequences/src/register_test_sequence.svh" %}
{% extends "base_template.TMPL" %}

{% block description %}
//----------------------------------------------------------------------
//                                          
// DESCRIPTION: This file contains the top level sequence used in register_test.
// It uses the UVM built in register test.  Specific UVM built-in tests can be
// selected in the body task.
//
//----------------------------------------------------------------------
{% endblock %}

{% block contents %}

class register_test_sequence extends {{name}}_bench_sequence_base;

  `uvm_object_utils( register_test_sequence );

{% if topEnvHasRegisterModel %}
  uvm_reg_mem_built_in_seq uvm_register_test_seq;
{% endif %}

  // pragma uvmf custom class_item_additional begin
  // pragma uvmf custom class_item_additional end

  function new(string name = "" );
    super.new(name);
  endfunction

  // ****************************************************************************
  virtual task body();
{% if topEnvHasRegisterModel %}
    uvm_register_test_seq = new("uvm_register_test_seq");
{% endif %}

    // Reset the DUT
    fork
{% for bfm in bfms %}
      {{bfm.name}}_config.wait_for_reset();
{% endfor %}
    join

{% if topEnvHasRegisterModel %}
    // Reset the register model
    reg_model.reset();
    // Identify the register model to test
    uvm_register_test_seq.model = reg_model;
    // Perform the register test
    // Disable particular tests in sequence by commenting options below
    uvm_register_test_seq.tests = {
    // pragma uvmf custom register_test_operation begin
                                   UVM_DO_REG_HW_RESET      |
                                   UVM_DO_REG_BIT_BASH      |
                                   UVM_DO_REG_ACCESS        |
                                   UVM_DO_MEM_ACCESS        |
                                   UVM_DO_SHARED_ACCESS     |
                                   UVM_DO_MEM_WALK          |
                                   UVM_DO_ALL_REG_MEM_TESTS 
    // pragma uvmf custom register_test_operation end
                                  };

    uvm_register_test_seq.start(null);
{% else %}
    // Perform your register test
{% endif %}

  endtask

endclass

{% endblock %}
