FIRRTL version 1.1.0
circuit MirrorLakeSC :
  module RegisterFile :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1 : UInt<5>
    input io_rs2 : UInt<5>
    input io_rd : UInt<5>
    input io_writeData : UInt<32>
    input io_regWrite : UInt<1>
    output io_rs1Data : UInt<32>
    output io_rs2Data : UInt<32>

    reg regs_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[RegisterFile.scala 15:21]
    reg regs_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[RegisterFile.scala 15:21]
    reg regs_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[RegisterFile.scala 15:21]
    reg regs_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[RegisterFile.scala 15:21]
    reg regs_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[RegisterFile.scala 15:21]
    reg regs_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[RegisterFile.scala 15:21]
    reg regs_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[RegisterFile.scala 15:21]
    reg regs_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[RegisterFile.scala 15:21]
    reg regs_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[RegisterFile.scala 15:21]
    reg regs_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[RegisterFile.scala 15:21]
    reg regs_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[RegisterFile.scala 15:21]
    reg regs_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[RegisterFile.scala 15:21]
    reg regs_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[RegisterFile.scala 15:21]
    reg regs_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[RegisterFile.scala 15:21]
    reg regs_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[RegisterFile.scala 15:21]
    reg regs_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[RegisterFile.scala 15:21]
    reg regs_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[RegisterFile.scala 15:21]
    reg regs_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[RegisterFile.scala 15:21]
    reg regs_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[RegisterFile.scala 15:21]
    reg regs_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[RegisterFile.scala 15:21]
    reg regs_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[RegisterFile.scala 15:21]
    reg regs_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[RegisterFile.scala 15:21]
    reg regs_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[RegisterFile.scala 15:21]
    reg regs_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[RegisterFile.scala 15:21]
    reg regs_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[RegisterFile.scala 15:21]
    reg regs_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[RegisterFile.scala 15:21]
    reg regs_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[RegisterFile.scala 15:21]
    reg regs_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[RegisterFile.scala 15:21]
    reg regs_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[RegisterFile.scala 15:21]
    reg regs_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[RegisterFile.scala 15:21]
    reg regs_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[RegisterFile.scala 15:21]
    reg regs_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[RegisterFile.scala 15:21]
    node _io_rs1Data_T = eq(io_rs1, UInt<1>("h0")) @[RegisterFile.scala 18:28]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), regs_0) @[RegisterFile.scala 18:{20,20}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), regs_1, _GEN_0) @[RegisterFile.scala 18:{20,20}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), regs_2, _GEN_1) @[RegisterFile.scala 18:{20,20}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), regs_3, _GEN_2) @[RegisterFile.scala 18:{20,20}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), regs_4, _GEN_3) @[RegisterFile.scala 18:{20,20}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), regs_5, _GEN_4) @[RegisterFile.scala 18:{20,20}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), regs_6, _GEN_5) @[RegisterFile.scala 18:{20,20}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), regs_7, _GEN_6) @[RegisterFile.scala 18:{20,20}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), regs_8, _GEN_7) @[RegisterFile.scala 18:{20,20}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), regs_9, _GEN_8) @[RegisterFile.scala 18:{20,20}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), regs_10, _GEN_9) @[RegisterFile.scala 18:{20,20}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), regs_11, _GEN_10) @[RegisterFile.scala 18:{20,20}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), regs_12, _GEN_11) @[RegisterFile.scala 18:{20,20}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), regs_13, _GEN_12) @[RegisterFile.scala 18:{20,20}]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), regs_14, _GEN_13) @[RegisterFile.scala 18:{20,20}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), regs_15, _GEN_14) @[RegisterFile.scala 18:{20,20}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), regs_16, _GEN_15) @[RegisterFile.scala 18:{20,20}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), regs_17, _GEN_16) @[RegisterFile.scala 18:{20,20}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), regs_18, _GEN_17) @[RegisterFile.scala 18:{20,20}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), regs_19, _GEN_18) @[RegisterFile.scala 18:{20,20}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), regs_20, _GEN_19) @[RegisterFile.scala 18:{20,20}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), regs_21, _GEN_20) @[RegisterFile.scala 18:{20,20}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), regs_22, _GEN_21) @[RegisterFile.scala 18:{20,20}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), regs_23, _GEN_22) @[RegisterFile.scala 18:{20,20}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), regs_24, _GEN_23) @[RegisterFile.scala 18:{20,20}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), regs_25, _GEN_24) @[RegisterFile.scala 18:{20,20}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), regs_26, _GEN_25) @[RegisterFile.scala 18:{20,20}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), regs_27, _GEN_26) @[RegisterFile.scala 18:{20,20}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), regs_28, _GEN_27) @[RegisterFile.scala 18:{20,20}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), regs_29, _GEN_28) @[RegisterFile.scala 18:{20,20}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), regs_30, _GEN_29) @[RegisterFile.scala 18:{20,20}]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), regs_31, _GEN_30) @[RegisterFile.scala 18:{20,20}]
    node _regs_io_rs1 = _GEN_31 @[RegisterFile.scala 18:20]
    node _io_rs1Data_T_1 = mux(_io_rs1Data_T, UInt<1>("h0"), _regs_io_rs1) @[RegisterFile.scala 18:20]
    node _io_rs2Data_T = eq(io_rs2, UInt<1>("h0")) @[RegisterFile.scala 19:28]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), regs_0) @[RegisterFile.scala 19:{20,20}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), regs_1, _GEN_32) @[RegisterFile.scala 19:{20,20}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), regs_2, _GEN_33) @[RegisterFile.scala 19:{20,20}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), regs_3, _GEN_34) @[RegisterFile.scala 19:{20,20}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), regs_4, _GEN_35) @[RegisterFile.scala 19:{20,20}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), regs_5, _GEN_36) @[RegisterFile.scala 19:{20,20}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), regs_6, _GEN_37) @[RegisterFile.scala 19:{20,20}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), regs_7, _GEN_38) @[RegisterFile.scala 19:{20,20}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), regs_8, _GEN_39) @[RegisterFile.scala 19:{20,20}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), regs_9, _GEN_40) @[RegisterFile.scala 19:{20,20}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), regs_10, _GEN_41) @[RegisterFile.scala 19:{20,20}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), regs_11, _GEN_42) @[RegisterFile.scala 19:{20,20}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), regs_12, _GEN_43) @[RegisterFile.scala 19:{20,20}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), regs_13, _GEN_44) @[RegisterFile.scala 19:{20,20}]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), regs_14, _GEN_45) @[RegisterFile.scala 19:{20,20}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), regs_15, _GEN_46) @[RegisterFile.scala 19:{20,20}]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), regs_16, _GEN_47) @[RegisterFile.scala 19:{20,20}]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), regs_17, _GEN_48) @[RegisterFile.scala 19:{20,20}]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), regs_18, _GEN_49) @[RegisterFile.scala 19:{20,20}]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), regs_19, _GEN_50) @[RegisterFile.scala 19:{20,20}]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), regs_20, _GEN_51) @[RegisterFile.scala 19:{20,20}]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), regs_21, _GEN_52) @[RegisterFile.scala 19:{20,20}]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), regs_22, _GEN_53) @[RegisterFile.scala 19:{20,20}]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), regs_23, _GEN_54) @[RegisterFile.scala 19:{20,20}]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), regs_24, _GEN_55) @[RegisterFile.scala 19:{20,20}]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), regs_25, _GEN_56) @[RegisterFile.scala 19:{20,20}]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), regs_26, _GEN_57) @[RegisterFile.scala 19:{20,20}]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), regs_27, _GEN_58) @[RegisterFile.scala 19:{20,20}]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), regs_28, _GEN_59) @[RegisterFile.scala 19:{20,20}]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), regs_29, _GEN_60) @[RegisterFile.scala 19:{20,20}]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), regs_30, _GEN_61) @[RegisterFile.scala 19:{20,20}]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), regs_31, _GEN_62) @[RegisterFile.scala 19:{20,20}]
    node _regs_io_rs2 = _GEN_63 @[RegisterFile.scala 19:20]
    node _io_rs2Data_T_1 = mux(_io_rs2Data_T, UInt<1>("h0"), _regs_io_rs2) @[RegisterFile.scala 19:20]
    node _T = neq(io_rd, UInt<1>("h0")) @[RegisterFile.scala 20:29]
    node _T_1 = and(io_regWrite, _T) @[RegisterFile.scala 20:20]
    node _regs_io_rd = io_writeData @[RegisterFile.scala 21:{17,17}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _regs_io_rd, UInt<1>("h0")) @[RegisterFile.scala 17:11 21:{17,17}]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _regs_io_rd, regs_1) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _regs_io_rd, regs_2) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _regs_io_rd, regs_3) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _regs_io_rd, regs_4) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _regs_io_rd, regs_5) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _regs_io_rd, regs_6) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _regs_io_rd, regs_7) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _regs_io_rd, regs_8) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _regs_io_rd, regs_9) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _regs_io_rd, regs_10) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _regs_io_rd, regs_11) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _regs_io_rd, regs_12) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _regs_io_rd, regs_13) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _regs_io_rd, regs_14) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _regs_io_rd, regs_15) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _regs_io_rd, regs_16) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _regs_io_rd, regs_17) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _regs_io_rd, regs_18) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _regs_io_rd, regs_19) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _regs_io_rd, regs_20) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _regs_io_rd, regs_21) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _regs_io_rd, regs_22) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _regs_io_rd, regs_23) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _regs_io_rd, regs_24) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _regs_io_rd, regs_25) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _regs_io_rd, regs_26) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _regs_io_rd, regs_27) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _regs_io_rd, regs_28) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _regs_io_rd, regs_29) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _regs_io_rd, regs_30) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _regs_io_rd, regs_31) @[RegisterFile.scala 21:{17,17} 15:21]
    node _GEN_96 = mux(_T_1, _GEN_64, UInt<1>("h0")) @[RegisterFile.scala 17:11 20:38]
    node _GEN_97 = mux(_T_1, _GEN_65, regs_1) @[RegisterFile.scala 15:21 20:38]
    node _GEN_98 = mux(_T_1, _GEN_66, regs_2) @[RegisterFile.scala 15:21 20:38]
    node _GEN_99 = mux(_T_1, _GEN_67, regs_3) @[RegisterFile.scala 15:21 20:38]
    node _GEN_100 = mux(_T_1, _GEN_68, regs_4) @[RegisterFile.scala 15:21 20:38]
    node _GEN_101 = mux(_T_1, _GEN_69, regs_5) @[RegisterFile.scala 15:21 20:38]
    node _GEN_102 = mux(_T_1, _GEN_70, regs_6) @[RegisterFile.scala 15:21 20:38]
    node _GEN_103 = mux(_T_1, _GEN_71, regs_7) @[RegisterFile.scala 15:21 20:38]
    node _GEN_104 = mux(_T_1, _GEN_72, regs_8) @[RegisterFile.scala 15:21 20:38]
    node _GEN_105 = mux(_T_1, _GEN_73, regs_9) @[RegisterFile.scala 15:21 20:38]
    node _GEN_106 = mux(_T_1, _GEN_74, regs_10) @[RegisterFile.scala 15:21 20:38]
    node _GEN_107 = mux(_T_1, _GEN_75, regs_11) @[RegisterFile.scala 15:21 20:38]
    node _GEN_108 = mux(_T_1, _GEN_76, regs_12) @[RegisterFile.scala 15:21 20:38]
    node _GEN_109 = mux(_T_1, _GEN_77, regs_13) @[RegisterFile.scala 15:21 20:38]
    node _GEN_110 = mux(_T_1, _GEN_78, regs_14) @[RegisterFile.scala 15:21 20:38]
    node _GEN_111 = mux(_T_1, _GEN_79, regs_15) @[RegisterFile.scala 15:21 20:38]
    node _GEN_112 = mux(_T_1, _GEN_80, regs_16) @[RegisterFile.scala 15:21 20:38]
    node _GEN_113 = mux(_T_1, _GEN_81, regs_17) @[RegisterFile.scala 15:21 20:38]
    node _GEN_114 = mux(_T_1, _GEN_82, regs_18) @[RegisterFile.scala 15:21 20:38]
    node _GEN_115 = mux(_T_1, _GEN_83, regs_19) @[RegisterFile.scala 15:21 20:38]
    node _GEN_116 = mux(_T_1, _GEN_84, regs_20) @[RegisterFile.scala 15:21 20:38]
    node _GEN_117 = mux(_T_1, _GEN_85, regs_21) @[RegisterFile.scala 15:21 20:38]
    node _GEN_118 = mux(_T_1, _GEN_86, regs_22) @[RegisterFile.scala 15:21 20:38]
    node _GEN_119 = mux(_T_1, _GEN_87, regs_23) @[RegisterFile.scala 15:21 20:38]
    node _GEN_120 = mux(_T_1, _GEN_88, regs_24) @[RegisterFile.scala 15:21 20:38]
    node _GEN_121 = mux(_T_1, _GEN_89, regs_25) @[RegisterFile.scala 15:21 20:38]
    node _GEN_122 = mux(_T_1, _GEN_90, regs_26) @[RegisterFile.scala 15:21 20:38]
    node _GEN_123 = mux(_T_1, _GEN_91, regs_27) @[RegisterFile.scala 15:21 20:38]
    node _GEN_124 = mux(_T_1, _GEN_92, regs_28) @[RegisterFile.scala 15:21 20:38]
    node _GEN_125 = mux(_T_1, _GEN_93, regs_29) @[RegisterFile.scala 15:21 20:38]
    node _GEN_126 = mux(_T_1, _GEN_94, regs_30) @[RegisterFile.scala 15:21 20:38]
    node _GEN_127 = mux(_T_1, _GEN_95, regs_31) @[RegisterFile.scala 15:21 20:38]
    node _regs_WIRE_0 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_1 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_2 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_3 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_4 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_5 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_6 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_7 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_8 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_9 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_10 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_11 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_12 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_13 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_14 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_15 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_16 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_17 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_18 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_19 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_20 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_21 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_22 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_23 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_24 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_25 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_26 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_27 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_28 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_29 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_30 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    node _regs_WIRE_31 = UInt<32>("h0") @[RegisterFile.scala 15:{29,29}]
    io_rs1Data <= _io_rs1Data_T_1 @[RegisterFile.scala 18:14]
    io_rs2Data <= _io_rs2Data_T_1 @[RegisterFile.scala 19:14]
    regs_0 <= mux(reset, _regs_WIRE_0, _GEN_96) @[RegisterFile.scala 15:{21,21}]
    regs_1 <= mux(reset, _regs_WIRE_1, _GEN_97) @[RegisterFile.scala 15:{21,21}]
    regs_2 <= mux(reset, _regs_WIRE_2, _GEN_98) @[RegisterFile.scala 15:{21,21}]
    regs_3 <= mux(reset, _regs_WIRE_3, _GEN_99) @[RegisterFile.scala 15:{21,21}]
    regs_4 <= mux(reset, _regs_WIRE_4, _GEN_100) @[RegisterFile.scala 15:{21,21}]
    regs_5 <= mux(reset, _regs_WIRE_5, _GEN_101) @[RegisterFile.scala 15:{21,21}]
    regs_6 <= mux(reset, _regs_WIRE_6, _GEN_102) @[RegisterFile.scala 15:{21,21}]
    regs_7 <= mux(reset, _regs_WIRE_7, _GEN_103) @[RegisterFile.scala 15:{21,21}]
    regs_8 <= mux(reset, _regs_WIRE_8, _GEN_104) @[RegisterFile.scala 15:{21,21}]
    regs_9 <= mux(reset, _regs_WIRE_9, _GEN_105) @[RegisterFile.scala 15:{21,21}]
    regs_10 <= mux(reset, _regs_WIRE_10, _GEN_106) @[RegisterFile.scala 15:{21,21}]
    regs_11 <= mux(reset, _regs_WIRE_11, _GEN_107) @[RegisterFile.scala 15:{21,21}]
    regs_12 <= mux(reset, _regs_WIRE_12, _GEN_108) @[RegisterFile.scala 15:{21,21}]
    regs_13 <= mux(reset, _regs_WIRE_13, _GEN_109) @[RegisterFile.scala 15:{21,21}]
    regs_14 <= mux(reset, _regs_WIRE_14, _GEN_110) @[RegisterFile.scala 15:{21,21}]
    regs_15 <= mux(reset, _regs_WIRE_15, _GEN_111) @[RegisterFile.scala 15:{21,21}]
    regs_16 <= mux(reset, _regs_WIRE_16, _GEN_112) @[RegisterFile.scala 15:{21,21}]
    regs_17 <= mux(reset, _regs_WIRE_17, _GEN_113) @[RegisterFile.scala 15:{21,21}]
    regs_18 <= mux(reset, _regs_WIRE_18, _GEN_114) @[RegisterFile.scala 15:{21,21}]
    regs_19 <= mux(reset, _regs_WIRE_19, _GEN_115) @[RegisterFile.scala 15:{21,21}]
    regs_20 <= mux(reset, _regs_WIRE_20, _GEN_116) @[RegisterFile.scala 15:{21,21}]
    regs_21 <= mux(reset, _regs_WIRE_21, _GEN_117) @[RegisterFile.scala 15:{21,21}]
    regs_22 <= mux(reset, _regs_WIRE_22, _GEN_118) @[RegisterFile.scala 15:{21,21}]
    regs_23 <= mux(reset, _regs_WIRE_23, _GEN_119) @[RegisterFile.scala 15:{21,21}]
    regs_24 <= mux(reset, _regs_WIRE_24, _GEN_120) @[RegisterFile.scala 15:{21,21}]
    regs_25 <= mux(reset, _regs_WIRE_25, _GEN_121) @[RegisterFile.scala 15:{21,21}]
    regs_26 <= mux(reset, _regs_WIRE_26, _GEN_122) @[RegisterFile.scala 15:{21,21}]
    regs_27 <= mux(reset, _regs_WIRE_27, _GEN_123) @[RegisterFile.scala 15:{21,21}]
    regs_28 <= mux(reset, _regs_WIRE_28, _GEN_124) @[RegisterFile.scala 15:{21,21}]
    regs_29 <= mux(reset, _regs_WIRE_29, _GEN_125) @[RegisterFile.scala 15:{21,21}]
    regs_30 <= mux(reset, _regs_WIRE_30, _GEN_126) @[RegisterFile.scala 15:{21,21}]
    regs_31 <= mux(reset, _regs_WIRE_31, _GEN_127) @[RegisterFile.scala 15:{21,21}]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_op : UInt<4>
    input io_a : UInt<32>
    input io_b : UInt<32>
    output io_result : UInt<32>

    node _T = eq(UInt<4>("h0"), io_op) @[ALU.scala 15:17]
    node _io_result_T = add(io_a, io_b) @[ALU.scala 16:34]
    node _io_result_T_1 = tail(_io_result_T, 1) @[ALU.scala 16:34]
    node _T_1 = eq(UInt<4>("h1"), io_op) @[ALU.scala 15:17]
    node _io_result_T_2 = sub(io_a, io_b) @[ALU.scala 17:34]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[ALU.scala 17:34]
    node _T_2 = eq(UInt<4>("h2"), io_op) @[ALU.scala 15:17]
    node _io_result_T_4 = bits(io_b, 4, 0) @[ALU.scala 18:41]
    node _io_result_T_5 = dshl(io_a, _io_result_T_4) @[ALU.scala 18:34]
    node _T_3 = eq(UInt<4>("h3"), io_op) @[ALU.scala 15:17]
    node _io_result_T_6 = asSInt(io_a) @[ALU.scala 19:35]
    node _io_result_T_7 = asSInt(io_b) @[ALU.scala 19:49]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[ALU.scala 19:42]
    node _T_4 = eq(UInt<4>("h4"), io_op) @[ALU.scala 15:17]
    node _io_result_T_9 = lt(io_a, io_b) @[ALU.scala 20:35]
    node _T_5 = eq(UInt<4>("h5"), io_op) @[ALU.scala 15:17]
    node _io_result_T_10 = xor(io_a, io_b) @[ALU.scala 21:34]
    node _T_6 = eq(UInt<4>("h6"), io_op) @[ALU.scala 15:17]
    node _io_result_T_11 = bits(io_b, 4, 0) @[ALU.scala 22:41]
    node _io_result_T_12 = dshr(io_a, _io_result_T_11) @[ALU.scala 22:34]
    node _T_7 = eq(UInt<4>("h7"), io_op) @[ALU.scala 15:17]
    node _io_result_T_13 = asSInt(io_a) @[ALU.scala 23:35]
    node _io_result_T_14 = bits(io_b, 4, 0) @[ALU.scala 23:49]
    node _io_result_T_15 = dshr(_io_result_T_13, _io_result_T_14) @[ALU.scala 23:42]
    node _io_result_T_16 = asUInt(_io_result_T_15) @[ALU.scala 23:56]
    node _T_8 = eq(UInt<4>("h8"), io_op) @[ALU.scala 15:17]
    node _io_result_T_17 = or(io_a, io_b) @[ALU.scala 24:34]
    node _T_9 = eq(UInt<4>("h9"), io_op) @[ALU.scala 15:17]
    node _io_result_T_18 = and(io_a, io_b) @[ALU.scala 25:34]
    node _GEN_0 = mux(_T_9, _io_result_T_18, UInt<1>("h0")) @[ALU.scala 14:13 15:17 25:26]
    node _GEN_1 = mux(_T_8, _io_result_T_17, _GEN_0) @[ALU.scala 15:17 24:26]
    node _GEN_2 = mux(_T_7, _io_result_T_16, _GEN_1) @[ALU.scala 15:17 23:26]
    node _GEN_3 = mux(_T_6, _io_result_T_12, _GEN_2) @[ALU.scala 15:17 22:26]
    node _GEN_4 = mux(_T_5, _io_result_T_10, _GEN_3) @[ALU.scala 15:17 21:26]
    node _GEN_5 = mux(_T_4, _io_result_T_9, _GEN_4) @[ALU.scala 15:17 20:26]
    node _GEN_6 = mux(_T_3, _io_result_T_8, _GEN_5) @[ALU.scala 15:17 19:26]
    node _GEN_7 = mux(_T_2, _io_result_T_5, _GEN_6) @[ALU.scala 15:17 18:26]
    node _GEN_8 = mux(_T_1, _io_result_T_3, _GEN_7) @[ALU.scala 15:17 17:26]
    node _GEN_9 = mux(_T, _io_result_T_1, _GEN_8) @[ALU.scala 15:17 16:26]
    io_result <= bits(_GEN_9, 31, 0)

  module MirrorLakeSC :
    input clock : Clock
    input reset : UInt<1>
    output io_imem_addr : UInt<32>
    input io_imem_inst : UInt<32>
    output io_dmem_addr : UInt<32>
    output io_dmem_wdata : UInt<32>
    input io_dmem_rdata : UInt<32>
    output io_dmem_wen : UInt<1>
    output io_dmem_wmask : UInt<4>

    inst regfile of RegisterFile @[MirrorLakeSC.scala 25:23]
    inst alu of ALU @[MirrorLakeSC.scala 26:19]
    reg pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc) @[MirrorLakeSC.scala 20:19]
    node opcode = bits(io_imem_inst, 6, 0) @[MirrorLakeSC.scala 29:20]
    node rd = bits(io_imem_inst, 11, 7) @[MirrorLakeSC.scala 30:20]
    node funct3 = bits(io_imem_inst, 14, 12) @[MirrorLakeSC.scala 31:20]
    node rs1 = bits(io_imem_inst, 19, 15) @[MirrorLakeSC.scala 32:20]
    node rs2 = bits(io_imem_inst, 24, 20) @[MirrorLakeSC.scala 33:20]
    node funct7 = bits(io_imem_inst, 31, 25) @[MirrorLakeSC.scala 34:20]
    node _immI_T = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 41:31]
    node _immI_T_1 = bits(_immI_T, 0, 0) @[Bitwise.scala 77:15]
    node _immI_T_2 = mux(_immI_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _immI_T_3 = bits(io_imem_inst, 31, 20) @[MirrorLakeSC.scala 41:42]
    node _immI_T_4 = cat(_immI_T_2, _immI_T_3) @[Cat.scala 33:92]
    node immI = asSInt(_immI_T_4) @[MirrorLakeSC.scala 41:51]
    node _immS_T = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 42:31]
    node _immS_T_1 = bits(_immS_T, 0, 0) @[Bitwise.scala 77:15]
    node _immS_T_2 = mux(_immS_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 77:12]
    node _immS_T_3 = bits(io_imem_inst, 31, 25) @[MirrorLakeSC.scala 42:42]
    node _immS_T_4 = bits(io_imem_inst, 11, 7) @[MirrorLakeSC.scala 42:55]
    node immS_hi = cat(_immS_T_2, _immS_T_3) @[Cat.scala 33:92]
    node _immS_T_5 = cat(immS_hi, _immS_T_4) @[Cat.scala 33:92]
    node immS = asSInt(_immS_T_5) @[MirrorLakeSC.scala 42:63]
    node _immB_T = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 43:31]
    node _immB_T_1 = bits(_immB_T, 0, 0) @[Bitwise.scala 77:15]
    node _immB_T_2 = mux(_immB_T_1, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 77:12]
    node _immB_T_3 = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 43:42]
    node _immB_T_4 = bits(io_imem_inst, 7, 7) @[MirrorLakeSC.scala 43:52]
    node _immB_T_5 = bits(io_imem_inst, 30, 25) @[MirrorLakeSC.scala 43:61]
    node _immB_T_6 = bits(io_imem_inst, 11, 8) @[MirrorLakeSC.scala 43:74]
    node immB_lo_hi = cat(_immB_T_5, _immB_T_6) @[Cat.scala 33:92]
    node immB_lo = cat(immB_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node immB_hi_hi = cat(_immB_T_2, _immB_T_3) @[Cat.scala 33:92]
    node immB_hi = cat(immB_hi_hi, _immB_T_4) @[Cat.scala 33:92]
    node _immB_T_7 = cat(immB_hi, immB_lo) @[Cat.scala 33:92]
    node immB = asSInt(_immB_T_7) @[MirrorLakeSC.scala 43:92]
    node _immU_T = bits(io_imem_inst, 31, 12) @[MirrorLakeSC.scala 44:22]
    node immU = cat(_immU_T, UInt<12>("h0")) @[Cat.scala 33:92]
    node _immJ_T = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 45:31]
    node _immJ_T_1 = bits(_immJ_T, 0, 0) @[Bitwise.scala 77:15]
    node _immJ_T_2 = mux(_immJ_T_1, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 77:12]
    node _immJ_T_3 = bits(io_imem_inst, 31, 31) @[MirrorLakeSC.scala 45:42]
    node _immJ_T_4 = bits(io_imem_inst, 19, 12) @[MirrorLakeSC.scala 45:52]
    node _immJ_T_5 = bits(io_imem_inst, 20, 20) @[MirrorLakeSC.scala 45:65]
    node _immJ_T_6 = bits(io_imem_inst, 30, 21) @[MirrorLakeSC.scala 45:75]
    node immJ_lo_hi = cat(_immJ_T_5, _immJ_T_6) @[Cat.scala 33:92]
    node immJ_lo = cat(immJ_lo_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    node immJ_hi_hi = cat(_immJ_T_2, _immJ_T_3) @[Cat.scala 33:92]
    node immJ_hi = cat(immJ_hi_hi, _immJ_T_4) @[Cat.scala 33:92]
    node _immJ_T_7 = cat(immJ_hi, immJ_lo) @[Cat.scala 33:92]
    node immJ = asSInt(_immJ_T_7) @[MirrorLakeSC.scala 45:94]
    node _nextPC_T = add(pc, UInt<3>("h4")) @[MirrorLakeSC.scala 53:37]
    node _nextPC_T_1 = tail(_nextPC_T, 1) @[MirrorLakeSC.scala 53:37]
    node _T = eq(UInt<7>("h37"), opcode) @[MirrorLakeSC.scala 64:18]
    node _T_1 = eq(UInt<7>("h17"), opcode) @[MirrorLakeSC.scala 64:18]
    node _writeBackData_T = add(pc, immU) @[MirrorLakeSC.scala 72:27]
    node _writeBackData_T_1 = tail(_writeBackData_T, 1) @[MirrorLakeSC.scala 72:27]
    node _T_2 = eq(UInt<7>("h6f"), opcode) @[MirrorLakeSC.scala 64:18]
    node _writeBackData_T_2 = add(pc, UInt<3>("h4")) @[MirrorLakeSC.scala 77:27]
    node _writeBackData_T_3 = tail(_writeBackData_T_2, 1) @[MirrorLakeSC.scala 77:27]
    node _nextPC_T_2 = asSInt(pc) @[MirrorLakeSC.scala 79:21]
    node _nextPC_T_3 = add(_nextPC_T_2, immJ) @[MirrorLakeSC.scala 79:28]
    node _nextPC_T_4 = tail(_nextPC_T_3, 1) @[MirrorLakeSC.scala 79:28]
    node _nextPC_T_5 = asSInt(_nextPC_T_4) @[MirrorLakeSC.scala 79:28]
    node _nextPC_T_6 = asUInt(_nextPC_T_5) @[MirrorLakeSC.scala 79:36]
    node _T_3 = eq(UInt<7>("h67"), opcode) @[MirrorLakeSC.scala 64:18]
    node _writeBackData_T_4 = add(pc, UInt<3>("h4")) @[MirrorLakeSC.scala 83:27]
    node _writeBackData_T_5 = tail(_writeBackData_T_4, 1) @[MirrorLakeSC.scala 83:27]
    node _nextPC_T_7 = asSInt(regfile.io_rs1Data) @[MirrorLakeSC.scala 85:39]
    node _nextPC_T_8 = add(_nextPC_T_7, immI) @[MirrorLakeSC.scala 85:46]
    node _nextPC_T_9 = tail(_nextPC_T_8, 1) @[MirrorLakeSC.scala 85:46]
    node _nextPC_T_10 = asSInt(_nextPC_T_9) @[MirrorLakeSC.scala 85:46]
    node _nextPC_T_11 = asUInt(_nextPC_T_10) @[MirrorLakeSC.scala 85:54]
    node _nextPC_T_12 = not(UInt<32>("h1")) @[MirrorLakeSC.scala 85:63]
    node _nextPC_T_13 = and(_nextPC_T_11, _nextPC_T_12) @[MirrorLakeSC.scala 85:61]
    node _T_4 = eq(UInt<7>("h63"), opcode) @[MirrorLakeSC.scala 64:18]
    node _T_5 = eq(UInt<1>("h0"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T = eq(regfile.io_rs1Data, regfile.io_rs2Data) @[MirrorLakeSC.scala 90:59]
    node _T_6 = eq(UInt<1>("h1"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T_1 = neq(regfile.io_rs1Data, regfile.io_rs2Data) @[MirrorLakeSC.scala 91:59]
    node _T_7 = eq(UInt<3>("h4"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T_2 = asSInt(regfile.io_rs1Data) @[MirrorLakeSC.scala 92:59]
    node _branchTaken_T_3 = asSInt(regfile.io_rs2Data) @[MirrorLakeSC.scala 92:87]
    node _branchTaken_T_4 = lt(_branchTaken_T_2, _branchTaken_T_3) @[MirrorLakeSC.scala 92:66]
    node _T_8 = eq(UInt<3>("h5"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T_5 = asSInt(regfile.io_rs1Data) @[MirrorLakeSC.scala 93:59]
    node _branchTaken_T_6 = asSInt(regfile.io_rs2Data) @[MirrorLakeSC.scala 93:88]
    node _branchTaken_T_7 = geq(_branchTaken_T_5, _branchTaken_T_6) @[MirrorLakeSC.scala 93:66]
    node _T_9 = eq(UInt<3>("h6"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T_8 = lt(regfile.io_rs1Data, regfile.io_rs2Data) @[MirrorLakeSC.scala 94:59]
    node _T_10 = eq(UInt<3>("h7"), funct3) @[MirrorLakeSC.scala 89:22]
    node _branchTaken_T_9 = geq(regfile.io_rs1Data, regfile.io_rs2Data) @[MirrorLakeSC.scala 95:59]
    node _GEN_0 = mux(_T_10, _branchTaken_T_9, UInt<1>("h0")) @[MirrorLakeSC.scala 89:22 61:32 95:36]
    node _GEN_1 = mux(_T_9, _branchTaken_T_8, _GEN_0) @[MirrorLakeSC.scala 89:22 94:36]
    node _GEN_2 = mux(_T_8, _branchTaken_T_7, _GEN_1) @[MirrorLakeSC.scala 89:22 93:36]
    node _GEN_3 = mux(_T_7, _branchTaken_T_4, _GEN_2) @[MirrorLakeSC.scala 89:22 92:36]
    node _GEN_4 = mux(_T_6, _branchTaken_T_1, _GEN_3) @[MirrorLakeSC.scala 89:22 91:36]
    node _GEN_5 = mux(_T_5, _branchTaken_T, _GEN_4) @[MirrorLakeSC.scala 89:22 90:36]
    node _nextPC_T_14 = asSInt(pc) @[MirrorLakeSC.scala 98:23]
    node _nextPC_T_15 = add(_nextPC_T_14, immB) @[MirrorLakeSC.scala 98:30]
    node _nextPC_T_16 = tail(_nextPC_T_15, 1) @[MirrorLakeSC.scala 98:30]
    node _nextPC_T_17 = asSInt(_nextPC_T_16) @[MirrorLakeSC.scala 98:30]
    node _nextPC_T_18 = asUInt(_nextPC_T_17) @[MirrorLakeSC.scala 98:38]
    node _GEN_54 = mux(_T_4, _GEN_5, UInt<1>("h0")) @[MirrorLakeSC.scala 64:18 61:32]
    node _GEN_67 = mux(_T_3, UInt<1>("h0"), _GEN_54) @[MirrorLakeSC.scala 64:18 61:32]
    node _GEN_77 = mux(_T_2, UInt<1>("h0"), _GEN_67) @[MirrorLakeSC.scala 64:18 61:32]
    node _GEN_87 = mux(_T_1, UInt<1>("h0"), _GEN_77) @[MirrorLakeSC.scala 64:18 61:32]
    node _GEN_97 = mux(_T, UInt<1>("h0"), _GEN_87) @[MirrorLakeSC.scala 64:18 61:32]
    node branchTaken = _GEN_97 @[MirrorLakeSC.scala 61:32]
    node _GEN_6 = mux(branchTaken, _nextPC_T_18, _nextPC_T_1) @[MirrorLakeSC.scala 97:25 98:16 53:33]
    node _T_11 = eq(UInt<7>("h3"), opcode) @[MirrorLakeSC.scala 64:18]
    node _addr_T = asSInt(regfile.io_rs1Data) @[MirrorLakeSC.scala 104:39]
    node _addr_T_1 = add(_addr_T, immI) @[MirrorLakeSC.scala 104:46]
    node _addr_T_2 = tail(_addr_T_1, 1) @[MirrorLakeSC.scala 104:46]
    node addr = asSInt(_addr_T_2) @[MirrorLakeSC.scala 104:46]
    node _io_dmem_addr_T = asUInt(addr) @[MirrorLakeSC.scala 105:28]
    node _T_12 = eq(UInt<1>("h0"), funct3) @[MirrorLakeSC.scala 108:22]
    node _byteShift_T = bits(addr, 1, 0) @[MirrorLakeSC.scala 110:31]
    node byteShift = mul(_byteShift_T, UInt<4>("h8")) @[MirrorLakeSC.scala 110:37]
    node _byteData_T = dshr(io_dmem_rdata, byteShift) @[MirrorLakeSC.scala 111:36]
    node byteData = bits(_byteData_T, 7, 0) @[MirrorLakeSC.scala 111:49]
    node _writeBackData_T_6 = bits(byteData, 7, 7) @[MirrorLakeSC.scala 112:49]
    node _writeBackData_T_7 = bits(_writeBackData_T_6, 0, 0) @[Bitwise.scala 77:15]
    node _writeBackData_T_8 = mux(_writeBackData_T_7, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 77:12]
    node _writeBackData_T_9 = cat(_writeBackData_T_8, byteData) @[Cat.scala 33:92]
    node _T_13 = eq(UInt<1>("h1"), funct3) @[MirrorLakeSC.scala 108:22]
    node _halfShift_T = bits(addr, 1, 1) @[MirrorLakeSC.scala 115:31]
    node halfShift = mul(_halfShift_T, UInt<5>("h10")) @[MirrorLakeSC.scala 115:35]
    node _halfData_T = dshr(io_dmem_rdata, halfShift) @[MirrorLakeSC.scala 116:36]
    node halfData = bits(_halfData_T, 15, 0) @[MirrorLakeSC.scala 116:49]
    node _writeBackData_T_10 = bits(halfData, 15, 15) @[MirrorLakeSC.scala 117:49]
    node _writeBackData_T_11 = bits(_writeBackData_T_10, 0, 0) @[Bitwise.scala 77:15]
    node _writeBackData_T_12 = mux(_writeBackData_T_11, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 77:12]
    node _writeBackData_T_13 = cat(_writeBackData_T_12, halfData) @[Cat.scala 33:92]
    node _T_14 = eq(UInt<2>("h2"), funct3) @[MirrorLakeSC.scala 108:22]
    node _T_15 = eq(UInt<3>("h4"), funct3) @[MirrorLakeSC.scala 108:22]
    node _byteShift_T_1 = bits(addr, 1, 0) @[MirrorLakeSC.scala 123:31]
    node byteShift_1 = mul(_byteShift_T_1, UInt<4>("h8")) @[MirrorLakeSC.scala 123:37]
    node _byteData_T_1 = dshr(io_dmem_rdata, byteShift_1) @[MirrorLakeSC.scala 124:36]
    node byteData_1 = bits(_byteData_T_1, 7, 0) @[MirrorLakeSC.scala 124:49]
    node _writeBackData_T_14 = cat(UInt<24>("h0"), byteData_1) @[Cat.scala 33:92]
    node _T_16 = eq(UInt<3>("h5"), funct3) @[MirrorLakeSC.scala 108:22]
    node _halfShift_T_1 = bits(addr, 1, 1) @[MirrorLakeSC.scala 128:31]
    node halfShift_1 = mul(_halfShift_T_1, UInt<5>("h10")) @[MirrorLakeSC.scala 128:35]
    node _halfData_T_1 = dshr(io_dmem_rdata, halfShift_1) @[MirrorLakeSC.scala 129:36]
    node halfData_1 = bits(_halfData_T_1, 15, 0) @[MirrorLakeSC.scala 129:49]
    node _writeBackData_T_15 = cat(UInt<16>("h0"), halfData_1) @[Cat.scala 33:92]
    node _GEN_7 = mux(_T_16, _writeBackData_T_15, UInt<32>("h0")) @[MirrorLakeSC.scala 108:22 130:25 49:33]
    node _GEN_8 = mux(_T_15, _writeBackData_T_14, _GEN_7) @[MirrorLakeSC.scala 108:22 125:25]
    node _GEN_9 = mux(_T_14, io_dmem_rdata, _GEN_8) @[MirrorLakeSC.scala 108:22 120:25]
    node _GEN_10 = mux(_T_13, _writeBackData_T_13, _GEN_9) @[MirrorLakeSC.scala 108:22 117:25]
    node _GEN_11 = mux(_T_12, _writeBackData_T_9, _GEN_10) @[MirrorLakeSC.scala 108:22 112:25]
    node _T_17 = eq(UInt<7>("h23"), opcode) @[MirrorLakeSC.scala 64:18]
    node _addr_T_3 = asSInt(regfile.io_rs1Data) @[MirrorLakeSC.scala 137:39]
    node _addr_T_4 = add(_addr_T_3, immS) @[MirrorLakeSC.scala 137:46]
    node _addr_T_5 = tail(_addr_T_4, 1) @[MirrorLakeSC.scala 137:46]
    node addr_1 = asSInt(_addr_T_5) @[MirrorLakeSC.scala 137:46]
    node _io_dmem_addr_T_1 = asUInt(addr_1) @[MirrorLakeSC.scala 138:28]
    node _T_18 = eq(UInt<1>("h0"), funct3) @[MirrorLakeSC.scala 140:22]
    node storeByte = bits(regfile.io_rs2Data, 7, 0) @[MirrorLakeSC.scala 142:45]
    node io_dmem_wdata_lo = cat(storeByte, storeByte) @[Cat.scala 33:92]
    node io_dmem_wdata_hi = cat(storeByte, storeByte) @[Cat.scala 33:92]
    node _io_dmem_wdata_T = cat(io_dmem_wdata_hi, io_dmem_wdata_lo) @[Cat.scala 33:92]
    node byteSel = bits(addr_1, 1, 0) @[MirrorLakeSC.scala 144:29]
    node _io_dmem_wmask_T = dshl(UInt<1>("h1"), byteSel) @[MirrorLakeSC.scala 145:33]
    node _T_19 = eq(UInt<1>("h1"), funct3) @[MirrorLakeSC.scala 140:22]
    node storeHalf = bits(regfile.io_rs2Data, 15, 0) @[MirrorLakeSC.scala 148:45]
    node _io_dmem_wdata_T_1 = cat(storeHalf, storeHalf) @[Cat.scala 33:92]
    node halfSel = bits(addr_1, 1, 1) @[MirrorLakeSC.scala 150:29]
    node _io_dmem_wmask_T_1 = eq(halfSel, UInt<1>("h0")) @[MirrorLakeSC.scala 151:40]
    node _io_dmem_wmask_T_2 = mux(_io_dmem_wmask_T_1, UInt<4>("h3"), UInt<4>("hc")) @[MirrorLakeSC.scala 151:31]
    node _T_20 = eq(UInt<2>("h2"), funct3) @[MirrorLakeSC.scala 140:22]
    node _GEN_12 = mux(_T_20, regfile.io_rs2Data, UInt<1>("h0")) @[MirrorLakeSC.scala 140:22 154:25 57:17]
    node _GEN_13 = mux(_T_20, UInt<4>("hf"), UInt<4>("h0")) @[MirrorLakeSC.scala 140:22 155:25 59:17]
    node _GEN_14 = mux(_T_19, _io_dmem_wdata_T_1, _GEN_12) @[MirrorLakeSC.scala 140:22 149:25]
    node _GEN_15 = mux(_T_19, _io_dmem_wmask_T_2, _GEN_13) @[MirrorLakeSC.scala 140:22 151:25]
    node _GEN_16 = mux(_T_18, _io_dmem_wdata_T, _GEN_14) @[MirrorLakeSC.scala 140:22 143:25]
    node _GEN_17 = mux(_T_18, _io_dmem_wmask_T, _GEN_15) @[MirrorLakeSC.scala 140:22 145:25]
    node _T_21 = eq(UInt<7>("h13"), opcode) @[MirrorLakeSC.scala 64:18]
    node _T_22 = eq(UInt<1>("h0"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_23 = eq(UInt<2>("h2"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_24 = eq(UInt<2>("h3"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_25 = eq(UInt<3>("h4"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_26 = eq(UInt<3>("h6"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_27 = eq(UInt<3>("h7"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_28 = eq(UInt<1>("h1"), funct3) @[MirrorLakeSC.scala 162:22]
    node _T_29 = eq(UInt<3>("h5"), funct3) @[MirrorLakeSC.scala 162:22]
    node _aluOp_T = eq(funct7, UInt<6>("h20")) @[MirrorLakeSC.scala 170:44]
    node _aluOp_T_1 = mux(_aluOp_T, UInt<4>("h7"), UInt<4>("h6")) @[MirrorLakeSC.scala 170:36]
    node _GEN_18 = mux(_T_29, _aluOp_T_1, UInt<4>("h0")) @[MirrorLakeSC.scala 162:22 170:30 50:33]
    node _GEN_19 = mux(_T_28, UInt<4>("h2"), _GEN_18) @[MirrorLakeSC.scala 162:22 169:30]
    node _GEN_20 = mux(_T_27, UInt<4>("h9"), _GEN_19) @[MirrorLakeSC.scala 162:22 168:30]
    node _GEN_21 = mux(_T_26, UInt<4>("h8"), _GEN_20) @[MirrorLakeSC.scala 162:22 167:30]
    node _GEN_22 = mux(_T_25, UInt<4>("h5"), _GEN_21) @[MirrorLakeSC.scala 162:22 166:30]
    node _GEN_23 = mux(_T_24, UInt<4>("h4"), _GEN_22) @[MirrorLakeSC.scala 162:22 165:30]
    node _GEN_24 = mux(_T_23, UInt<4>("h3"), _GEN_23) @[MirrorLakeSC.scala 162:22 164:30]
    node _GEN_25 = mux(_T_22, UInt<4>("h0"), _GEN_24) @[MirrorLakeSC.scala 162:22 163:30]
    node _aluSrc2_T = asUInt(immI) @[MirrorLakeSC.scala 172:23]
    node _T_30 = eq(UInt<7>("h33"), opcode) @[MirrorLakeSC.scala 64:18]
    node _T_31 = eq(UInt<1>("h0"), funct3) @[MirrorLakeSC.scala 177:22]
    node _aluOp_T_2 = eq(funct7, UInt<6>("h20")) @[MirrorLakeSC.scala 178:44]
    node _aluOp_T_3 = mux(_aluOp_T_2, UInt<4>("h1"), UInt<4>("h0")) @[MirrorLakeSC.scala 178:36]
    node _T_32 = eq(UInt<1>("h1"), funct3) @[MirrorLakeSC.scala 177:22]
    node _T_33 = eq(UInt<2>("h2"), funct3) @[MirrorLakeSC.scala 177:22]
    node _T_34 = eq(UInt<2>("h3"), funct3) @[MirrorLakeSC.scala 177:22]
    node _T_35 = eq(UInt<3>("h4"), funct3) @[MirrorLakeSC.scala 177:22]
    node _T_36 = eq(UInt<3>("h5"), funct3) @[MirrorLakeSC.scala 177:22]
    node _aluOp_T_4 = eq(funct7, UInt<6>("h20")) @[MirrorLakeSC.scala 183:44]
    node _aluOp_T_5 = mux(_aluOp_T_4, UInt<4>("h7"), UInt<4>("h6")) @[MirrorLakeSC.scala 183:36]
    node _T_37 = eq(UInt<3>("h6"), funct3) @[MirrorLakeSC.scala 177:22]
    node _T_38 = eq(UInt<3>("h7"), funct3) @[MirrorLakeSC.scala 177:22]
    node _GEN_26 = mux(_T_38, UInt<4>("h9"), UInt<4>("h0")) @[MirrorLakeSC.scala 177:22 185:30 50:33]
    node _GEN_27 = mux(_T_37, UInt<4>("h8"), _GEN_26) @[MirrorLakeSC.scala 177:22 184:30]
    node _GEN_28 = mux(_T_36, _aluOp_T_5, _GEN_27) @[MirrorLakeSC.scala 177:22 183:30]
    node _GEN_29 = mux(_T_35, UInt<4>("h5"), _GEN_28) @[MirrorLakeSC.scala 177:22 182:30]
    node _GEN_30 = mux(_T_34, UInt<4>("h4"), _GEN_29) @[MirrorLakeSC.scala 177:22 181:30]
    node _GEN_31 = mux(_T_33, UInt<4>("h3"), _GEN_30) @[MirrorLakeSC.scala 177:22 180:30]
    node _GEN_32 = mux(_T_32, UInt<4>("h2"), _GEN_31) @[MirrorLakeSC.scala 177:22 179:30]
    node _GEN_33 = mux(_T_31, _aluOp_T_3, _GEN_32) @[MirrorLakeSC.scala 177:22 178:30]
    node _T_39 = eq(UInt<7>("hf"), opcode) @[MirrorLakeSC.scala 64:18]
    node _T_40 = eq(UInt<7>("h73"), opcode) @[MirrorLakeSC.scala 64:18]
    node _GEN_34 = mux(_T_30, _GEN_33, UInt<4>("h0")) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_35 = mux(_T_30, UInt<1>("h1"), UInt<1>("h0")) @[MirrorLakeSC.scala 187:16 64:18 48:33]
    node _GEN_36 = mux(_T_21, _GEN_25, _GEN_34) @[MirrorLakeSC.scala 64:18]
    node _GEN_37 = mux(_T_21, _aluSrc2_T, regfile.io_rs2Data) @[MirrorLakeSC.scala 172:15 64:18 52:33]
    node _GEN_38 = mux(_T_21, UInt<1>("h1"), _GEN_35) @[MirrorLakeSC.scala 173:16 64:18]
    node _GEN_39 = mux(_T_17, _io_dmem_addr_T_1, UInt<1>("h0")) @[MirrorLakeSC.scala 64:18 138:20 56:17]
    node _GEN_40 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[MirrorLakeSC.scala 64:18 139:19 58:17]
    node _GEN_41 = mux(_T_17, _GEN_16, UInt<1>("h0")) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_42 = mux(_T_17, _GEN_17, UInt<4>("h0")) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_43 = mux(_T_17, UInt<4>("h0"), _GEN_36) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_44 = mux(_T_17, regfile.io_rs2Data, _GEN_37) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_45 = mux(_T_17, UInt<1>("h0"), _GEN_38) @[MirrorLakeSC.scala 64:18 48:33]
    node _GEN_46 = mux(_T_11, _io_dmem_addr_T, _GEN_39) @[MirrorLakeSC.scala 64:18 105:20]
    node _GEN_47 = mux(_T_11, UInt<1>("h0"), _GEN_40) @[MirrorLakeSC.scala 64:18 106:19]
    node _GEN_48 = mux(_T_11, _GEN_11, UInt<32>("h0")) @[MirrorLakeSC.scala 64:18 49:33]
    node _GEN_49 = mux(_T_11, UInt<1>("h1"), _GEN_45) @[MirrorLakeSC.scala 133:16 64:18]
    node _GEN_50 = mux(_T_11, UInt<1>("h0"), _GEN_41) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_51 = mux(_T_11, UInt<4>("h0"), _GEN_42) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_52 = mux(_T_11, UInt<4>("h0"), _GEN_43) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_53 = mux(_T_11, regfile.io_rs2Data, _GEN_44) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_55 = mux(_T_4, _GEN_6, _nextPC_T_1) @[MirrorLakeSC.scala 64:18 53:33]
    node _GEN_56 = mux(_T_4, UInt<1>("h0"), _GEN_46) @[MirrorLakeSC.scala 56:17 64:18]
    node _GEN_57 = mux(_T_4, UInt<1>("h0"), _GEN_47) @[MirrorLakeSC.scala 58:17 64:18]
    node _GEN_58 = mux(_T_4, UInt<32>("h0"), _GEN_48) @[MirrorLakeSC.scala 64:18 49:33]
    node _GEN_59 = mux(_T_4, UInt<1>("h0"), _GEN_49) @[MirrorLakeSC.scala 64:18 48:33]
    node _GEN_60 = mux(_T_4, UInt<1>("h0"), _GEN_50) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_61 = mux(_T_4, UInt<4>("h0"), _GEN_51) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_62 = mux(_T_4, UInt<4>("h0"), _GEN_52) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_63 = mux(_T_4, regfile.io_rs2Data, _GEN_53) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_64 = mux(_T_3, _writeBackData_T_5, _GEN_58) @[MirrorLakeSC.scala 64:18 83:21]
    node _GEN_65 = mux(_T_3, UInt<1>("h1"), _GEN_59) @[MirrorLakeSC.scala 64:18 84:16]
    node _GEN_66 = mux(_T_3, _nextPC_T_13, _GEN_55) @[MirrorLakeSC.scala 64:18 85:14]
    node _GEN_68 = mux(_T_3, UInt<1>("h0"), _GEN_56) @[MirrorLakeSC.scala 56:17 64:18]
    node _GEN_69 = mux(_T_3, UInt<1>("h0"), _GEN_57) @[MirrorLakeSC.scala 58:17 64:18]
    node _GEN_70 = mux(_T_3, UInt<1>("h0"), _GEN_60) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_71 = mux(_T_3, UInt<4>("h0"), _GEN_61) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_72 = mux(_T_3, UInt<4>("h0"), _GEN_62) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_73 = mux(_T_3, regfile.io_rs2Data, _GEN_63) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_74 = mux(_T_2, _writeBackData_T_3, _GEN_64) @[MirrorLakeSC.scala 64:18 77:21]
    node _GEN_75 = mux(_T_2, UInt<1>("h1"), _GEN_65) @[MirrorLakeSC.scala 64:18 78:16]
    node _GEN_76 = mux(_T_2, _nextPC_T_6, _GEN_66) @[MirrorLakeSC.scala 64:18 79:14]
    node _GEN_78 = mux(_T_2, UInt<1>("h0"), _GEN_68) @[MirrorLakeSC.scala 56:17 64:18]
    node _GEN_79 = mux(_T_2, UInt<1>("h0"), _GEN_69) @[MirrorLakeSC.scala 58:17 64:18]
    node _GEN_80 = mux(_T_2, UInt<1>("h0"), _GEN_70) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_81 = mux(_T_2, UInt<4>("h0"), _GEN_71) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_82 = mux(_T_2, UInt<4>("h0"), _GEN_72) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_83 = mux(_T_2, regfile.io_rs2Data, _GEN_73) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_84 = mux(_T_1, _writeBackData_T_1, _GEN_74) @[MirrorLakeSC.scala 64:18 72:21]
    node _GEN_85 = mux(_T_1, UInt<1>("h1"), _GEN_75) @[MirrorLakeSC.scala 64:18 73:16]
    node _GEN_86 = mux(_T_1, _nextPC_T_1, _GEN_76) @[MirrorLakeSC.scala 64:18 53:33]
    node _GEN_88 = mux(_T_1, UInt<1>("h0"), _GEN_78) @[MirrorLakeSC.scala 56:17 64:18]
    node _GEN_89 = mux(_T_1, UInt<1>("h0"), _GEN_79) @[MirrorLakeSC.scala 58:17 64:18]
    node _GEN_90 = mux(_T_1, UInt<1>("h0"), _GEN_80) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_91 = mux(_T_1, UInt<4>("h0"), _GEN_81) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_92 = mux(_T_1, UInt<4>("h0"), _GEN_82) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_93 = mux(_T_1, regfile.io_rs2Data, _GEN_83) @[MirrorLakeSC.scala 64:18 52:33]
    node _GEN_94 = mux(_T, immU, _GEN_84) @[MirrorLakeSC.scala 64:18 67:21]
    node _GEN_95 = mux(_T, UInt<1>("h1"), _GEN_85) @[MirrorLakeSC.scala 64:18 68:16]
    node _GEN_96 = mux(_T, _nextPC_T_1, _GEN_86) @[MirrorLakeSC.scala 64:18 53:33]
    node _GEN_98 = mux(_T, UInt<1>("h0"), _GEN_88) @[MirrorLakeSC.scala 56:17 64:18]
    node _GEN_99 = mux(_T, UInt<1>("h0"), _GEN_89) @[MirrorLakeSC.scala 58:17 64:18]
    node _GEN_100 = mux(_T, UInt<1>("h0"), _GEN_90) @[MirrorLakeSC.scala 57:17 64:18]
    node _GEN_101 = mux(_T, UInt<4>("h0"), _GEN_91) @[MirrorLakeSC.scala 59:17 64:18]
    node _GEN_102 = mux(_T, UInt<4>("h0"), _GEN_92) @[MirrorLakeSC.scala 64:18 50:33]
    node _GEN_103 = mux(_T, regfile.io_rs2Data, _GEN_93) @[MirrorLakeSC.scala 64:18 52:33]
    node _T_41 = eq(opcode, UInt<7>("h33")) @[MirrorLakeSC.scala 204:15]
    node _T_42 = eq(opcode, UInt<7>("h13")) @[MirrorLakeSC.scala 204:40]
    node _T_43 = or(_T_41, _T_42) @[MirrorLakeSC.scala 204:30]
    node _GEN_104 = mux(_T_43, alu.io_result, _GEN_94) @[MirrorLakeSC.scala 204:57 205:19]
    node regWrite = _GEN_95 @[MirrorLakeSC.scala 48:33]
    node writeBackData = _GEN_104 @[MirrorLakeSC.scala 49:33]
    node aluOp = _GEN_102 @[MirrorLakeSC.scala 50:33]
    node aluSrc1 = regfile.io_rs1Data @[MirrorLakeSC.scala 51:{33,33}]
    node aluSrc2 = _GEN_103 @[MirrorLakeSC.scala 52:33]
    node nextPC = _GEN_96 @[MirrorLakeSC.scala 53:33]
    io_imem_addr <= pc @[MirrorLakeSC.scala 21:16]
    io_dmem_addr <= _GEN_98
    io_dmem_wdata <= _GEN_100
    io_dmem_wen <= _GEN_99
    io_dmem_wmask <= _GEN_101
    pc <= mux(reset, UInt<32>("h0"), nextPC) @[MirrorLakeSC.scala 20:{19,19} 214:6]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io_rs1 <= rs1 @[MirrorLakeSC.scala 37:18]
    regfile.io_rs2 <= rs2 @[MirrorLakeSC.scala 38:18]
    regfile.io_rd <= rd @[MirrorLakeSC.scala 209:17]
    regfile.io_writeData <= writeBackData @[MirrorLakeSC.scala 210:24]
    regfile.io_regWrite <= regWrite @[MirrorLakeSC.scala 211:23]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_op <= aluOp @[MirrorLakeSC.scala 199:13]
    alu.io_a <= aluSrc1 @[MirrorLakeSC.scala 200:12]
    alu.io_b <= aluSrc2 @[MirrorLakeSC.scala 201:12]
