# Generic binary counter
An n-bit up-down binary counter with synchronous reset in SystemVerilog. If mode is 1 it counts up, else it counts down.
For a live demonstration of this project on EDA Playground [click here](https://edaplayground.com/x/8Ch_).

# Generic gray counter
This is an **n-bit gray code counter** with synchronous reset implemented in SystemVerilog. 
For a live demonstration of this project on EDA Playground [click here](https://edaplayground.com/x/rja).
