// Seed: 1215791950
module module_0 (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wand id_4
);
  assign id_2 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply1 id_9
    , id_12,
    output wand id_10
);
  module_0(
      id_5, id_3, id_4, id_5, id_6
  );
  assign id_7  = id_5;
  assign id_4  = id_9;
  assign id_12 = id_6;
  assign id_0  = 1 == id_6;
  assign id_12 = 1'd0;
  wire id_13;
endmodule
