designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/EFB_SPI.vhd}
# Adding file C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\EFB_SPI.vhd ... Done
addfile {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/Test_Bench_EFB_SPI.vhd}
# Adding file C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\Test_Bench_EFB_SPI.vhd ... Done
vlib {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/simulation/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/EFB_SPI.vhd}
# File: C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\EFB_SPI.vhd
# Compile Entity "EFB_SPI"
# Compile Architecture "Structure" of Entity "EFB_SPI"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -dbg -work work {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/Test_Bench_EFB_SPI.vhd}
# File: C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\Test_Bench_EFB_SPI.vhd
# Compile Entity "Test"
# Compile Architecture "behavioural" of Entity "Test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
entity Test
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'efb_top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_0' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_1' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_3' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
vsim +access +r Test -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'efb_top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_0' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_1' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'spare_gate_efb_3' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.6 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 2.1 [s]
# SLP: Finished : 2.7 [s]
# SLP: 375 (8.29%) primitives and 4137 (91.45%) other processes in SLP
# SLP: 14968 (99.22%) signals in SLP and 118 (0.78%) interface signals
# ELAB2: Elaboration final pass complete - time: 3.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 14251 kB (elbread=3333 elab2=10525 kernel=392 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\EUREKA_FPGA_SPI\simulation\src\wave.asdb
#  8:08 PM, February 28, 2017
#  Simulation has been initialized
add wave *
# 13 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/simulation/src/wave.asdb'.
# KERNEL: Configuration complete. EFB now in user mode.                 820
# KERNEL: stopped at time: 1 us
run 16 us
# KERNEL: stopped at time: 17 us
run 16 us
# KERNEL: stopped at time: 33 us
run 16 us
# KERNEL: stopped at time: 49 us
run 16 us
# KERNEL: stopped at time: 65 us
run 16 us
# KERNEL: stopped at time: 81 us
