# ECE1718

to run verilog simulation model

1. copy input.txt, output.txt sv files and do file to the same directory
2. open modelsim
3. run "do conv_hw.do"

to analyize power / timing
1. open quartus/vivado and create a new project
2. add file conv_hw.sv and set conv_top as top entity
2. run synthesis and analyize

