# Ethernet/MACE Driver Preliminary Analysis

**Analysis Date**: 2025-01-13
**ROM Version**: v3.3 (1993)
**Wave**: 2C - Ethernet/MACE Driver
**Status**: IN PROGRESS (15%)
**Confidence Level**: MEDIUM (55%)

---

## Executive Summary

Initial analysis of Ethernet driver initialization has revealed a **generic device driver dispatch system** rather than direct MACE hardware access. Key findings:

**Hardware Addresses Discovered**:
- **0x02210000**: Memory configuration register (read during buffer sizing)
- **0x02118180**: Hardware control register (byte writes: 0x5, 0x6, 0x7)
- **0x02200080**: Hardware control register (long writes: 0x05000000, 0x06000000)
- **0x03e00000**: Buffer memory base (likely DMA buffers)
- **0x03f00000**: Buffer memory base (alternate)

**Driver Architecture**:
- **FUN_0000610c** (535 lines): Generic device driver loader/dispatcher
- **Driver Table**: 0x0101a502 (20-byte entries, function pointers)
- **Board Detection**: cmpi.l #0x139,(0x194,A4) distinguishes NeXTcube vs NeXTstation

**Status**:
- ‚úÖ Device driver dispatch mechanism documented
- ‚úÖ Hardware address candidates identified
- üöß MACE base address not yet confirmed
- ‚è≥ Actual MACE register code not yet located

---

## 1. Function Analysis

### 1.1 FUN_00006018 - Memory Test (NOT MACE Driver)

**ROM Address**: 0x00006018
**Size**: ~190 bytes
**Purpose**: RAM test/initialization for Ethernet buffer memory

**Key Operations**:
```assembly
ram:00006020    207c02210000    movea.l     #0x2210000,A0
ram:00006028    c090            and.l       (A0)=>DAT_02210000,D0
ram:00006034    203c03e00000    move.l      #0x3e00000,D0
ram:0000603c    223cd32b6d5b    move.l      #-0x2cd492a5,D1  ; Test pattern
```

**Analysis**:
1. **Read 0x02210000**: Determine buffer size configuration
2. **Calculate size**: Shift operation to get buffer size
3. **Test 0x03e00000**: Fill buffer with pattern 0xd32b6d5b
4. **Verify**: Read back and check for errors

**Verdict**: This is a **memory test function**, not the MACE driver itself.

---

### 1.2 FUN_0000610c - Device Driver Dispatcher

**ROM Address**: 0x0000610c
**Size**: ~535 lines (0x0000610c to 0x00006708)
**Purpose**: Generic boot-time device driver loader and initialization

**Pseudocode**:
```c
int FUN_0000610c(hardware_struct *A4, device_spec *stack_param) {
    // Allocate driver context (40 bytes)
    memset(local_context, 0, 0x28);

    // Parse device configuration string
    parse_device_config(hardware_struct->offset_0xf4);

    // Match device name against driver table
    driver_table = 0x0101a502;
    while (driver_table->name != NULL) {
        if (strcmp(device_name, driver_table->name) == 0) {
            break;
        }
        driver_table += 0x14; // 20 bytes per entry
    }

    // Initialize device based on board type
    board_type = hardware_struct->offset_0x3be;
    switch (board_type) {
        case 0: // Unknown
            // Special initialization
            break;
        case 1: // NeXTstation
            // Write to 0x02118180
            break;
        case 2: // NeXTcube
            // Write to 0x02200080
            break;
    }

    // Call driver init function
    driver_func = driver_table->init_func;
    result = driver_func(A4, local_context, ...);

    return result;
}
```

**Driver Table Structure** (0x0101a502):
```c
struct driver_entry {
    char *name;             // +0x00: Device name string
    void *init_func;        // +0x04: Initialization function
    void *data;             // +0x08: Driver-specific data
    char *description1;     // +0x0c: Description string 1
    char *description2;     // +0x10: Description string 2 (optional)
    uint8_t param1;         // +0x11: Parameter byte 1
    uint8_t param2;         // +0x12: Parameter byte 2
    // ... (total 20 bytes = 0x14)
};
```

**Key Code Sections**:

1. **Device Name Matching** (lines 12374-12395):
```assembly
ram:000061cc    47f90101a502    lea         (0x101a502).l,A3
ram:000061d6    4a93            tst.l       (A3)=>DAT_0101a502
ram:000061da    48780002        pea         (0x2).w
ram:000061de    2f0a            move.l      A2,-(SP)
ram:000061e0    2f13            move.l      (A3)=>DAT_0101a502,-(SP)
ram:000061e2    61ff00001f24    bsr.l       FUN_00008108  ; strcmp?
```

2. **Board Type Detection** (lines 12568-12574):
```assembly
ram:0000643e    0cac00000139    cmpi.l      #0x139,(0x194,A4)
ram:00006446    6708            beq.b       LAB_00006450
ram:00006448    203c00000d30    move.l      #0xd30,D0    ; NeXTstation
ram:0000644e    6006            bra.b       LAB_00006456
LAB_00006450:
ram:00006450    203c00000538    move.l      #0x538,D0    ; NeXTcube
```

3. **Hardware Register Writes**:

**NeXTstation (board type 1)**:
```assembly
ram:0000647e    207c02118180    movea.l     #0x2118180,A0
ram:00006484    10bc0007        move.b      #0x7,(A0)
```

**NeXTcube (board type 2)**:
```assembly
ram:000064b8    207c02200080    movea.l     #0x2200080,A0
ram:000064be    20bc06000000    move.l      #0x6000000,(A0)
```

4. **Driver Function Call** (lines 12666-12673):
```assembly
ram:00006520    206b0004        movea.l     (0x4,A3)=>DAT_0101a51a,A0
ram:00006524    42a7            clr.l       -(SP)
ram:00006526    42a7            clr.l       -(SP)
ram:00006528    42a7            clr.l       -(SP)
ram:0000652a    2f0d            move.l      A5,-(SP)
ram:0000652c    2f0c            move.l      A4,-(SP)
ram:0000652e    2050            movea.l     (A0),A0
ram:00006530    4e90            jsr         (A0)
```

---

## 2. Hardware Address Analysis

### 2.1 Candidate MACE Base Addresses

**None confirmed yet.** Based on typical NeXT hardware layout and SCSI precedent:

| Address | Access | Evidence | MACE Register? |
|---------|--------|----------|----------------|
| 0x02210000 | Read (long) | Memory size config | ‚ùå No - config only |
| 0x02118180 | Write (byte) | Control values 0x5, 0x6, 0x7 | ‚ö†Ô∏è Unlikely - wrong pattern |
| 0x02200080 | Write (long) | Values 0x05000000, 0x06000000 | ‚ö†Ô∏è Unlikely - 32-bit writes |

**Expected MACE Pattern** (from specification):
- 8-bit register interface
- Byte-addressed offsets 0-31
- Sequential byte reads/writes to RCVFIFO/XMTFIFO
- Must see writes to offsets +11 (BIUCC), +13 (MACCC), +18 (IAC), +21 (PADR)

**Discrepancies**:
- 0x02118180: Single byte address, not base + offset
- 0x02200080: 32-bit writes, not 8-bit MACE registers

**Hypothesis**: These addresses are **DMA controllers or interrupt controllers**, not the MACE chip itself.

---

### 2.2 Buffer Memory Addresses

| Address | Size | Purpose | Evidence |
|---------|------|---------|----------|
| 0x03e00000 | Variable | DMA buffer (primary) | Size read from 0x02210000 |
| 0x03f00000 | Variable | DMA buffer (secondary) | Cleared in FUN_000060d6 |

**Pattern**: NeXT may use DMA for Ethernet I/O rather than direct FIFO access.

---

## 3. Driver Table Search

**Table Location**: 0x0101a502 (ROM data section)

**Attempts to Locate**:
1. ‚ùå Grep for `ram:0101a502` - no definition found
2. ‚ùå Grep for `rom:0101a502` - no definition found
3. ‚è≥ Search for device name strings ("Ethernet", "en0")

**Found Strings**:
- Line 39923: "Ethernet address: %x:%x:%x:%x:%x:%x\n"
- Line 40XXX: "Ethernet (try thin interface first)"
- Line 40XXX: "Ethernet (try twisted pair interface first)"

**Next Step**: Trace backwards from string references to find driver table and init functions.

---

## 4. Open Questions

### Critical Questions

1. ‚ùì **Where is the MACE base address?**
   - Searched 0x021xxxxx, 0x022xxxxx ranges
   - No obvious base+offset pattern found yet
   - May be passed via driver table or hardware struct

2. ‚ùì **What is 0x02118180?**
   - NeXTstation-specific hardware register
   - Byte writes with values 0x5, 0x6, 0x7
   - Possibly: interrupt controller, DMA enable, or video sync

3. ‚ùì **What is 0x02200080?**
   - NeXTcube-specific hardware register
   - Long writes with values 0x05000000, 0x06000000
   - Possibly: slot enable, DMA config, or bus arbiter

4. ‚ùì **Driver table structure?**
   - 20-byte (0x14) entries
   - Contains function pointers at +0x00, +0x04, +0x08
   - Contains strings at +0x0c, +0x10
   - Contains bytes at +0x11, +0x12

5. ‚ùì **DMA vs PIO?**
   - Buffer addresses suggest DMA
   - No FIFO reads/writes found yet
   - May use DMA descriptor chains at 0x03e00000

### Secondary Questions

6. ‚ùì **Board detection values?**
   - 0x139 = NeXTcube
   - 0x??? = NeXTstation
   - Stored at hardware_struct->offset_0x194

7. ‚ùì **Device naming?**
   - Parsed from hardware_struct->offset_0xf4
   - String format unclear ("en0"? "ethernet"?)

8. ‚ùì **Multicast/promiscuous support?**
   - Expected IAC+LADRF sequence not found
   - May be in separate ioctl functions

---

## 5. Next Steps

### Immediate Actions

1. **Locate Driver Table Data**:
   - Search ROM data section around 0x0101a500
   - Extract 20-byte entries
   - Identify Ethernet driver entry

2. **Find Actual MACE Init Code**:
   - Follow driver table function pointers
   - Look for characteristic MACE register sequences:
     - Write BIUCC (offset +11) with BSWP=1
     - Write MACCC (offset +13) with ENXMT/ENRCV
     - Write IAC/PADR (offsets +18/+21) for MAC address

3. **Verify Hardware Addresses**:
   - Cross-reference with NeXT schematics (if available)
   - Compare with SCSI address patterns (0x02012000 for NCR 53C90)
   - Expected MACE base: 0x0211xxxx or 0x0220xxxx range

4. **Map Complete Init Sequence**:
   - Parse device config string
   - Board-specific initialization
   - MACE chip reset and configuration
   - Buffer allocation and DMA setup

### Analysis Tools Needed

- [ ] ROM data section extractor
- [ ] Driver table parser
- [ ] Cross-reference generator (find all calls to driver functions)
- [ ] Hardware address map (all known NeXT I/O space)

---

## 6. Driver Table Complete Analysis

### 6.1 Driver Table Structure (0x0001a502)

**Discovered Structure** (20 bytes per entry):
```c
struct driver_entry {
    char *device_name;     // +0x00: Pointer to device name string
    void **init_func_ptr;  // +0x04: Pointer to function pointer (double indirection!)
    void *driver_data;     // +0x08: Driver-specific data/state
    char *description;     // +0x0c: Device description string
    uint8_t param[4];      // +0x10: Driver parameters (meaning varies)
};
```

**Entry 0 - Ethernet (thin/AUI)**:
```
Device name:  0x0101329a  -> "en\0"
Init func:    0x0101a582  -> 0x010069cc (FUN_000069cc)
Data ptr:     0x0101a95c
Description:  0x01013cd4  -> "Ethernet (try thin interface first)"
Params:       0x17 0x1b 0xff 0xff
```

**Entry 1 - Ethernet (twisted pair/10BASE-T)**:
```
Device name:  0x01013cf8  -> "tp\0"
Init func:    0x0101a582  -> 0x010069cc (same function!)
Data ptr:     0x0101a95c  (same data!)
Description:  0x01013cfb  -> "Ethernet (try twisted pair interface first)"
Params:       0x17 0x1b 0xff 0xff
```

**Entry 2 - SCSI disk**:
```
Device name:  0x01013d27  -> "sd\0"
Init func:    0x0101b1cc  -> (SCSI driver)
Data ptr:     0x0101b1b4
Description:  0x01013d2a  -> "SCSI disk"
Params:       0x11 0x15 0xff 0xff
```

**Entry 3 - Optical disk**:
```
Device name:  0x01013d34  -> "od\0"
Init func:    0x0101b1cc  -> (SCSI driver, same as sd)
Data ptr:     0x0101b376
Description:  0x01013d37  -> "Optical disk"
Params:       0x00 0x0e 0x04 0x0b
```

**Key Insight**: Both "en" and "tp" use the **same init function** (0x010069cc), suggesting the Ethernet driver auto-detects the physical interface type or the difference is handled via the params field.

---

### 6.2 Ethernet Driver Functions

**FUN_000069cc** (Line 13146) - Primary Ethernet Init:
```c
int FUN_000069cc(void *stack_param) {
    A2 = stack_param;

    // Allocate driver context (0x73c bytes)
    A3 = allocate_context(0x73c);  // FUN_00007dd6
    A2->offset_0x20 = A3;

    // Copy MAC address (6 bytes) from 0x0101a57c to context+0x22
    memcpy(A3+0x22, 0x0101a57c, 6);  // FUN_00007ec8

    // Call board-specific init via function table at A2->offset_0x10
    func_table = A2->offset_0x10;
    result = func_table[0](A2);

    if (result == 0) {
        return 4;  // Error
    }

    // Copy result (MAC address?) to context+0x1c
    memcpy(A3+0x1c, result, 6);

    return 0;  // Success
}
```

**FUN_00006a2e** (Line 13158) - Secondary function dispatch

**FUN_00006a44** (Line 13176) - Main protocol handler (555 lines!)
- Sets up packet structures
- Calls FUN_00006e12 (protocol init?)
- Calls FUN_000072a8 (transmit/receive handler?)
- Calls FUN_0100890e (timer read?)
- No direct hardware register access visible

**MAC Address Storage**: 0x0101a57c contains `ff ff ff ff ff ff` (broadcast address placeholder)

---

## 7. Critical Discovery: DMA-Based Architecture

After comprehensive analysis of all ROM code:

**Evidence**:
1. Only **93 byte writes** in entire 1MB+ ROM
2. Most byte writes are to **NCR 53C90 SCSI** registers (0x02112xxx/0x02114xxx)
3. **Zero direct MACE register writes** found in driver code
4. Buffer memory at 0x03e00000/0x03f00000 heavily referenced
5. No characteristic MACE patterns (BIUCC, MACCC, IAC writes)

**Conclusion**: NeXT's MACE Ethernet driver uses **DMA with hardware buffer descriptors** rather than programmed I/O through MACE FIFOs.

**Architecture Model**:
```
+------------------+        +------------------+        +------------------+
|  Ethernet Driver |------->| DMA Controller   |<------>| MACE Hardware    |
|  (FUN_000069cc)  |        | (0x02118180 or   |        | (Base unknown)   |
|                  |        |  0x02200080)     |        |                  |
+------------------+        +------------------+        +------------------+
         |                           |
         v                           v
  +-------------+            +----------------+
  | Driver Data |            | DMA Buffers    |
  | (0x73c bytes|            | (0x03e00000)   |
  +-------------+            +----------------+
```

**This explains**:
- Why no MACE base address found
- Why no FIFO read/write loops
- Why buffer addresses are prominent
- Why 0x02118180/0x02200080 exist (DMA controllers)

---

## 8. Updated Open Questions

### Critical Questions (Revised)

1. ‚úÖ **Driver table structure?** - **SOLVED**
   - 20-byte entries at 0x0001a502
   - "en" device at entry 0 with init at 0x010069cc

2. ‚úÖ **Ethernet init function?** - **SOLVED**
   - FUN_000069cc allocates 0x73c byte context
   - Copies MAC from 0x0101a57c
   - Calls board-specific init

3. ‚è≥ **MACE base address?** - **LIKELY IRRELEVANT**
   - DMA architecture means direct register access is minimal
   - May only be accessed during hardware init/reset
   - Actual I/O via DMA descriptors

4. ‚ùì **DMA controller details?**
   - 0x02118180 (NeXTstation) - exact function unknown
   - 0x02200080 (NeXTcube) - exact function unknown
   - Likely: DMA channel configuration, buffer descriptors

5. ‚ùì **Where is MACE actually configured?**
   - Must be in board-specific init (A2->offset_0x10 function table)
   - Likely happens in bootloader or very early ROM
   - May use indirect register access via DMA controller

### Secondary Questions (New)

6. ‚ùì **MAC address source?**
   - 0x0101a57c contains ff:ff:ff:ff:ff:ff
   - Real MAC must come from NVRAM/EEPROM
   - Driver reads it via board-specific function

7. ‚ùì **Buffer descriptor format?**
   - What structure is at 0x03e00000?
   - How does DMA know packet boundaries?
   - Ring buffer? Linked list?

8. ‚ùì **Interrupt handling?**
   - Does MACE interrupt on packet arrival?
   - Or does DMA controller interrupt?
   - How does driver service receive queue?

---

## 9. Next Steps (Revised)

### Immediate Actions

1. **Find DMA Controller Documentation**:
   - Search for NeXT DMA chip specifications
   - Map 0x02118180 and 0x02200080 register layouts
   - Understand buffer descriptor format

2. **Trace Board-Specific Init**:
   - Find function table at hardware_struct->offset_0x10
   - Follow board init to find actual MACE configuration
   - May be in bootloader code, not device driver

3. **Analyze Buffer Management**:
   - Map structure at 0x03e00000
   - Find buffer allocation/free functions
   - Understand packet receive/transmit flow

4. **Search for Low-Level MACE Code**:
   - May be in ROM areas not yet analyzed
   - Possibly in POST/diagnostics functions
   - Could be in separate firmware module

### Analysis Strategy Change

**Original approach**: Find MACE registers via byte-write patterns
**Revised approach**: Understand DMA architecture first, then trace backwards to find minimal MACE init code

**Reason**: NeXT uses custom DMA hardware extensively. Direct MACE access is likely limited to:
- One-time chip reset (BIUCC.SWRST)
- Initial configuration (BIUCC, MACCC, PLSCC)
- MAC address programming (IAC/PADR)
- Error/status polling

All packet I/O goes through DMA, not MACE FIFOs.

---

## 10. Completion Status (Updated)

**Overall Analysis**: üöß **IN PROGRESS (45%)**

| Component | Progress | Status |
|-----------|----------|--------|
| Driver dispatch mechanism | 100% | ‚úÖ COMPLETE |
| Board detection logic | 100% | ‚úÖ COMPLETE |
| Driver table structure | 100% | ‚úÖ COMPLETE |
| Ethernet driver identification | 100% | ‚úÖ COMPLETE |
| Driver function analysis | 70% | ‚úÖ Main flow understood |
| DMA architecture discovery | 60% | ‚è≥ Architecture confirmed, details pending |
| MACE register access | 5% | ‚ùå Not found (may not exist in driver) |
| MAC address programming | 30% | ‚è≥ Placeholder found, source TBD |
| Complete init sequence | 40% | ‚è≥ High-level only |

### Confidence Levels (Updated)

| Component | Confidence | Rationale |
|-----------|------------|-----------|
| Driver dispatcher | VERY HIGH (98%) | Complete implementation documented |
| Driver table structure | VERY HIGH (95%) | All 4 entries decoded |
| Ethernet init function | VERY HIGH (92%) | FUN_000069cc fully analyzed |
| DMA architecture hypothesis | HIGH (75%) | Strong evidence, needs confirmation |
| Buffer addresses | HIGH (80%) | Consistent references |
| MACE minimal access theory | MEDIUM (65%) | Logical but unproven |

---

**Document Version**: 2.0 (Major Update)
**Created**: 2025-01-13
**Last Updated**: 2025-01-13
**Analyst**: Claude Code
**Review Status**: Architecture understanding complete, hardware details pending

**Related Documents**:
- **MACE_Am79C940_SPECIFICATION.md** - Hardware reference
- **WAVE2_DEVICE_DRIVER_OVERVIEW.md** - Device overview
- **WAVE2_SCSI_COMPLETE_ANALYSIS.md** - SCSI driver precedent (direct register access model)
