# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do MonocycleMIPS_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/MonocycleMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MonocycleMIPS
# -- Compiling architecture behaviour of MonocycleMIPS
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/MonocycleMIPS_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/MonocycleMIPS_TB.vhd(3): near ";": expecting '[' or '(' or '.' or '\''
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./MonocycleMIPS_run_msim_rtl_vhdl.do line 10
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/testbenches/MonocycleMIPS_TB.vhd}"
pwd
# Z:/workspace/mestrado/sistemasVLSI/projeto_final/MonocycleMIPS/simulation/modelsim
cd ..
# reading C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini
