
*** Running vivado
    with args -log c880g.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c880g.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c880g.tcl -notrace
Command: synth_design -top c880g -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23508
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4 [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:55]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR3 [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2 [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:67]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'c880g' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c880/c880.v:1]
INFO: [Synth 8-6157] synthesizing module 'ND4' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ND4' (1#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:37]
INFO: [Synth 8-6157] synthesizing module 'AN3' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:25]
INFO: [Synth 8-6155] done synthesizing module 'AN3' (2#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:25]
INFO: [Synth 8-6157] synthesizing module 'ND2' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ND2' (3#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:49]
INFO: [Synth 8-6157] synthesizing module 'ND3' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ND3' (4#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:43]
INFO: [Synth 8-6157] synthesizing module 'AN2' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:31]
INFO: [Synth 8-6155] done synthesizing module 'AN2' (5#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:31]
INFO: [Synth 8-6157] synthesizing module 'OR2' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:67]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (6#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:67]
INFO: [Synth 8-6157] synthesizing module 'IV' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:7]
INFO: [Synth 8-6155] done synthesizing module 'IV' (7#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:7]
INFO: [Synth 8-6157] synthesizing module 'NR2' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:85]
INFO: [Synth 8-6155] done synthesizing module 'NR2' (8#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:85]
INFO: [Synth 8-6157] synthesizing module 'BU' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BU' (9#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:13]
INFO: [Synth 8-6157] synthesizing module 'EO' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:91]
INFO: [Synth 8-6155] done synthesizing module 'EO' (10#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:91]
INFO: [Synth 8-6157] synthesizing module 'EN' [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:97]
INFO: [Synth 8-6155] done synthesizing module 'EN' (11#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c17/lib.v:97]
INFO: [Synth 8-6155] done synthesizing module 'c880g' (12#1) [C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/c880/c880.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U3' (AN3) to 'U13'
INFO: [Synth 8-223] decloning instance 'U130' (AN2) to 'U132'
INFO: [Synth 8-223] decloning instance 'U130' (AN2) to 'U134'
INFO: [Synth 8-223] decloning instance 'U130' (AN2) to 'U136'
INFO: [Synth 8-223] decloning instance 'U138' (OR2__mod) to 'U139'
INFO: [Synth 8-223] decloning instance 'U138' (OR2__mod) to 'U140'
INFO: [Synth 8-223] decloning instance 'U138' (OR2__mod) to 'U141'
INFO: [Synth 8-223] decloning instance 'U57' (IV) to 'U58'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    14|
|2     |LUT3 |    11|
|3     |LUT4 |    18|
|4     |LUT5 |    13|
|5     |LUT6 |    35|
|6     |IBUF |    69|
|7     |OBUF |    26|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   186|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.523 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1029.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1029.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jtvar/ECE459/Project/ECE459PUF-Maker/vivado/vivado.runs/synth_1/c880g.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file c880g_utilization_synth.rpt -pb c880g_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 13:15:53 2021...
