
Tourobo2024_Carcharo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010518  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000241c  08010718  08010718  00011718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b34  08012b34  000141c4  2**0
                  CONTENTS
  4 .ARM          00000008  08012b34  08012b34  00013b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b3c  08012b3c  000141c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012b3c  08012b3c  00013b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012b40  08012b40  00013b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08012b44  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000084  08012bc8  00014084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000124  08012c68  00014124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000cf50  200001c4  08012d08  000141c4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000d114  08012d08  00015114  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000141c4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00028fdb  00000000  00000000  000141f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000070d0  00000000  00000000  0003d1cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020e8  00000000  00000000  000442a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001944  00000000  00000000  00046388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00037709  00000000  00000000  00047ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00033ee2  00000000  00000000  0007f3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011daaf  00000000  00000000  000b32b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d0d66  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008ec0  00000000  00000000  001d0dac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000079  00000000  00000000  001d9c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c4 	.word	0x200001c4
 800021c:	00000000 	.word	0x00000000
 8000220:	08010700 	.word	0x08010700

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001c8 	.word	0x200001c8
 800023c:	08010700 	.word	0x08010700

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4a07      	ldr	r2, [pc, #28]	@ (80005fc <vApplicationGetIdleTaskMemory+0x2c>)
 80005e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <vApplicationGetIdleTaskMemory+0x30>)
 80005e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ee:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	200001e0 	.word	0x200001e0
 8000600:	20000234 	.word	0x20000234

08000604 <HAL_CAN_RxFifo0MsgPendingCallback>:

// ロボ�?�ス用構�??体宣�?
RobomasterTypedef Robomaster[4];

// CAN受信コールバック関数
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b08c      	sub	sp, #48	@ 0x30
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a16      	ldr	r2, [pc, #88]	@ (8000668 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d125      	bne.n	8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
		CAN_RxHeaderTypeDef RxHeader;
		uint8_t RxData[8];
		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000614:	f107 0308 	add.w	r3, r7, #8
 8000618:	f107 0210 	add.w	r2, r7, #16
 800061c:	2100      	movs	r1, #0
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f001 f962 	bl	80018e8 <HAL_CAN_GetRxMessage>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d11a      	bne.n	8000660 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
			id = RxHeader.StdId - 0x200;
 800062a:	693b      	ldr	r3, [r7, #16]
 800062c:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000630:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000632:	6013      	str	r3, [r2, #0]
			dlc = RxHeader.DLC;
 8000634:	6a3b      	ldr	r3, [r7, #32]
 8000636:	4a0e      	ldr	r2, [pc, #56]	@ (8000670 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000638:	6013      	str	r3, [r2, #0]
			for (size_t i = 0; i < 8; i++) {
 800063a:	2300      	movs	r3, #0
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800063e:	e00c      	b.n	800065a <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
				data[i] = RxData[i];
 8000640:	f107 0208 	add.w	r2, r7, #8
 8000644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000646:	4413      	add	r3, r2
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	4619      	mov	r1, r3
 800064c:	4a09      	ldr	r2, [pc, #36]	@ (8000674 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800064e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000650:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (size_t i = 0; i < 8; i++) {
 8000654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000656:	3301      	adds	r3, #1
 8000658:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800065a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800065c:	2b07      	cmp	r3, #7
 800065e:	d9ef      	bls.n	8000640 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
//				// メ????��?��??��?��???��?��??��?��?セージ送信
//				HAL_CAN_AddTxMessage(&hcan2, &TxHeader, &TxData, &TxMailbox);
//			}
		}
	}
}
 8000660:	bf00      	nop
 8000662:	3730      	adds	r7, #48	@ 0x30
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20001234 	.word	0x20001234
 800066c:	20001288 	.word	0x20001288
 8000670:	2000128c 	.word	0x2000128c
 8000674:	20001290 	.word	0x20001290

08000678 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	@ 0x30
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a16      	ldr	r2, [pc, #88]	@ (80006dc <HAL_CAN_RxFifo1MsgPendingCallback+0x64>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d125      	bne.n	80006d4 <HAL_CAN_RxFifo1MsgPendingCallback+0x5c>
		CAN_RxHeaderTypeDef RxHeader;
		uint8_t RxData[8];
		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, RxData) == HAL_OK) {
 8000688:	f107 0308 	add.w	r3, r7, #8
 800068c:	f107 0210 	add.w	r2, r7, #16
 8000690:	2101      	movs	r1, #1
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f001 f928 	bl	80018e8 <HAL_CAN_GetRxMessage>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d11a      	bne.n	80006d4 <HAL_CAN_RxFifo1MsgPendingCallback+0x5c>
			id = RxHeader.StdId;
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	4a0f      	ldr	r2, [pc, #60]	@ (80006e0 <HAL_CAN_RxFifo1MsgPendingCallback+0x68>)
 80006a2:	6013      	str	r3, [r2, #0]
			dlc = RxHeader.DLC;
 80006a4:	6a3b      	ldr	r3, [r7, #32]
 80006a6:	4a0f      	ldr	r2, [pc, #60]	@ (80006e4 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 80006a8:	6013      	str	r3, [r2, #0]
			for (size_t i = 0; i < dlc; i++) {
 80006aa:	2300      	movs	r3, #0
 80006ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006ae:	e00c      	b.n	80006ca <HAL_CAN_RxFifo1MsgPendingCallback+0x52>
				data[i] = RxData[i];
 80006b0:	f107 0208 	add.w	r2, r7, #8
 80006b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b6:	4413      	add	r3, r2
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4619      	mov	r1, r3
 80006bc:	4a0a      	ldr	r2, [pc, #40]	@ (80006e8 <HAL_CAN_RxFifo1MsgPendingCallback+0x70>)
 80006be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (size_t i = 0; i < dlc; i++) {
 80006c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c6:	3301      	adds	r3, #1
 80006c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <HAL_CAN_RxFifo1MsgPendingCallback+0x6c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006d0:	429a      	cmp	r2, r3
 80006d2:	d3ed      	bcc.n	80006b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x38>
			}
		}
	}
}
 80006d4:	bf00      	nop
 80006d6:	3730      	adds	r7, #48	@ 0x30
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20001234 	.word	0x20001234
 80006e0:	20001288 	.word	0x20001288
 80006e4:	2000128c 	.word	0x2000128c
 80006e8:	20001290 	.word	0x20001290

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b5b0      	push	{r4, r5, r7, lr}
 80006ee:	b088      	sub	sp, #32
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f2:	f000 fe70 	bl	80013d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f6:	f000 f81f 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fa:	f000 f8f7 	bl	80008ec <MX_GPIO_Init>
  MX_CAN2_Init();
 80006fe:	f000 f889 	bl	8000814 <MX_CAN2_Init>
  MX_CAN3_Init();
 8000702:	f000 f8bd 	bl	8000880 <MX_CAN3_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000706:	4b0a      	ldr	r3, [pc, #40]	@ (8000730 <main+0x44>)
 8000708:	1d3c      	adds	r4, r7, #4
 800070a:	461d      	mov	r5, r3
 800070c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800070e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000710:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000714:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2100      	movs	r1, #0
 800071c:	4618      	mov	r0, r3
 800071e:	f005 f84c 	bl	80057ba <osThreadCreate>
 8000722:	4603      	mov	r3, r0
 8000724:	4a03      	ldr	r2, [pc, #12]	@ (8000734 <main+0x48>)
 8000726:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000728:	f005 f830 	bl	800578c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <main+0x40>
 8000730:	08010724 	.word	0x08010724
 8000734:	20001284 	.word	0x20001284

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b094      	sub	sp, #80	@ 0x50
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2234      	movs	r2, #52	@ 0x34
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f00f f935 	bl	800f9b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]
 800075a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800075c:	4b2b      	ldr	r3, [pc, #172]	@ (800080c <SystemClock_Config+0xd4>)
 800075e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000760:	4a2a      	ldr	r2, [pc, #168]	@ (800080c <SystemClock_Config+0xd4>)
 8000762:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000766:	6413      	str	r3, [r2, #64]	@ 0x40
 8000768:	4b28      	ldr	r3, [pc, #160]	@ (800080c <SystemClock_Config+0xd4>)
 800076a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000774:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <SystemClock_Config+0xd8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a25      	ldr	r2, [pc, #148]	@ (8000810 <SystemClock_Config+0xd8>)
 800077a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b23      	ldr	r3, [pc, #140]	@ (8000810 <SystemClock_Config+0xd8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800078c:	2301      	movs	r3, #1
 800078e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000790:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000794:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000796:	2302      	movs	r3, #2
 8000798:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800079a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800079e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a0:	2304      	movs	r3, #4
 80007a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80007a4:	23d8      	movs	r3, #216	@ 0xd8
 80007a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007ac:	2309      	movs	r3, #9
 80007ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4618      	mov	r0, r3
 80007ba:	f003 f963 	bl	8003a84 <HAL_RCC_OscConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007c4:	f000 fa6c 	bl	8000ca0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c8:	f003 f90c 	bl	80039e4 <HAL_PWREx_EnableOverDrive>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007d2:	f000 fa65 	bl	8000ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d6:	230f      	movs	r3, #15
 80007d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007da:	2302      	movs	r3, #2
 80007dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80007ee:	f107 0308 	add.w	r3, r7, #8
 80007f2:	2107      	movs	r1, #7
 80007f4:	4618      	mov	r0, r3
 80007f6:	f003 fbf3 	bl	8003fe0 <HAL_RCC_ClockConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000800:	f000 fa4e 	bl	8000ca0 <Error_Handler>
  }
}
 8000804:	bf00      	nop
 8000806:	3750      	adds	r7, #80	@ 0x50
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40023800 	.word	0x40023800
 8000810:	40007000 	.word	0x40007000

08000814 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000818:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_CAN2_Init+0x64>)
 800081a:	4a18      	ldr	r2, [pc, #96]	@ (800087c <MX_CAN2_Init+0x68>)
 800081c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 800081e:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000820:	2203      	movs	r2, #3
 8000822:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <MX_CAN2_Init+0x64>)
 800082c:	2200      	movs	r2, #0
 800082e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000830:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000832:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 8000836:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_CAN2_Init+0x64>)
 800083a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800083e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000840:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000842:	2200      	movs	r2, #0
 8000844:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000846:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000848:	2200      	movs	r2, #0
 800084a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <MX_CAN2_Init+0x64>)
 800084e:	2200      	movs	r2, #0
 8000850:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000852:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000854:	2200      	movs	r2, #0
 8000856:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <MX_CAN2_Init+0x64>)
 800085a:	2200      	movs	r2, #0
 800085c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000860:	2200      	movs	r2, #0
 8000862:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_CAN2_Init+0x64>)
 8000866:	f000 fe13 	bl	8001490 <HAL_CAN_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000870:	f000 fa16 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20001234 	.word	0x20001234
 800087c:	40006800 	.word	0x40006800

08000880 <MX_CAN3_Init>:
  * @brief CAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN3_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8000884:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <MX_CAN3_Init+0x64>)
 8000886:	4a18      	ldr	r2, [pc, #96]	@ (80008e8 <MX_CAN3_Init+0x68>)
 8000888:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 800088a:	4b16      	ldr	r3, [pc, #88]	@ (80008e4 <MX_CAN3_Init+0x64>)
 800088c:	2206      	movs	r2, #6
 800088e:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000890:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <MX_CAN3_Init+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000896:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <MX_CAN3_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_14TQ;
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_CAN3_Init+0x64>)
 800089e:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 80008a2:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_3TQ;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008a6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008aa:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 80008ac:	4b0d      	ldr	r3, [pc, #52]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 80008b2:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 80008be:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80008c4:	4b07      	ldr	r3, [pc, #28]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80008ca:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80008d0:	4804      	ldr	r0, [pc, #16]	@ (80008e4 <MX_CAN3_Init+0x64>)
 80008d2:	f000 fddd 	bl	8001490 <HAL_CAN_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80008dc:	f000 f9e0 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	2000125c 	.word	0x2000125c
 80008e8:	40003400 	.word	0x40003400

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08c      	sub	sp, #48	@ 0x30
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000902:	4b4f      	ldr	r3, [pc, #316]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a4e      	ldr	r2, [pc, #312]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000908:	f043 0304 	orr.w	r3, r3, #4
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0304 	and.w	r3, r3, #4
 8000916:	61bb      	str	r3, [r7, #24]
 8000918:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800091a:	4b49      	ldr	r3, [pc, #292]	@ (8000a40 <MX_GPIO_Init+0x154>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	4a48      	ldr	r2, [pc, #288]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000920:	f043 0320 	orr.w	r3, r3, #32
 8000924:	6313      	str	r3, [r2, #48]	@ 0x30
 8000926:	4b46      	ldr	r3, [pc, #280]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	f003 0320 	and.w	r3, r3, #32
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000932:	4b43      	ldr	r3, [pc, #268]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a42      	ldr	r2, [pc, #264]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b40      	ldr	r3, [pc, #256]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a40 <MX_GPIO_Init+0x154>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a3c      	ldr	r2, [pc, #240]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b3a      	ldr	r3, [pc, #232]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b37      	ldr	r3, [pc, #220]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	4a36      	ldr	r2, [pc, #216]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	6313      	str	r3, [r2, #48]	@ 0x30
 800096e:	4b34      	ldr	r3, [pc, #208]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800097a:	4b31      	ldr	r3, [pc, #196]	@ (8000a40 <MX_GPIO_Init+0x154>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a30      	ldr	r2, [pc, #192]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000980:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b2e      	ldr	r3, [pc, #184]	@ (8000a40 <MX_GPIO_Init+0x154>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000998:	482a      	ldr	r0, [pc, #168]	@ (8000a44 <MX_GPIO_Init+0x158>)
 800099a:	f003 f809 	bl	80039b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800099e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80009a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	4824      	ldr	r0, [pc, #144]	@ (8000a48 <MX_GPIO_Init+0x15c>)
 80009b6:	f002 fe4f 	bl	8003658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF1 PF2 PF3 PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 80009ba:	231e      	movs	r3, #30
 80009bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	481f      	ldr	r0, [pc, #124]	@ (8000a4c <MX_GPIO_Init+0x160>)
 80009d0:	f002 fe42 	bl	8003658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 80009d4:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 80009d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009da:	2302      	movs	r3, #2
 80009dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009e6:	230e      	movs	r3, #14
 80009e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009ea:	f107 031c 	add.w	r3, r7, #28
 80009ee:	4619      	mov	r1, r3
 80009f0:	4814      	ldr	r0, [pc, #80]	@ (8000a44 <MX_GPIO_Init+0x158>)
 80009f2:	f002 fe31 	bl	8003658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80009f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fc:	2302      	movs	r3, #2
 80009fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a08:	2309      	movs	r3, #9
 8000a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a0c:	f107 031c 	add.w	r3, r7, #28
 8000a10:	4619      	mov	r1, r3
 8000a12:	480c      	ldr	r0, [pc, #48]	@ (8000a44 <MX_GPIO_Init+0x158>)
 8000a14:	f002 fe20 	bl	8003658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000a18:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a2a:	f107 031c 	add.w	r3, r7, #28
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4804      	ldr	r0, [pc, #16]	@ (8000a44 <MX_GPIO_Init+0x158>)
 8000a32:	f002 fe11 	bl	8003658 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a36:	bf00      	nop
 8000a38:	3730      	adds	r7, #48	@ 0x30
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	40021800 	.word	0x40021800
 8000a48:	40020800 	.word	0x40020800
 8000a4c:	40021400 	.word	0x40021400

08000a50 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000a50:	b5b0      	push	{r4, r5, r7, lr}
 8000a52:	b0b4      	sub	sp, #208	@ 0xd0
 8000a54:	af02      	add	r7, sp, #8
 8000a56:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000a58:	f003 ffda 	bl	8004a10 <MX_LWIP_Init>

	/* CAN2 FIFO0 (For Robomaster) */
	// ID and Mask Register
//	fid = 0x200;
//	fmask = 0x7F0;
	fid = 0x000;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	fmask = 0x000;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000a68:	230e      	movs	r3, #14
 8000a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	// Filter Bank 14に設定開�?
	filter.FilterBank = 14;
 8000a6e:	230e      	movs	r3, #14
 8000a70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	// For FIFO0
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000a80:	2300      	movs	r3, #0
 8000a82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000a86:	2301      	movs	r3, #1
 8000a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	// ID and Mask
	filter.FilterIdHigh = fid << 5;
 8000a8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000a90:	015b      	lsls	r3, r3, #5
 8000a92:	67fb      	str	r3, [r7, #124]	@ 0x7c
	filter.FilterIdLow = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	filter.FilterMaskIdHigh = fmask << 5;
 8000a9a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000a9e:	015b      	lsls	r3, r3, #5
 8000aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	filter.FilterMaskIdLow = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000aaa:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000aae:	4619      	mov	r1, r3
 8000ab0:	486c      	ldr	r0, [pc, #432]	@ (8000c64 <StartDefaultTask+0x214>)
 8000ab2:	f000 fde9 	bl	8001688 <HAL_CAN_ConfigFilter>

	/* CAN2 FIFO1 (For Encoder) */
	// ID and Mask Register
	fid = 0x400;
 8000ab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	fmask = 0x7F0;
 8000abe:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8000ac2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000ac6:	230e      	movs	r3, #14
 8000ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	// Filter Bank 15に設定開�?
	filter.FilterBank = 15;
 8000acc:	230f      	movs	r3, #15
 8000ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	// For FIFO1
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	// ID and Mask Bit Configure
	filter.FilterIdHigh = fid << 5;
 8000aea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000aee:	015b      	lsls	r3, r3, #5
 8000af0:	67fb      	str	r3, [r7, #124]	@ 0x7c
	filter.FilterIdLow = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	filter.FilterMaskIdHigh = fmask << 5;
 8000af8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000afc:	015b      	lsls	r3, r3, #5
 8000afe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	filter.FilterMaskIdLow = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000b08:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4855      	ldr	r0, [pc, #340]	@ (8000c64 <StartDefaultTask+0x214>)
 8000b10:	f000 fdba 	bl	8001688 <HAL_CAN_ConfigFilter>

	// CAN2 Start
	HAL_CAN_Start(&hcan2);
 8000b14:	4853      	ldr	r0, [pc, #332]	@ (8000c64 <StartDefaultTask+0x214>)
 8000b16:	f000 fea3 	bl	8001860 <HAL_CAN_Start>
	// CAN2 FIFO0 and FIFO1 Enable Interrupt
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000b1a:	2102      	movs	r1, #2
 8000b1c:	4851      	ldr	r0, [pc, #324]	@ (8000c64 <StartDefaultTask+0x214>)
 8000b1e:	f001 f805 	bl	8001b2c <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000b22:	2110      	movs	r1, #16
 8000b24:	484f      	ldr	r0, [pc, #316]	@ (8000c64 <StartDefaultTask+0x214>)
 8000b26:	f001 f801 	bl	8001b2c <HAL_CAN_ActivateNotification>

	// ロボ�?�ス構�??体�?�期�?
	for (int i = 0; i < 4; i++) {
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000b30:	e00e      	b.n	8000b50 <StartDefaultTask+0x100>
		Robomaster_InitZero(&Robomaster[i]);
 8000b32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000b36:	2234      	movs	r2, #52	@ 0x34
 8000b38:	fb02 f303 	mul.w	r3, r2, r3
 8000b3c:	4a4a      	ldr	r2, [pc, #296]	@ (8000c68 <StartDefaultTask+0x218>)
 8000b3e:	4413      	add	r3, r2
 8000b40:	4618      	mov	r0, r3
 8000b42:	f00e fdb7 	bl	800f6b4 <Robomaster_InitZero>
	for (int i = 0; i < 4; i++) {
 8000b46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000b50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	ddec      	ble.n	8000b32 <StartDefaultTask+0xe2>
	}

	/* Configure UDP */
	// Data Buffer For UDP
	int16_t rxbuf[16] = { 0 };
 8000b58:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b5c:	2220      	movs	r2, #32
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f00e ff28 	bl	800f9b6 <memset>
	int16_t txbuf[20] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
 8000b66:	4b41      	ldr	r3, [pc, #260]	@ (8000c6c <StartDefaultTask+0x21c>)
 8000b68:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8000b6c:	461d      	mov	r5, r3
 8000b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b7a:	e884 0003 	stmia.w	r4, {r0, r1}
			17, 18, 19, 20 };
	//アドレスを宣??��?��?
	struct sockaddr_in rxAddr, txAddr;
	//ソケ??��?��?トを作�??
	int socket = lwip_socket(AF_INET, SOCK_DGRAM, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2102      	movs	r1, #2
 8000b82:	2002      	movs	r0, #2
 8000b84:	f009 f808 	bl	8009b98 <lwip_socket>
 8000b88:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
	//アドレスのメモリを確??��?��?
	memset((char*) &txAddr, 0, sizeof(txAddr));
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	2210      	movs	r2, #16
 8000b92:	2100      	movs	r1, #0
 8000b94:	4618      	mov	r0, r3
 8000b96:	f00e ff0e 	bl	800f9b6 <memset>
	memset((char*) &rxAddr, 0, sizeof(rxAddr));
 8000b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9e:	2210      	movs	r2, #16
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f00e ff07 	bl	800f9b6 <memset>
	//アドレスの構�??体�???��?��??��?��?ータを定義
	rxAddr.sin_family = AF_INET; //プロトコルファミリの設??��?��?(IPv4に設??��?��?)
 8000ba8:	2302      	movs	r3, #2
 8000baa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	rxAddr.sin_len = sizeof(rxAddr); //アドレスの??��?��?ータサイズ
 8000bae:	2310      	movs	r3, #16
 8000bb0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	rxAddr.sin_addr.s_addr = INADDR_ANY; //アドレスの設??��?��?(今回はすべてのアドレスを受け�???��?��れるためINADDR_ANY)
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
	rxAddr.sin_port = lwip_htons(PC_PORT); //ポ�???��?��ト�???��?��??��?��???��?��?
 8000bb8:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000bbc:	f009 fb50 	bl	800a260 <lwip_htons>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	txAddr.sin_family = AF_INET; //プロトコルファミリの??��?��???��?��?(IPv4に設??��?��?)
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	757b      	strb	r3, [r7, #21]
	txAddr.sin_len = sizeof(txAddr); //アドレスの??��?��?ータのサイズ
 8000bc8:	2310      	movs	r3, #16
 8000bca:	753b      	strb	r3, [r7, #20]
	txAddr.sin_addr.s_addr = inet_addr(PC_ADDR); //アドレスの設??��?��?
 8000bcc:	4828      	ldr	r0, [pc, #160]	@ (8000c70 <StartDefaultTask+0x220>)
 8000bce:	f00d fb6c 	bl	800e2aa <ipaddr_addr>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	61bb      	str	r3, [r7, #24]
	txAddr.sin_port = lwip_htons(PC_PORT); //ポ�???��?��ト�???��?��??��?��???��?��?
 8000bd6:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000bda:	f009 fb41 	bl	800a260 <lwip_htons>
 8000bde:	4603      	mov	r3, r0
 8000be0:	82fb      	strh	r3, [r7, #22]
	// whileでbindを�?ってみると?��?まく行く可能性?��?
//	(void) lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)); //IPアドレスとソケ??��?��?トを紐付けて受信をできる状態に
	while(lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)) < 0) {
 8000be2:	bf00      	nop
 8000be4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be8:	2210      	movs	r2, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8000bf0:	f008 fcf4 	bl	80095dc <lwip_bind>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	dbf4      	blt.n	8000be4 <StartDefaultTask+0x194>

	}
	socklen_t n; //受信した??��?��?ータのサイズ
	socklen_t len = sizeof(rxAddr); //rxAddrのサイズ
 8000bfa:	2310      	movs	r3, #16
 8000bfc:	613b      	str	r3, [r7, #16]

	// Variable For PID
	float32_t Kp = 10;
 8000bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000c74 <StartDefaultTask+0x224>)
 8000c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	float32_t Ki = 0.01;
 8000c04:	4b1c      	ldr	r3, [pc, #112]	@ (8000c78 <StartDefaultTask+0x228>)
 8000c06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	float32_t difference = 0;
 8000c0a:	f04f 0300 	mov.w	r3, #0
 8000c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	float32_t pre_difference = 0;
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
	int16_t TagetAngularVelocity[4] = { 0 };
 8000c1a:	f107 0308 	add.w	r3, r7, #8
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	605a      	str	r2, [r3, #4]
	float32_t p_value;
	float32_t i_value;

	/* Infinite loop */
	for (;;) {
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0,
 8000c24:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000c28:	2310      	movs	r3, #16
 8000c2a:	9301      	str	r3, [sp, #4]
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	2300      	movs	r3, #0
 8000c34:	2228      	movs	r2, #40	@ 0x28
 8000c36:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8000c3a:	f008 fef5 	bl	8009a28 <lwip_sendto>
				(struct sockaddr*) &txAddr, sizeof(txAddr)); //受信したら�???��?��信する
		n = lwip_recvfrom(socket, (uint8_t*) rxbuf, sizeof(rxbuf), (int) NULL,
 8000c3e:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8000c42:	f107 0310 	add.w	r3, r7, #16
 8000c46:	9301      	str	r3, [sp, #4]
 8000c48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2220      	movs	r2, #32
 8000c52:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8000c56:	f008 fe71 	bl	800993c <lwip_recvfrom>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0,
 8000c60:	bf00      	nop
 8000c62:	e7df      	b.n	8000c24 <StartDefaultTask+0x1d4>
 8000c64:	20001234 	.word	0x20001234
 8000c68:	200012b0 	.word	0x200012b0
 8000c6c:	08010750 	.word	0x08010750
 8000c70:	08010740 	.word	0x08010740
 8000c74:	41200000 	.word	0x41200000
 8000c78:	3c23d70a 	.word	0x3c23d70a

08000c7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a04      	ldr	r2, [pc, #16]	@ (8000c9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d101      	bne.n	8000c92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c8e:	f000 fbaf 	bl	80013f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40002000 	.word	0x40002000

08000ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca4:	b672      	cpsid	i
}
 8000ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <Error_Handler+0x8>

08000cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	4a10      	ldr	r2, [pc, #64]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cca:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000cd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd6:	4b08      	ldr	r3, [pc, #32]	@ (8000cf8 <HAL_MspInit+0x4c>)
 8000cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	210f      	movs	r1, #15
 8000ce6:	f06f 0001 	mvn.w	r0, #1
 8000cea:	f001 fa23 	bl	8002134 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800

08000cfc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08c      	sub	sp, #48	@ 0x30
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d04:	f107 031c 	add.w	r3, r7, #28
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a40      	ldr	r2, [pc, #256]	@ (8000e1c <HAL_CAN_MspInit+0x120>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d144      	bne.n	8000da8 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000d1e:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000d32:	61bb      	str	r3, [r7, #24]
 8000d34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d36:	4b3a      	ldr	r3, [pc, #232]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	4a39      	ldr	r2, [pc, #228]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d42:	4b37      	ldr	r3, [pc, #220]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4e:	4b34      	ldr	r3, [pc, #208]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	4a33      	ldr	r2, [pc, #204]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d54:	f043 0302 	orr.w	r3, r3, #2
 8000d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5a:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000d66:	2360      	movs	r3, #96	@ 0x60
 8000d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d72:	2303      	movs	r3, #3
 8000d74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000d76:	2309      	movs	r3, #9
 8000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4828      	ldr	r0, [pc, #160]	@ (8000e24 <HAL_CAN_MspInit+0x128>)
 8000d82:	f002 fc69 	bl	8003658 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2105      	movs	r1, #5
 8000d8a:	2040      	movs	r0, #64	@ 0x40
 8000d8c:	f001 f9d2 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000d90:	2040      	movs	r0, #64	@ 0x40
 8000d92:	f001 f9eb 	bl	800216c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 8000d96:	2200      	movs	r2, #0
 8000d98:	2105      	movs	r1, #5
 8000d9a:	2041      	movs	r0, #65	@ 0x41
 8000d9c:	f001 f9ca 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8000da0:	2041      	movs	r0, #65	@ 0x41
 8000da2:	f001 f9e3 	bl	800216c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }

}
 8000da6:	e035      	b.n	8000e14 <HAL_CAN_MspInit+0x118>
  else if(hcan->Instance==CAN3)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <HAL_CAN_MspInit+0x12c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d130      	bne.n	8000e14 <HAL_CAN_MspInit+0x118>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8000db2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	4a1a      	ldr	r2, [pc, #104]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000db8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	4a14      	ldr	r2, [pc, #80]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd6:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <HAL_CAN_MspInit+0x124>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000de2:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8000df4:	230b      	movs	r3, #11
 8000df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	f107 031c 	add.w	r3, r7, #28
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480b      	ldr	r0, [pc, #44]	@ (8000e2c <HAL_CAN_MspInit+0x130>)
 8000e00:	f002 fc2a 	bl	8003658 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX1_IRQn, 5, 0);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2105      	movs	r1, #5
 8000e08:	206a      	movs	r0, #106	@ 0x6a
 8000e0a:	f001 f993 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX1_IRQn);
 8000e0e:	206a      	movs	r0, #106	@ 0x6a
 8000e10:	f001 f9ac 	bl	800216c <HAL_NVIC_EnableIRQ>
}
 8000e14:	bf00      	nop
 8000e16:	3730      	adds	r7, #48	@ 0x30
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40006800 	.word	0x40006800
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020400 	.word	0x40020400
 8000e28:	40003400 	.word	0x40003400
 8000e2c:	40020000 	.word	0x40020000

08000e30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08e      	sub	sp, #56	@ 0x38
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000e40:	4b33      	ldr	r3, [pc, #204]	@ (8000f10 <HAL_InitTick+0xe0>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e44:	4a32      	ldr	r2, [pc, #200]	@ (8000f10 <HAL_InitTick+0xe0>)
 8000e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4c:	4b30      	ldr	r3, [pc, #192]	@ (8000f10 <HAL_InitTick+0xe0>)
 8000e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e58:	f107 0210 	add.w	r2, r7, #16
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4611      	mov	r1, r2
 8000e62:	4618      	mov	r0, r3
 8000e64:	f003 face 	bl	8004404 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e68:	6a3b      	ldr	r3, [r7, #32]
 8000e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d103      	bne.n	8000e7a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e72:	f003 fab3 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8000e76:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e78:	e004      	b.n	8000e84 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e7a:	f003 faaf 	bl	80043dc <HAL_RCC_GetPCLK1Freq>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e86:	4a23      	ldr	r2, [pc, #140]	@ (8000f14 <HAL_InitTick+0xe4>)
 8000e88:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8c:	0c9b      	lsrs	r3, r3, #18
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000e92:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000e94:	4a21      	ldr	r2, [pc, #132]	@ (8000f1c <HAL_InitTick+0xec>)
 8000e96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000e98:	4b1f      	ldr	r3, [pc, #124]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000e9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e9e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000ea0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea4:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eac:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb2:	4b19      	ldr	r3, [pc, #100]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000eb8:	4817      	ldr	r0, [pc, #92]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000eba:	f003 fad5 	bl	8004468 <HAL_TIM_Base_Init>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ec4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d11b      	bne.n	8000f04 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000ecc:	4812      	ldr	r0, [pc, #72]	@ (8000f18 <HAL_InitTick+0xe8>)
 8000ece:	f003 fb2d 	bl	800452c <HAL_TIM_Base_Start_IT>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ed8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d111      	bne.n	8000f04 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000ee0:	202d      	movs	r0, #45	@ 0x2d
 8000ee2:	f001 f943 	bl	800216c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b0f      	cmp	r3, #15
 8000eea:	d808      	bhi.n	8000efe <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000eec:	2200      	movs	r2, #0
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	202d      	movs	r0, #45	@ 0x2d
 8000ef2:	f001 f91f 	bl	8002134 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f20 <HAL_InitTick+0xf0>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	e002      	b.n	8000f04 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f04:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3738      	adds	r7, #56	@ 0x38
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40023800 	.word	0x40023800
 8000f14:	431bde83 	.word	0x431bde83
 8000f18:	20001380 	.word	0x20001380
 8000f1c:	40002000 	.word	0x40002000
 8000f20:	20000004 	.word	0x20000004

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <NMI_Handler+0x4>

08000f2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <HardFault_Handler+0x4>

08000f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <MemManage_Handler+0x4>

08000f3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
	...

08000f5c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000f60:	4802      	ldr	r0, [pc, #8]	@ (8000f6c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000f62:	f003 fb5b 	bl	800461c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20001380 	.word	0x20001380

08000f70 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000f74:	4802      	ldr	r0, [pc, #8]	@ (8000f80 <ETH_IRQHandler+0x10>)
 8000f76:	f001 fc95 	bl	80028a4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20005db4 	.word	0x20005db4

08000f84 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000f88:	4802      	ldr	r0, [pc, #8]	@ (8000f94 <CAN2_RX0_IRQHandler+0x10>)
 8000f8a:	f000 fdf5 	bl	8001b78 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	20001234 	.word	0x20001234

08000f98 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8000f9c:	4802      	ldr	r0, [pc, #8]	@ (8000fa8 <CAN2_RX1_IRQHandler+0x10>)
 8000f9e:	f000 fdeb 	bl	8001b78 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20001234 	.word	0x20001234

08000fac <CAN3_RX1_IRQHandler>:

/**
  * @brief This function handles CAN3 RX1 interrupt.
  */
void CAN3_RX1_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX1_IRQn 0 */

  /* USER CODE END CAN3_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8000fb0:	4802      	ldr	r0, [pc, #8]	@ (8000fbc <CAN3_RX1_IRQHandler+0x10>)
 8000fb2:	f000 fde1 	bl	8001b78 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX1_IRQn 1 */

  /* USER CODE END CAN3_RX1_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	2000125c 	.word	0x2000125c

08000fc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return 1;
 8000fc4:	2301      	movs	r3, #1
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <_kill>:

int _kill(int pid, int sig)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <_kill+0x20>)
 8000fdc:	2216      	movs	r2, #22
 8000fde:	601a      	str	r2, [r3, #0]
  return -1;
 8000fe0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	2000cfc4 	.word	0x2000cfc4

08000ff4 <_exit>:

void _exit (int status)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ffe5 	bl	8000fd0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001006:	bf00      	nop
 8001008:	e7fd      	b.n	8001006 <_exit+0x12>

0800100a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b086      	sub	sp, #24
 800100e:	af00      	add	r7, sp, #0
 8001010:	60f8      	str	r0, [r7, #12]
 8001012:	60b9      	str	r1, [r7, #8]
 8001014:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e00a      	b.n	8001032 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800101c:	f3af 8000 	nop.w
 8001020:	4601      	mov	r1, r0
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	1c5a      	adds	r2, r3, #1
 8001026:	60ba      	str	r2, [r7, #8]
 8001028:	b2ca      	uxtb	r2, r1
 800102a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	3301      	adds	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	429a      	cmp	r2, r3
 8001038:	dbf0      	blt.n	800101c <_read+0x12>
  }

  return len;
 800103a:	687b      	ldr	r3, [r7, #4]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	e009      	b.n	800106a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	60ba      	str	r2, [r7, #8]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3301      	adds	r3, #1
 8001068:	617b      	str	r3, [r7, #20]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	429a      	cmp	r2, r3
 8001070:	dbf1      	blt.n	8001056 <_write+0x12>
  }
  return len;
 8001072:	687b      	ldr	r3, [r7, #4]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <_close>:

int _close(int file)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001088:	4618      	mov	r0, r3
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010a4:	605a      	str	r2, [r3, #4]
  return 0;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_isatty>:

int _isatty(int file)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010bc:	2301      	movs	r3, #1
}
 80010be:	4618      	mov	r0, r3
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b085      	sub	sp, #20
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ec:	4a14      	ldr	r2, [pc, #80]	@ (8001140 <_sbrk+0x5c>)
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <_sbrk+0x60>)
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010f8:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <_sbrk+0x64>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d102      	bne.n	8001106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001100:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <_sbrk+0x64>)
 8001102:	4a12      	ldr	r2, [pc, #72]	@ (800114c <_sbrk+0x68>)
 8001104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001106:	4b10      	ldr	r3, [pc, #64]	@ (8001148 <_sbrk+0x64>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	429a      	cmp	r2, r3
 8001112:	d205      	bcs.n	8001120 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001114:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <_sbrk+0x6c>)
 8001116:	220c      	movs	r2, #12
 8001118:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800111a:	f04f 33ff 	mov.w	r3, #4294967295
 800111e:	e009      	b.n	8001134 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <_sbrk+0x64>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	4a06      	ldr	r2, [pc, #24]	@ (8001148 <_sbrk+0x64>)
 8001130:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001132:	68fb      	ldr	r3, [r7, #12]
}
 8001134:	4618      	mov	r0, r3
 8001136:	371c      	adds	r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	20080000 	.word	0x20080000
 8001144:	00000400 	.word	0x00000400
 8001148:	200013cc 	.word	0x200013cc
 800114c:	2000d118 	.word	0x2000d118
 8001150:	2000cfc4 	.word	0x2000cfc4

08001154 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <SystemInit+0x20>)
 800115a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <SystemInit+0x20>)
 8001160:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001164:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001178:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800117c:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800117e:	490e      	ldr	r1, [pc, #56]	@ (80011b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001180:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001184:	e002      	b.n	800118c <LoopCopyDataInit>

08001186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118a:	3304      	adds	r3, #4

0800118c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800118c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001190:	d3f9      	bcc.n	8001186 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001192:	4a0b      	ldr	r2, [pc, #44]	@ (80011c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001194:	4c0b      	ldr	r4, [pc, #44]	@ (80011c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001198:	e001      	b.n	800119e <LoopFillZerobss>

0800119a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800119c:	3204      	adds	r2, #4

0800119e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a0:	d3fb      	bcc.n	800119a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011a2:	f7ff ffd7 	bl	8001154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011a6:	f00e fc55 	bl	800fa54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011aa:	f7ff fa9f 	bl	80006ec <main>
  bx  lr    
 80011ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011b0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80011b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80011bc:	08012b44 	.word	0x08012b44
  ldr r2, =_sbss
 80011c0:	200001c4 	.word	0x200001c4
  ldr r4, =_ebss
 80011c4:	2000d114 	.word	0x2000d114

080011c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011c8:	e7fe      	b.n	80011c8 <ADC_IRQHandler>

080011ca <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00b      	beq.n	80011f2 <LAN8742_RegisterBusIO+0x28>
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d007      	beq.n	80011f2 <LAN8742_RegisterBusIO+0x28>
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <LAN8742_RegisterBusIO+0x28>
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	e014      	b.n	8001222 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	68da      	ldr	r2, [r3, #12]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	691a      	ldr	r2, [r3, #16]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800122e:	b580      	push	{r7, lr}
 8001230:	b086      	sub	sp, #24
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d139      	bne.n	80012be <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d002      	beq.n	8001258 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2220      	movs	r2, #32
 800125c:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	e01c      	b.n	800129e <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	695b      	ldr	r3, [r3, #20]
 8001268:	f107 020c 	add.w	r2, r7, #12
 800126c:	2112      	movs	r1, #18
 800126e:	6978      	ldr	r0, [r7, #20]
 8001270:	4798      	blx	r3
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	da03      	bge.n	8001280 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001278:	f06f 0304 	mvn.w	r3, #4
 800127c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800127e:	e00b      	b.n	8001298 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 031f 	and.w	r3, r3, #31
 8001286:	697a      	ldr	r2, [r7, #20]
 8001288:	429a      	cmp	r2, r3
 800128a:	d105      	bne.n	8001298 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
         break;
 8001296:	e005      	b.n	80012a4 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	3301      	adds	r3, #1
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	2b1f      	cmp	r3, #31
 80012a2:	d9df      	bls.n	8001264 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b1f      	cmp	r3, #31
 80012aa:	d902      	bls.n	80012b2 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80012ac:	f06f 0302 	mvn.w	r3, #2
 80012b0:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d102      	bne.n	80012be <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2201      	movs	r2, #1
 80012bc:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80012be:	693b      	ldr	r3, [r7, #16]
 }
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6810      	ldr	r0, [r2, #0]
 80012dc:	f107 020c 	add.w	r2, r7, #12
 80012e0:	2101      	movs	r1, #1
 80012e2:	4798      	blx	r3
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	da02      	bge.n	80012f0 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80012ea:	f06f 0304 	mvn.w	r3, #4
 80012ee:	e06e      	b.n	80013ce <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	6810      	ldr	r0, [r2, #0]
 80012f8:	f107 020c 	add.w	r2, r7, #12
 80012fc:	2101      	movs	r1, #1
 80012fe:	4798      	blx	r3
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	da02      	bge.n	800130c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001306:	f06f 0304 	mvn.w	r3, #4
 800130a:	e060      	b.n	80013ce <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001316:	2301      	movs	r3, #1
 8001318:	e059      	b.n	80013ce <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	695b      	ldr	r3, [r3, #20]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	6810      	ldr	r0, [r2, #0]
 8001322:	f107 020c 	add.w	r2, r7, #12
 8001326:	2100      	movs	r1, #0
 8001328:	4798      	blx	r3
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	da02      	bge.n	8001336 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001330:	f06f 0304 	mvn.w	r3, #4
 8001334:	e04b      	b.n	80013ce <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d11b      	bne.n	8001378 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d006      	beq.n	8001358 <LAN8742_GetLinkState+0x90>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001354:	2302      	movs	r3, #2
 8001356:	e03a      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001362:	2303      	movs	r3, #3
 8001364:	e033      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001370:	2304      	movs	r3, #4
 8001372:	e02c      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001374:	2305      	movs	r3, #5
 8001376:	e02a      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	6810      	ldr	r0, [r2, #0]
 8001380:	f107 020c 	add.w	r2, r7, #12
 8001384:	211f      	movs	r1, #31
 8001386:	4798      	blx	r3
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	da02      	bge.n	8001394 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800138e:	f06f 0304 	mvn.w	r3, #4
 8001392:	e01c      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800139e:	2306      	movs	r3, #6
 80013a0:	e015      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f003 031c 	and.w	r3, r3, #28
 80013a8:	2b18      	cmp	r3, #24
 80013aa:	d101      	bne.n	80013b0 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80013ac:	2302      	movs	r3, #2
 80013ae:	e00e      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f003 031c 	and.w	r3, r3, #28
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d101      	bne.n	80013be <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e007      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f003 031c 	and.w	r3, r3, #28
 80013c4:	2b14      	cmp	r3, #20
 80013c6:	d101      	bne.n	80013cc <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80013c8:	2304      	movs	r3, #4
 80013ca:	e000      	b.n	80013ce <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80013cc:	2305      	movs	r3, #5
    }
  }
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013da:	2003      	movs	r0, #3
 80013dc:	f000 fe9f 	bl	800211e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013e0:	200f      	movs	r0, #15
 80013e2:	f7ff fd25 	bl	8000e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013e6:	f7ff fc61 	bl	8000cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_IncTick+0x20>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_IncTick+0x24>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4413      	add	r3, r2
 8001400:	4a04      	ldr	r2, [pc, #16]	@ (8001414 <HAL_IncTick+0x24>)
 8001402:	6013      	str	r3, [r2, #0]
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	20000008 	.word	0x20000008
 8001414:	200013d0 	.word	0x200013d0

08001418 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return uwTick;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <HAL_GetTick+0x14>)
 800141e:	681b      	ldr	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	200013d0 	.word	0x200013d0

08001430 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001438:	f7ff ffee 	bl	8001418 <HAL_GetTick>
 800143c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001448:	d005      	beq.n	8001456 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800144a:	4b0a      	ldr	r3, [pc, #40]	@ (8001474 <HAL_Delay+0x44>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	461a      	mov	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4413      	add	r3, r2
 8001454:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001456:	bf00      	nop
 8001458:	f7ff ffde 	bl	8001418 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	429a      	cmp	r2, r3
 8001466:	d8f7      	bhi.n	8001458 <HAL_Delay+0x28>
  {
  }
}
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000008 	.word	0x20000008

08001478 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <HAL_GetREVID+0x14>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	0c1b      	lsrs	r3, r3, #16
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e0042000 	.word	0xe0042000

08001490 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e0ed      	b.n	800167e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d102      	bne.n	80014b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fc24 	bl	8000cfc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f042 0201 	orr.w	r2, r2, #1
 80014c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014c4:	f7ff ffa8 	bl	8001418 <HAL_GetTick>
 80014c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014ca:	e012      	b.n	80014f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014cc:	f7ff ffa4 	bl	8001418 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b0a      	cmp	r3, #10
 80014d8:	d90b      	bls.n	80014f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2205      	movs	r2, #5
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e0c5      	b.n	800167e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f003 0301 	and.w	r3, r3, #1
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0e5      	beq.n	80014cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0202 	bic.w	r2, r2, #2
 800150e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001510:	f7ff ff82 	bl	8001418 <HAL_GetTick>
 8001514:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001516:	e012      	b.n	800153e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001518:	f7ff ff7e 	bl	8001418 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b0a      	cmp	r3, #10
 8001524:	d90b      	bls.n	800153e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800152a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2205      	movs	r2, #5
 8001536:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e09f      	b.n	800167e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1e5      	bne.n	8001518 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	7e1b      	ldrb	r3, [r3, #24]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d108      	bne.n	8001566 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e007      	b.n	8001576 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001574:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	7e5b      	ldrb	r3, [r3, #25]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d108      	bne.n	8001590 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	e007      	b.n	80015a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800159e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	7e9b      	ldrb	r3, [r3, #26]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d108      	bne.n	80015ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f042 0220 	orr.w	r2, r2, #32
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	e007      	b.n	80015ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 0220 	bic.w	r2, r2, #32
 80015c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	7edb      	ldrb	r3, [r3, #27]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d108      	bne.n	80015e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f022 0210 	bic.w	r2, r2, #16
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	e007      	b.n	80015f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f042 0210 	orr.w	r2, r2, #16
 80015f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	7f1b      	ldrb	r3, [r3, #28]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d108      	bne.n	800160e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f042 0208 	orr.w	r2, r2, #8
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e007      	b.n	800161e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f022 0208 	bic.w	r2, r2, #8
 800161c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7f5b      	ldrb	r3, [r3, #29]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d108      	bne.n	8001638 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f042 0204 	orr.w	r2, r2, #4
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	e007      	b.n	8001648 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0204 	bic.w	r2, r2, #4
 8001646:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	431a      	orrs	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	431a      	orrs	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	695b      	ldr	r3, [r3, #20]
 800165c:	ea42 0103 	orr.w	r1, r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	1e5a      	subs	r2, r3, #1
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	430a      	orrs	r2, r1
 800166c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80016a0:	7cfb      	ldrb	r3, [r7, #19]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d003      	beq.n	80016ae <HAL_CAN_ConfigFilter+0x26>
 80016a6:	7cfb      	ldrb	r3, [r7, #19]
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	f040 80c7 	bne.w	800183c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a69      	ldr	r2, [pc, #420]	@ (8001858 <HAL_CAN_ConfigFilter+0x1d0>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d001      	beq.n	80016bc <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80016b8:	4b68      	ldr	r3, [pc, #416]	@ (800185c <HAL_CAN_ConfigFilter+0x1d4>)
 80016ba:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80016c2:	f043 0201 	orr.w	r2, r3, #1
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	4a63      	ldr	r2, [pc, #396]	@ (800185c <HAL_CAN_ConfigFilter+0x1d4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d111      	bne.n	80016f8 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80016da:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	431a      	orrs	r2, r3
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	2201      	movs	r2, #1
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	43db      	mvns	r3, r3
 8001712:	401a      	ands	r2, r3
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d123      	bne.n	800176a <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	43db      	mvns	r3, r3
 800172c:	401a      	ands	r2, r3
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001744:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3248      	adds	r2, #72	@ 0x48
 800174a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800175e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001760:	6979      	ldr	r1, [r7, #20]
 8001762:	3348      	adds	r3, #72	@ 0x48
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	440b      	add	r3, r1
 8001768:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d122      	bne.n	80017b8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	431a      	orrs	r2, r3
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001792:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	3248      	adds	r2, #72	@ 0x48
 8001798:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017ae:	6979      	ldr	r1, [r7, #20]
 80017b0:	3348      	adds	r3, #72	@ 0x48
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	440b      	add	r3, r1
 80017b6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d109      	bne.n	80017d4 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	401a      	ands	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80017d2:	e007      	b.n	80017e4 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	431a      	orrs	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	691b      	ldr	r3, [r3, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	43db      	mvns	r3, r3
 80017f6:	401a      	ands	r2, r3
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80017fe:	e007      	b.n	8001810 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	431a      	orrs	r2, r3
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d107      	bne.n	8001828 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	431a      	orrs	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800182e:	f023 0201 	bic.w	r2, r3, #1
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001838:	2300      	movs	r3, #0
 800183a:	e006      	b.n	800184a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001840:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
  }
}
 800184a:	4618      	mov	r0, r3
 800184c:	371c      	adds	r7, #28
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40003400 	.word	0x40003400
 800185c:	40006400 	.word	0x40006400

08001860 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b01      	cmp	r3, #1
 8001872:	d12e      	bne.n	80018d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2202      	movs	r2, #2
 8001878:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0201 	bic.w	r2, r2, #1
 800188a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800188c:	f7ff fdc4 	bl	8001418 <HAL_GetTick>
 8001890:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001892:	e012      	b.n	80018ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001894:	f7ff fdc0 	bl	8001418 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b0a      	cmp	r3, #10
 80018a0:	d90b      	bls.n	80018ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2205      	movs	r2, #5
 80018b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e012      	b.n	80018e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1e5      	bne.n	8001894 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e006      	b.n	80018e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
  }
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80018e8:	b480      	push	{r7}
 80018ea:	b087      	sub	sp, #28
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018fc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80018fe:	7dfb      	ldrb	r3, [r7, #23]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d003      	beq.n	800190c <HAL_CAN_GetRxMessage+0x24>
 8001904:	7dfb      	ldrb	r3, [r7, #23]
 8001906:	2b02      	cmp	r3, #2
 8001908:	f040 8103 	bne.w	8001b12 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d10e      	bne.n	8001930 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d116      	bne.n	800194e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001924:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0f7      	b.n	8001b20 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d107      	bne.n	800194e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001942:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e0e8      	b.n	8001b20 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	331b      	adds	r3, #27
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	4413      	add	r3, r2
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0204 	and.w	r2, r3, #4
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10c      	bne.n	8001986 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	331b      	adds	r3, #27
 8001974:	011b      	lsls	r3, r3, #4
 8001976:	4413      	add	r3, r2
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	0d5b      	lsrs	r3, r3, #21
 800197c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	e00b      	b.n	800199e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	331b      	adds	r3, #27
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	4413      	add	r3, r2
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	08db      	lsrs	r3, r3, #3
 8001996:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	331b      	adds	r3, #27
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	4413      	add	r3, r2
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0202 	and.w	r2, r3, #2
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	331b      	adds	r3, #27
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	4413      	add	r3, r2
 80019c0:	3304      	adds	r3, #4
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2208      	movs	r2, #8
 80019d0:	611a      	str	r2, [r3, #16]
 80019d2:	e00b      	b.n	80019ec <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	331b      	adds	r3, #27
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	4413      	add	r3, r2
 80019e0:	3304      	adds	r3, #4
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 020f 	and.w	r2, r3, #15
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	331b      	adds	r3, #27
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	4413      	add	r3, r2
 80019f8:	3304      	adds	r3, #4
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	331b      	adds	r3, #27
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	4413      	add	r3, r2
 8001a10:	3304      	adds	r3, #4
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	0c1b      	lsrs	r3, r3, #16
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	4413      	add	r3, r2
 8001a26:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	011b      	lsls	r3, r3, #4
 8001a3a:	4413      	add	r3, r2
 8001a3c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	0a1a      	lsrs	r2, r3, #8
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	011b      	lsls	r3, r3, #4
 8001a54:	4413      	add	r3, r2
 8001a56:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	0c1a      	lsrs	r2, r3, #16
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	3302      	adds	r3, #2
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	4413      	add	r3, r2
 8001a70:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	0e1a      	lsrs	r2, r3, #24
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	3303      	adds	r3, #3
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	4413      	add	r3, r2
 8001a8a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	3304      	adds	r3, #4
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	011b      	lsls	r3, r3, #4
 8001aa0:	4413      	add	r3, r2
 8001aa2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	0a1a      	lsrs	r2, r3, #8
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	3305      	adds	r3, #5
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	4413      	add	r3, r2
 8001abc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	0c1a      	lsrs	r2, r3, #16
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	3306      	adds	r3, #6
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	4413      	add	r3, r2
 8001ad6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	0e1a      	lsrs	r2, r3, #24
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	3307      	adds	r3, #7
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d108      	bne.n	8001afe <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0220 	orr.w	r2, r2, #32
 8001afa:	60da      	str	r2, [r3, #12]
 8001afc:	e007      	b.n	8001b0e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f042 0220 	orr.w	r2, r2, #32
 8001b0c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e006      	b.n	8001b20 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b16:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
  }
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	371c      	adds	r7, #28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b3c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d002      	beq.n	8001b4a <HAL_CAN_ActivateNotification+0x1e>
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d109      	bne.n	8001b5e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6959      	ldr	r1, [r3, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e006      	b.n	8001b6c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b62:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
  }
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	@ 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d07c      	beq.n	8001cb8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d023      	beq.n	8001c10 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f983 	bl	8001ee6 <HAL_CAN_TxMailbox0CompleteCallback>
 8001be0:	e016      	b.n	8001c10 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d004      	beq.n	8001bf6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bf4:	e00c      	b.n	8001c10 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	f003 0308 	and.w	r3, r3, #8
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c08:	e002      	b.n	8001c10 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f989 	bl	8001f22 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d024      	beq.n	8001c64 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c22:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f963 	bl	8001efa <HAL_CAN_TxMailbox1CompleteCallback>
 8001c34:	e016      	b.n	8001c64 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d004      	beq.n	8001c4a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c48:	e00c      	b.n	8001c64 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d004      	beq.n	8001c5e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c5c:	e002      	b.n	8001c64 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f969 	bl	8001f36 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d024      	beq.n	8001cb8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c76:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f943 	bl	8001f0e <HAL_CAN_TxMailbox2CompleteCallback>
 8001c88:	e016      	b.n	8001cb8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d004      	beq.n	8001c9e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c9c:	e00c      	b.n	8001cb8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d004      	beq.n	8001cb2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001caa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cb0:	e002      	b.n	8001cb8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f949 	bl	8001f4a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001cb8:	6a3b      	ldr	r3, [r7, #32]
 8001cba:	f003 0308 	and.w	r3, r3, #8
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d00c      	beq.n	8001cdc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	f003 0310 	and.w	r3, r3, #16
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d007      	beq.n	8001cdc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2210      	movs	r2, #16
 8001cda:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001cdc:	6a3b      	ldr	r3, [r7, #32]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00b      	beq.n	8001cfe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0308 	and.w	r3, r3, #8
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d006      	beq.n	8001cfe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f930 	bl	8001f5e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d009      	beq.n	8001d1c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f003 0303 	and.w	r3, r3, #3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7fe fc74 	bl	8000604 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
 8001d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00c      	beq.n	8001d40 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	f003 0310 	and.w	r3, r3, #16
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d36:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2210      	movs	r2, #16
 8001d3e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d00b      	beq.n	8001d62 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d006      	beq.n	8001d62 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2208      	movs	r2, #8
 8001d5a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f908 	bl	8001f72 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001d62:	6a3b      	ldr	r3, [r7, #32]
 8001d64:	f003 0310 	and.w	r3, r3, #16
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7fe fc7c 	bl	8000678 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00b      	beq.n	8001da2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f003 0310 	and.w	r3, r3, #16
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d006      	beq.n	8001da2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2210      	movs	r2, #16
 8001d9a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f8f2 	bl	8001f86 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00b      	beq.n	8001dc4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d006      	beq.n	8001dc4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2208      	movs	r2, #8
 8001dbc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f8eb 	bl	8001f9a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001dc4:	6a3b      	ldr	r3, [r7, #32]
 8001dc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d07b      	beq.n	8001ec6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d072      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d008      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001df4:	6a3b      	ldr	r3, [r7, #32]
 8001df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d008      	beq.n	8001e10 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	f043 0302 	orr.w	r3, r3, #2
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d008      	beq.n	8001e2c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d003      	beq.n	8001e2c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e26:	f043 0304 	orr.w	r3, r3, #4
 8001e2a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d043      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d03e      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e46:	2b60      	cmp	r3, #96	@ 0x60
 8001e48:	d02b      	beq.n	8001ea2 <HAL_CAN_IRQHandler+0x32a>
 8001e4a:	2b60      	cmp	r3, #96	@ 0x60
 8001e4c:	d82e      	bhi.n	8001eac <HAL_CAN_IRQHandler+0x334>
 8001e4e:	2b50      	cmp	r3, #80	@ 0x50
 8001e50:	d022      	beq.n	8001e98 <HAL_CAN_IRQHandler+0x320>
 8001e52:	2b50      	cmp	r3, #80	@ 0x50
 8001e54:	d82a      	bhi.n	8001eac <HAL_CAN_IRQHandler+0x334>
 8001e56:	2b40      	cmp	r3, #64	@ 0x40
 8001e58:	d019      	beq.n	8001e8e <HAL_CAN_IRQHandler+0x316>
 8001e5a:	2b40      	cmp	r3, #64	@ 0x40
 8001e5c:	d826      	bhi.n	8001eac <HAL_CAN_IRQHandler+0x334>
 8001e5e:	2b30      	cmp	r3, #48	@ 0x30
 8001e60:	d010      	beq.n	8001e84 <HAL_CAN_IRQHandler+0x30c>
 8001e62:	2b30      	cmp	r3, #48	@ 0x30
 8001e64:	d822      	bhi.n	8001eac <HAL_CAN_IRQHandler+0x334>
 8001e66:	2b10      	cmp	r3, #16
 8001e68:	d002      	beq.n	8001e70 <HAL_CAN_IRQHandler+0x2f8>
 8001e6a:	2b20      	cmp	r3, #32
 8001e6c:	d005      	beq.n	8001e7a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001e6e:	e01d      	b.n	8001eac <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	f043 0308 	orr.w	r3, r3, #8
 8001e76:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001e78:	e019      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	f043 0310 	orr.w	r3, r3, #16
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001e82:	e014      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	f043 0320 	orr.w	r3, r3, #32
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001e8c:	e00f      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001e96:	e00a      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ea0:	e005      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001eaa:	e000      	b.n	8001eae <HAL_CAN_IRQHandler+0x336>
            break;
 8001eac:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	699a      	ldr	r2, [r3, #24]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001ebc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d008      	beq.n	8001ede <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f868 	bl	8001fae <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ede:	bf00      	nop
 8001ee0:	3728      	adds	r7, #40	@ 0x28
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b083      	sub	sp, #12
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f16:	bf00      	nop
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b083      	sub	sp, #12
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002004 <__NVIC_SetPriorityGrouping+0x40>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ff2:	4a04      	ldr	r2, [pc, #16]	@ (8002004 <__NVIC_SetPriorityGrouping+0x40>)
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	60d3      	str	r3, [r2, #12]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000ed00 	.word	0xe000ed00
 8002008:	05fa0000 	.word	0x05fa0000

0800200c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002010:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <__NVIC_GetPriorityGrouping+0x18>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	f003 0307 	and.w	r3, r3, #7
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	2b00      	cmp	r3, #0
 8002038:	db0b      	blt.n	8002052 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	f003 021f 	and.w	r2, r3, #31
 8002040:	4907      	ldr	r1, [pc, #28]	@ (8002060 <__NVIC_EnableIRQ+0x38>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	2001      	movs	r0, #1
 800204a:	fa00 f202 	lsl.w	r2, r0, r2
 800204e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	e000e100 	.word	0xe000e100

08002064 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	6039      	str	r1, [r7, #0]
 800206e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002074:	2b00      	cmp	r3, #0
 8002076:	db0a      	blt.n	800208e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	b2da      	uxtb	r2, r3
 800207c:	490c      	ldr	r1, [pc, #48]	@ (80020b0 <__NVIC_SetPriority+0x4c>)
 800207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002082:	0112      	lsls	r2, r2, #4
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	440b      	add	r3, r1
 8002088:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800208c:	e00a      	b.n	80020a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	b2da      	uxtb	r2, r3
 8002092:	4908      	ldr	r1, [pc, #32]	@ (80020b4 <__NVIC_SetPriority+0x50>)
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	f003 030f 	and.w	r3, r3, #15
 800209a:	3b04      	subs	r3, #4
 800209c:	0112      	lsls	r2, r2, #4
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	440b      	add	r3, r1
 80020a2:	761a      	strb	r2, [r3, #24]
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	e000e100 	.word	0xe000e100
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b089      	sub	sp, #36	@ 0x24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	f1c3 0307 	rsb	r3, r3, #7
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	bf28      	it	cs
 80020d6:	2304      	movcs	r3, #4
 80020d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	3304      	adds	r3, #4
 80020de:	2b06      	cmp	r3, #6
 80020e0:	d902      	bls.n	80020e8 <NVIC_EncodePriority+0x30>
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3b03      	subs	r3, #3
 80020e6:	e000      	b.n	80020ea <NVIC_EncodePriority+0x32>
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020ec:	f04f 32ff 	mov.w	r2, #4294967295
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43da      	mvns	r2, r3
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	401a      	ands	r2, r3
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002100:	f04f 31ff 	mov.w	r1, #4294967295
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	fa01 f303 	lsl.w	r3, r1, r3
 800210a:	43d9      	mvns	r1, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002110:	4313      	orrs	r3, r2
         );
}
 8002112:	4618      	mov	r0, r3
 8002114:	3724      	adds	r7, #36	@ 0x24
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff ff4c 	bl	8001fc4 <__NVIC_SetPriorityGrouping>
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
 8002140:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002146:	f7ff ff61 	bl	800200c <__NVIC_GetPriorityGrouping>
 800214a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	68b9      	ldr	r1, [r7, #8]
 8002150:	6978      	ldr	r0, [r7, #20]
 8002152:	f7ff ffb1 	bl	80020b8 <NVIC_EncodePriority>
 8002156:	4602      	mov	r2, r0
 8002158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215c:	4611      	mov	r1, r2
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff ff80 	bl	8002064 <__NVIC_SetPriority>
}
 8002164:	bf00      	nop
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff ff54 	bl	8002028 <__NVIC_EnableIRQ>
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e086      	b.n	80022a8 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d106      	bne.n	80021b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2223      	movs	r2, #35	@ 0x23
 80021a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f003 f875 	bl	800529c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b2:	4b3f      	ldr	r3, [pc, #252]	@ (80022b0 <HAL_ETH_Init+0x128>)
 80021b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b6:	4a3e      	ldr	r2, [pc, #248]	@ (80022b0 <HAL_ETH_Init+0x128>)
 80021b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021be:	4b3c      	ldr	r3, [pc, #240]	@ (80022b0 <HAL_ETH_Init+0x128>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021c6:	60bb      	str	r3, [r7, #8]
 80021c8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80021ca:	4b3a      	ldr	r3, [pc, #232]	@ (80022b4 <HAL_ETH_Init+0x12c>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	4a39      	ldr	r2, [pc, #228]	@ (80022b4 <HAL_ETH_Init+0x12c>)
 80021d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80021d4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80021d6:	4b37      	ldr	r3, [pc, #220]	@ (80022b4 <HAL_ETH_Init+0x12c>)
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	4935      	ldr	r1, [pc, #212]	@ (80022b4 <HAL_ETH_Init+0x12c>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80021e4:	4b33      	ldr	r3, [pc, #204]	@ (80022b4 <HAL_ETH_Init+0x12c>)
 80021e6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6812      	ldr	r2, [r2, #0]
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80021fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002200:	f7ff f90a 	bl	8001418 <HAL_GetTick>
 8002204:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002206:	e011      	b.n	800222c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002208:	f7ff f906 	bl	8001418 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002216:	d909      	bls.n	800222c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2204      	movs	r2, #4
 800221c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	22e0      	movs	r2, #224	@ 0xe0
 8002224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e03d      	b.n	80022a8 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1e4      	bne.n	8002208 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 ff4e 	bl	80030e0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 fff9 	bl	800323c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f001 f84f 	bl	80032ee <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	461a      	mov	r2, r3
 8002256:	2100      	movs	r1, #0
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 ffb7 	bl	80031cc <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800226c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	4b0f      	ldr	r3, [pc, #60]	@ (80022b8 <HAL_ETH_Init+0x130>)
 800227c:	430b      	orrs	r3, r1
 800227e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002292:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2210      	movs	r2, #16
 80022a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40013800 	.word	0x40013800
 80022b8:	00020060 	.word	0x00020060

080022bc <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022ca:	2b10      	cmp	r3, #16
 80022cc:	d15f      	bne.n	800238e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2223      	movs	r2, #35	@ 0x23
 80022d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2204      	movs	r2, #4
 80022e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 f9f6 	bl	80026d4 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80022f0:	2001      	movs	r0, #1
 80022f2:	f7ff f89d 	bl	8001430 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002310:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002314:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800232c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f000 fd73 	bl	8002e1a <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0208 	orr.w	r2, r2, #8
 8002342:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800234c:	2001      	movs	r0, #1
 800234e:	f7ff f86f 	bl	8001430 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f042 0204 	orr.w	r2, r2, #4
 8002368:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002372:	69d9      	ldr	r1, [r3, #28]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <HAL_ETH_Start_IT+0xdc>)
 800237a:	430b      	orrs	r3, r1
 800237c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002380:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2223      	movs	r2, #35	@ 0x23
 8002386:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	e000      	b.n	8002390 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
  }
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	0001a0c1 	.word	0x0001a0c1

0800239c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023aa:	2b23      	cmp	r3, #35	@ 0x23
 80023ac:	d16e      	bne.n	800248c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2223      	movs	r2, #35	@ 0x23
 80023b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023be:	69d9      	ldr	r1, [r3, #28]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b34      	ldr	r3, [pc, #208]	@ (8002498 <HAL_ETH_Stop_IT+0xfc>)
 80023c6:	400b      	ands	r3, r1
 80023c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80023cc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80023e4:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	f023 0302 	bic.w	r3, r3, #2
 80023f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80023fc:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0204 	bic.w	r2, r2, #4
 800240c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002416:	2001      	movs	r0, #1
 8002418:	f7ff f80a 	bl	8001430 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 fcf8 	bl	8002e1a <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0208 	bic.w	r2, r2, #8
 8002438:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002442:	2001      	movs	r0, #1
 8002444:	f7fe fff4 	bl	8001430 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	e00e      	b.n	8002474 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	3212      	adds	r2, #18
 800245c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002460:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	3301      	adds	r3, #1
 8002472:	617b      	str	r3, [r7, #20]
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	2b03      	cmp	r3, #3
 8002478:	d9ed      	bls.n	8002456 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2210      	movs	r2, #16
 8002484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	e000      	b.n	800248e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
  }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	fffe5f3e 	.word	0xfffe5f3e

0800249c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d109      	bne.n	80024c0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b2:	f043 0201 	orr.w	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e045      	b.n	800254c <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024c6:	2b23      	cmp	r3, #35	@ 0x23
 80024c8:	d13f      	bne.n	800254a <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80024d2:	2201      	movs	r2, #1
 80024d4:	6839      	ldr	r1, [r7, #0]
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 ff78 	bl	80033cc <ETH_Prepare_Tx_Descriptors>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d009      	beq.n	80024f6 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e8:	f043 0202 	orr.w	r2, r3, #2
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e02a      	b.n	800254c <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80024f6:	f3bf 8f4f 	dsb	sy
}
 80024fa:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	1c5a      	adds	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	629a      	str	r2, [r3, #40]	@ 0x28
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250a:	2b03      	cmp	r3, #3
 800250c:	d904      	bls.n	8002518 <HAL_ETH_Transmit_IT+0x7c>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002512:	1f1a      	subs	r2, r3, #4
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	d00d      	beq.n	8002546 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002532:	461a      	mov	r2, r3
 8002534:	2304      	movs	r3, #4
 8002536:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002540:	461a      	mov	r2, r3
 8002542:	2300      	movs	r3, #0
 8002544:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	e000      	b.n	800254c <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
  }
}
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b088      	sub	sp, #32
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002562:	2300      	movs	r3, #0
 8002564:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d109      	bne.n	8002580 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002572:	f043 0201 	orr.w	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0a4      	b.n	80026ca <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002586:	2b23      	cmp	r3, #35	@ 0x23
 8002588:	d001      	beq.n	800258e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e09d      	b.n	80026ca <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002592:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	3212      	adds	r2, #18
 800259a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800259e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025a4:	f1c3 0304 	rsb	r3, r3, #4
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80025aa:	e066      	b.n	800267a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	69da      	ldr	r2, [r3, #28]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	699a      	ldr	r2, [r3, #24]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d103      	bne.n	80025dc <HAL_ETH_ReadData+0x88>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d03c      	beq.n	8002656 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	0c1b      	lsrs	r3, r3, #16
 80025fa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80025fe:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002608:	2b00      	cmp	r3, #0
 800260a:	d005      	beq.n	8002618 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002614:	2301      	movs	r3, #1
 8002616:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002630:	461a      	mov	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f002 fffd 	bl	8005634 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263e:	1c5a      	adds	r2, r3, #1
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	441a      	add	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	2200      	movs	r2, #0
 8002654:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	3301      	adds	r3, #1
 800265a:	61fb      	str	r3, [r7, #28]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	2b03      	cmp	r3, #3
 8002660:	d902      	bls.n	8002668 <HAL_ETH_ReadData+0x114>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b04      	subs	r3, #4
 8002666:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	3212      	adds	r2, #18
 800266e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002672:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	3301      	adds	r3, #1
 8002678:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 800267e:	2b00      	cmp	r3, #0
 8002680:	db06      	blt.n	8002690 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	429a      	cmp	r2, r3
 8002688:	d202      	bcs.n	8002690 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 800268a:	7cfb      	ldrb	r3, [r7, #19]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d08d      	beq.n	80025ac <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	441a      	add	r2, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f815 	bl	80026d4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	69fa      	ldr	r2, [r7, #28]
 80026ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80026b0:	7cfb      	ldrb	r3, [r7, #19]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d108      	bne.n	80026c8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80026c4:	2300      	movs	r3, #0
 80026c6:	e000      	b.n	80026ca <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80026e0:	2301      	movs	r3, #1
 80026e2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026e8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69fa      	ldr	r2, [r7, #28]
 80026ee:	3212      	adds	r2, #18
 80026f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026f4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026fa:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80026fc:	e042      	b.n	8002784 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d112      	bne.n	800272c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002706:	f107 0308 	add.w	r3, r7, #8
 800270a:	4618      	mov	r0, r3
 800270c:	f002 ff62 	bl	80055d4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d102      	bne.n	800271c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	74fb      	strb	r3, [r7, #19]
 800271a:	e007      	b.n	800272c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	461a      	mov	r2, r3
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	461a      	mov	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800272c:	7cfb      	ldrb	r3, [r7, #19]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d028      	beq.n	8002784 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002736:	2b00      	cmp	r3, #0
 8002738:	d106      	bne.n	8002748 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	4b26      	ldr	r3, [pc, #152]	@ (80027d8 <ETH_UpdateDescriptor+0x104>)
 8002740:	4313      	orrs	r3, r2
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	6053      	str	r3, [r2, #4]
 8002746:	e005      	b.n	8002754 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	3301      	adds	r3, #1
 8002764:	61fb      	str	r3, [r7, #28]
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	2b03      	cmp	r3, #3
 800276a:	d902      	bls.n	8002772 <ETH_UpdateDescriptor+0x9e>
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	3b04      	subs	r3, #4
 8002770:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	3212      	adds	r2, #18
 8002778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800277c:	617b      	str	r3, [r7, #20]
      desccount--;
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	3b01      	subs	r3, #1
 8002782:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <ETH_UpdateDescriptor+0xbc>
 800278a:	7cfb      	ldrb	r3, [r7, #19]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1b6      	bne.n	80026fe <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	429a      	cmp	r2, r3
 8002798:	d01a      	beq.n	80027d0 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	3301      	adds	r3, #1
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80027a4:	f3bf 8f5f 	dmb	sy
}
 80027a8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6919      	ldr	r1, [r3, #16]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	18ca      	adds	r2, r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027c2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69fa      	ldr	r2, [r7, #28]
 80027c8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80027d0:	bf00      	nop
 80027d2:	3720      	adds	r7, #32
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	80004000 	.word	0x80004000

080027dc <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3318      	adds	r3, #24
 80027e8:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ee:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f4:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80027f6:	2301      	movs	r3, #1
 80027f8:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80027fa:	e047      	b.n	800288c <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80027fc:	2301      	movs	r3, #1
 80027fe:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	3b01      	subs	r3, #1
 8002804:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	3304      	adds	r3, #4
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10a      	bne.n	800282c <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	3301      	adds	r3, #1
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	2b03      	cmp	r3, #3
 8002820:	d902      	bls.n	8002828 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	3b04      	subs	r3, #4
 8002826:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d02c      	beq.n	800288c <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68d9      	ldr	r1, [r3, #12]
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	440b      	add	r3, r1
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	db1f      	blt.n	8002888 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	3304      	adds	r3, #4
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4618      	mov	r0, r3
 8002856:	f002 ff2f 	bl	80056b8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	3304      	adds	r3, #4
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	2200      	movs	r2, #0
 8002866:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	3301      	adds	r3, #1
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b03      	cmp	r3, #3
 8002872:	d902      	bls.n	800287a <HAL_ETH_ReleaseTxPacket+0x9e>
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	3b04      	subs	r3, #4
 8002878:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002886:	e001      	b.n	800288c <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1b1      	bne.n	80027fc <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b086      	sub	sp, #24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b2:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 80028cc:	4b4b      	ldr	r3, [pc, #300]	@ (80029fc <HAL_ETH_IRQHandler+0x158>)
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00e      	beq.n	80028fa <HAL_ETH_IRQHandler+0x56>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d009      	beq.n	80028fa <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028ee:	461a      	mov	r2, r3
 80028f0:	4b43      	ldr	r3, [pc, #268]	@ (8002a00 <HAL_ETH_IRQHandler+0x15c>)
 80028f2:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f002 f9f9 	bl	8004cec <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00f      	beq.n	8002924 <HAL_ETH_IRQHandler+0x80>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00a      	beq.n	8002924 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002916:	461a      	mov	r2, r3
 8002918:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800291c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f002 f9f4 	bl	8004d0c <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d042      	beq.n	80029b4 <HAL_ETH_IRQHandler+0x110>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d03d      	beq.n	80029b4 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293e:	f043 0208 	orr.w	r2, r3, #8
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01a      	beq.n	8002988 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <HAL_ETH_IRQHandler+0x160>)
 800295e:	4013      	ands	r3, r2
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	6812      	ldr	r2, [r2, #0]
 8002974:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002978:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800297c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	22e0      	movs	r2, #224	@ 0xe0
 8002982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002986:	e012      	b.n	80029ae <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002996:	4013      	ands	r3, r2
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029a6:	461a      	mov	r2, r3
 80029a8:	f248 6380 	movw	r3, #34432	@ 0x8680
 80029ac:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f002 f9bc 	bl	8004d2c <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00e      	beq.n	80029dc <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f81a 	bl	8002a08 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80029e6:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <HAL_ETH_IRQHandler+0x158>)
 80029e8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80029ec:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f814 	bl	8002a1c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80029f4:	bf00      	nop
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40013c00 	.word	0x40013c00
 8002a00:	00010040 	.word	0x00010040
 8002a04:	007e2000 	.word	0x007e2000

08002a08 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f003 031c 	and.w	r3, r3, #28
 8002a4c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	02db      	lsls	r3, r3, #11
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	019b      	lsls	r3, r3, #6
 8002a5e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f023 0302 	bic.w	r3, r3, #2
 8002a6e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002a80:	f7fe fcca 	bl	8001418 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002a86:	e00d      	b.n	8002aa4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002a88:	f7fe fcc6 	bl	8001418 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a96:	d301      	bcc.n	8002a9c <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e010      	b.n	8002abe <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1ec      	bne.n	8002a88 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b086      	sub	sp, #24
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
 8002ad2:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	f003 031c 	and.w	r3, r3, #28
 8002ae2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	02db      	lsls	r3, r3, #11
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	019b      	lsls	r3, r3, #6
 8002af4:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f043 0302 	orr.w	r3, r3, #2
 8002b04:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b20:	f7fe fc7a 	bl	8001418 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002b26:	e00d      	b.n	8002b44 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8002b28:	f7fe fc76 	bl	8001418 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b36:	d301      	bcc.n	8002b3c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e009      	b.n	8002b50 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1ec      	bne.n	8002b28 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e0e6      	b.n	8002d3a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0310 	and.w	r3, r3, #16
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	bf14      	ite	ne
 8002b7a:	2301      	movne	r3, #1
 8002b7c:	2300      	moveq	r3, #0
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	461a      	mov	r2, r3
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	bf14      	ite	ne
 8002bc0:	2301      	movne	r3, #1
 8002bc2:	2300      	moveq	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	bf0c      	ite	eq
 8002bda:	2301      	moveq	r3, #1
 8002bdc:	2300      	movne	r3, #0
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	461a      	mov	r2, r3
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf14      	ite	ne
 8002bf4:	2301      	movne	r3, #1
 8002bf6:	2300      	moveq	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	bf0c      	ite	eq
 8002c2a:	2301      	moveq	r3, #1
 8002c2c:	2300      	movne	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	461a      	mov	r2, r3
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bf14      	ite	ne
 8002c5e:	2301      	movne	r3, #1
 8002c60:	2300      	moveq	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	461a      	mov	r2, r3
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	bf14      	ite	ne
 8002c86:	2301      	movne	r3, #1
 8002c88:	2300      	moveq	r3, #0
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	bf14      	ite	ne
 8002ca0:	2301      	movne	r3, #1
 8002ca2:	2300      	moveq	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	bf14      	ite	ne
 8002cba:	2301      	movne	r3, #1
 8002cbc:	2300      	moveq	r3, #0
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	bf0c      	ite	eq
 8002cd6:	2301      	moveq	r3, #1
 8002cd8:	2300      	movne	r3, #0
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	461a      	mov	r2, r3
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	0c1b      	lsrs	r3, r3, #16
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	bf14      	ite	ne
 8002d0e:	2301      	movne	r3, #1
 8002d10:	2300      	moveq	r3, #0
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	461a      	mov	r2, r3
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bf14      	ite	ne
 8002d2a:	2301      	movne	r3, #1
 8002d2c:	2300      	moveq	r3, #0
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
 8002d4e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e00b      	b.n	8002d72 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d60:	2b10      	cmp	r3, #16
 8002d62:	d105      	bne.n	8002d70 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8002d64:	6839      	ldr	r1, [r7, #0]
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 f87c 	bl	8002e64 <ETH_SetMACConfig>

    return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e000      	b.n	8002d72 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
  }
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3708      	adds	r7, #8
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f023 031c 	bic.w	r3, r3, #28
 8002d92:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002d94:	f001 fb16 	bl	80043c4 <HAL_RCC_GetHCLKFreq>
 8002d98:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <HAL_ETH_SetMDIOClockRange+0x74>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d804      	bhi.n	8002dac <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f043 0308 	orr.w	r3, r3, #8
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	e019      	b.n	8002de0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	4a11      	ldr	r2, [pc, #68]	@ (8002df4 <HAL_ETH_SetMDIOClockRange+0x78>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d204      	bcs.n	8002dbe <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f043 030c 	orr.w	r3, r3, #12
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	e010      	b.n	8002de0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002df8 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d90c      	bls.n	8002de0 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8002dfc <HAL_ETH_SetMDIOClockRange+0x80>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d804      	bhi.n	8002dd8 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f043 0304 	orr.w	r3, r3, #4
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	e003      	b.n	8002de0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f043 0310 	orr.w	r3, r3, #16
 8002dde:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	611a      	str	r2, [r3, #16]
}
 8002de8:	bf00      	nop
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	02160ebf 	.word	0x02160ebf
 8002df4:	03938700 	.word	0x03938700
 8002df8:	05f5e0ff 	.word	0x05f5e0ff
 8002dfc:	08f0d17f 	.word	0x08f0d17f

08002e00 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b084      	sub	sp, #16
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e38:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e3c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e4a:	2001      	movs	r0, #1
 8002e4c:	f7fe faf0 	bl	8001430 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e5a:	6193      	str	r3, [r2, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	3710      	adds	r7, #16
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	4b53      	ldr	r3, [pc, #332]	@ (8002fc8 <ETH_SetMACConfig+0x164>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	7b9b      	ldrb	r3, [r3, #14]
 8002e82:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	7c12      	ldrb	r2, [r2, #16]
 8002e88:	2a00      	cmp	r2, #0
 8002e8a:	d102      	bne.n	8002e92 <ETH_SetMACConfig+0x2e>
 8002e8c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002e90:	e000      	b.n	8002e94 <ETH_SetMACConfig+0x30>
 8002e92:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002e94:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	7c52      	ldrb	r2, [r2, #17]
 8002e9a:	2a00      	cmp	r2, #0
 8002e9c:	d102      	bne.n	8002ea4 <ETH_SetMACConfig+0x40>
 8002e9e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002ea2:	e000      	b.n	8002ea6 <ETH_SetMACConfig+0x42>
 8002ea4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002ea6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002eac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	7fdb      	ldrb	r3, [r3, #31]
 8002eb2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002eb4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002eba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	7f92      	ldrb	r2, [r2, #30]
 8002ec0:	2a00      	cmp	r2, #0
 8002ec2:	d102      	bne.n	8002eca <ETH_SetMACConfig+0x66>
 8002ec4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ec8:	e000      	b.n	8002ecc <ETH_SetMACConfig+0x68>
 8002eca:	2200      	movs	r2, #0
                        macconf->Speed |
 8002ecc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	7f1b      	ldrb	r3, [r3, #28]
 8002ed2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ed4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002eda:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	791b      	ldrb	r3, [r3, #4]
 8002ee0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002ee2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002eea:	2a00      	cmp	r2, #0
 8002eec:	d102      	bne.n	8002ef4 <ETH_SetMACConfig+0x90>
 8002eee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ef2:	e000      	b.n	8002ef6 <ETH_SetMACConfig+0x92>
 8002ef4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ef6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	7bdb      	ldrb	r3, [r3, #15]
 8002efc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002efe:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002f04:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002f0c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f26:	2001      	movs	r0, #1
 8002f28:	f7fe fa82 	bl	8001430 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002f42:	4013      	ands	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f4a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002f52:	2a00      	cmp	r2, #0
 8002f54:	d101      	bne.n	8002f5a <ETH_SetMACConfig+0xf6>
 8002f56:	2280      	movs	r2, #128	@ 0x80
 8002f58:	e000      	b.n	8002f5c <ETH_SetMACConfig+0xf8>
 8002f5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002f5c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002f62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002f6a:	2a01      	cmp	r2, #1
 8002f6c:	d101      	bne.n	8002f72 <ETH_SetMACConfig+0x10e>
 8002f6e:	2208      	movs	r2, #8
 8002f70:	e000      	b.n	8002f74 <ETH_SetMACConfig+0x110>
 8002f72:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002f74:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002f7c:	2a01      	cmp	r2, #1
 8002f7e:	d101      	bne.n	8002f84 <ETH_SetMACConfig+0x120>
 8002f80:	2204      	movs	r2, #4
 8002f82:	e000      	b.n	8002f86 <ETH_SetMACConfig+0x122>
 8002f84:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002f86:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002f8e:	2a01      	cmp	r2, #1
 8002f90:	d101      	bne.n	8002f96 <ETH_SetMACConfig+0x132>
 8002f92:	2202      	movs	r2, #2
 8002f94:	e000      	b.n	8002f98 <ETH_SetMACConfig+0x134>
 8002f96:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	f7fe fa3d 	bl	8001430 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	619a      	str	r2, [r3, #24]
}
 8002fbe:	bf00      	nop
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	fd20810f 	.word	0xfd20810f

08002fcc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4b3d      	ldr	r3, [pc, #244]	@ (80030dc <ETH_SetDMAConfig+0x110>)
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	7b1b      	ldrb	r3, [r3, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <ETH_SetDMAConfig+0x2c>
 8002ff2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002ff6:	e000      	b.n	8002ffa <ETH_SetDMAConfig+0x2e>
 8002ff8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	7b5b      	ldrb	r3, [r3, #13]
 8002ffe:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003000:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	7f52      	ldrb	r2, [r2, #29]
 8003006:	2a00      	cmp	r2, #0
 8003008:	d102      	bne.n	8003010 <ETH_SetDMAConfig+0x44>
 800300a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800300e:	e000      	b.n	8003012 <ETH_SetDMAConfig+0x46>
 8003010:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003012:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	7b9b      	ldrb	r3, [r3, #14]
 8003018:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800301a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003020:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	7f1b      	ldrb	r3, [r3, #28]
 8003026:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003028:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	7f9b      	ldrb	r3, [r3, #30]
 800302e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003030:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003036:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800303e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003040:	4313      	orrs	r3, r2
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	4313      	orrs	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003050:	461a      	mov	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003062:	2001      	movs	r0, #1
 8003064:	f7fe f9e4 	bl	8001430 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003070:	461a      	mov	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	791b      	ldrb	r3, [r3, #4]
 800307a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003080:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003086:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800308c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003094:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003096:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800309e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80030a4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6812      	ldr	r2, [r2, #0]
 80030aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80030b2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80030c0:	2001      	movs	r0, #1
 80030c2:	f7fe f9b5 	bl	8001430 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6013      	str	r3, [r2, #0]
}
 80030d4:	bf00      	nop
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	f8de3f23 	.word	0xf8de3f23

080030e0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b0a6      	sub	sp, #152	@ 0x98
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80030e8:	2301      	movs	r3, #1
 80030ea:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80030ee:	2301      	movs	r3, #1
 80030f0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80030f4:	2300      	movs	r3, #0
 80030f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80030f8:	2300      	movs	r3, #0
 80030fa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80030fe:	2301      	movs	r3, #1
 8003100:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003104:	2300      	movs	r3, #0
 8003106:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800310a:	2301      	movs	r3, #1
 800310c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003116:	2300      	movs	r3, #0
 8003118:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800311c:	2300      	movs	r3, #0
 800311e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003122:	2300      	movs	r3, #0
 8003124:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003126:	2300      	movs	r3, #0
 8003128:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800312c:	2300      	movs	r3, #0
 800312e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003130:	2300      	movs	r3, #0
 8003132:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003136:	2300      	movs	r3, #0
 8003138:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800313c:	2300      	movs	r3, #0
 800313e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003142:	2300      	movs	r3, #0
 8003144:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003148:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800314c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800314e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003152:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003154:	2300      	movs	r3, #0
 8003156:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800315a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800315e:	4619      	mov	r1, r3
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff fe7f 	bl	8002e64 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003166:	2301      	movs	r3, #1
 8003168:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800316a:	2301      	movs	r3, #1
 800316c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800316e:	2301      	movs	r3, #1
 8003170:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003174:	2301      	movs	r3, #1
 8003176:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003178:	2300      	movs	r3, #0
 800317a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800317c:	2300      	movs	r3, #0
 800317e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003182:	2300      	movs	r3, #0
 8003184:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003188:	2300      	movs	r3, #0
 800318a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800318c:	2301      	movs	r3, #1
 800318e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003192:	2301      	movs	r3, #1
 8003194:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003196:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800319a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800319c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80031a0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80031a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031a6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80031a8:	2301      	movs	r3, #1
 80031aa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80031b6:	f107 0308 	add.w	r3, r7, #8
 80031ba:	4619      	mov	r1, r3
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff ff05 	bl	8002fcc <ETH_SetDMAConfig>
}
 80031c2:	bf00      	nop
 80031c4:	3798      	adds	r7, #152	@ 0x98
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
	...

080031cc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3305      	adds	r3, #5
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	021b      	lsls	r3, r3, #8
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	3204      	adds	r2, #4
 80031e4:	7812      	ldrb	r2, [r2, #0]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <ETH_MACAddressConfig+0x68>)
 80031ee:	4413      	add	r3, r2
 80031f0:	461a      	mov	r2, r3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3303      	adds	r3, #3
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	061a      	lsls	r2, r3, #24
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3302      	adds	r3, #2
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	041b      	lsls	r3, r3, #16
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3301      	adds	r3, #1
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	4313      	orrs	r3, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	7812      	ldrb	r2, [r2, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <ETH_MACAddressConfig+0x6c>)
 800321e:	4413      	add	r3, r2
 8003220:	461a      	mov	r2, r3
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	6013      	str	r3, [r2, #0]
}
 8003226:	bf00      	nop
 8003228:	371c      	adds	r7, #28
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	40028040 	.word	0x40028040
 8003238:	40028044 	.word	0x40028044

0800323c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003244:	2300      	movs	r3, #0
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	e03e      	b.n	80032c8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68d9      	ldr	r1, [r3, #12]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	440b      	add	r3, r1
 800325a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2200      	movs	r2, #0
 8003266:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2200      	movs	r2, #0
 8003272:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	3206      	adds	r2, #6
 800327c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d80c      	bhi.n	80032ac <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68d9      	ldr	r1, [r3, #12]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	4613      	mov	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	4413      	add	r3, r2
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	440b      	add	r3, r1
 80032a4:	461a      	mov	r2, r3
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	e004      	b.n	80032b6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	461a      	mov	r2, r3
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3301      	adds	r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2b03      	cmp	r3, #3
 80032cc:	d9bd      	bls.n	800324a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68da      	ldr	r2, [r3, #12]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032e0:	611a      	str	r2, [r3, #16]
}
 80032e2:	bf00      	nop
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b085      	sub	sp, #20
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80032f6:	2300      	movs	r3, #0
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	e048      	b.n	800338e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6919      	ldr	r1, [r3, #16]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4613      	mov	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4413      	add	r3, r2
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	440b      	add	r3, r1
 800330c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	2200      	movs	r2, #0
 8003318:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2200      	movs	r2, #0
 8003324:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2200      	movs	r2, #0
 800332a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2200      	movs	r2, #0
 8003330:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003338:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003352:	68b9      	ldr	r1, [r7, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	3212      	adds	r2, #18
 800335a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2b02      	cmp	r3, #2
 8003362:	d80c      	bhi.n	800337e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6919      	ldr	r1, [r3, #16]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1c5a      	adds	r2, r3, #1
 800336c:	4613      	mov	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4413      	add	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	440b      	add	r3, r1
 8003376:	461a      	mov	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	60da      	str	r2, [r3, #12]
 800337c:	e004      	b.n	8003388 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	461a      	mov	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3301      	adds	r3, #1
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d9b3      	bls.n	80032fc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691a      	ldr	r2, [r3, #16]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033be:	60da      	str	r2, [r3, #12]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b091      	sub	sp, #68	@ 0x44
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	3318      	adds	r3, #24
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033f6:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80033fe:	2300      	movs	r3, #0
 8003400:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800340a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800340e:	d007      	beq.n	8003420 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003414:	3304      	adds	r3, #4
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003420:	2302      	movs	r3, #2
 8003422:	e111      	b.n	8003648 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003426:	3301      	adds	r3, #1
 8003428:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800342a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	461a      	mov	r2, r3
 8003430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003432:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4b86      	ldr	r3, [pc, #536]	@ (8003654 <ETH_Prepare_Tx_Descriptors+0x288>)
 800343a:	4013      	ands	r3, r2
 800343c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800343e:	6852      	ldr	r2, [r2, #4]
 8003440:	431a      	orrs	r2, r3
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d008      	beq.n	8003464 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	431a      	orrs	r2, r3
 8003460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003462:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0320 	and.w	r3, r3, #32
 800346c:	2b00      	cmp	r3, #0
 800346e:	d008      	beq.n	8003482 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	431a      	orrs	r2, r3
 800347e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003480:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0304 	and.w	r3, r3, #4
 800348a:	2b00      	cmp	r3, #0
 800348c:	d005      	beq.n	800349a <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003498:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800349a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80034a6:	e082      	b.n	80035ae <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80034a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80034ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80034c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c4:	601a      	str	r2, [r3, #0]
 80034c6:	e005      	b.n	80034d4 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80034c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80034d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d2:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80034d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d6:	3301      	adds	r3, #1
 80034d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d902      	bls.n	80034e6 <ETH_Prepare_Tx_Descriptors+0x11a>
 80034e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e2:	3b04      	subs	r3, #4
 80034e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80034ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ee:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80034f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034fc:	d007      	beq.n	800350e <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80034fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003502:	3304      	adds	r3, #4
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d029      	beq.n	8003562 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800351a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800351c:	2300      	movs	r3, #0
 800351e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003520:	e019      	b.n	8003556 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003522:	f3bf 8f5f 	dmb	sy
}
 8003526:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003532:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003536:	3301      	adds	r3, #1
 8003538:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800353a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800353c:	2b03      	cmp	r3, #3
 800353e:	d902      	bls.n	8003546 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003542:	3b04      	subs	r3, #4
 8003544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800354a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800354e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003552:	3301      	adds	r3, #1
 8003554:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003556:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800355a:	429a      	cmp	r2, r3
 800355c:	d3e1      	bcc.n	8003522 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 800355e:	2302      	movs	r3, #2
 8003560:	e072      	b.n	8003648 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800356a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356c:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800356e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003570:	3301      	adds	r3, #1
 8003572:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800357a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	461a      	mov	r2, r3
 8003580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003582:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	4b32      	ldr	r3, [pc, #200]	@ (8003654 <ETH_Prepare_Tx_Descriptors+0x288>)
 800358a:	4013      	ands	r3, r2
 800358c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800358e:	6852      	ldr	r2, [r2, #4]
 8003590:	431a      	orrs	r2, r3
 8003592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003594:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003598:	3301      	adds	r3, #1
 800359a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800359c:	f3bf 8f5f 	dmb	sy
}
 80035a0:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80035a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80035aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ac:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80035ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f47f af78 	bne.w	80034a8 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80035be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	e005      	b.n	80035d8 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80035cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80035d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d6:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80035d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80035e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e2:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	6a3a      	ldr	r2, [r7, #32]
 80035e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035ec:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80035ee:	f3bf 8f5f 	dmb	sy
}
 80035f2:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80035f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80035fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fe:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003602:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003604:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003608:	3304      	adds	r3, #4
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003614:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003616:	f3ef 8310 	mrs	r3, PRIMASK
 800361a:	613b      	str	r3, [r7, #16]
  return(result);
 800361c:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	2301      	movs	r3, #1
 8003622:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f383 8810 	msr	PRIMASK, r3
}
 800362a:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003632:	4413      	add	r3, r2
 8003634:	1c5a      	adds	r2, r3, #1
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	629a      	str	r2, [r3, #40]	@ 0x28
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	f383 8810 	msr	PRIMASK, r3
}
 8003644:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3744      	adds	r7, #68	@ 0x44
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	ffffe000 	.word	0xffffe000

08003658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003658:	b480      	push	{r7}
 800365a:	b089      	sub	sp, #36	@ 0x24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e175      	b.n	8003964 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4013      	ands	r3, r2
 800368a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	429a      	cmp	r2, r3
 8003692:	f040 8164 	bne.w	800395e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d005      	beq.n	80036ae <HAL_GPIO_Init+0x56>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d130      	bne.n	8003710 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4013      	ands	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68da      	ldr	r2, [r3, #12]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036e4:	2201      	movs	r2, #1
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	091b      	lsrs	r3, r3, #4
 80036fa:	f003 0201 	and.w	r2, r3, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b03      	cmp	r3, #3
 800371a:	d017      	beq.n	800374c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	2203      	movs	r2, #3
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4013      	ands	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d123      	bne.n	80037a0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	08da      	lsrs	r2, r3, #3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3208      	adds	r2, #8
 8003760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	08da      	lsrs	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3208      	adds	r2, #8
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f003 0203 	and.w	r2, r3, #3
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80be 	beq.w	800395e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037e2:	4b66      	ldr	r3, [pc, #408]	@ (800397c <HAL_GPIO_Init+0x324>)
 80037e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e6:	4a65      	ldr	r2, [pc, #404]	@ (800397c <HAL_GPIO_Init+0x324>)
 80037e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80037ee:	4b63      	ldr	r3, [pc, #396]	@ (800397c <HAL_GPIO_Init+0x324>)
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80037fa:	4a61      	ldr	r2, [pc, #388]	@ (8003980 <HAL_GPIO_Init+0x328>)
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	089b      	lsrs	r3, r3, #2
 8003800:	3302      	adds	r3, #2
 8003802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	220f      	movs	r2, #15
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43db      	mvns	r3, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	4013      	ands	r3, r2
 800381c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a58      	ldr	r2, [pc, #352]	@ (8003984 <HAL_GPIO_Init+0x32c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d037      	beq.n	8003896 <HAL_GPIO_Init+0x23e>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a57      	ldr	r2, [pc, #348]	@ (8003988 <HAL_GPIO_Init+0x330>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d031      	beq.n	8003892 <HAL_GPIO_Init+0x23a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a56      	ldr	r2, [pc, #344]	@ (800398c <HAL_GPIO_Init+0x334>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d02b      	beq.n	800388e <HAL_GPIO_Init+0x236>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a55      	ldr	r2, [pc, #340]	@ (8003990 <HAL_GPIO_Init+0x338>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d025      	beq.n	800388a <HAL_GPIO_Init+0x232>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a54      	ldr	r2, [pc, #336]	@ (8003994 <HAL_GPIO_Init+0x33c>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d01f      	beq.n	8003886 <HAL_GPIO_Init+0x22e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a53      	ldr	r2, [pc, #332]	@ (8003998 <HAL_GPIO_Init+0x340>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d019      	beq.n	8003882 <HAL_GPIO_Init+0x22a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a52      	ldr	r2, [pc, #328]	@ (800399c <HAL_GPIO_Init+0x344>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d013      	beq.n	800387e <HAL_GPIO_Init+0x226>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a51      	ldr	r2, [pc, #324]	@ (80039a0 <HAL_GPIO_Init+0x348>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d00d      	beq.n	800387a <HAL_GPIO_Init+0x222>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a50      	ldr	r2, [pc, #320]	@ (80039a4 <HAL_GPIO_Init+0x34c>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d007      	beq.n	8003876 <HAL_GPIO_Init+0x21e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4f      	ldr	r2, [pc, #316]	@ (80039a8 <HAL_GPIO_Init+0x350>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d101      	bne.n	8003872 <HAL_GPIO_Init+0x21a>
 800386e:	2309      	movs	r3, #9
 8003870:	e012      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003872:	230a      	movs	r3, #10
 8003874:	e010      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003876:	2308      	movs	r3, #8
 8003878:	e00e      	b.n	8003898 <HAL_GPIO_Init+0x240>
 800387a:	2307      	movs	r3, #7
 800387c:	e00c      	b.n	8003898 <HAL_GPIO_Init+0x240>
 800387e:	2306      	movs	r3, #6
 8003880:	e00a      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003882:	2305      	movs	r3, #5
 8003884:	e008      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003886:	2304      	movs	r3, #4
 8003888:	e006      	b.n	8003898 <HAL_GPIO_Init+0x240>
 800388a:	2303      	movs	r3, #3
 800388c:	e004      	b.n	8003898 <HAL_GPIO_Init+0x240>
 800388e:	2302      	movs	r3, #2
 8003890:	e002      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <HAL_GPIO_Init+0x240>
 8003896:	2300      	movs	r3, #0
 8003898:	69fa      	ldr	r2, [r7, #28]
 800389a:	f002 0203 	and.w	r2, r2, #3
 800389e:	0092      	lsls	r2, r2, #2
 80038a0:	4093      	lsls	r3, r2
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80038a8:	4935      	ldr	r1, [pc, #212]	@ (8003980 <HAL_GPIO_Init+0x328>)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	089b      	lsrs	r3, r3, #2
 80038ae:	3302      	adds	r3, #2
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038b6:	4b3d      	ldr	r3, [pc, #244]	@ (80039ac <HAL_GPIO_Init+0x354>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038da:	4a34      	ldr	r2, [pc, #208]	@ (80039ac <HAL_GPIO_Init+0x354>)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038e0:	4b32      	ldr	r3, [pc, #200]	@ (80039ac <HAL_GPIO_Init+0x354>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003904:	4a29      	ldr	r2, [pc, #164]	@ (80039ac <HAL_GPIO_Init+0x354>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800390a:	4b28      	ldr	r3, [pc, #160]	@ (80039ac <HAL_GPIO_Init+0x354>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800392e:	4a1f      	ldr	r2, [pc, #124]	@ (80039ac <HAL_GPIO_Init+0x354>)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003934:	4b1d      	ldr	r3, [pc, #116]	@ (80039ac <HAL_GPIO_Init+0x354>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	43db      	mvns	r3, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4013      	ands	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003958:	4a14      	ldr	r2, [pc, #80]	@ (80039ac <HAL_GPIO_Init+0x354>)
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	3301      	adds	r3, #1
 8003962:	61fb      	str	r3, [r7, #28]
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	2b0f      	cmp	r3, #15
 8003968:	f67f ae86 	bls.w	8003678 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800396c:	bf00      	nop
 800396e:	bf00      	nop
 8003970:	3724      	adds	r7, #36	@ 0x24
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	40023800 	.word	0x40023800
 8003980:	40013800 	.word	0x40013800
 8003984:	40020000 	.word	0x40020000
 8003988:	40020400 	.word	0x40020400
 800398c:	40020800 	.word	0x40020800
 8003990:	40020c00 	.word	0x40020c00
 8003994:	40021000 	.word	0x40021000
 8003998:	40021400 	.word	0x40021400
 800399c:	40021800 	.word	0x40021800
 80039a0:	40021c00 	.word	0x40021c00
 80039a4:	40022000 	.word	0x40022000
 80039a8:	40022400 	.word	0x40022400
 80039ac:	40013c00 	.word	0x40013c00

080039b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	807b      	strh	r3, [r7, #2]
 80039bc:	4613      	mov	r3, r2
 80039be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039c0:	787b      	ldrb	r3, [r7, #1]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d003      	beq.n	80039ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039c6:	887a      	ldrh	r2, [r7, #2]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80039cc:	e003      	b.n	80039d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80039ce:	887b      	ldrh	r3, [r7, #2]
 80039d0:	041a      	lsls	r2, r3, #16
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	619a      	str	r2, [r3, #24]
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
	...

080039e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80039ea:	2300      	movs	r3, #0
 80039ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80039ee:	4b23      	ldr	r3, [pc, #140]	@ (8003a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	4a22      	ldr	r2, [pc, #136]	@ (8003a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80039f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039fa:	4b20      	ldr	r3, [pc, #128]	@ (8003a7c <HAL_PWREx_EnableOverDrive+0x98>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a02:	603b      	str	r3, [r7, #0]
 8003a04:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003a06:	4b1e      	ldr	r3, [pc, #120]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a10:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a12:	f7fd fd01 	bl	8001418 <HAL_GetTick>
 8003a16:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a18:	e009      	b.n	8003a2e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003a1a:	f7fd fcfd 	bl	8001418 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a28:	d901      	bls.n	8003a2e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e022      	b.n	8003a74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a2e:	4b14      	ldr	r3, [pc, #80]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a3a:	d1ee      	bne.n	8003a1a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003a3c:	4b10      	ldr	r3, [pc, #64]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a0f      	ldr	r2, [pc, #60]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a48:	f7fd fce6 	bl	8001418 <HAL_GetTick>
 8003a4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003a4e:	e009      	b.n	8003a64 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003a50:	f7fd fce2 	bl	8001418 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a5e:	d901      	bls.n	8003a64 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e007      	b.n	8003a74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003a64:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a70:	d1ee      	bne.n	8003a50 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	40007000 	.word	0x40007000

08003a84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d101      	bne.n	8003a9a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e29b      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 8087 	beq.w	8003bb6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003aa8:	4b96      	ldr	r3, [pc, #600]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d00c      	beq.n	8003ace <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ab4:	4b93      	ldr	r3, [pc, #588]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 030c 	and.w	r3, r3, #12
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d112      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x62>
 8003ac0:	4b90      	ldr	r3, [pc, #576]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ac8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003acc:	d10b      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ace:	4b8d      	ldr	r3, [pc, #564]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d06c      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x130>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d168      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e275      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aee:	d106      	bne.n	8003afe <HAL_RCC_OscConfig+0x7a>
 8003af0:	4b84      	ldr	r3, [pc, #528]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a83      	ldr	r2, [pc, #524]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003afa:	6013      	str	r3, [r2, #0]
 8003afc:	e02e      	b.n	8003b5c <HAL_RCC_OscConfig+0xd8>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x9c>
 8003b06:	4b7f      	ldr	r3, [pc, #508]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	4b7c      	ldr	r3, [pc, #496]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a7b      	ldr	r2, [pc, #492]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	e01d      	b.n	8003b5c <HAL_RCC_OscConfig+0xd8>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b28:	d10c      	bne.n	8003b44 <HAL_RCC_OscConfig+0xc0>
 8003b2a:	4b76      	ldr	r3, [pc, #472]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a75      	ldr	r2, [pc, #468]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	4b73      	ldr	r3, [pc, #460]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a72      	ldr	r2, [pc, #456]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	e00b      	b.n	8003b5c <HAL_RCC_OscConfig+0xd8>
 8003b44:	4b6f      	ldr	r3, [pc, #444]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a6e      	ldr	r2, [pc, #440]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b4e:	6013      	str	r3, [r2, #0]
 8003b50:	4b6c      	ldr	r3, [pc, #432]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a6b      	ldr	r2, [pc, #428]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d013      	beq.n	8003b8c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fd fc58 	bl	8001418 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b6c:	f7fd fc54 	bl	8001418 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b64      	cmp	r3, #100	@ 0x64
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e229      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b7e:	4b61      	ldr	r3, [pc, #388]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0f0      	beq.n	8003b6c <HAL_RCC_OscConfig+0xe8>
 8003b8a:	e014      	b.n	8003bb6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8c:	f7fd fc44 	bl	8001418 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b94:	f7fd fc40 	bl	8001418 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b64      	cmp	r3, #100	@ 0x64
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e215      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ba6:	4b57      	ldr	r3, [pc, #348]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1f0      	bne.n	8003b94 <HAL_RCC_OscConfig+0x110>
 8003bb2:	e000      	b.n	8003bb6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d069      	beq.n	8003c96 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bc2:	4b50      	ldr	r3, [pc, #320]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00b      	beq.n	8003be6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bce:	4b4d      	ldr	r3, [pc, #308]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d11c      	bne.n	8003c14 <HAL_RCC_OscConfig+0x190>
 8003bda:	4b4a      	ldr	r3, [pc, #296]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d116      	bne.n	8003c14 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003be6:	4b47      	ldr	r3, [pc, #284]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d005      	beq.n	8003bfe <HAL_RCC_OscConfig+0x17a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d001      	beq.n	8003bfe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e1e9      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bfe:	4b41      	ldr	r3, [pc, #260]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	493d      	ldr	r1, [pc, #244]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c12:	e040      	b.n	8003c96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d023      	beq.n	8003c64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c1c:	4b39      	ldr	r3, [pc, #228]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a38      	ldr	r2, [pc, #224]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c28:	f7fd fbf6 	bl	8001418 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c30:	f7fd fbf2 	bl	8001418 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e1c7      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c42:	4b30      	ldr	r3, [pc, #192]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f0      	beq.n	8003c30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4929      	ldr	r1, [pc, #164]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	600b      	str	r3, [r1, #0]
 8003c62:	e018      	b.n	8003c96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c64:	4b27      	ldr	r3, [pc, #156]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a26      	ldr	r2, [pc, #152]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c6a:	f023 0301 	bic.w	r3, r3, #1
 8003c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fd fbd2 	bl	8001418 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c78:	f7fd fbce 	bl	8001418 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e1a3      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d038      	beq.n	8003d14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d019      	beq.n	8003cde <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003caa:	4b16      	ldr	r3, [pc, #88]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cae:	4a15      	ldr	r2, [pc, #84]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003cb0:	f043 0301 	orr.w	r3, r3, #1
 8003cb4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb6:	f7fd fbaf 	bl	8001418 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cbe:	f7fd fbab 	bl	8001418 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e180      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x23a>
 8003cdc:	e01a      	b.n	8003d14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ce0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ce2:	4a08      	ldr	r2, [pc, #32]	@ (8003d04 <HAL_RCC_OscConfig+0x280>)
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cea:	f7fd fb95 	bl	8001418 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cf2:	f7fd fb91 	bl	8001418 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d903      	bls.n	8003d08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e166      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
 8003d04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d08:	4b92      	ldr	r3, [pc, #584]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1ee      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 80a4 	beq.w	8003e6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d22:	4b8c      	ldr	r3, [pc, #560]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10d      	bne.n	8003d4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d2e:	4b89      	ldr	r3, [pc, #548]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d32:	4a88      	ldr	r2, [pc, #544]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d3a:	4b86      	ldr	r3, [pc, #536]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d46:	2301      	movs	r3, #1
 8003d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d4a:	4b83      	ldr	r3, [pc, #524]	@ (8003f58 <HAL_RCC_OscConfig+0x4d4>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d118      	bne.n	8003d88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003d56:	4b80      	ldr	r3, [pc, #512]	@ (8003f58 <HAL_RCC_OscConfig+0x4d4>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a7f      	ldr	r2, [pc, #508]	@ (8003f58 <HAL_RCC_OscConfig+0x4d4>)
 8003d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d62:	f7fd fb59 	bl	8001418 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6a:	f7fd fb55 	bl	8001418 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b64      	cmp	r3, #100	@ 0x64
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e12a      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7c:	4b76      	ldr	r3, [pc, #472]	@ (8003f58 <HAL_RCC_OscConfig+0x4d4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d106      	bne.n	8003d9e <HAL_RCC_OscConfig+0x31a>
 8003d90:	4b70      	ldr	r3, [pc, #448]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d94:	4a6f      	ldr	r2, [pc, #444]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003d96:	f043 0301 	orr.w	r3, r3, #1
 8003d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d9c:	e02d      	b.n	8003dfa <HAL_RCC_OscConfig+0x376>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x33c>
 8003da6:	4b6b      	ldr	r3, [pc, #428]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003daa:	4a6a      	ldr	r2, [pc, #424]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003dac:	f023 0301 	bic.w	r3, r3, #1
 8003db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003db2:	4b68      	ldr	r3, [pc, #416]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db6:	4a67      	ldr	r2, [pc, #412]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003db8:	f023 0304 	bic.w	r3, r3, #4
 8003dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dbe:	e01c      	b.n	8003dfa <HAL_RCC_OscConfig+0x376>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2b05      	cmp	r3, #5
 8003dc6:	d10c      	bne.n	8003de2 <HAL_RCC_OscConfig+0x35e>
 8003dc8:	4b62      	ldr	r3, [pc, #392]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dcc:	4a61      	ldr	r2, [pc, #388]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003dce:	f043 0304 	orr.w	r3, r3, #4
 8003dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dd4:	4b5f      	ldr	r3, [pc, #380]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd8:	4a5e      	ldr	r2, [pc, #376]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003dda:	f043 0301 	orr.w	r3, r3, #1
 8003dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003de0:	e00b      	b.n	8003dfa <HAL_RCC_OscConfig+0x376>
 8003de2:	4b5c      	ldr	r3, [pc, #368]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003de8:	f023 0301 	bic.w	r3, r3, #1
 8003dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dee:	4b59      	ldr	r3, [pc, #356]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df2:	4a58      	ldr	r2, [pc, #352]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003df4:	f023 0304 	bic.w	r3, r3, #4
 8003df8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d015      	beq.n	8003e2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e02:	f7fd fb09 	bl	8001418 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e08:	e00a      	b.n	8003e20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0a:	f7fd fb05 	bl	8001418 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e0d8      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e20:	4b4c      	ldr	r3, [pc, #304]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0ee      	beq.n	8003e0a <HAL_RCC_OscConfig+0x386>
 8003e2c:	e014      	b.n	8003e58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2e:	f7fd faf3 	bl	8001418 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e34:	e00a      	b.n	8003e4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e36:	f7fd faef 	bl	8001418 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e0c2      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e4c:	4b41      	ldr	r3, [pc, #260]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1ee      	bne.n	8003e36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e58:	7dfb      	ldrb	r3, [r7, #23]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d105      	bne.n	8003e6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e62:	4a3c      	ldr	r2, [pc, #240]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e68:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80ae 	beq.w	8003fd0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e74:	4b37      	ldr	r3, [pc, #220]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 030c 	and.w	r3, r3, #12
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d06d      	beq.n	8003f5c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d14b      	bne.n	8003f20 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e88:	4b32      	ldr	r3, [pc, #200]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a31      	ldr	r2, [pc, #196]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e94:	f7fd fac0 	bl	8001418 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9c:	f7fd fabc 	bl	8001418 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e091      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eae:	4b29      	ldr	r3, [pc, #164]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	69da      	ldr	r2, [r3, #28]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec8:	019b      	lsls	r3, r3, #6
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	085b      	lsrs	r3, r3, #1
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	041b      	lsls	r3, r3, #16
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee4:	071b      	lsls	r3, r3, #28
 8003ee6:	491b      	ldr	r1, [pc, #108]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eec:	4b19      	ldr	r3, [pc, #100]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a18      	ldr	r2, [pc, #96]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7fd fa8e 	bl	8001418 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f00:	f7fd fa8a 	bl	8001418 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e05f      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f12:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d0f0      	beq.n	8003f00 <HAL_RCC_OscConfig+0x47c>
 8003f1e:	e057      	b.n	8003fd0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f20:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a0b      	ldr	r2, [pc, #44]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2c:	f7fd fa74 	bl	8001418 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f34:	f7fd fa70 	bl	8001418 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e045      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f46:	4b03      	ldr	r3, [pc, #12]	@ (8003f54 <HAL_RCC_OscConfig+0x4d0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1f0      	bne.n	8003f34 <HAL_RCC_OscConfig+0x4b0>
 8003f52:	e03d      	b.n	8003fd0 <HAL_RCC_OscConfig+0x54c>
 8003f54:	40023800 	.word	0x40023800
 8003f58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8003fdc <HAL_RCC_OscConfig+0x558>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d030      	beq.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d129      	bne.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d122      	bne.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d119      	bne.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa2:	085b      	lsrs	r3, r3, #1
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d10f      	bne.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d107      	bne.n	8003fcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d001      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e000      	b.n	8003fd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3718      	adds	r7, #24
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40023800 	.word	0x40023800

08003fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e0d0      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b6a      	ldr	r3, [pc, #424]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 030f 	and.w	r3, r3, #15
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d910      	bls.n	8004028 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b67      	ldr	r3, [pc, #412]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 020f 	bic.w	r2, r3, #15
 800400e:	4965      	ldr	r1, [pc, #404]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004016:	4b63      	ldr	r3, [pc, #396]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e0b8      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d020      	beq.n	8004076 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004040:	4b59      	ldr	r3, [pc, #356]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	4a58      	ldr	r2, [pc, #352]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004046:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800404a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0308 	and.w	r3, r3, #8
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004058:	4b53      	ldr	r3, [pc, #332]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	4a52      	ldr	r2, [pc, #328]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800405e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004062:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004064:	4b50      	ldr	r3, [pc, #320]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	494d      	ldr	r1, [pc, #308]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d040      	beq.n	8004104 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d107      	bne.n	800409a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800408a:	4b47      	ldr	r3, [pc, #284]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d115      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e07f      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d107      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040a2:	4b41      	ldr	r3, [pc, #260]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e073      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b2:	4b3d      	ldr	r3, [pc, #244]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e06b      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040c2:	4b39      	ldr	r3, [pc, #228]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f023 0203 	bic.w	r2, r3, #3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	4936      	ldr	r1, [pc, #216]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040d4:	f7fd f9a0 	bl	8001418 <HAL_GetTick>
 80040d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040da:	e00a      	b.n	80040f2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040dc:	f7fd f99c 	bl	8001418 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e053      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040f2:	4b2d      	ldr	r3, [pc, #180]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f003 020c 	and.w	r2, r3, #12
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	429a      	cmp	r2, r3
 8004102:	d1eb      	bne.n	80040dc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004104:	4b27      	ldr	r3, [pc, #156]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 030f 	and.w	r3, r3, #15
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	429a      	cmp	r2, r3
 8004110:	d210      	bcs.n	8004134 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004112:	4b24      	ldr	r3, [pc, #144]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f023 020f 	bic.w	r2, r3, #15
 800411a:	4922      	ldr	r1, [pc, #136]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	4313      	orrs	r3, r2
 8004120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004122:	4b20      	ldr	r3, [pc, #128]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	429a      	cmp	r2, r3
 800412e:	d001      	beq.n	8004134 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e032      	b.n	800419a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004140:	4b19      	ldr	r3, [pc, #100]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4916      	ldr	r1, [pc, #88]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800414e:	4313      	orrs	r3, r2
 8004150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d009      	beq.n	8004172 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800415e:	4b12      	ldr	r3, [pc, #72]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	490e      	ldr	r1, [pc, #56]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800416e:	4313      	orrs	r3, r2
 8004170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004172:	f000 f821 	bl	80041b8 <HAL_RCC_GetSysClockFreq>
 8004176:	4602      	mov	r2, r0
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <HAL_RCC_ClockConfig+0x1c8>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	091b      	lsrs	r3, r3, #4
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	490a      	ldr	r1, [pc, #40]	@ (80041ac <HAL_RCC_ClockConfig+0x1cc>)
 8004184:	5ccb      	ldrb	r3, [r1, r3]
 8004186:	fa22 f303 	lsr.w	r3, r2, r3
 800418a:	4a09      	ldr	r2, [pc, #36]	@ (80041b0 <HAL_RCC_ClockConfig+0x1d0>)
 800418c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800418e:	4b09      	ldr	r3, [pc, #36]	@ (80041b4 <HAL_RCC_ClockConfig+0x1d4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7fc fe4c 	bl	8000e30 <HAL_InitTick>

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023c00 	.word	0x40023c00
 80041a8:	40023800 	.word	0x40023800
 80041ac:	08012820 	.word	0x08012820
 80041b0:	20000000 	.word	0x20000000
 80041b4:	20000004 	.word	0x20000004

080041b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041bc:	b094      	sub	sp, #80	@ 0x50
 80041be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80041c4:	2300      	movs	r3, #0
 80041c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041c8:	2300      	movs	r3, #0
 80041ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041d0:	4b79      	ldr	r3, [pc, #484]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 030c 	and.w	r3, r3, #12
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d00d      	beq.n	80041f8 <HAL_RCC_GetSysClockFreq+0x40>
 80041dc:	2b08      	cmp	r3, #8
 80041de:	f200 80e1 	bhi.w	80043a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d002      	beq.n	80041ec <HAL_RCC_GetSysClockFreq+0x34>
 80041e6:	2b04      	cmp	r3, #4
 80041e8:	d003      	beq.n	80041f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80041ea:	e0db      	b.n	80043a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041ec:	4b73      	ldr	r3, [pc, #460]	@ (80043bc <HAL_RCC_GetSysClockFreq+0x204>)
 80041ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041f0:	e0db      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041f2:	4b73      	ldr	r3, [pc, #460]	@ (80043c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80041f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041f6:	e0d8      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041f8:	4b6f      	ldr	r3, [pc, #444]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004200:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004202:	4b6d      	ldr	r3, [pc, #436]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d063      	beq.n	80042d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800420e:	4b6a      	ldr	r3, [pc, #424]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	099b      	lsrs	r3, r3, #6
 8004214:	2200      	movs	r2, #0
 8004216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004218:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800421a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004220:	633b      	str	r3, [r7, #48]	@ 0x30
 8004222:	2300      	movs	r3, #0
 8004224:	637b      	str	r3, [r7, #52]	@ 0x34
 8004226:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800422a:	4622      	mov	r2, r4
 800422c:	462b      	mov	r3, r5
 800422e:	f04f 0000 	mov.w	r0, #0
 8004232:	f04f 0100 	mov.w	r1, #0
 8004236:	0159      	lsls	r1, r3, #5
 8004238:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800423c:	0150      	lsls	r0, r2, #5
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	4621      	mov	r1, r4
 8004244:	1a51      	subs	r1, r2, r1
 8004246:	6139      	str	r1, [r7, #16]
 8004248:	4629      	mov	r1, r5
 800424a:	eb63 0301 	sbc.w	r3, r3, r1
 800424e:	617b      	str	r3, [r7, #20]
 8004250:	f04f 0200 	mov.w	r2, #0
 8004254:	f04f 0300 	mov.w	r3, #0
 8004258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800425c:	4659      	mov	r1, fp
 800425e:	018b      	lsls	r3, r1, #6
 8004260:	4651      	mov	r1, sl
 8004262:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004266:	4651      	mov	r1, sl
 8004268:	018a      	lsls	r2, r1, #6
 800426a:	4651      	mov	r1, sl
 800426c:	ebb2 0801 	subs.w	r8, r2, r1
 8004270:	4659      	mov	r1, fp
 8004272:	eb63 0901 	sbc.w	r9, r3, r1
 8004276:	f04f 0200 	mov.w	r2, #0
 800427a:	f04f 0300 	mov.w	r3, #0
 800427e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004282:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004286:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800428a:	4690      	mov	r8, r2
 800428c:	4699      	mov	r9, r3
 800428e:	4623      	mov	r3, r4
 8004290:	eb18 0303 	adds.w	r3, r8, r3
 8004294:	60bb      	str	r3, [r7, #8]
 8004296:	462b      	mov	r3, r5
 8004298:	eb49 0303 	adc.w	r3, r9, r3
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	f04f 0200 	mov.w	r2, #0
 80042a2:	f04f 0300 	mov.w	r3, #0
 80042a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042aa:	4629      	mov	r1, r5
 80042ac:	024b      	lsls	r3, r1, #9
 80042ae:	4621      	mov	r1, r4
 80042b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042b4:	4621      	mov	r1, r4
 80042b6:	024a      	lsls	r2, r1, #9
 80042b8:	4610      	mov	r0, r2
 80042ba:	4619      	mov	r1, r3
 80042bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042be:	2200      	movs	r2, #0
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042c8:	f7fc f80a 	bl	80002e0 <__aeabi_uldivmod>
 80042cc:	4602      	mov	r2, r0
 80042ce:	460b      	mov	r3, r1
 80042d0:	4613      	mov	r3, r2
 80042d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042d4:	e058      	b.n	8004388 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042d6:	4b38      	ldr	r3, [pc, #224]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	099b      	lsrs	r3, r3, #6
 80042dc:	2200      	movs	r2, #0
 80042de:	4618      	mov	r0, r3
 80042e0:	4611      	mov	r1, r2
 80042e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042e6:	623b      	str	r3, [r7, #32]
 80042e8:	2300      	movs	r3, #0
 80042ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80042ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042f0:	4642      	mov	r2, r8
 80042f2:	464b      	mov	r3, r9
 80042f4:	f04f 0000 	mov.w	r0, #0
 80042f8:	f04f 0100 	mov.w	r1, #0
 80042fc:	0159      	lsls	r1, r3, #5
 80042fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004302:	0150      	lsls	r0, r2, #5
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	4641      	mov	r1, r8
 800430a:	ebb2 0a01 	subs.w	sl, r2, r1
 800430e:	4649      	mov	r1, r9
 8004310:	eb63 0b01 	sbc.w	fp, r3, r1
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	f04f 0300 	mov.w	r3, #0
 800431c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004328:	ebb2 040a 	subs.w	r4, r2, sl
 800432c:	eb63 050b 	sbc.w	r5, r3, fp
 8004330:	f04f 0200 	mov.w	r2, #0
 8004334:	f04f 0300 	mov.w	r3, #0
 8004338:	00eb      	lsls	r3, r5, #3
 800433a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800433e:	00e2      	lsls	r2, r4, #3
 8004340:	4614      	mov	r4, r2
 8004342:	461d      	mov	r5, r3
 8004344:	4643      	mov	r3, r8
 8004346:	18e3      	adds	r3, r4, r3
 8004348:	603b      	str	r3, [r7, #0]
 800434a:	464b      	mov	r3, r9
 800434c:	eb45 0303 	adc.w	r3, r5, r3
 8004350:	607b      	str	r3, [r7, #4]
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	f04f 0300 	mov.w	r3, #0
 800435a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800435e:	4629      	mov	r1, r5
 8004360:	028b      	lsls	r3, r1, #10
 8004362:	4621      	mov	r1, r4
 8004364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004368:	4621      	mov	r1, r4
 800436a:	028a      	lsls	r2, r1, #10
 800436c:	4610      	mov	r0, r2
 800436e:	4619      	mov	r1, r3
 8004370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004372:	2200      	movs	r2, #0
 8004374:	61bb      	str	r3, [r7, #24]
 8004376:	61fa      	str	r2, [r7, #28]
 8004378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800437c:	f7fb ffb0 	bl	80002e0 <__aeabi_uldivmod>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4613      	mov	r3, r2
 8004386:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004388:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	0c1b      	lsrs	r3, r3, #16
 800438e:	f003 0303 	and.w	r3, r3, #3
 8004392:	3301      	adds	r3, #1
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004398:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800439a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800439c:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043a2:	e002      	b.n	80043aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043a4:	4b05      	ldr	r3, [pc, #20]	@ (80043bc <HAL_RCC_GetSysClockFreq+0x204>)
 80043a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3750      	adds	r7, #80	@ 0x50
 80043b0:	46bd      	mov	sp, r7
 80043b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800
 80043bc:	00f42400 	.word	0x00f42400
 80043c0:	007a1200 	.word	0x007a1200

080043c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043c8:	4b03      	ldr	r3, [pc, #12]	@ (80043d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80043ca:	681b      	ldr	r3, [r3, #0]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	20000000 	.word	0x20000000

080043dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043e0:	f7ff fff0 	bl	80043c4 <HAL_RCC_GetHCLKFreq>
 80043e4:	4602      	mov	r2, r0
 80043e6:	4b05      	ldr	r3, [pc, #20]	@ (80043fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	0a9b      	lsrs	r3, r3, #10
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	4903      	ldr	r1, [pc, #12]	@ (8004400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043f2:	5ccb      	ldrb	r3, [r1, r3]
 80043f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40023800 	.word	0x40023800
 8004400:	08012830 	.word	0x08012830

08004404 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	220f      	movs	r2, #15
 8004412:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004414:	4b12      	ldr	r3, [pc, #72]	@ (8004460 <HAL_RCC_GetClockConfig+0x5c>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 0203 	and.w	r2, r3, #3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004420:	4b0f      	ldr	r3, [pc, #60]	@ (8004460 <HAL_RCC_GetClockConfig+0x5c>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800442c:	4b0c      	ldr	r3, [pc, #48]	@ (8004460 <HAL_RCC_GetClockConfig+0x5c>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004438:	4b09      	ldr	r3, [pc, #36]	@ (8004460 <HAL_RCC_GetClockConfig+0x5c>)
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	08db      	lsrs	r3, r3, #3
 800443e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004446:	4b07      	ldr	r3, [pc, #28]	@ (8004464 <HAL_RCC_GetClockConfig+0x60>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 020f 	and.w	r2, r3, #15
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	601a      	str	r2, [r3, #0]
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	40023800 	.word	0x40023800
 8004464:	40023c00 	.word	0x40023c00

08004468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e049      	b.n	800450e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d106      	bne.n	8004494 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f841 	bl	8004516 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	4619      	mov	r1, r3
 80044a6:	4610      	mov	r0, r2
 80044a8:	f000 f9e8 	bl	800487c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
	...

0800452c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b01      	cmp	r3, #1
 800453e:	d001      	beq.n	8004544 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e054      	b.n	80045ee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2202      	movs	r2, #2
 8004548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a26      	ldr	r2, [pc, #152]	@ (80045fc <HAL_TIM_Base_Start_IT+0xd0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d022      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800456e:	d01d      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a22      	ldr	r2, [pc, #136]	@ (8004600 <HAL_TIM_Base_Start_IT+0xd4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d018      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a21      	ldr	r2, [pc, #132]	@ (8004604 <HAL_TIM_Base_Start_IT+0xd8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d013      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a1f      	ldr	r2, [pc, #124]	@ (8004608 <HAL_TIM_Base_Start_IT+0xdc>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00e      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a1e      	ldr	r2, [pc, #120]	@ (800460c <HAL_TIM_Base_Start_IT+0xe0>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d009      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a1c      	ldr	r2, [pc, #112]	@ (8004610 <HAL_TIM_Base_Start_IT+0xe4>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <HAL_TIM_Base_Start_IT+0x80>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004614 <HAL_TIM_Base_Start_IT+0xe8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d115      	bne.n	80045d8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	4b19      	ldr	r3, [pc, #100]	@ (8004618 <HAL_TIM_Base_Start_IT+0xec>)
 80045b4:	4013      	ands	r3, r2
 80045b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2b06      	cmp	r3, #6
 80045bc:	d015      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0xbe>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c4:	d011      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d6:	e008      	b.n	80045ea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f042 0201 	orr.w	r2, r2, #1
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	e000      	b.n	80045ec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40010000 	.word	0x40010000
 8004600:	40000400 	.word	0x40000400
 8004604:	40000800 	.word	0x40000800
 8004608:	40000c00 	.word	0x40000c00
 800460c:	40010400 	.word	0x40010400
 8004610:	40014000 	.word	0x40014000
 8004614:	40001800 	.word	0x40001800
 8004618:	00010007 	.word	0x00010007

0800461c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d020      	beq.n	8004680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f003 0302 	and.w	r3, r3, #2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d01b      	beq.n	8004680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0202 	mvn.w	r2, #2
 8004650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f003 0303 	and.w	r3, r3, #3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f8e9 	bl	800483e <HAL_TIM_IC_CaptureCallback>
 800466c:	e005      	b.n	800467a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 f8db 	bl	800482a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f000 f8ec 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d020      	beq.n	80046cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	d01b      	beq.n	80046cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0204 	mvn.w	r2, #4
 800469c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2202      	movs	r2, #2
 80046a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f8c3 	bl	800483e <HAL_TIM_IC_CaptureCallback>
 80046b8:	e005      	b.n	80046c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f8b5 	bl	800482a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f8c6 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f003 0308 	and.w	r3, r3, #8
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d020      	beq.n	8004718 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01b      	beq.n	8004718 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0208 	mvn.w	r2, #8
 80046e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2204      	movs	r2, #4
 80046ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f89d 	bl	800483e <HAL_TIM_IC_CaptureCallback>
 8004704:	e005      	b.n	8004712 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f88f 	bl	800482a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f8a0 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f003 0310 	and.w	r3, r3, #16
 800471e:	2b00      	cmp	r3, #0
 8004720:	d020      	beq.n	8004764 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f003 0310 	and.w	r3, r3, #16
 8004728:	2b00      	cmp	r3, #0
 800472a:	d01b      	beq.n	8004764 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f06f 0210 	mvn.w	r2, #16
 8004734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2208      	movs	r2, #8
 800473a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	69db      	ldr	r3, [r3, #28]
 8004742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f877 	bl	800483e <HAL_TIM_IC_CaptureCallback>
 8004750:	e005      	b.n	800475e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f869 	bl	800482a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f87a 	bl	8004852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00c      	beq.n	8004788 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f003 0301 	and.w	r3, r3, #1
 8004774:	2b00      	cmp	r3, #0
 8004776:	d007      	beq.n	8004788 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f06f 0201 	mvn.w	r2, #1
 8004780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7fc fa7a 	bl	8000c7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800478e:	2b00      	cmp	r3, #0
 8004790:	d104      	bne.n	800479c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00c      	beq.n	80047b6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d007      	beq.n	80047b6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80047ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f919 	bl	80049e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00c      	beq.n	80047da <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d007      	beq.n	80047da <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80047d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f911 	bl	80049fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d007      	beq.n	80047fe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f834 	bl	8004866 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f003 0320 	and.w	r3, r3, #32
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00c      	beq.n	8004822 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d007      	beq.n	8004822 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f06f 0220 	mvn.w	r2, #32
 800481a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f8d9 	bl	80049d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004822:	bf00      	nop
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr

08004866 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004866:	b480      	push	{r7}
 8004868:	b083      	sub	sp, #12
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800486e:	bf00      	nop
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
	...

0800487c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a46      	ldr	r2, [pc, #280]	@ (80049a8 <TIM_Base_SetConfig+0x12c>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d013      	beq.n	80048bc <TIM_Base_SetConfig+0x40>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800489a:	d00f      	beq.n	80048bc <TIM_Base_SetConfig+0x40>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a43      	ldr	r2, [pc, #268]	@ (80049ac <TIM_Base_SetConfig+0x130>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00b      	beq.n	80048bc <TIM_Base_SetConfig+0x40>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a42      	ldr	r2, [pc, #264]	@ (80049b0 <TIM_Base_SetConfig+0x134>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d007      	beq.n	80048bc <TIM_Base_SetConfig+0x40>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a41      	ldr	r2, [pc, #260]	@ (80049b4 <TIM_Base_SetConfig+0x138>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d003      	beq.n	80048bc <TIM_Base_SetConfig+0x40>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a40      	ldr	r2, [pc, #256]	@ (80049b8 <TIM_Base_SetConfig+0x13c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d108      	bne.n	80048ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a35      	ldr	r2, [pc, #212]	@ (80049a8 <TIM_Base_SetConfig+0x12c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d02b      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048dc:	d027      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a32      	ldr	r2, [pc, #200]	@ (80049ac <TIM_Base_SetConfig+0x130>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d023      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a31      	ldr	r2, [pc, #196]	@ (80049b0 <TIM_Base_SetConfig+0x134>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d01f      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a30      	ldr	r2, [pc, #192]	@ (80049b4 <TIM_Base_SetConfig+0x138>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d01b      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a2f      	ldr	r2, [pc, #188]	@ (80049b8 <TIM_Base_SetConfig+0x13c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d017      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a2e      	ldr	r2, [pc, #184]	@ (80049bc <TIM_Base_SetConfig+0x140>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d013      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a2d      	ldr	r2, [pc, #180]	@ (80049c0 <TIM_Base_SetConfig+0x144>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00f      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a2c      	ldr	r2, [pc, #176]	@ (80049c4 <TIM_Base_SetConfig+0x148>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00b      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2b      	ldr	r2, [pc, #172]	@ (80049c8 <TIM_Base_SetConfig+0x14c>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d007      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a2a      	ldr	r2, [pc, #168]	@ (80049cc <TIM_Base_SetConfig+0x150>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d003      	beq.n	800492e <TIM_Base_SetConfig+0xb2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a29      	ldr	r2, [pc, #164]	@ (80049d0 <TIM_Base_SetConfig+0x154>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d108      	bne.n	8004940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	4313      	orrs	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	4313      	orrs	r3, r2
 800494c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a10      	ldr	r2, [pc, #64]	@ (80049a8 <TIM_Base_SetConfig+0x12c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d003      	beq.n	8004974 <TIM_Base_SetConfig+0xf8>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a12      	ldr	r2, [pc, #72]	@ (80049b8 <TIM_Base_SetConfig+0x13c>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d103      	bne.n	800497c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b01      	cmp	r3, #1
 800498c:	d105      	bne.n	800499a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	f023 0201 	bic.w	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	611a      	str	r2, [r3, #16]
  }
}
 800499a:	bf00      	nop
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40010000 	.word	0x40010000
 80049ac:	40000400 	.word	0x40000400
 80049b0:	40000800 	.word	0x40000800
 80049b4:	40000c00 	.word	0x40000c00
 80049b8:	40010400 	.word	0x40010400
 80049bc:	40014000 	.word	0x40014000
 80049c0:	40014400 	.word	0x40014400
 80049c4:	40014800 	.word	0x40014800
 80049c8:	40001800 	.word	0x40001800
 80049cc:	40001c00 	.word	0x40001c00
 80049d0:	40002000 	.word	0x40002000

080049d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8004a10:	b5b0      	push	{r4, r5, r7, lr}
 8004a12:	b08c      	sub	sp, #48	@ 0x30
 8004a14:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8004a16:	4b8f      	ldr	r3, [pc, #572]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a18:	22c0      	movs	r2, #192	@ 0xc0
 8004a1a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8004a1c:	4b8d      	ldr	r3, [pc, #564]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a1e:	22a8      	movs	r2, #168	@ 0xa8
 8004a20:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 21;
 8004a22:	4b8c      	ldr	r3, [pc, #560]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a24:	2215      	movs	r2, #21
 8004a26:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 111;
 8004a28:	4b8a      	ldr	r3, [pc, #552]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a2a:	226f      	movs	r2, #111	@ 0x6f
 8004a2c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8004a2e:	4b8a      	ldr	r3, [pc, #552]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004a30:	22ff      	movs	r2, #255	@ 0xff
 8004a32:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8004a34:	4b88      	ldr	r3, [pc, #544]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004a36:	22ff      	movs	r2, #255	@ 0xff
 8004a38:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8004a3a:	4b87      	ldr	r3, [pc, #540]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004a3c:	22ff      	movs	r2, #255	@ 0xff
 8004a3e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8004a40:	4b85      	ldr	r3, [pc, #532]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8004a46:	4b85      	ldr	r3, [pc, #532]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004a48:	22c0      	movs	r2, #192	@ 0xc0
 8004a4a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8004a4c:	4b83      	ldr	r3, [pc, #524]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004a4e:	22a8      	movs	r2, #168	@ 0xa8
 8004a50:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 21;
 8004a52:	4b82      	ldr	r3, [pc, #520]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004a54:	2215      	movs	r2, #21
 8004a56:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8004a58:	4b80      	ldr	r3, [pc, #512]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8004a5e:	2100      	movs	r1, #0
 8004a60:	2000      	movs	r0, #0
 8004a62:	f005 fbb3 	bl	800a1cc <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8004a66:	4b7b      	ldr	r3, [pc, #492]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	061a      	lsls	r2, r3, #24
 8004a6c:	4b79      	ldr	r3, [pc, #484]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a6e:	785b      	ldrb	r3, [r3, #1]
 8004a70:	041b      	lsls	r3, r3, #16
 8004a72:	431a      	orrs	r2, r3
 8004a74:	4b77      	ldr	r3, [pc, #476]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a76:	789b      	ldrb	r3, [r3, #2]
 8004a78:	021b      	lsls	r3, r3, #8
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	4a75      	ldr	r2, [pc, #468]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a7e:	78d2      	ldrb	r2, [r2, #3]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	061a      	lsls	r2, r3, #24
 8004a84:	4b73      	ldr	r3, [pc, #460]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	0619      	lsls	r1, r3, #24
 8004a8a:	4b72      	ldr	r3, [pc, #456]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a8c:	785b      	ldrb	r3, [r3, #1]
 8004a8e:	041b      	lsls	r3, r3, #16
 8004a90:	4319      	orrs	r1, r3
 8004a92:	4b70      	ldr	r3, [pc, #448]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a94:	789b      	ldrb	r3, [r3, #2]
 8004a96:	021b      	lsls	r3, r3, #8
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	496e      	ldr	r1, [pc, #440]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004a9c:	78c9      	ldrb	r1, [r1, #3]
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	021b      	lsls	r3, r3, #8
 8004aa2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	4b6a      	ldr	r3, [pc, #424]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	0619      	lsls	r1, r3, #24
 8004aae:	4b69      	ldr	r3, [pc, #420]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ab0:	785b      	ldrb	r3, [r3, #1]
 8004ab2:	041b      	lsls	r3, r3, #16
 8004ab4:	4319      	orrs	r1, r3
 8004ab6:	4b67      	ldr	r3, [pc, #412]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ab8:	789b      	ldrb	r3, [r3, #2]
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	430b      	orrs	r3, r1
 8004abe:	4965      	ldr	r1, [pc, #404]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ac0:	78c9      	ldrb	r1, [r1, #3]
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	0a1b      	lsrs	r3, r3, #8
 8004ac6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004aca:	431a      	orrs	r2, r3
 8004acc:	4b61      	ldr	r3, [pc, #388]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	0619      	lsls	r1, r3, #24
 8004ad2:	4b60      	ldr	r3, [pc, #384]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ad4:	785b      	ldrb	r3, [r3, #1]
 8004ad6:	041b      	lsls	r3, r3, #16
 8004ad8:	4319      	orrs	r1, r3
 8004ada:	4b5e      	ldr	r3, [pc, #376]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004adc:	789b      	ldrb	r3, [r3, #2]
 8004ade:	021b      	lsls	r3, r3, #8
 8004ae0:	430b      	orrs	r3, r1
 8004ae2:	495c      	ldr	r1, [pc, #368]	@ (8004c54 <MX_LWIP_Init+0x244>)
 8004ae4:	78c9      	ldrb	r1, [r1, #3]
 8004ae6:	430b      	orrs	r3, r1
 8004ae8:	0e1b      	lsrs	r3, r3, #24
 8004aea:	4313      	orrs	r3, r2
 8004aec:	4a5c      	ldr	r2, [pc, #368]	@ (8004c60 <MX_LWIP_Init+0x250>)
 8004aee:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8004af0:	4b59      	ldr	r3, [pc, #356]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	061a      	lsls	r2, r3, #24
 8004af6:	4b58      	ldr	r3, [pc, #352]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004af8:	785b      	ldrb	r3, [r3, #1]
 8004afa:	041b      	lsls	r3, r3, #16
 8004afc:	431a      	orrs	r2, r3
 8004afe:	4b56      	ldr	r3, [pc, #344]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b00:	789b      	ldrb	r3, [r3, #2]
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	4313      	orrs	r3, r2
 8004b06:	4a54      	ldr	r2, [pc, #336]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b08:	78d2      	ldrb	r2, [r2, #3]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	061a      	lsls	r2, r3, #24
 8004b0e:	4b52      	ldr	r3, [pc, #328]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	0619      	lsls	r1, r3, #24
 8004b14:	4b50      	ldr	r3, [pc, #320]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b16:	785b      	ldrb	r3, [r3, #1]
 8004b18:	041b      	lsls	r3, r3, #16
 8004b1a:	4319      	orrs	r1, r3
 8004b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b1e:	789b      	ldrb	r3, [r3, #2]
 8004b20:	021b      	lsls	r3, r3, #8
 8004b22:	430b      	orrs	r3, r1
 8004b24:	494c      	ldr	r1, [pc, #304]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b26:	78c9      	ldrb	r1, [r1, #3]
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	021b      	lsls	r3, r3, #8
 8004b2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004b30:	431a      	orrs	r2, r3
 8004b32:	4b49      	ldr	r3, [pc, #292]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	0619      	lsls	r1, r3, #24
 8004b38:	4b47      	ldr	r3, [pc, #284]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b3a:	785b      	ldrb	r3, [r3, #1]
 8004b3c:	041b      	lsls	r3, r3, #16
 8004b3e:	4319      	orrs	r1, r3
 8004b40:	4b45      	ldr	r3, [pc, #276]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b42:	789b      	ldrb	r3, [r3, #2]
 8004b44:	021b      	lsls	r3, r3, #8
 8004b46:	430b      	orrs	r3, r1
 8004b48:	4943      	ldr	r1, [pc, #268]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b4a:	78c9      	ldrb	r1, [r1, #3]
 8004b4c:	430b      	orrs	r3, r1
 8004b4e:	0a1b      	lsrs	r3, r3, #8
 8004b50:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004b54:	431a      	orrs	r2, r3
 8004b56:	4b40      	ldr	r3, [pc, #256]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	0619      	lsls	r1, r3, #24
 8004b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b5e:	785b      	ldrb	r3, [r3, #1]
 8004b60:	041b      	lsls	r3, r3, #16
 8004b62:	4319      	orrs	r1, r3
 8004b64:	4b3c      	ldr	r3, [pc, #240]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b66:	789b      	ldrb	r3, [r3, #2]
 8004b68:	021b      	lsls	r3, r3, #8
 8004b6a:	430b      	orrs	r3, r1
 8004b6c:	493a      	ldr	r1, [pc, #232]	@ (8004c58 <MX_LWIP_Init+0x248>)
 8004b6e:	78c9      	ldrb	r1, [r1, #3]
 8004b70:	430b      	orrs	r3, r1
 8004b72:	0e1b      	lsrs	r3, r3, #24
 8004b74:	4313      	orrs	r3, r2
 8004b76:	4a3b      	ldr	r2, [pc, #236]	@ (8004c64 <MX_LWIP_Init+0x254>)
 8004b78:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8004b7a:	4b38      	ldr	r3, [pc, #224]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	061a      	lsls	r2, r3, #24
 8004b80:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004b82:	785b      	ldrb	r3, [r3, #1]
 8004b84:	041b      	lsls	r3, r3, #16
 8004b86:	431a      	orrs	r2, r3
 8004b88:	4b34      	ldr	r3, [pc, #208]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004b8a:	789b      	ldrb	r3, [r3, #2]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	4a32      	ldr	r2, [pc, #200]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004b92:	78d2      	ldrb	r2, [r2, #3]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	061a      	lsls	r2, r3, #24
 8004b98:	4b30      	ldr	r3, [pc, #192]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	0619      	lsls	r1, r3, #24
 8004b9e:	4b2f      	ldr	r3, [pc, #188]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004ba0:	785b      	ldrb	r3, [r3, #1]
 8004ba2:	041b      	lsls	r3, r3, #16
 8004ba4:	4319      	orrs	r1, r3
 8004ba6:	4b2d      	ldr	r3, [pc, #180]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004ba8:	789b      	ldrb	r3, [r3, #2]
 8004baa:	021b      	lsls	r3, r3, #8
 8004bac:	430b      	orrs	r3, r1
 8004bae:	492b      	ldr	r1, [pc, #172]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bb0:	78c9      	ldrb	r1, [r1, #3]
 8004bb2:	430b      	orrs	r3, r1
 8004bb4:	021b      	lsls	r3, r3, #8
 8004bb6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	4b27      	ldr	r3, [pc, #156]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	0619      	lsls	r1, r3, #24
 8004bc2:	4b26      	ldr	r3, [pc, #152]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bc4:	785b      	ldrb	r3, [r3, #1]
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	4319      	orrs	r1, r3
 8004bca:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bcc:	789b      	ldrb	r3, [r3, #2]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	4922      	ldr	r1, [pc, #136]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bd4:	78c9      	ldrb	r1, [r1, #3]
 8004bd6:	430b      	orrs	r3, r1
 8004bd8:	0a1b      	lsrs	r3, r3, #8
 8004bda:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004bde:	431a      	orrs	r2, r3
 8004be0:	4b1e      	ldr	r3, [pc, #120]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	0619      	lsls	r1, r3, #24
 8004be6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004be8:	785b      	ldrb	r3, [r3, #1]
 8004bea:	041b      	lsls	r3, r3, #16
 8004bec:	4319      	orrs	r1, r3
 8004bee:	4b1b      	ldr	r3, [pc, #108]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bf0:	789b      	ldrb	r3, [r3, #2]
 8004bf2:	021b      	lsls	r3, r3, #8
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	4919      	ldr	r1, [pc, #100]	@ (8004c5c <MX_LWIP_Init+0x24c>)
 8004bf8:	78c9      	ldrb	r1, [r1, #3]
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	0e1b      	lsrs	r3, r3, #24
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <MX_LWIP_Init+0x258>)
 8004c02:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8004c04:	4b19      	ldr	r3, [pc, #100]	@ (8004c6c <MX_LWIP_Init+0x25c>)
 8004c06:	9302      	str	r3, [sp, #8]
 8004c08:	4b19      	ldr	r3, [pc, #100]	@ (8004c70 <MX_LWIP_Init+0x260>)
 8004c0a:	9301      	str	r3, [sp, #4]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	9300      	str	r3, [sp, #0]
 8004c10:	4b15      	ldr	r3, [pc, #84]	@ (8004c68 <MX_LWIP_Init+0x258>)
 8004c12:	4a14      	ldr	r2, [pc, #80]	@ (8004c64 <MX_LWIP_Init+0x254>)
 8004c14:	4912      	ldr	r1, [pc, #72]	@ (8004c60 <MX_LWIP_Init+0x250>)
 8004c16:	4817      	ldr	r0, [pc, #92]	@ (8004c74 <MX_LWIP_Init+0x264>)
 8004c18:	f006 f8a0 	bl	800ad5c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8004c1c:	4815      	ldr	r0, [pc, #84]	@ (8004c74 <MX_LWIP_Init+0x264>)
 8004c1e:	f006 fa4b 	bl	800b0b8 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8004c22:	4814      	ldr	r0, [pc, #80]	@ (8004c74 <MX_LWIP_Init+0x264>)
 8004c24:	f006 fa58 	bl	800b0d8 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8004c28:	4913      	ldr	r1, [pc, #76]	@ (8004c78 <MX_LWIP_Init+0x268>)
 8004c2a:	4812      	ldr	r0, [pc, #72]	@ (8004c74 <MX_LWIP_Init+0x264>)
 8004c2c:	f006 fb56 	bl	800b2dc <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8004c30:	4b12      	ldr	r3, [pc, #72]	@ (8004c7c <MX_LWIP_Init+0x26c>)
 8004c32:	1d3c      	adds	r4, r7, #4
 8004c34:	461d      	mov	r5, r3
 8004c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004c3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8004c42:	1d3b      	adds	r3, r7, #4
 8004c44:	490b      	ldr	r1, [pc, #44]	@ (8004c74 <MX_LWIP_Init+0x264>)
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 fdb7 	bl	80057ba <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8004c4c:	bf00      	nop
 8004c4e:	3720      	adds	r7, #32
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bdb0      	pop	{r4, r5, r7, pc}
 8004c54:	20001414 	.word	0x20001414
 8004c58:	20001418 	.word	0x20001418
 8004c5c:	2000141c 	.word	0x2000141c
 8004c60:	20001408 	.word	0x20001408
 8004c64:	2000140c 	.word	0x2000140c
 8004c68:	20001410 	.word	0x20001410
 8004c6c:	0800a15d 	.word	0x0800a15d
 8004c70:	080051f1 	.word	0x080051f1
 8004c74:	200013d4 	.word	0x200013d4
 8004c78:	08004c81 	.word	0x08004c81
 8004c7c:	08010780 	.word	0x08010780

08004c80 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8004ca6:	2320      	movs	r3, #32
 8004ca8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004caa:	f3bf 8f4f 	dsb	sy
}
 8004cae:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8004cb0:	e00b      	b.n	8004cca <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8004cb2:	4a0d      	ldr	r2, [pc, #52]	@ (8004ce8 <SCB_InvalidateDCache_by_Addr+0x54>)
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	dcf0      	bgt.n	8004cb2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8004cd0:	f3bf 8f4f 	dsb	sy
}
 8004cd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004cd6:	f3bf 8f6f 	isb	sy
}
 8004cda:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8004cdc:	bf00      	nop
 8004cde:	371c      	adds	r7, #28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	e000ed00 	.word	0xe000ed00

08004cec <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8004cf4:	4b04      	ldr	r3, [pc, #16]	@ (8004d08 <HAL_ETH_RxCpltCallback+0x1c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fee7 	bl	8005acc <osSemaphoreRelease>
}
 8004cfe:	bf00      	nop
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20005dac 	.word	0x20005dac

08004d0c <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8004d14:	4b04      	ldr	r3, [pc, #16]	@ (8004d28 <HAL_ETH_TxCpltCallback+0x1c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 fed7 	bl	8005acc <osSemaphoreRelease>
}
 8004d1e:	bf00      	nop
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20005db0 	.word	0x20005db0

08004d2c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7fe f863 	bl	8002e00 <HAL_ETH_GetDMAError>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d40:	2b80      	cmp	r3, #128	@ 0x80
 8004d42:	d104      	bne.n	8004d4e <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8004d44:	4b04      	ldr	r3, [pc, #16]	@ (8004d58 <HAL_ETH_ErrorCallback+0x2c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 febf 	bl	8005acc <osSemaphoreRelease>
  }
}
 8004d4e:	bf00      	nop
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20005dac 	.word	0x20005dac

08004d5c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8004d5c:	b5b0      	push	{r4, r5, r7, lr}
 8004d5e:	b0b4      	sub	sp, #208	@ 0xd0
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8004d70:	2300      	movs	r3, #0
 8004d72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8004d76:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004d7a:	2264      	movs	r2, #100	@ 0x64
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f00a fe19 	bl	800f9b6 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8004d84:	4b9f      	ldr	r3, [pc, #636]	@ (8005004 <low_level_init+0x2a8>)
 8004d86:	4aa0      	ldr	r2, [pc, #640]	@ (8005008 <low_level_init+0x2ac>)
 8004d88:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8004d90:	2380      	movs	r3, #128	@ 0x80
 8004d92:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8004d96:	23e1      	movs	r3, #225	@ 0xe1
 8004d98:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8004da2:	2300      	movs	r3, #0
 8004da4:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8004da8:	2300      	movs	r3, #0
 8004daa:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8004dae:	4a95      	ldr	r2, [pc, #596]	@ (8005004 <low_level_init+0x2a8>)
 8004db0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004db4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8004db6:	4b93      	ldr	r3, [pc, #588]	@ (8005004 <low_level_init+0x2a8>)
 8004db8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004dbc:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8004dbe:	4b91      	ldr	r3, [pc, #580]	@ (8005004 <low_level_init+0x2a8>)
 8004dc0:	4a92      	ldr	r2, [pc, #584]	@ (800500c <low_level_init+0x2b0>)
 8004dc2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8004dc4:	4b8f      	ldr	r3, [pc, #572]	@ (8005004 <low_level_init+0x2a8>)
 8004dc6:	4a92      	ldr	r2, [pc, #584]	@ (8005010 <low_level_init+0x2b4>)
 8004dc8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8004dca:	4b8e      	ldr	r3, [pc, #568]	@ (8005004 <low_level_init+0x2a8>)
 8004dcc:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8004dd0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8004dd2:	488c      	ldr	r0, [pc, #560]	@ (8005004 <low_level_init+0x2a8>)
 8004dd4:	f7fd f9d8 	bl	8002188 <HAL_ETH_Init>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8004dde:	2238      	movs	r2, #56	@ 0x38
 8004de0:	2100      	movs	r1, #0
 8004de2:	488c      	ldr	r0, [pc, #560]	@ (8005014 <low_level_init+0x2b8>)
 8004de4:	f00a fde7 	bl	800f9b6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8004de8:	4b8a      	ldr	r3, [pc, #552]	@ (8005014 <low_level_init+0x2b8>)
 8004dea:	2221      	movs	r2, #33	@ 0x21
 8004dec:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8004dee:	4b89      	ldr	r3, [pc, #548]	@ (8005014 <low_level_init+0x2b8>)
 8004df0:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8004df4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8004df6:	4b87      	ldr	r3, [pc, #540]	@ (8005014 <low_level_init+0x2b8>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8004dfc:	4886      	ldr	r0, [pc, #536]	@ (8005018 <low_level_init+0x2bc>)
 8004dfe:	f005 fe67 	bl	800aad0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2206      	movs	r2, #6
 8004e06:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8004e0a:	4b7e      	ldr	r3, [pc, #504]	@ (8005004 <low_level_init+0x2a8>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	781a      	ldrb	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8004e16:	4b7b      	ldr	r3, [pc, #492]	@ (8005004 <low_level_init+0x2a8>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	785a      	ldrb	r2, [r3, #1]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8004e22:	4b78      	ldr	r3, [pc, #480]	@ (8005004 <low_level_init+0x2a8>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	789a      	ldrb	r2, [r3, #2]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8004e2e:	4b75      	ldr	r3, [pc, #468]	@ (8005004 <low_level_init+0x2a8>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	78da      	ldrb	r2, [r3, #3]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8004e3a:	4b72      	ldr	r3, [pc, #456]	@ (8005004 <low_level_init+0x2a8>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	791a      	ldrb	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8004e46:	4b6f      	ldr	r3, [pc, #444]	@ (8005004 <low_level_init+0x2a8>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	795a      	ldrb	r2, [r3, #5]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004e58:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004e60:	f043 030a 	orr.w	r3, r3, #10
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e70:	2300      	movs	r3, #0
 8004e72:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8004e74:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004e78:	2101      	movs	r1, #1
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f000 fda6 	bl	80059cc <osSemaphoreCreate>
 8004e80:	4603      	mov	r3, r0
 8004e82:	4a66      	ldr	r2, [pc, #408]	@ (800501c <low_level_init+0x2c0>)
 8004e84:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8004e86:	2300      	movs	r3, #0
 8004e88:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8004e8e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004e92:	2101      	movs	r1, #1
 8004e94:	4618      	mov	r0, r3
 8004e96:	f000 fd99 	bl	80059cc <osSemaphoreCreate>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	4a60      	ldr	r2, [pc, #384]	@ (8005020 <low_level_init+0x2c4>)
 8004e9e:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8004ea0:	4b5e      	ldr	r3, [pc, #376]	@ (800501c <low_level_init+0x2c0>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f000 fdc2 	bl	8005a30 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8004eac:	4b5c      	ldr	r3, [pc, #368]	@ (8005020 <low_level_init+0x2c4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 fdbc 	bl	8005a30 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8004eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8005024 <low_level_init+0x2c8>)
 8004eba:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8004ebe:	461d      	mov	r5, r3
 8004ec0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ec2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ec4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004ec8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8004ecc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 fc71 	bl	80057ba <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8004ed8:	4953      	ldr	r1, [pc, #332]	@ (8005028 <low_level_init+0x2cc>)
 8004eda:	4854      	ldr	r0, [pc, #336]	@ (800502c <low_level_init+0x2d0>)
 8004edc:	f7fc f975 	bl	80011ca <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8004ee0:	4852      	ldr	r0, [pc, #328]	@ (800502c <low_level_init+0x2d0>)
 8004ee2:	f7fc f9a4 	bl	800122e <LAN8742_Init>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d006      	beq.n	8004efa <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f006 f9c5 	bl	800b27c <netif_set_link_down>
    netif_set_down(netif);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f006 f95c 	bl	800b1b0 <netif_set_down>
 8004ef8:	e081      	b.n	8004ffe <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8004efa:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d165      	bne.n	8004fce <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8004f02:	484a      	ldr	r0, [pc, #296]	@ (800502c <low_level_init+0x2d0>)
 8004f04:	f7fc f9e0 	bl	80012c8 <LAN8742_GetLinkState>
 8004f08:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8004f0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	dc06      	bgt.n	8004f22 <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f006 f9b1 	bl	800b27c <netif_set_link_down>
      netif_set_down(netif);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f006 f948 	bl	800b1b0 <netif_set_down>
 8004f20:	e057      	b.n	8004fd2 <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 8004f22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f26:	3b02      	subs	r3, #2
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d82b      	bhi.n	8004f84 <low_level_init+0x228>
 8004f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f34 <low_level_init+0x1d8>)
 8004f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f32:	bf00      	nop
 8004f34:	08004f45 	.word	0x08004f45
 8004f38:	08004f57 	.word	0x08004f57
 8004f3c:	08004f67 	.word	0x08004f67
 8004f40:	08004f77 	.word	0x08004f77
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8004f44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8004f4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8004f54:	e01f      	b.n	8004f96 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8004f56:	2300      	movs	r3, #0
 8004f58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8004f5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8004f64:	e017      	b.n	8004f96 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8004f66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8004f74:	e00f      	b.n	8004f96 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8004f76:	2300      	movs	r3, #0
 8004f78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8004f82:	e008      	b.n	8004f96 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8004f84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004f88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8004f8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8004f94:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8004f96:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	4819      	ldr	r0, [pc, #100]	@ (8005004 <low_level_init+0x2a8>)
 8004f9e:	f7fd fddb 	bl	8002b58 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8004fa2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004fa6:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 8004fa8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004fac:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8004fae:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4813      	ldr	r0, [pc, #76]	@ (8005004 <low_level_init+0x2a8>)
 8004fb6:	f7fd fec6 	bl	8002d46 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8004fba:	4812      	ldr	r0, [pc, #72]	@ (8005004 <low_level_init+0x2a8>)
 8004fbc:	f7fd f97e 	bl	80022bc <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f006 f889 	bl	800b0d8 <netif_set_up>
    netif_set_link_up(netif);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f006 f924 	bl	800b214 <netif_set_link_up>
 8004fcc:	e001      	b.n	8004fd2 <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 8004fce:	f7fb fe67 	bl	8000ca0 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 8004fd2:	f7fc fa51 	bl	8001478 <HAL_GetREVID>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fdc:	d10f      	bne.n	8004ffe <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8004fde:	4b14      	ldr	r3, [pc, #80]	@ (8005030 <low_level_init+0x2d4>)
 8004fe0:	f107 040c 	add.w	r4, r7, #12
 8004fe4:	461d      	mov	r5, r3
 8004fe6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004fee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 8004ff2:	f107 030c 	add.w	r3, r7, #12
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f000 fbde 	bl	80057ba <osThreadCreate>
  }
}
 8004ffe:	37d0      	adds	r7, #208	@ 0xd0
 8005000:	46bd      	mov	sp, r7
 8005002:	bdb0      	pop	{r4, r5, r7, pc}
 8005004:	20005db4 	.word	0x20005db4
 8005008:	40028000 	.word	0x40028000
 800500c:	20000124 	.word	0x20000124
 8005010:	20000084 	.word	0x20000084
 8005014:	20005e64 	.word	0x20005e64
 8005018:	08012838 	.word	0x08012838
 800501c:	20005dac 	.word	0x20005dac
 8005020:	20005db0 	.word	0x20005db0
 8005024:	080107a4 	.word	0x080107a4
 8005028:	2000000c 	.word	0x2000000c
 800502c:	20005e9c 	.word	0x20005e9c
 8005030:	080107d0 	.word	0x080107d0

08005034 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b092      	sub	sp, #72	@ 0x48
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8005042:	2300      	movs	r3, #0
 8005044:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800504c:	f107 030c 	add.w	r3, r7, #12
 8005050:	2230      	movs	r2, #48	@ 0x30
 8005052:	2100      	movs	r1, #0
 8005054:	4618      	mov	r0, r3
 8005056:	f00a fcae 	bl	800f9b6 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800505a:	f107 030c 	add.w	r3, r7, #12
 800505e:	2230      	movs	r2, #48	@ 0x30
 8005060:	2100      	movs	r1, #0
 8005062:	4618      	mov	r0, r3
 8005064:	f00a fca7 	bl	800f9b6 <memset>

  for(q = p; q != NULL; q = q->next)
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	643b      	str	r3, [r7, #64]	@ 0x40
 800506c:	e045      	b.n	80050fa <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800506e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005070:	2b03      	cmp	r3, #3
 8005072:	d902      	bls.n	800507a <low_level_output+0x46>
      return ERR_IF;
 8005074:	f06f 030b 	mvn.w	r3, #11
 8005078:	e06c      	b.n	8005154 <low_level_output+0x120>

    Txbuffer[i].buffer = q->payload;
 800507a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800507c:	6859      	ldr	r1, [r3, #4]
 800507e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	3348      	adds	r3, #72	@ 0x48
 800508a:	443b      	add	r3, r7
 800508c:	3b3c      	subs	r3, #60	@ 0x3c
 800508e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8005090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005092:	895b      	ldrh	r3, [r3, #10]
 8005094:	4619      	mov	r1, r3
 8005096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005098:	4613      	mov	r3, r2
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	3348      	adds	r3, #72	@ 0x48
 80050a2:	443b      	add	r3, r7
 80050a4:	3b38      	subs	r3, #56	@ 0x38
 80050a6:	6019      	str	r1, [r3, #0]

    if(i>0)
 80050a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d011      	beq.n	80050d2 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80050ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050b0:	1e5a      	subs	r2, r3, #1
 80050b2:	f107 000c 	add.w	r0, r7, #12
 80050b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050b8:	460b      	mov	r3, r1
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	440b      	add	r3, r1
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	18c1      	adds	r1, r0, r3
 80050c2:	4613      	mov	r3, r2
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	4413      	add	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	3348      	adds	r3, #72	@ 0x48
 80050cc:	443b      	add	r3, r7
 80050ce:	3b34      	subs	r3, #52	@ 0x34
 80050d0:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80050d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d109      	bne.n	80050ee <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80050da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050dc:	4613      	mov	r3, r2
 80050de:	005b      	lsls	r3, r3, #1
 80050e0:	4413      	add	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	3348      	adds	r3, #72	@ 0x48
 80050e6:	443b      	add	r3, r7
 80050e8:	3b34      	subs	r3, #52	@ 0x34
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]
    }

    i++;
 80050ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050f0:	3301      	adds	r3, #1
 80050f2:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80050f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80050fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1b6      	bne.n	800506e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	891b      	ldrh	r3, [r3, #8]
 8005104:	461a      	mov	r2, r3
 8005106:	4b15      	ldr	r3, [pc, #84]	@ (800515c <low_level_output+0x128>)
 8005108:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800510a:	4a14      	ldr	r2, [pc, #80]	@ (800515c <low_level_output+0x128>)
 800510c:	f107 030c 	add.w	r3, r7, #12
 8005110:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8005112:	4a12      	ldr	r2, [pc, #72]	@ (800515c <low_level_output+0x128>)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8005118:	6838      	ldr	r0, [r7, #0]
 800511a:	f006 fcd7 	bl	800bacc <pbuf_ref>

  if (HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK) {
 800511e:	490f      	ldr	r1, [pc, #60]	@ (800515c <low_level_output+0x128>)
 8005120:	480f      	ldr	r0, [pc, #60]	@ (8005160 <low_level_output+0x12c>)
 8005122:	f7fd f9bb 	bl	800249c <HAL_ETH_Transmit_IT>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10e      	bne.n	800514a <low_level_output+0x116>
    while(osSemaphoreWait(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 800512c:	bf00      	nop
 800512e:	4b0d      	ldr	r3, [pc, #52]	@ (8005164 <low_level_output+0x130>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f04f 31ff 	mov.w	r1, #4294967295
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fc7a 	bl	8005a30 <osSemaphoreWait>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1f5      	bne.n	800512e <low_level_output+0xfa>

    {
    }

    HAL_ETH_ReleaseTxPacket(&heth);
 8005142:	4807      	ldr	r0, [pc, #28]	@ (8005160 <low_level_output+0x12c>)
 8005144:	f7fd fb4a 	bl	80027dc <HAL_ETH_ReleaseTxPacket>
 8005148:	e002      	b.n	8005150 <low_level_output+0x11c>
  } else {
    pbuf_free(p);
 800514a:	6838      	ldr	r0, [r7, #0]
 800514c:	f006 fc18 	bl	800b980 <pbuf_free>
  }

  return errval;
 8005150:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8005154:	4618      	mov	r0, r3
 8005156:	3748      	adds	r7, #72	@ 0x48
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	20005e64 	.word	0x20005e64
 8005160:	20005db4 	.word	0x20005db4
 8005164:	20005db0 	.word	0x20005db0

08005168 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005170:	2300      	movs	r3, #0
 8005172:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8005174:	4b07      	ldr	r3, [pc, #28]	@ (8005194 <low_level_input+0x2c>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d105      	bne.n	8005188 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800517c:	f107 030c 	add.w	r3, r7, #12
 8005180:	4619      	mov	r1, r3
 8005182:	4805      	ldr	r0, [pc, #20]	@ (8005198 <low_level_input+0x30>)
 8005184:	f7fd f9e6 	bl	8002554 <HAL_ETH_ReadData>
  }

  return p;
 8005188:	68fb      	ldr	r3, [r7, #12]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20005da8 	.word	0x20005da8
 8005198:	20005db4 	.word	0x20005db4

0800519c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80051a4:	2300      	movs	r3, #0
 80051a6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80051ac:	4b0f      	ldr	r3, [pc, #60]	@ (80051ec <ethernetif_input+0x50>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f04f 31ff 	mov.w	r1, #4294967295
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 fc3b 	bl	8005a30 <osSemaphoreWait>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1f5      	bne.n	80051ac <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80051c0:	68b8      	ldr	r0, [r7, #8]
 80051c2:	f7ff ffd1 	bl	8005168 <low_level_input>
 80051c6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00a      	beq.n	80051e4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	4798      	blx	r3
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f006 fbce 	bl	800b980 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1ea      	bne.n	80051c0 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80051ea:	e7df      	b.n	80051ac <ethernetif_input+0x10>
 80051ec:	20005dac 	.word	0x20005dac

080051f0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d106      	bne.n	800520c <ethernetif_init+0x1c>
 80051fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <ethernetif_init+0x48>)
 8005200:	f240 2207 	movw	r2, #519	@ 0x207
 8005204:	490d      	ldr	r1, [pc, #52]	@ (800523c <ethernetif_init+0x4c>)
 8005206:	480e      	ldr	r0, [pc, #56]	@ (8005240 <ethernetif_init+0x50>)
 8005208:	f00a fb70 	bl	800f8ec <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2273      	movs	r2, #115	@ 0x73
 8005210:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2274      	movs	r2, #116	@ 0x74
 8005218:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a09      	ldr	r2, [pc, #36]	@ (8005244 <ethernetif_init+0x54>)
 8005220:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a08      	ldr	r2, [pc, #32]	@ (8005248 <ethernetif_init+0x58>)
 8005226:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff fd97 	bl	8004d5c <low_level_init>

  return ERR_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3708      	adds	r7, #8
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	080107ec 	.word	0x080107ec
 800523c:	08010808 	.word	0x08010808
 8005240:	08010818 	.word	0x08010818
 8005244:	0800d3f5 	.word	0x0800d3f5
 8005248:	08005035 	.word	0x08005035

0800524c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8005258:	68f9      	ldr	r1, [r7, #12]
 800525a:	4809      	ldr	r0, [pc, #36]	@ (8005280 <pbuf_free_custom+0x34>)
 800525c:	f005 fd28 	bl	800acb0 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8005260:	4b08      	ldr	r3, [pc, #32]	@ (8005284 <pbuf_free_custom+0x38>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d107      	bne.n	8005278 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8005268:	4b06      	ldr	r3, [pc, #24]	@ (8005284 <pbuf_free_custom+0x38>)
 800526a:	2200      	movs	r2, #0
 800526c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800526e:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <pbuf_free_custom+0x3c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fc2a 	bl	8005acc <osSemaphoreRelease>
  }
}
 8005278:	bf00      	nop
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	08012838 	.word	0x08012838
 8005284:	20005da8 	.word	0x20005da8
 8005288:	20005dac 	.word	0x20005dac

0800528c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005290:	f7fc f8c2 	bl	8001418 <HAL_GetTick>
 8005294:	4603      	mov	r3, r0
}
 8005296:	4618      	mov	r0, r3
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b08e      	sub	sp, #56	@ 0x38
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052a8:	2200      	movs	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	605a      	str	r2, [r3, #4]
 80052ae:	609a      	str	r2, [r3, #8]
 80052b0:	60da      	str	r2, [r3, #12]
 80052b2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a52      	ldr	r2, [pc, #328]	@ (8005404 <HAL_ETH_MspInit+0x168>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	f040 809e 	bne.w	80053fc <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80052c0:	4b51      	ldr	r3, [pc, #324]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c4:	4a50      	ldr	r2, [pc, #320]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80052ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80052cc:	4b4e      	ldr	r3, [pc, #312]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052d4:	623b      	str	r3, [r7, #32]
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	4b4b      	ldr	r3, [pc, #300]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052dc:	4a4a      	ldr	r2, [pc, #296]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80052e4:	4b48      	ldr	r3, [pc, #288]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	4b45      	ldr	r3, [pc, #276]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f4:	4a44      	ldr	r2, [pc, #272]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80052fc:	4b42      	ldr	r3, [pc, #264]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005304:	61bb      	str	r3, [r7, #24]
 8005306:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005308:	4b3f      	ldr	r3, [pc, #252]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	4a3e      	ldr	r2, [pc, #248]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800530e:	f043 0304 	orr.w	r3, r3, #4
 8005312:	6313      	str	r3, [r2, #48]	@ 0x30
 8005314:	4b3c      	ldr	r3, [pc, #240]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005320:	4b39      	ldr	r3, [pc, #228]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005324:	4a38      	ldr	r2, [pc, #224]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	6313      	str	r3, [r2, #48]	@ 0x30
 800532c:	4b36      	ldr	r3, [pc, #216]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	613b      	str	r3, [r7, #16]
 8005336:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005338:	4b33      	ldr	r3, [pc, #204]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533c:	4a32      	ldr	r2, [pc, #200]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800533e:	f043 0302 	orr.w	r3, r3, #2
 8005342:	6313      	str	r3, [r2, #48]	@ 0x30
 8005344:	4b30      	ldr	r3, [pc, #192]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005350:	4b2d      	ldr	r3, [pc, #180]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005354:	4a2c      	ldr	r2, [pc, #176]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 8005356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800535a:	6313      	str	r3, [r2, #48]	@ 0x30
 800535c:	4b2a      	ldr	r3, [pc, #168]	@ (8005408 <HAL_ETH_MspInit+0x16c>)
 800535e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005364:	60bb      	str	r3, [r7, #8]
 8005366:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8005368:	2332      	movs	r3, #50	@ 0x32
 800536a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800536c:	2302      	movs	r3, #2
 800536e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005370:	2300      	movs	r3, #0
 8005372:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005374:	2303      	movs	r3, #3
 8005376:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005378:	230b      	movs	r3, #11
 800537a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800537c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005380:	4619      	mov	r1, r3
 8005382:	4822      	ldr	r0, [pc, #136]	@ (800540c <HAL_ETH_MspInit+0x170>)
 8005384:	f7fe f968 	bl	8003658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005388:	2386      	movs	r3, #134	@ 0x86
 800538a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800538c:	2302      	movs	r3, #2
 800538e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005390:	2300      	movs	r3, #0
 8005392:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005394:	2303      	movs	r3, #3
 8005396:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005398:	230b      	movs	r3, #11
 800539a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800539c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053a0:	4619      	mov	r1, r3
 80053a2:	481b      	ldr	r0, [pc, #108]	@ (8005410 <HAL_ETH_MspInit+0x174>)
 80053a4:	f7fe f958 	bl	8003658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|RMII_TXD0_Pin|RMII_TXD1_Pin;
 80053a8:	f243 0301 	movw	r3, #12289	@ 0x3001
 80053ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ae:	2302      	movs	r3, #2
 80053b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b2:	2300      	movs	r3, #0
 80053b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053b6:	2303      	movs	r3, #3
 80053b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80053ba:	230b      	movs	r3, #11
 80053bc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053c2:	4619      	mov	r1, r3
 80053c4:	4813      	ldr	r0, [pc, #76]	@ (8005414 <HAL_ETH_MspInit+0x178>)
 80053c6:	f7fe f947 	bl	8003658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin;
 80053ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d0:	2302      	movs	r3, #2
 80053d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d4:	2300      	movs	r3, #0
 80053d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d8:	2303      	movs	r3, #3
 80053da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80053dc:	230b      	movs	r3, #11
 80053de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TX_EN_GPIO_Port, &GPIO_InitStruct);
 80053e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053e4:	4619      	mov	r1, r3
 80053e6:	480c      	ldr	r0, [pc, #48]	@ (8005418 <HAL_ETH_MspInit+0x17c>)
 80053e8:	f7fe f936 	bl	8003658 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80053ec:	2200      	movs	r2, #0
 80053ee:	2105      	movs	r1, #5
 80053f0:	203d      	movs	r0, #61	@ 0x3d
 80053f2:	f7fc fe9f 	bl	8002134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80053f6:	203d      	movs	r0, #61	@ 0x3d
 80053f8:	f7fc feb8 	bl	800216c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80053fc:	bf00      	nop
 80053fe:	3738      	adds	r7, #56	@ 0x38
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	40028000 	.word	0x40028000
 8005408:	40023800 	.word	0x40023800
 800540c:	40020800 	.word	0x40020800
 8005410:	40020000 	.word	0x40020000
 8005414:	40020400 	.word	0x40020400
 8005418:	40021800 	.word	0x40021800

0800541c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8005420:	4802      	ldr	r0, [pc, #8]	@ (800542c <ETH_PHY_IO_Init+0x10>)
 8005422:	f7fd fcab 	bl	8002d7c <HAL_ETH_SetMDIOClockRange>

  return 0;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	bd80      	pop	{r7, pc}
 800542c:	20005db4 	.word	0x20005db4

08005430 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  return 0;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	68f9      	ldr	r1, [r7, #12]
 8005452:	4807      	ldr	r0, [pc, #28]	@ (8005470 <ETH_PHY_IO_ReadReg+0x30>)
 8005454:	f7fd faec 	bl	8002a30 <HAL_ETH_ReadPHYRegister>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800545e:	f04f 33ff 	mov.w	r3, #4294967295
 8005462:	e000      	b.n	8005466 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20005db4 	.word	0x20005db4

08005474 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	68f9      	ldr	r1, [r7, #12]
 8005486:	4807      	ldr	r0, [pc, #28]	@ (80054a4 <ETH_PHY_IO_WriteReg+0x30>)
 8005488:	f7fd fb1d 	bl	8002ac6 <HAL_ETH_WritePHYRegister>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d002      	beq.n	8005498 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8005492:	f04f 33ff 	mov.w	r3, #4294967295
 8005496:	e000      	b.n	800549a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20005db4 	.word	0x20005db4

080054a8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80054ac:	f7fb ffb4 	bl	8001418 <HAL_GetTick>
 80054b0:	4603      	mov	r3, r0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b0a0      	sub	sp, #128	@ 0x80
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80054c0:	f107 0308 	add.w	r3, r7, #8
 80054c4:	2264      	movs	r2, #100	@ 0x64
 80054c6:	2100      	movs	r1, #0
 80054c8:	4618      	mov	r0, r3
 80054ca:	f00a fa74 	bl	800f9b6 <memset>
  int32_t PHYLinkState = 0;
 80054ce:	2300      	movs	r3, #0
 80054d0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80054d6:	2300      	movs	r3, #0
 80054d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054da:	2300      	movs	r3, #0
 80054dc:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80054e2:	483a      	ldr	r0, [pc, #232]	@ (80055cc <ethernet_link_thread+0x114>)
 80054e4:	f7fb fef0 	bl	80012c8 <LAN8742_GetLinkState>
 80054e8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80054ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054ec:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80054f0:	089b      	lsrs	r3, r3, #2
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00c      	beq.n	8005516 <ethernet_link_thread+0x5e>
 80054fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054fe:	2b01      	cmp	r3, #1
 8005500:	dc09      	bgt.n	8005516 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8005502:	4833      	ldr	r0, [pc, #204]	@ (80055d0 <ethernet_link_thread+0x118>)
 8005504:	f7fc ff4a 	bl	800239c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8005508:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800550a:	f005 fe51 	bl	800b1b0 <netif_set_down>
    netif_set_link_down(netif);
 800550e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005510:	f005 feb4 	bl	800b27c <netif_set_link_down>
 8005514:	e055      	b.n	80055c2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8005516:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005518:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800551c:	f003 0304 	and.w	r3, r3, #4
 8005520:	2b00      	cmp	r3, #0
 8005522:	d14e      	bne.n	80055c2 <ethernet_link_thread+0x10a>
 8005524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005526:	2b01      	cmp	r3, #1
 8005528:	dd4b      	ble.n	80055c2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800552a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800552c:	3b02      	subs	r3, #2
 800552e:	2b03      	cmp	r3, #3
 8005530:	d82a      	bhi.n	8005588 <ethernet_link_thread+0xd0>
 8005532:	a201      	add	r2, pc, #4	@ (adr r2, 8005538 <ethernet_link_thread+0x80>)
 8005534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005538:	08005549 	.word	0x08005549
 800553c:	0800555b 	.word	0x0800555b
 8005540:	0800556b 	.word	0x0800556b
 8005544:	0800557b 	.word	0x0800557b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8005548:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800554c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800554e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005552:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005554:	2301      	movs	r3, #1
 8005556:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005558:	e017      	b.n	800558a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800555a:	2300      	movs	r3, #0
 800555c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800555e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005562:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005564:	2301      	movs	r3, #1
 8005566:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005568:	e00f      	b.n	800558a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800556a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800556e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8005570:	2300      	movs	r3, #0
 8005572:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005574:	2301      	movs	r3, #1
 8005576:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005578:	e007      	b.n	800558a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800557a:	2300      	movs	r3, #0
 800557c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800557e:	2300      	movs	r3, #0
 8005580:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005582:	2301      	movs	r3, #1
 8005584:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005586:	e000      	b.n	800558a <ethernet_link_thread+0xd2>
    default:
      break;
 8005588:	bf00      	nop
    }

    if(linkchanged)
 800558a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d018      	beq.n	80055c2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8005590:	f107 0308 	add.w	r3, r7, #8
 8005594:	4619      	mov	r1, r3
 8005596:	480e      	ldr	r0, [pc, #56]	@ (80055d0 <ethernet_link_thread+0x118>)
 8005598:	f7fd fade 	bl	8002b58 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800559c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800559e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80055a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055a2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80055a4:	f107 0308 	add.w	r3, r7, #8
 80055a8:	4619      	mov	r1, r3
 80055aa:	4809      	ldr	r0, [pc, #36]	@ (80055d0 <ethernet_link_thread+0x118>)
 80055ac:	f7fd fbcb 	bl	8002d46 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 80055b0:	4807      	ldr	r0, [pc, #28]	@ (80055d0 <ethernet_link_thread+0x118>)
 80055b2:	f7fc fe83 	bl	80022bc <HAL_ETH_Start_IT>
      netif_set_up(netif);
 80055b6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055b8:	f005 fd8e 	bl	800b0d8 <netif_set_up>
      netif_set_link_up(netif);
 80055bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80055be:	f005 fe29 	bl	800b214 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80055c2:	2064      	movs	r0, #100	@ 0x64
 80055c4:	f000 f951 	bl	800586a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80055c8:	e78b      	b.n	80054e2 <ethernet_link_thread+0x2a>
 80055ca:	bf00      	nop
 80055cc:	20005e9c 	.word	0x20005e9c
 80055d0:	20005db4 	.word	0x20005db4

080055d4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af02      	add	r7, sp, #8
 80055da:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80055dc:	4812      	ldr	r0, [pc, #72]	@ (8005628 <HAL_ETH_RxAllocateCallback+0x54>)
 80055de:	f005 faf3 	bl	800abc8 <memp_malloc_pool>
 80055e2:	60f8      	str	r0, [r7, #12]
  if (p)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d014      	beq.n	8005614 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f103 0220 	add.w	r2, r3, #32
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	4a0d      	ldr	r2, [pc, #52]	@ (800562c <HAL_ETH_RxAllocateCallback+0x58>)
 80055f8:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8005602:	9201      	str	r2, [sp, #4]
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2241      	movs	r2, #65	@ 0x41
 800560a:	2100      	movs	r1, #0
 800560c:	2000      	movs	r0, #0
 800560e:	f005 fffd 	bl	800b60c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8005612:	e005      	b.n	8005620 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8005614:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <HAL_ETH_RxAllocateCallback+0x5c>)
 8005616:	2201      	movs	r2, #1
 8005618:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
}
 8005620:	bf00      	nop
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	08012838 	.word	0x08012838
 800562c:	0800524d 	.word	0x0800524d
 8005630:	20005da8 	.word	0x20005da8

08005634 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
 8005640:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800564a:	2300      	movs	r3, #0
 800564c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	3b20      	subs	r3, #32
 8005652:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	2200      	movs	r2, #0
 800565e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	887a      	ldrh	r2, [r7, #2]
 8005664:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d103      	bne.n	8005676 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	69fa      	ldr	r2, [r7, #28]
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	e003      	b.n	800567e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69fa      	ldr	r2, [r7, #28]
 800567c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	61fb      	str	r3, [r7, #28]
 800568a:	e009      	b.n	80056a0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	891a      	ldrh	r2, [r3, #8]
 8005690:	887b      	ldrh	r3, [r7, #2]
 8005692:	4413      	add	r3, r2
 8005694:	b29a      	uxth	r2, r3
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	61fb      	str	r3, [r7, #28]
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1f2      	bne.n	800568c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 80056a6:	887b      	ldrh	r3, [r7, #2]
 80056a8:	4619      	mov	r1, r3
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7ff faf2 	bl	8004c94 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 80056b0:	bf00      	nop
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f006 f95d 	bl	800b980 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80056c6:	bf00      	nop
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
	...

080056d0 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 80056d8:	4b15      	ldr	r3, [pc, #84]	@ (8005730 <RMII_Thread+0x60>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d003      	beq.n	80056ec <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 80056e4:	2000      	movs	r0, #0
 80056e6:	f000 f8b4 	bl	8005852 <osThreadTerminate>
 80056ea:	e7f5      	b.n	80056d8 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 80056ec:	4b10      	ldr	r3, [pc, #64]	@ (8005730 <RMII_Thread+0x60>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 80056f4:	2b0a      	cmp	r3, #10
 80056f6:	d916      	bls.n	8005726 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 80056f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005734 <RMII_Thread+0x64>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005734 <RMII_Thread+0x64>)
 80056fe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005702:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8005704:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <RMII_Thread+0x64>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	4a0a      	ldr	r2, [pc, #40]	@ (8005734 <RMII_Thread+0x64>)
 800570a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800570e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8005710:	4b07      	ldr	r3, [pc, #28]	@ (8005730 <RMII_Thread+0x60>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8005718:	4b05      	ldr	r3, [pc, #20]	@ (8005730 <RMII_Thread+0x60>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0201 	orr.w	r2, r2, #1
 8005720:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005724:	e7d8      	b.n	80056d8 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8005726:	20c8      	movs	r0, #200	@ 0xc8
 8005728:	f000 f89f 	bl	800586a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800572c:	e7d4      	b.n	80056d8 <RMII_Thread+0x8>
 800572e:	bf00      	nop
 8005730:	20005db4 	.word	0x20005db4
 8005734:	40013800 	.word	0x40013800

08005738 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005742:	2300      	movs	r3, #0
 8005744:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800574a:	2b84      	cmp	r3, #132	@ 0x84
 800574c:	d005      	beq.n	800575a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800574e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4413      	add	r3, r2
 8005756:	3303      	adds	r3, #3
 8005758:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800575a:	68fb      	ldr	r3, [r7, #12]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3714      	adds	r7, #20
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800576e:	f3ef 8305 	mrs	r3, IPSR
 8005772:	607b      	str	r3, [r7, #4]
  return(result);
 8005774:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005776:	2b00      	cmp	r3, #0
 8005778:	bf14      	ite	ne
 800577a:	2301      	movne	r3, #1
 800577c:	2300      	moveq	r3, #0
 800577e:	b2db      	uxtb	r3, r3
}
 8005780:	4618      	mov	r0, r3
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005790:	f001 fe34 	bl	80073fc <vTaskStartScheduler>
  
  return osOK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	bd80      	pop	{r7, pc}

0800579a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800579e:	f7ff ffe3 	bl	8005768 <inHandlerMode>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80057a8:	f001 ff4c 	bl	8007644 <xTaskGetTickCountFromISR>
 80057ac:	4603      	mov	r3, r0
 80057ae:	e002      	b.n	80057b6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80057b0:	f001 ff38 	bl	8007624 <xTaskGetTickCount>
 80057b4:	4603      	mov	r3, r0
  }
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	bd80      	pop	{r7, pc}

080057ba <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80057ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057bc:	b089      	sub	sp, #36	@ 0x24
 80057be:	af04      	add	r7, sp, #16
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d020      	beq.n	800580e <osThreadCreate+0x54>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d01c      	beq.n	800580e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685c      	ldr	r4, [r3, #4]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691e      	ldr	r6, [r3, #16]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff ffa6 	bl	8005738 <makeFreeRtosPriority>
 80057ec:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80057f6:	9202      	str	r2, [sp, #8]
 80057f8:	9301      	str	r3, [sp, #4]
 80057fa:	9100      	str	r1, [sp, #0]
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	4632      	mov	r2, r6
 8005800:	4629      	mov	r1, r5
 8005802:	4620      	mov	r0, r4
 8005804:	f001 fb90 	bl	8006f28 <xTaskCreateStatic>
 8005808:	4603      	mov	r3, r0
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	e01c      	b.n	8005848 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685c      	ldr	r4, [r3, #4]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800581a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff ff88 	bl	8005738 <makeFreeRtosPriority>
 8005828:	4602      	mov	r2, r0
 800582a:	f107 030c 	add.w	r3, r7, #12
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	9200      	str	r2, [sp, #0]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	4632      	mov	r2, r6
 8005836:	4629      	mov	r1, r5
 8005838:	4620      	mov	r0, r4
 800583a:	f001 fbdb 	bl	8006ff4 <xTaskCreate>
 800583e:	4603      	mov	r3, r0
 8005840:	2b01      	cmp	r3, #1
 8005842:	d001      	beq.n	8005848 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	e000      	b.n	800584a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005848:	68fb      	ldr	r3, [r7, #12]
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005852 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b082      	sub	sp, #8
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f001 fd04 	bl	8007268 <vTaskDelete>
  return osOK;
 8005860:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8005862:	4618      	mov	r0, r3
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b084      	sub	sp, #16
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <osDelay+0x16>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	e000      	b.n	8005882 <osDelay+0x18>
 8005880:	2301      	movs	r3, #1
 8005882:	4618      	mov	r0, r3
 8005884:	f001 fd82 	bl	800738c <vTaskDelay>
  
  return osOK;
 8005888:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b082      	sub	sp, #8
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d007      	beq.n	80058b2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	4619      	mov	r1, r3
 80058a8:	2001      	movs	r0, #1
 80058aa:	f000 fc9a 	bl	80061e2 <xQueueCreateMutexStatic>
 80058ae:	4603      	mov	r3, r0
 80058b0:	e003      	b.n	80058ba <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80058b2:	2001      	movs	r0, #1
 80058b4:	f000 fc7d 	bl	80061b2 <xQueueCreateMutex>
 80058b8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
	...

080058c4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80058ce:	2300      	movs	r3, #0
 80058d0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d101      	bne.n	80058dc <osMutexWait+0x18>
    return osErrorParameter;
 80058d8:	2380      	movs	r3, #128	@ 0x80
 80058da:	e03a      	b.n	8005952 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80058dc:	2300      	movs	r3, #0
 80058de:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e6:	d103      	bne.n	80058f0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80058e8:	f04f 33ff 	mov.w	r3, #4294967295
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	e009      	b.n	8005904 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d006      	beq.n	8005904 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <osMutexWait+0x40>
      ticks = 1;
 8005900:	2301      	movs	r3, #1
 8005902:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005904:	f7ff ff30 	bl	8005768 <inHandlerMode>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d017      	beq.n	800593e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800590e:	f107 0308 	add.w	r3, r7, #8
 8005912:	461a      	mov	r2, r3
 8005914:	2100      	movs	r1, #0
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f001 f8c4 	bl	8006aa4 <xQueueReceiveFromISR>
 800591c:	4603      	mov	r3, r0
 800591e:	2b01      	cmp	r3, #1
 8005920:	d001      	beq.n	8005926 <osMutexWait+0x62>
      return osErrorOS;
 8005922:	23ff      	movs	r3, #255	@ 0xff
 8005924:	e015      	b.n	8005952 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d011      	beq.n	8005950 <osMutexWait+0x8c>
 800592c:	4b0b      	ldr	r3, [pc, #44]	@ (800595c <osMutexWait+0x98>)
 800592e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	e008      	b.n	8005950 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800593e:	68f9      	ldr	r1, [r7, #12]
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 ff97 	bl	8006874 <xQueueSemaphoreTake>
 8005946:	4603      	mov	r3, r0
 8005948:	2b01      	cmp	r3, #1
 800594a:	d001      	beq.n	8005950 <osMutexWait+0x8c>
    return osErrorOS;
 800594c:	23ff      	movs	r3, #255	@ 0xff
 800594e:	e000      	b.n	8005952 <osMutexWait+0x8e>
  }
  
  return osOK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	e000ed04 	.word	0xe000ed04

08005960 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005968:	2300      	movs	r3, #0
 800596a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800596c:	2300      	movs	r3, #0
 800596e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005970:	f7ff fefa 	bl	8005768 <inHandlerMode>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d016      	beq.n	80059a8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800597a:	f107 0308 	add.w	r3, r7, #8
 800597e:	4619      	mov	r1, r3
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 fdf6 	bl	8006572 <xQueueGiveFromISR>
 8005986:	4603      	mov	r3, r0
 8005988:	2b01      	cmp	r3, #1
 800598a:	d001      	beq.n	8005990 <osMutexRelease+0x30>
      return osErrorOS;
 800598c:	23ff      	movs	r3, #255	@ 0xff
 800598e:	e017      	b.n	80059c0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d013      	beq.n	80059be <osMutexRelease+0x5e>
 8005996:	4b0c      	ldr	r3, [pc, #48]	@ (80059c8 <osMutexRelease+0x68>)
 8005998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	f3bf 8f6f 	isb	sy
 80059a6:	e00a      	b.n	80059be <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80059a8:	2300      	movs	r3, #0
 80059aa:	2200      	movs	r2, #0
 80059ac:	2100      	movs	r1, #0
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fc32 	bl	8006218 <xQueueGenericSend>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d001      	beq.n	80059be <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80059ba:	23ff      	movs	r3, #255	@ 0xff
 80059bc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80059be:	68fb      	ldr	r3, [r7, #12]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	e000ed04 	.word	0xe000ed04

080059cc <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af02      	add	r7, sp, #8
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00f      	beq.n	80059fe <osSemaphoreCreate+0x32>
    if (count == 1) {
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d10a      	bne.n	80059fa <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	2203      	movs	r2, #3
 80059ea:	9200      	str	r2, [sp, #0]
 80059ec:	2200      	movs	r2, #0
 80059ee:	2100      	movs	r1, #0
 80059f0:	2001      	movs	r0, #1
 80059f2:	f000 fadb 	bl	8005fac <xQueueGenericCreateStatic>
 80059f6:	4603      	mov	r3, r0
 80059f8:	e016      	b.n	8005a28 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80059fa:	2300      	movs	r3, #0
 80059fc:	e014      	b.n	8005a28 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d110      	bne.n	8005a26 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005a04:	2203      	movs	r2, #3
 8005a06:	2100      	movs	r1, #0
 8005a08:	2001      	movs	r0, #1
 8005a0a:	f000 fb56 	bl	80060ba <xQueueGenericCreate>
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <osSemaphoreCreate+0x56>
 8005a16:	2300      	movs	r3, #0
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 fbfb 	bl	8006218 <xQueueGenericSend>
      return sema;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	e000      	b.n	8005a28 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005a26:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3710      	adds	r7, #16
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005a44:	2380      	movs	r3, #128	@ 0x80
 8005a46:	e03a      	b.n	8005abe <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a52:	d103      	bne.n	8005a5c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005a54:	f04f 33ff 	mov.w	r3, #4294967295
 8005a58:	60fb      	str	r3, [r7, #12]
 8005a5a:	e009      	b.n	8005a70 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d006      	beq.n	8005a70 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d101      	bne.n	8005a70 <osSemaphoreWait+0x40>
      ticks = 1;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005a70:	f7ff fe7a 	bl	8005768 <inHandlerMode>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d017      	beq.n	8005aaa <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005a7a:	f107 0308 	add.w	r3, r7, #8
 8005a7e:	461a      	mov	r2, r3
 8005a80:	2100      	movs	r1, #0
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f001 f80e 	bl	8006aa4 <xQueueReceiveFromISR>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d001      	beq.n	8005a92 <osSemaphoreWait+0x62>
      return osErrorOS;
 8005a8e:	23ff      	movs	r3, #255	@ 0xff
 8005a90:	e015      	b.n	8005abe <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d011      	beq.n	8005abc <osSemaphoreWait+0x8c>
 8005a98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac8 <osSemaphoreWait+0x98>)
 8005a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	e008      	b.n	8005abc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005aaa:	68f9      	ldr	r1, [r7, #12]
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fee1 	bl	8006874 <xQueueSemaphoreTake>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d001      	beq.n	8005abc <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005ab8:	23ff      	movs	r3, #255	@ 0xff
 8005aba:	e000      	b.n	8005abe <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	e000ed04 	.word	0xe000ed04

08005acc <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005adc:	f7ff fe44 	bl	8005768 <inHandlerMode>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d016      	beq.n	8005b14 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005ae6:	f107 0308 	add.w	r3, r7, #8
 8005aea:	4619      	mov	r1, r3
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 fd40 	bl	8006572 <xQueueGiveFromISR>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d001      	beq.n	8005afc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005af8:	23ff      	movs	r3, #255	@ 0xff
 8005afa:	e017      	b.n	8005b2c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d013      	beq.n	8005b2a <osSemaphoreRelease+0x5e>
 8005b02:	4b0c      	ldr	r3, [pc, #48]	@ (8005b34 <osSemaphoreRelease+0x68>)
 8005b04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b08:	601a      	str	r2, [r3, #0]
 8005b0a:	f3bf 8f4f 	dsb	sy
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	e00a      	b.n	8005b2a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005b14:	2300      	movs	r3, #0
 8005b16:	2200      	movs	r2, #0
 8005b18:	2100      	movs	r1, #0
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fb7c 	bl	8006218 <xQueueGenericSend>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d001      	beq.n	8005b2a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005b26:	23ff      	movs	r3, #255	@ 0xff
 8005b28:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	e000ed04 	.word	0xe000ed04

08005b38 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8005b40:	f7ff fe12 	bl	8005768 <inHandlerMode>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <osSemaphoreDelete+0x16>
    return osErrorISR;
 8005b4a:	2382      	movs	r3, #130	@ 0x82
 8005b4c:	e003      	b.n	8005b56 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f001 f872 	bl	8006c38 <vQueueDelete>

  return osOK; 
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005b5e:	b590      	push	{r4, r7, lr}
 8005b60:	b085      	sub	sp, #20
 8005b62:	af02      	add	r7, sp, #8
 8005b64:	6078      	str	r0, [r7, #4]
 8005b66:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d011      	beq.n	8005b94 <osMessageCreate+0x36>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00d      	beq.n	8005b94 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6859      	ldr	r1, [r3, #4]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	2400      	movs	r4, #0
 8005b8a:	9400      	str	r4, [sp, #0]
 8005b8c:	f000 fa0e 	bl	8005fac <xQueueGenericCreateStatic>
 8005b90:	4603      	mov	r3, r0
 8005b92:	e008      	b.n	8005ba6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6818      	ldr	r0, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	f000 fa8b 	bl	80060ba <xQueueGenericCreate>
 8005ba4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd90      	pop	{r4, r7, pc}
	...

08005bb0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	60b9      	str	r1, [r7, #8]
 8005bba:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <osMessagePut+0x1e>
    ticks = 1;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005bce:	f7ff fdcb 	bl	8005768 <inHandlerMode>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d018      	beq.n	8005c0a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8005bd8:	f107 0210 	add.w	r2, r7, #16
 8005bdc:	f107 0108 	add.w	r1, r7, #8
 8005be0:	2300      	movs	r3, #0
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 fc22 	bl	800642c <xQueueGenericSendFromISR>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d001      	beq.n	8005bf2 <osMessagePut+0x42>
      return osErrorOS;
 8005bee:	23ff      	movs	r3, #255	@ 0xff
 8005bf0:	e018      	b.n	8005c24 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d014      	beq.n	8005c22 <osMessagePut+0x72>
 8005bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8005c2c <osMessagePut+0x7c>)
 8005bfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bfe:	601a      	str	r2, [r3, #0]
 8005c00:	f3bf 8f4f 	dsb	sy
 8005c04:	f3bf 8f6f 	isb	sy
 8005c08:	e00b      	b.n	8005c22 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8005c0a:	f107 0108 	add.w	r1, r7, #8
 8005c0e:	2300      	movs	r3, #0
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 fb00 	bl	8006218 <xQueueGenericSend>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d001      	beq.n	8005c22 <osMessagePut+0x72>
      return osErrorOS;
 8005c1e:	23ff      	movs	r3, #255	@ 0xff
 8005c20:	e000      	b.n	8005c24 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	e000ed04 	.word	0xe000ed04

08005c30 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8005c30:	b590      	push	{r4, r7, lr}
 8005c32:	b08b      	sub	sp, #44	@ 0x2c
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8005c40:	2300      	movs	r3, #0
 8005c42:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10a      	bne.n	8005c60 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005c4a:	2380      	movs	r3, #128	@ 0x80
 8005c4c:	617b      	str	r3, [r7, #20]
    return event;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	461c      	mov	r4, r3
 8005c52:	f107 0314 	add.w	r3, r7, #20
 8005c56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005c5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005c5e:	e054      	b.n	8005d0a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005c60:	2300      	movs	r3, #0
 8005c62:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005c64:	2300      	movs	r3, #0
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6e:	d103      	bne.n	8005c78 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005c70:	f04f 33ff 	mov.w	r3, #4294967295
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c76:	e009      	b.n	8005c8c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d006      	beq.n	8005c8c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <osMessageGet+0x5c>
      ticks = 1;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005c8c:	f7ff fd6c 	bl	8005768 <inHandlerMode>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d01c      	beq.n	8005cd0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8005c96:	f107 0220 	add.w	r2, r7, #32
 8005c9a:	f107 0314 	add.w	r3, r7, #20
 8005c9e:	3304      	adds	r3, #4
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	68b8      	ldr	r0, [r7, #8]
 8005ca4:	f000 fefe 	bl	8006aa4 <xQueueReceiveFromISR>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d102      	bne.n	8005cb4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005cae:	2310      	movs	r3, #16
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	e001      	b.n	8005cb8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d01d      	beq.n	8005cfa <osMessageGet+0xca>
 8005cbe:	4b15      	ldr	r3, [pc, #84]	@ (8005d14 <osMessageGet+0xe4>)
 8005cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	f3bf 8f4f 	dsb	sy
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	e014      	b.n	8005cfa <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005cd0:	f107 0314 	add.w	r3, r7, #20
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd8:	4619      	mov	r1, r3
 8005cda:	68b8      	ldr	r0, [r7, #8]
 8005cdc:	f000 fce2 	bl	80066a4 <xQueueReceive>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d102      	bne.n	8005cec <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8005ce6:	2310      	movs	r3, #16
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	e006      	b.n	8005cfa <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8005cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <osMessageGet+0xc6>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e000      	b.n	8005cf8 <osMessageGet+0xc8>
 8005cf6:	2340      	movs	r3, #64	@ 0x40
 8005cf8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	461c      	mov	r4, r3
 8005cfe:	f107 0314 	add.w	r3, r7, #20
 8005d02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005d06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	372c      	adds	r7, #44	@ 0x2c
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd90      	pop	{r4, r7, pc}
 8005d12:	bf00      	nop
 8005d14:	e000ed04 	.word	0xe000ed04

08005d18 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8005d20:	f7ff fd22 	bl	8005768 <inHandlerMode>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d004      	beq.n	8005d34 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 ff63 	bl	8006bf6 <uxQueueMessagesWaitingFromISR>
 8005d30:	4603      	mov	r3, r0
 8005d32:	e003      	b.n	8005d3c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 ff3d 	bl	8006bb4 <uxQueueMessagesWaiting>
 8005d3a:	4603      	mov	r3, r0
  }
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8005d4c:	f7ff fd0c 	bl	8005768 <inHandlerMode>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <osMessageDelete+0x16>
    return osErrorISR;
 8005d56:	2382      	movs	r3, #130	@ 0x82
 8005d58:	e003      	b.n	8005d62 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 ff6c 	bl	8006c38 <vQueueDelete>

  return osOK; 
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f103 0208 	add.w	r2, r3, #8
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d82:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f103 0208 	add.w	r2, r3, #8
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f103 0208 	add.w	r2, r3, #8
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d9e:	bf00      	nop
 8005da0:	370c      	adds	r7, #12
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr

08005daa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005daa:	b480      	push	{r7}
 8005dac:	b083      	sub	sp, #12
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	689a      	ldr	r2, [r3, #8]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	1c5a      	adds	r2, r3, #1
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	601a      	str	r2, [r3, #0]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e22:	d103      	bne.n	8005e2c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	60fb      	str	r3, [r7, #12]
 8005e2a:	e00c      	b.n	8005e46 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3308      	adds	r3, #8
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	e002      	b.n	8005e3a <vListInsert+0x2e>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d2f6      	bcs.n	8005e34 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	601a      	str	r2, [r3, #0]
}
 8005e72:	bf00      	nop
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b085      	sub	sp, #20
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6892      	ldr	r2, [r2, #8]
 8005e94:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6852      	ldr	r2, [r2, #4]
 8005e9e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d103      	bne.n	8005eb2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	1e5a      	subs	r2, r3, #1
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10d      	bne.n	8005f04 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eec:	b672      	cpsid	i
 8005eee:	f383 8811 	msr	BASEPRI, r3
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	f3bf 8f4f 	dsb	sy
 8005efa:	b662      	cpsie	i
 8005efc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005efe:	bf00      	nop
 8005f00:	bf00      	nop
 8005f02:	e7fd      	b.n	8005f00 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8005f04:	f002 fa0a 	bl	800831c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f10:	68f9      	ldr	r1, [r7, #12]
 8005f12:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005f14:	fb01 f303 	mul.w	r3, r1, r3
 8005f18:	441a      	add	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f34:	3b01      	subs	r3, #1
 8005f36:	68f9      	ldr	r1, [r7, #12]
 8005f38:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005f3a:	fb01 f303 	mul.w	r3, r1, r3
 8005f3e:	441a      	add	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	22ff      	movs	r2, #255	@ 0xff
 8005f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	22ff      	movs	r2, #255	@ 0xff
 8005f50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d114      	bne.n	8005f84 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d01a      	beq.n	8005f98 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	3310      	adds	r3, #16
 8005f66:	4618      	mov	r0, r3
 8005f68:	f001 fcc0 	bl	80078ec <xTaskRemoveFromEventList>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d012      	beq.n	8005f98 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f72:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa8 <xQueueGenericReset+0xd4>)
 8005f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	e009      	b.n	8005f98 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	3310      	adds	r3, #16
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7ff feee 	bl	8005d6a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	3324      	adds	r3, #36	@ 0x24
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7ff fee9 	bl	8005d6a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f98:	f002 f9f6 	bl	8008388 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f9c:	2301      	movs	r3, #1
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3710      	adds	r7, #16
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	e000ed04 	.word	0xe000ed04

08005fac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b08e      	sub	sp, #56	@ 0x38
 8005fb0:	af02      	add	r7, sp, #8
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10d      	bne.n	8005fdc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc4:	b672      	cpsid	i
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	b662      	cpsie	i
 8005fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005fd6:	bf00      	nop
 8005fd8:	bf00      	nop
 8005fda:	e7fd      	b.n	8005fd8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10d      	bne.n	8005ffe <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8005fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe6:	b672      	cpsid	i
 8005fe8:	f383 8811 	msr	BASEPRI, r3
 8005fec:	f3bf 8f6f 	isb	sy
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	b662      	cpsie	i
 8005ff6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <xQueueGenericCreateStatic+0x5e>
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <xQueueGenericCreateStatic+0x62>
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <xQueueGenericCreateStatic+0x64>
 800600e:	2300      	movs	r3, #0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10d      	bne.n	8006030 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006018:	b672      	cpsid	i
 800601a:	f383 8811 	msr	BASEPRI, r3
 800601e:	f3bf 8f6f 	isb	sy
 8006022:	f3bf 8f4f 	dsb	sy
 8006026:	b662      	cpsie	i
 8006028:	623b      	str	r3, [r7, #32]
}
 800602a:	bf00      	nop
 800602c:	bf00      	nop
 800602e:	e7fd      	b.n	800602c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d102      	bne.n	800603c <xQueueGenericCreateStatic+0x90>
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <xQueueGenericCreateStatic+0x94>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <xQueueGenericCreateStatic+0x96>
 8006040:	2300      	movs	r3, #0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10d      	bne.n	8006062 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8006046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800604a:	b672      	cpsid	i
 800604c:	f383 8811 	msr	BASEPRI, r3
 8006050:	f3bf 8f6f 	isb	sy
 8006054:	f3bf 8f4f 	dsb	sy
 8006058:	b662      	cpsie	i
 800605a:	61fb      	str	r3, [r7, #28]
}
 800605c:	bf00      	nop
 800605e:	bf00      	nop
 8006060:	e7fd      	b.n	800605e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006062:	2348      	movs	r3, #72	@ 0x48
 8006064:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	2b48      	cmp	r3, #72	@ 0x48
 800606a:	d00d      	beq.n	8006088 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800606c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006070:	b672      	cpsid	i
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	b662      	cpsie	i
 8006080:	61bb      	str	r3, [r7, #24]
}
 8006082:	bf00      	nop
 8006084:	bf00      	nop
 8006086:	e7fd      	b.n	8006084 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006088:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800608e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00d      	beq.n	80060b0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006096:	2201      	movs	r2, #1
 8006098:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800609c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80060a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	4613      	mov	r3, r2
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	68b9      	ldr	r1, [r7, #8]
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 f848 	bl	8006140 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3730      	adds	r7, #48	@ 0x30
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}

080060ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b08a      	sub	sp, #40	@ 0x28
 80060be:	af02      	add	r7, sp, #8
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	60b9      	str	r1, [r7, #8]
 80060c4:	4613      	mov	r3, r2
 80060c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10d      	bne.n	80060ea <xQueueGenericCreate+0x30>
	__asm volatile
 80060ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d2:	b672      	cpsid	i
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	b662      	cpsie	i
 80060e2:	613b      	str	r3, [r7, #16]
}
 80060e4:	bf00      	nop
 80060e6:	bf00      	nop
 80060e8:	e7fd      	b.n	80060e6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d102      	bne.n	80060f6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80060f0:	2300      	movs	r3, #0
 80060f2:	61fb      	str	r3, [r7, #28]
 80060f4:	e004      	b.n	8006100 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	fb02 f303 	mul.w	r3, r2, r3
 80060fe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	3348      	adds	r3, #72	@ 0x48
 8006104:	4618      	mov	r0, r3
 8006106:	f002 fa37 	bl	8008578 <pvPortMalloc>
 800610a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d011      	beq.n	8006136 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	3348      	adds	r3, #72	@ 0x48
 800611a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006124:	79fa      	ldrb	r2, [r7, #7]
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	4613      	mov	r3, r2
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	68b9      	ldr	r1, [r7, #8]
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f000 f805 	bl	8006140 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006136:	69bb      	ldr	r3, [r7, #24]
	}
 8006138:	4618      	mov	r0, r3
 800613a:	3720      	adds	r7, #32
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
 800614c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d103      	bne.n	800615c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	69ba      	ldr	r2, [r7, #24]
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e002      	b.n	8006162 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800616e:	2101      	movs	r1, #1
 8006170:	69b8      	ldr	r0, [r7, #24]
 8006172:	f7ff feaf 	bl	8005ed4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006176:	bf00      	nop
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800617e:	b580      	push	{r7, lr}
 8006180:	b082      	sub	sp, #8
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00e      	beq.n	80061aa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800619e:	2300      	movs	r3, #0
 80061a0:	2200      	movs	r2, #0
 80061a2:	2100      	movs	r1, #0
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f837 	bl	8006218 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80061aa:	bf00      	nop
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b086      	sub	sp, #24
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	4603      	mov	r3, r0
 80061ba:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80061bc:	2301      	movs	r3, #1
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	2300      	movs	r3, #0
 80061c2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80061c4:	79fb      	ldrb	r3, [r7, #7]
 80061c6:	461a      	mov	r2, r3
 80061c8:	6939      	ldr	r1, [r7, #16]
 80061ca:	6978      	ldr	r0, [r7, #20]
 80061cc:	f7ff ff75 	bl	80060ba <xQueueGenericCreate>
 80061d0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80061d2:	68f8      	ldr	r0, [r7, #12]
 80061d4:	f7ff ffd3 	bl	800617e <prvInitialiseMutex>

		return xNewQueue;
 80061d8:	68fb      	ldr	r3, [r7, #12]
	}
 80061da:	4618      	mov	r0, r3
 80061dc:	3718      	adds	r7, #24
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80061e2:	b580      	push	{r7, lr}
 80061e4:	b088      	sub	sp, #32
 80061e6:	af02      	add	r7, sp, #8
 80061e8:	4603      	mov	r3, r0
 80061ea:	6039      	str	r1, [r7, #0]
 80061ec:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80061ee:	2301      	movs	r3, #1
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	2300      	movs	r3, #0
 80061f4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80061f6:	79fb      	ldrb	r3, [r7, #7]
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2200      	movs	r2, #0
 80061fe:	6939      	ldr	r1, [r7, #16]
 8006200:	6978      	ldr	r0, [r7, #20]
 8006202:	f7ff fed3 	bl	8005fac <xQueueGenericCreateStatic>
 8006206:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7ff ffb8 	bl	800617e <prvInitialiseMutex>

		return xNewQueue;
 800620e:	68fb      	ldr	r3, [r7, #12]
	}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b08e      	sub	sp, #56	@ 0x38
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006226:	2300      	movs	r3, #0
 8006228:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10d      	bne.n	8006250 <xQueueGenericSend+0x38>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006238:	b672      	cpsid	i
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	b662      	cpsie	i
 8006248:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800624a:	bf00      	nop
 800624c:	bf00      	nop
 800624e:	e7fd      	b.n	800624c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d103      	bne.n	800625e <xQueueGenericSend+0x46>
 8006256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <xQueueGenericSend+0x4a>
 800625e:	2301      	movs	r3, #1
 8006260:	e000      	b.n	8006264 <xQueueGenericSend+0x4c>
 8006262:	2300      	movs	r3, #0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10d      	bne.n	8006284 <xQueueGenericSend+0x6c>
	__asm volatile
 8006268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626c:	b672      	cpsid	i
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	b662      	cpsie	i
 800627c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800627e:	bf00      	nop
 8006280:	bf00      	nop
 8006282:	e7fd      	b.n	8006280 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	2b02      	cmp	r3, #2
 8006288:	d103      	bne.n	8006292 <xQueueGenericSend+0x7a>
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628e:	2b01      	cmp	r3, #1
 8006290:	d101      	bne.n	8006296 <xQueueGenericSend+0x7e>
 8006292:	2301      	movs	r3, #1
 8006294:	e000      	b.n	8006298 <xQueueGenericSend+0x80>
 8006296:	2300      	movs	r3, #0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10d      	bne.n	80062b8 <xQueueGenericSend+0xa0>
	__asm volatile
 800629c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a0:	b672      	cpsid	i
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	b662      	cpsie	i
 80062b0:	623b      	str	r3, [r7, #32]
}
 80062b2:	bf00      	nop
 80062b4:	bf00      	nop
 80062b6:	e7fd      	b.n	80062b4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062b8:	f001 fce0 	bl	8007c7c <xTaskGetSchedulerState>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d102      	bne.n	80062c8 <xQueueGenericSend+0xb0>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <xQueueGenericSend+0xb4>
 80062c8:	2301      	movs	r3, #1
 80062ca:	e000      	b.n	80062ce <xQueueGenericSend+0xb6>
 80062cc:	2300      	movs	r3, #0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10d      	bne.n	80062ee <xQueueGenericSend+0xd6>
	__asm volatile
 80062d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d6:	b672      	cpsid	i
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	b662      	cpsie	i
 80062e6:	61fb      	str	r3, [r7, #28]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062ee:	f002 f815 	bl	800831c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d302      	bcc.n	8006304 <xQueueGenericSend+0xec>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	2b02      	cmp	r3, #2
 8006302:	d129      	bne.n	8006358 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	68b9      	ldr	r1, [r7, #8]
 8006308:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800630a:	f000 fcd3 	bl	8006cb4 <prvCopyDataToQueue>
 800630e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006314:	2b00      	cmp	r3, #0
 8006316:	d010      	beq.n	800633a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631a:	3324      	adds	r3, #36	@ 0x24
 800631c:	4618      	mov	r0, r3
 800631e:	f001 fae5 	bl	80078ec <xTaskRemoveFromEventList>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d013      	beq.n	8006350 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006328:	4b3f      	ldr	r3, [pc, #252]	@ (8006428 <xQueueGenericSend+0x210>)
 800632a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	e00a      	b.n	8006350 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800633a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633c:	2b00      	cmp	r3, #0
 800633e:	d007      	beq.n	8006350 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006340:	4b39      	ldr	r3, [pc, #228]	@ (8006428 <xQueueGenericSend+0x210>)
 8006342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006346:	601a      	str	r2, [r3, #0]
 8006348:	f3bf 8f4f 	dsb	sy
 800634c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006350:	f002 f81a 	bl	8008388 <vPortExitCritical>
				return pdPASS;
 8006354:	2301      	movs	r3, #1
 8006356:	e063      	b.n	8006420 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d103      	bne.n	8006366 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800635e:	f002 f813 	bl	8008388 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006362:	2300      	movs	r3, #0
 8006364:	e05c      	b.n	8006420 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006368:	2b00      	cmp	r3, #0
 800636a:	d106      	bne.n	800637a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800636c:	f107 0314 	add.w	r3, r7, #20
 8006370:	4618      	mov	r0, r3
 8006372:	f001 fb21 	bl	80079b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006376:	2301      	movs	r3, #1
 8006378:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800637a:	f002 f805 	bl	8008388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800637e:	f001 f8a3 	bl	80074c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006382:	f001 ffcb 	bl	800831c <vPortEnterCritical>
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800638c:	b25b      	sxtb	r3, r3
 800638e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006392:	d103      	bne.n	800639c <xQueueGenericSend+0x184>
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	2200      	movs	r2, #0
 8006398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800639c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063a2:	b25b      	sxtb	r3, r3
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d103      	bne.n	80063b2 <xQueueGenericSend+0x19a>
 80063aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063b2:	f001 ffe9 	bl	8008388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063b6:	1d3a      	adds	r2, r7, #4
 80063b8:	f107 0314 	add.w	r3, r7, #20
 80063bc:	4611      	mov	r1, r2
 80063be:	4618      	mov	r0, r3
 80063c0:	f001 fb10 	bl	80079e4 <xTaskCheckForTimeOut>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d124      	bne.n	8006414 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80063ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80063cc:	f000 fd6a 	bl	8006ea4 <prvIsQueueFull>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d018      	beq.n	8006408 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	3310      	adds	r3, #16
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4611      	mov	r1, r2
 80063de:	4618      	mov	r0, r3
 80063e0:	f001 fa5c 	bl	800789c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80063e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80063e6:	f000 fcf5 	bl	8006dd4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80063ea:	f001 f87b 	bl	80074e4 <xTaskResumeAll>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f47f af7c 	bne.w	80062ee <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80063f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006428 <xQueueGenericSend+0x210>)
 80063f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	e772      	b.n	80062ee <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800640a:	f000 fce3 	bl	8006dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800640e:	f001 f869 	bl	80074e4 <xTaskResumeAll>
 8006412:	e76c      	b.n	80062ee <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006414:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006416:	f000 fcdd 	bl	8006dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800641a:	f001 f863 	bl	80074e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800641e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006420:	4618      	mov	r0, r3
 8006422:	3738      	adds	r7, #56	@ 0x38
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	e000ed04 	.word	0xe000ed04

0800642c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b08e      	sub	sp, #56	@ 0x38
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
 8006438:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10d      	bne.n	8006460 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006448:	b672      	cpsid	i
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	b662      	cpsie	i
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800645a:	bf00      	nop
 800645c:	bf00      	nop
 800645e:	e7fd      	b.n	800645c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <xQueueGenericSendFromISR+0x42>
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646a:	2b00      	cmp	r3, #0
 800646c:	d101      	bne.n	8006472 <xQueueGenericSendFromISR+0x46>
 800646e:	2301      	movs	r3, #1
 8006470:	e000      	b.n	8006474 <xQueueGenericSendFromISR+0x48>
 8006472:	2300      	movs	r3, #0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10d      	bne.n	8006494 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647c:	b672      	cpsid	i
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	b662      	cpsie	i
 800648c:	623b      	str	r3, [r7, #32]
}
 800648e:	bf00      	nop
 8006490:	bf00      	nop
 8006492:	e7fd      	b.n	8006490 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	2b02      	cmp	r3, #2
 8006498:	d103      	bne.n	80064a2 <xQueueGenericSendFromISR+0x76>
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d101      	bne.n	80064a6 <xQueueGenericSendFromISR+0x7a>
 80064a2:	2301      	movs	r3, #1
 80064a4:	e000      	b.n	80064a8 <xQueueGenericSendFromISR+0x7c>
 80064a6:	2300      	movs	r3, #0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10d      	bne.n	80064c8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80064ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b0:	b672      	cpsid	i
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	b662      	cpsie	i
 80064c0:	61fb      	str	r3, [r7, #28]
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064c8:	f002 f810 	bl	80084ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80064cc:	f3ef 8211 	mrs	r2, BASEPRI
 80064d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d4:	b672      	cpsid	i
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	b662      	cpsie	i
 80064e4:	61ba      	str	r2, [r7, #24]
 80064e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80064e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80064ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80064ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d302      	bcc.n	80064fe <xQueueGenericSendFromISR+0xd2>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d12c      	bne.n	8006558 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80064fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006500:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006504:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006508:	683a      	ldr	r2, [r7, #0]
 800650a:	68b9      	ldr	r1, [r7, #8]
 800650c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800650e:	f000 fbd1 	bl	8006cb4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006512:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8006516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651a:	d112      	bne.n	8006542 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006520:	2b00      	cmp	r3, #0
 8006522:	d016      	beq.n	8006552 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006526:	3324      	adds	r3, #36	@ 0x24
 8006528:	4618      	mov	r0, r3
 800652a:	f001 f9df 	bl	80078ec <xTaskRemoveFromEventList>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00e      	beq.n	8006552 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00b      	beq.n	8006552 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	601a      	str	r2, [r3, #0]
 8006540:	e007      	b.n	8006552 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006542:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006546:	3301      	adds	r3, #1
 8006548:	b2db      	uxtb	r3, r3
 800654a:	b25a      	sxtb	r2, r3
 800654c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006552:	2301      	movs	r3, #1
 8006554:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006556:	e001      	b.n	800655c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006558:	2300      	movs	r3, #0
 800655a:	637b      	str	r3, [r7, #52]	@ 0x34
 800655c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006566:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800656a:	4618      	mov	r0, r3
 800656c:	3738      	adds	r7, #56	@ 0x38
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b08e      	sub	sp, #56	@ 0x38
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10d      	bne.n	80065a2 <xQueueGiveFromISR+0x30>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658a:	b672      	cpsid	i
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	b662      	cpsie	i
 800659a:	623b      	str	r3, [r7, #32]
}
 800659c:	bf00      	nop
 800659e:	bf00      	nop
 80065a0:	e7fd      	b.n	800659e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80065a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00d      	beq.n	80065c6 <xQueueGiveFromISR+0x54>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ae:	b672      	cpsid	i
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	b662      	cpsie	i
 80065be:	61fb      	str	r3, [r7, #28]
}
 80065c0:	bf00      	nop
 80065c2:	bf00      	nop
 80065c4:	e7fd      	b.n	80065c2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d103      	bne.n	80065d6 <xQueueGiveFromISR+0x64>
 80065ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <xQueueGiveFromISR+0x68>
 80065d6:	2301      	movs	r3, #1
 80065d8:	e000      	b.n	80065dc <xQueueGiveFromISR+0x6a>
 80065da:	2300      	movs	r3, #0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10d      	bne.n	80065fc <xQueueGiveFromISR+0x8a>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e4:	b672      	cpsid	i
 80065e6:	f383 8811 	msr	BASEPRI, r3
 80065ea:	f3bf 8f6f 	isb	sy
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	b662      	cpsie	i
 80065f4:	61bb      	str	r3, [r7, #24]
}
 80065f6:	bf00      	nop
 80065f8:	bf00      	nop
 80065fa:	e7fd      	b.n	80065f8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065fc:	f001 ff76 	bl	80084ec <vPortValidateInterruptPriority>
	__asm volatile
 8006600:	f3ef 8211 	mrs	r2, BASEPRI
 8006604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006608:	b672      	cpsid	i
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	b662      	cpsie	i
 8006618:	617a      	str	r2, [r7, #20]
 800661a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800661c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800661e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006624:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800662a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800662c:	429a      	cmp	r2, r3
 800662e:	d22b      	bcs.n	8006688 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006640:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006642:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664a:	d112      	bne.n	8006672 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006650:	2b00      	cmp	r3, #0
 8006652:	d016      	beq.n	8006682 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006656:	3324      	adds	r3, #36	@ 0x24
 8006658:	4618      	mov	r0, r3
 800665a:	f001 f947 	bl	80078ec <xTaskRemoveFromEventList>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00e      	beq.n	8006682 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00b      	beq.n	8006682 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2201      	movs	r2, #1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e007      	b.n	8006682 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006672:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006676:	3301      	adds	r3, #1
 8006678:	b2db      	uxtb	r3, r3
 800667a:	b25a      	sxtb	r2, r3
 800667c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006682:	2301      	movs	r3, #1
 8006684:	637b      	str	r3, [r7, #52]	@ 0x34
 8006686:	e001      	b.n	800668c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006688:	2300      	movs	r3, #0
 800668a:	637b      	str	r3, [r7, #52]	@ 0x34
 800668c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f383 8811 	msr	BASEPRI, r3
}
 8006696:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800669a:	4618      	mov	r0, r3
 800669c:	3738      	adds	r7, #56	@ 0x38
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b08c      	sub	sp, #48	@ 0x30
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80066b0:	2300      	movs	r3, #0
 80066b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80066b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d10d      	bne.n	80066da <xQueueReceive+0x36>
	__asm volatile
 80066be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066c2:	b672      	cpsid	i
 80066c4:	f383 8811 	msr	BASEPRI, r3
 80066c8:	f3bf 8f6f 	isb	sy
 80066cc:	f3bf 8f4f 	dsb	sy
 80066d0:	b662      	cpsie	i
 80066d2:	623b      	str	r3, [r7, #32]
}
 80066d4:	bf00      	nop
 80066d6:	bf00      	nop
 80066d8:	e7fd      	b.n	80066d6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d103      	bne.n	80066e8 <xQueueReceive+0x44>
 80066e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d101      	bne.n	80066ec <xQueueReceive+0x48>
 80066e8:	2301      	movs	r3, #1
 80066ea:	e000      	b.n	80066ee <xQueueReceive+0x4a>
 80066ec:	2300      	movs	r3, #0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10d      	bne.n	800670e <xQueueReceive+0x6a>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	b672      	cpsid	i
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	b662      	cpsie	i
 8006706:	61fb      	str	r3, [r7, #28]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800670e:	f001 fab5 	bl	8007c7c <xTaskGetSchedulerState>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d102      	bne.n	800671e <xQueueReceive+0x7a>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <xQueueReceive+0x7e>
 800671e:	2301      	movs	r3, #1
 8006720:	e000      	b.n	8006724 <xQueueReceive+0x80>
 8006722:	2300      	movs	r3, #0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10d      	bne.n	8006744 <xQueueReceive+0xa0>
	__asm volatile
 8006728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672c:	b672      	cpsid	i
 800672e:	f383 8811 	msr	BASEPRI, r3
 8006732:	f3bf 8f6f 	isb	sy
 8006736:	f3bf 8f4f 	dsb	sy
 800673a:	b662      	cpsie	i
 800673c:	61bb      	str	r3, [r7, #24]
}
 800673e:	bf00      	nop
 8006740:	bf00      	nop
 8006742:	e7fd      	b.n	8006740 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006744:	f001 fdea 	bl	800831c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	2b00      	cmp	r3, #0
 8006752:	d01f      	beq.n	8006794 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006758:	f000 fb16 	bl	8006d88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800675c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675e:	1e5a      	subs	r2, r3, #1
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00f      	beq.n	800678c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676e:	3310      	adds	r3, #16
 8006770:	4618      	mov	r0, r3
 8006772:	f001 f8bb 	bl	80078ec <xTaskRemoveFromEventList>
 8006776:	4603      	mov	r3, r0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d007      	beq.n	800678c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800677c:	4b3c      	ldr	r3, [pc, #240]	@ (8006870 <xQueueReceive+0x1cc>)
 800677e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800678c:	f001 fdfc 	bl	8008388 <vPortExitCritical>
				return pdPASS;
 8006790:	2301      	movs	r3, #1
 8006792:	e069      	b.n	8006868 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d103      	bne.n	80067a2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800679a:	f001 fdf5 	bl	8008388 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800679e:	2300      	movs	r3, #0
 80067a0:	e062      	b.n	8006868 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d106      	bne.n	80067b6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067a8:	f107 0310 	add.w	r3, r7, #16
 80067ac:	4618      	mov	r0, r3
 80067ae:	f001 f903 	bl	80079b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067b2:	2301      	movs	r3, #1
 80067b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067b6:	f001 fde7 	bl	8008388 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067ba:	f000 fe85 	bl	80074c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067be:	f001 fdad 	bl	800831c <vPortEnterCritical>
 80067c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067c8:	b25b      	sxtb	r3, r3
 80067ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ce:	d103      	bne.n	80067d8 <xQueueReceive+0x134>
 80067d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067de:	b25b      	sxtb	r3, r3
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d103      	bne.n	80067ee <xQueueReceive+0x14a>
 80067e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067ee:	f001 fdcb 	bl	8008388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067f2:	1d3a      	adds	r2, r7, #4
 80067f4:	f107 0310 	add.w	r3, r7, #16
 80067f8:	4611      	mov	r1, r2
 80067fa:	4618      	mov	r0, r3
 80067fc:	f001 f8f2 	bl	80079e4 <xTaskCheckForTimeOut>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d123      	bne.n	800684e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006806:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006808:	f000 fb36 	bl	8006e78 <prvIsQueueEmpty>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d017      	beq.n	8006842 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006814:	3324      	adds	r3, #36	@ 0x24
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	4611      	mov	r1, r2
 800681a:	4618      	mov	r0, r3
 800681c:	f001 f83e 	bl	800789c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006820:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006822:	f000 fad7 	bl	8006dd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006826:	f000 fe5d 	bl	80074e4 <xTaskResumeAll>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d189      	bne.n	8006744 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006830:	4b0f      	ldr	r3, [pc, #60]	@ (8006870 <xQueueReceive+0x1cc>)
 8006832:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006836:	601a      	str	r2, [r3, #0]
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	e780      	b.n	8006744 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006842:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006844:	f000 fac6 	bl	8006dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006848:	f000 fe4c 	bl	80074e4 <xTaskResumeAll>
 800684c:	e77a      	b.n	8006744 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800684e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006850:	f000 fac0 	bl	8006dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006854:	f000 fe46 	bl	80074e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006858:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800685a:	f000 fb0d 	bl	8006e78 <prvIsQueueEmpty>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	f43f af6f 	beq.w	8006744 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006866:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006868:	4618      	mov	r0, r3
 800686a:	3730      	adds	r7, #48	@ 0x30
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	e000ed04 	.word	0xe000ed04

08006874 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b08e      	sub	sp, #56	@ 0x38
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800687e:	2300      	movs	r3, #0
 8006880:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006886:	2300      	movs	r3, #0
 8006888:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800688a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10d      	bne.n	80068ac <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006894:	b672      	cpsid	i
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	b662      	cpsie	i
 80068a4:	623b      	str	r3, [r7, #32]
}
 80068a6:	bf00      	nop
 80068a8:	bf00      	nop
 80068aa:	e7fd      	b.n	80068a8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80068ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00d      	beq.n	80068d0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80068b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068b8:	b672      	cpsid	i
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	b662      	cpsie	i
 80068c8:	61fb      	str	r3, [r7, #28]
}
 80068ca:	bf00      	nop
 80068cc:	bf00      	nop
 80068ce:	e7fd      	b.n	80068cc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068d0:	f001 f9d4 	bl	8007c7c <xTaskGetSchedulerState>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d102      	bne.n	80068e0 <xQueueSemaphoreTake+0x6c>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <xQueueSemaphoreTake+0x70>
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <xQueueSemaphoreTake+0x72>
 80068e4:	2300      	movs	r3, #0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10d      	bne.n	8006906 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ee:	b672      	cpsid	i
 80068f0:	f383 8811 	msr	BASEPRI, r3
 80068f4:	f3bf 8f6f 	isb	sy
 80068f8:	f3bf 8f4f 	dsb	sy
 80068fc:	b662      	cpsie	i
 80068fe:	61bb      	str	r3, [r7, #24]
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	e7fd      	b.n	8006902 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006906:	f001 fd09 	bl	800831c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800690a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800690c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	2b00      	cmp	r3, #0
 8006914:	d024      	beq.n	8006960 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	1e5a      	subs	r2, r3, #1
 800691a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800691c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800691e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d104      	bne.n	8006930 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006926:	f001 fb73 	bl	8008010 <pvTaskIncrementMutexHeldCount>
 800692a:	4602      	mov	r2, r0
 800692c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00f      	beq.n	8006958 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693a:	3310      	adds	r3, #16
 800693c:	4618      	mov	r0, r3
 800693e:	f000 ffd5 	bl	80078ec <xTaskRemoveFromEventList>
 8006942:	4603      	mov	r3, r0
 8006944:	2b00      	cmp	r3, #0
 8006946:	d007      	beq.n	8006958 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006948:	4b55      	ldr	r3, [pc, #340]	@ (8006aa0 <xQueueSemaphoreTake+0x22c>)
 800694a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006958:	f001 fd16 	bl	8008388 <vPortExitCritical>
				return pdPASS;
 800695c:	2301      	movs	r3, #1
 800695e:	e09a      	b.n	8006a96 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d114      	bne.n	8006990 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00d      	beq.n	8006988 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800696c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006970:	b672      	cpsid	i
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	b662      	cpsie	i
 8006980:	617b      	str	r3, [r7, #20]
}
 8006982:	bf00      	nop
 8006984:	bf00      	nop
 8006986:	e7fd      	b.n	8006984 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006988:	f001 fcfe 	bl	8008388 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800698c:	2300      	movs	r3, #0
 800698e:	e082      	b.n	8006a96 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006992:	2b00      	cmp	r3, #0
 8006994:	d106      	bne.n	80069a4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006996:	f107 030c 	add.w	r3, r7, #12
 800699a:	4618      	mov	r0, r3
 800699c:	f001 f80c 	bl	80079b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069a0:	2301      	movs	r3, #1
 80069a2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069a4:	f001 fcf0 	bl	8008388 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069a8:	f000 fd8e 	bl	80074c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069ac:	f001 fcb6 	bl	800831c <vPortEnterCritical>
 80069b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069b6:	b25b      	sxtb	r3, r3
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069bc:	d103      	bne.n	80069c6 <xQueueSemaphoreTake+0x152>
 80069be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069cc:	b25b      	sxtb	r3, r3
 80069ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d2:	d103      	bne.n	80069dc <xQueueSemaphoreTake+0x168>
 80069d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069dc:	f001 fcd4 	bl	8008388 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80069e0:	463a      	mov	r2, r7
 80069e2:	f107 030c 	add.w	r3, r7, #12
 80069e6:	4611      	mov	r1, r2
 80069e8:	4618      	mov	r0, r3
 80069ea:	f000 fffb 	bl	80079e4 <xTaskCheckForTimeOut>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d132      	bne.n	8006a5a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80069f6:	f000 fa3f 	bl	8006e78 <prvIsQueueEmpty>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d026      	beq.n	8006a4e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d109      	bne.n	8006a1c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006a08:	f001 fc88 	bl	800831c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	4618      	mov	r0, r3
 8006a12:	f001 f951 	bl	8007cb8 <xTaskPriorityInherit>
 8006a16:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006a18:	f001 fcb6 	bl	8008388 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a1e:	3324      	adds	r3, #36	@ 0x24
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	4611      	mov	r1, r2
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 ff39 	bl	800789c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a2c:	f000 f9d2 	bl	8006dd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a30:	f000 fd58 	bl	80074e4 <xTaskResumeAll>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f47f af65 	bne.w	8006906 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8006a3c:	4b18      	ldr	r3, [pc, #96]	@ (8006aa0 <xQueueSemaphoreTake+0x22c>)
 8006a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a42:	601a      	str	r2, [r3, #0]
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	e75b      	b.n	8006906 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006a4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a50:	f000 f9c0 	bl	8006dd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a54:	f000 fd46 	bl	80074e4 <xTaskResumeAll>
 8006a58:	e755      	b.n	8006906 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006a5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a5c:	f000 f9ba 	bl	8006dd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a60:	f000 fd40 	bl	80074e4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a66:	f000 fa07 	bl	8006e78 <prvIsQueueEmpty>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f43f af4a 	beq.w	8006906 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00d      	beq.n	8006a94 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8006a78:	f001 fc50 	bl	800831c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006a7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a7e:	f000 f901 	bl	8006c84 <prvGetDisinheritPriorityAfterTimeout>
 8006a82:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f001 fa20 	bl	8007ed0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006a90:	f001 fc7a 	bl	8008388 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3738      	adds	r7, #56	@ 0x38
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	e000ed04 	.word	0xe000ed04

08006aa4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08e      	sub	sp, #56	@ 0x38
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10d      	bne.n	8006ad6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abe:	b672      	cpsid	i
 8006ac0:	f383 8811 	msr	BASEPRI, r3
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	f3bf 8f4f 	dsb	sy
 8006acc:	b662      	cpsie	i
 8006ace:	623b      	str	r3, [r7, #32]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d103      	bne.n	8006ae4 <xQueueReceiveFromISR+0x40>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <xQueueReceiveFromISR+0x44>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e000      	b.n	8006aea <xQueueReceiveFromISR+0x46>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10d      	bne.n	8006b0a <xQueueReceiveFromISR+0x66>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af2:	b672      	cpsid	i
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	b662      	cpsie	i
 8006b02:	61fb      	str	r3, [r7, #28]
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	e7fd      	b.n	8006b06 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b0a:	f001 fcef 	bl	80084ec <vPortValidateInterruptPriority>
	__asm volatile
 8006b0e:	f3ef 8211 	mrs	r2, BASEPRI
 8006b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b16:	b672      	cpsid	i
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	b662      	cpsie	i
 8006b26:	61ba      	str	r2, [r7, #24]
 8006b28:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006b2a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b32:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d02f      	beq.n	8006b9a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b44:	68b9      	ldr	r1, [r7, #8]
 8006b46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b48:	f000 f91e 	bl	8006d88 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4e:	1e5a      	subs	r2, r3, #1
 8006b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b52:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006b54:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b5c:	d112      	bne.n	8006b84 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d016      	beq.n	8006b94 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	3310      	adds	r3, #16
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f000 febe 	bl	80078ec <xTaskRemoveFromEventList>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00e      	beq.n	8006b94 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00b      	beq.n	8006b94 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	e007      	b.n	8006b94 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b88:	3301      	adds	r3, #1
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	b25a      	sxtb	r2, r3
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006b94:	2301      	movs	r3, #1
 8006b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b98:	e001      	b.n	8006b9e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f383 8811 	msr	BASEPRI, r3
}
 8006ba8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006baa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3738      	adds	r7, #56	@ 0x38
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10d      	bne.n	8006bde <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc6:	b672      	cpsid	i
 8006bc8:	f383 8811 	msr	BASEPRI, r3
 8006bcc:	f3bf 8f6f 	isb	sy
 8006bd0:	f3bf 8f4f 	dsb	sy
 8006bd4:	b662      	cpsie	i
 8006bd6:	60bb      	str	r3, [r7, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8006bde:	f001 fb9d 	bl	800831c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006be8:	f001 fbce 	bl	8008388 <vPortExitCritical>

	return uxReturn;
 8006bec:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b087      	sub	sp, #28
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10d      	bne.n	8006c24 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	b672      	cpsid	i
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	b662      	cpsie	i
 8006c1c:	60fb      	str	r3, [r7, #12]
}
 8006c1e:	bf00      	nop
 8006c20:	bf00      	nop
 8006c22:	e7fd      	b.n	8006c20 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c28:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006c2a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	371c      	adds	r7, #28
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d10d      	bne.n	8006c66 <vQueueDelete+0x2e>
	__asm volatile
 8006c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4e:	b672      	cpsid	i
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	b662      	cpsie	i
 8006c5e:	60bb      	str	r3, [r7, #8]
}
 8006c60:	bf00      	nop
 8006c62:	bf00      	nop
 8006c64:	e7fd      	b.n	8006c62 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 f934 	bl	8006ed4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d102      	bne.n	8006c7c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f001 fd4c 	bl	8008714 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006c7c:	bf00      	nop
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d006      	beq.n	8006ca2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f1c3 0307 	rsb	r3, r3, #7
 8006c9e:	60fb      	str	r3, [r7, #12]
 8006ca0:	e001      	b.n	8006ca6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
	}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b086      	sub	sp, #24
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10d      	bne.n	8006cee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d14d      	bne.n	8006d76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f001 f86a 	bl	8007db8 <xTaskPriorityDisinherit>
 8006ce4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	609a      	str	r2, [r3, #8]
 8006cec:	e043      	b.n	8006d76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d119      	bne.n	8006d28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6858      	ldr	r0, [r3, #4]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	68b9      	ldr	r1, [r7, #8]
 8006d00:	f008 fecf 	bl	800faa2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	441a      	add	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d32b      	bcc.n	8006d76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	605a      	str	r2, [r3, #4]
 8006d26:	e026      	b.n	8006d76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	68d8      	ldr	r0, [r3, #12]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d30:	461a      	mov	r2, r3
 8006d32:	68b9      	ldr	r1, [r7, #8]
 8006d34:	f008 feb5 	bl	800faa2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	68da      	ldr	r2, [r3, #12]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d40:	425b      	negs	r3, r3
 8006d42:	441a      	add	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	68da      	ldr	r2, [r3, #12]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d207      	bcs.n	8006d64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	689a      	ldr	r2, [r3, #8]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d5c:	425b      	negs	r3, r3
 8006d5e:	441a      	add	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d105      	bne.n	8006d76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	3b01      	subs	r3, #1
 8006d74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006d7e:	697b      	ldr	r3, [r7, #20]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3718      	adds	r7, #24
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d018      	beq.n	8006dcc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da2:	441a      	add	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68da      	ldr	r2, [r3, #12]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d303      	bcc.n	8006dbc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68d9      	ldr	r1, [r3, #12]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	6838      	ldr	r0, [r7, #0]
 8006dc8:	f008 fe6b 	bl	800faa2 <memcpy>
	}
}
 8006dcc:	bf00      	nop
 8006dce:	3708      	adds	r7, #8
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006ddc:	f001 fa9e 	bl	800831c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006de6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006de8:	e011      	b.n	8006e0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d012      	beq.n	8006e18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	3324      	adds	r3, #36	@ 0x24
 8006df6:	4618      	mov	r0, r3
 8006df8:	f000 fd78 	bl	80078ec <xTaskRemoveFromEventList>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e02:	f000 fe57 	bl	8007ab4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dce9      	bgt.n	8006dea <prvUnlockQueue+0x16>
 8006e16:	e000      	b.n	8006e1a <prvUnlockQueue+0x46>
					break;
 8006e18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	22ff      	movs	r2, #255	@ 0xff
 8006e1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006e22:	f001 fab1 	bl	8008388 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e26:	f001 fa79 	bl	800831c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e32:	e011      	b.n	8006e58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d012      	beq.n	8006e62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3310      	adds	r3, #16
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 fd53 	bl	80078ec <xTaskRemoveFromEventList>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d001      	beq.n	8006e50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e4c:	f000 fe32 	bl	8007ab4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e50:	7bbb      	ldrb	r3, [r7, #14]
 8006e52:	3b01      	subs	r3, #1
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	dce9      	bgt.n	8006e34 <prvUnlockQueue+0x60>
 8006e60:	e000      	b.n	8006e64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	22ff      	movs	r2, #255	@ 0xff
 8006e68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006e6c:	f001 fa8c 	bl	8008388 <vPortExitCritical>
}
 8006e70:	bf00      	nop
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e80:	f001 fa4c 	bl	800831c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d102      	bne.n	8006e92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	60fb      	str	r3, [r7, #12]
 8006e90:	e001      	b.n	8006e96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e92:	2300      	movs	r3, #0
 8006e94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e96:	f001 fa77 	bl	8008388 <vPortExitCritical>

	return xReturn;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eac:	f001 fa36 	bl	800831c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d102      	bne.n	8006ec2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	60fb      	str	r3, [r7, #12]
 8006ec0:	e001      	b.n	8006ec6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ec6:	f001 fa5f 	bl	8008388 <vPortExitCritical>

	return xReturn;
 8006eca:	68fb      	ldr	r3, [r7, #12]
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3710      	adds	r7, #16
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006edc:	2300      	movs	r3, #0
 8006ede:	60fb      	str	r3, [r7, #12]
 8006ee0:	e016      	b.n	8006f10 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006ee2:	4a10      	ldr	r2, [pc, #64]	@ (8006f24 <vQueueUnregisterQueue+0x50>)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	00db      	lsls	r3, r3, #3
 8006ee8:	4413      	add	r3, r2
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d10b      	bne.n	8006f0a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8006f24 <vQueueUnregisterQueue+0x50>)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006efc:	4a09      	ldr	r2, [pc, #36]	@ (8006f24 <vQueueUnregisterQueue+0x50>)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	00db      	lsls	r3, r3, #3
 8006f02:	4413      	add	r3, r2
 8006f04:	2200      	movs	r2, #0
 8006f06:	605a      	str	r2, [r3, #4]
				break;
 8006f08:	e006      	b.n	8006f18 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	60fb      	str	r3, [r7, #12]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2b07      	cmp	r3, #7
 8006f14:	d9e5      	bls.n	8006ee2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006f16:	bf00      	nop
 8006f18:	bf00      	nop
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	20005ebc 	.word	0x20005ebc

08006f28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b08e      	sub	sp, #56	@ 0x38
 8006f2c:	af04      	add	r7, sp, #16
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	607a      	str	r2, [r7, #4]
 8006f34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10d      	bne.n	8006f58 <xTaskCreateStatic+0x30>
	__asm volatile
 8006f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f40:	b672      	cpsid	i
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	b662      	cpsie	i
 8006f50:	623b      	str	r3, [r7, #32]
}
 8006f52:	bf00      	nop
 8006f54:	bf00      	nop
 8006f56:	e7fd      	b.n	8006f54 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10d      	bne.n	8006f7a <xTaskCreateStatic+0x52>
	__asm volatile
 8006f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f62:	b672      	cpsid	i
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	b662      	cpsie	i
 8006f72:	61fb      	str	r3, [r7, #28]
}
 8006f74:	bf00      	nop
 8006f76:	bf00      	nop
 8006f78:	e7fd      	b.n	8006f76 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f7a:	2354      	movs	r3, #84	@ 0x54
 8006f7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b54      	cmp	r3, #84	@ 0x54
 8006f82:	d00d      	beq.n	8006fa0 <xTaskCreateStatic+0x78>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f88:	b672      	cpsid	i
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	b662      	cpsie	i
 8006f98:	61bb      	str	r3, [r7, #24]
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	e7fd      	b.n	8006f9c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006fa0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01e      	beq.n	8006fe6 <xTaskCreateStatic+0xbe>
 8006fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01b      	beq.n	8006fe6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fb6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fba:	2202      	movs	r2, #2
 8006fbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	9303      	str	r3, [sp, #12]
 8006fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc6:	9302      	str	r3, [sp, #8]
 8006fc8:	f107 0314 	add.w	r3, r7, #20
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	68b9      	ldr	r1, [r7, #8]
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f000 f850 	bl	800707e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006fde:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006fe0:	f000 f8d8 	bl	8007194 <prvAddNewTaskToReadyList>
 8006fe4:	e001      	b.n	8006fea <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006fea:	697b      	ldr	r3, [r7, #20]
	}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3728      	adds	r7, #40	@ 0x28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b08c      	sub	sp, #48	@ 0x30
 8006ff8:	af04      	add	r7, sp, #16
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	60b9      	str	r1, [r7, #8]
 8006ffe:	603b      	str	r3, [r7, #0]
 8007000:	4613      	mov	r3, r2
 8007002:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007004:	88fb      	ldrh	r3, [r7, #6]
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	4618      	mov	r0, r3
 800700a:	f001 fab5 	bl	8008578 <pvPortMalloc>
 800700e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00e      	beq.n	8007034 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007016:	2054      	movs	r0, #84	@ 0x54
 8007018:	f001 faae 	bl	8008578 <pvPortMalloc>
 800701c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d003      	beq.n	800702c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	631a      	str	r2, [r3, #48]	@ 0x30
 800702a:	e005      	b.n	8007038 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800702c:	6978      	ldr	r0, [r7, #20]
 800702e:	f001 fb71 	bl	8008714 <vPortFree>
 8007032:	e001      	b.n	8007038 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007034:	2300      	movs	r3, #0
 8007036:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d017      	beq.n	800706e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007046:	88fa      	ldrh	r2, [r7, #6]
 8007048:	2300      	movs	r3, #0
 800704a:	9303      	str	r3, [sp, #12]
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	9302      	str	r3, [sp, #8]
 8007050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007052:	9301      	str	r3, [sp, #4]
 8007054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	68b9      	ldr	r1, [r7, #8]
 800705c:	68f8      	ldr	r0, [r7, #12]
 800705e:	f000 f80e 	bl	800707e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007062:	69f8      	ldr	r0, [r7, #28]
 8007064:	f000 f896 	bl	8007194 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007068:	2301      	movs	r3, #1
 800706a:	61bb      	str	r3, [r7, #24]
 800706c:	e002      	b.n	8007074 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800706e:	f04f 33ff 	mov.w	r3, #4294967295
 8007072:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007074:	69bb      	ldr	r3, [r7, #24]
	}
 8007076:	4618      	mov	r0, r3
 8007078:	3720      	adds	r7, #32
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b088      	sub	sp, #32
 8007082:	af00      	add	r7, sp, #0
 8007084:	60f8      	str	r0, [r7, #12]
 8007086:	60b9      	str	r1, [r7, #8]
 8007088:	607a      	str	r2, [r7, #4]
 800708a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800708c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007090:	6879      	ldr	r1, [r7, #4]
 8007092:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007096:	440b      	add	r3, r1
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	4413      	add	r3, r2
 800709c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	f023 0307 	bic.w	r3, r3, #7
 80070a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00d      	beq.n	80070cc <prvInitialiseNewTask+0x4e>
	__asm volatile
 80070b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b4:	b672      	cpsid	i
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	b662      	cpsie	i
 80070c4:	617b      	str	r3, [r7, #20]
}
 80070c6:	bf00      	nop
 80070c8:	bf00      	nop
 80070ca:	e7fd      	b.n	80070c8 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d01f      	beq.n	8007112 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070d2:	2300      	movs	r3, #0
 80070d4:	61fb      	str	r3, [r7, #28]
 80070d6:	e012      	b.n	80070fe <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	4413      	add	r3, r2
 80070de:	7819      	ldrb	r1, [r3, #0]
 80070e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	4413      	add	r3, r2
 80070e6:	3334      	adds	r3, #52	@ 0x34
 80070e8:	460a      	mov	r2, r1
 80070ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	4413      	add	r3, r2
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d006      	beq.n	8007106 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	3301      	adds	r3, #1
 80070fc:	61fb      	str	r3, [r7, #28]
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	2b0f      	cmp	r3, #15
 8007102:	d9e9      	bls.n	80070d8 <prvInitialiseNewTask+0x5a>
 8007104:	e000      	b.n	8007108 <prvInitialiseNewTask+0x8a>
			{
				break;
 8007106:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710a:	2200      	movs	r2, #0
 800710c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007110:	e003      	b.n	800711a <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711c:	2b06      	cmp	r3, #6
 800711e:	d901      	bls.n	8007124 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007120:	2306      	movs	r3, #6
 8007122:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007128:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800712e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007132:	2200      	movs	r2, #0
 8007134:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	3304      	adds	r3, #4
 800713a:	4618      	mov	r0, r3
 800713c:	f7fe fe35 	bl	8005daa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007142:	3318      	adds	r3, #24
 8007144:	4618      	mov	r0, r3
 8007146:	f7fe fe30 	bl	8005daa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800714a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800714e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007152:	f1c3 0207 	rsb	r2, r3, #7
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800715a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800715e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	2200      	movs	r2, #0
 8007164:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007168:	2200      	movs	r2, #0
 800716a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	68f9      	ldr	r1, [r7, #12]
 8007172:	69b8      	ldr	r0, [r7, #24]
 8007174:	f000 ffc6 	bl	8008104 <pxPortInitialiseStack>
 8007178:	4602      	mov	r2, r0
 800717a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800717e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007180:	2b00      	cmp	r3, #0
 8007182:	d002      	beq.n	800718a <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007188:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800718a:	bf00      	nop
 800718c:	3720      	adds	r7, #32
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b082      	sub	sp, #8
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800719c:	f001 f8be 	bl	800831c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071a0:	4b2a      	ldr	r3, [pc, #168]	@ (800724c <prvAddNewTaskToReadyList+0xb8>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3301      	adds	r3, #1
 80071a6:	4a29      	ldr	r2, [pc, #164]	@ (800724c <prvAddNewTaskToReadyList+0xb8>)
 80071a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071aa:	4b29      	ldr	r3, [pc, #164]	@ (8007250 <prvAddNewTaskToReadyList+0xbc>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d109      	bne.n	80071c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80071b2:	4a27      	ldr	r2, [pc, #156]	@ (8007250 <prvAddNewTaskToReadyList+0xbc>)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80071b8:	4b24      	ldr	r3, [pc, #144]	@ (800724c <prvAddNewTaskToReadyList+0xb8>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d110      	bne.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80071c0:	f000 fc9c 	bl	8007afc <prvInitialiseTaskLists>
 80071c4:	e00d      	b.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80071c6:	4b23      	ldr	r3, [pc, #140]	@ (8007254 <prvAddNewTaskToReadyList+0xc0>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d109      	bne.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80071ce:	4b20      	ldr	r3, [pc, #128]	@ (8007250 <prvAddNewTaskToReadyList+0xbc>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d8:	429a      	cmp	r2, r3
 80071da:	d802      	bhi.n	80071e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80071dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007250 <prvAddNewTaskToReadyList+0xbc>)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80071e2:	4b1d      	ldr	r3, [pc, #116]	@ (8007258 <prvAddNewTaskToReadyList+0xc4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a1b      	ldr	r2, [pc, #108]	@ (8007258 <prvAddNewTaskToReadyList+0xc4>)
 80071ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	2201      	movs	r2, #1
 80071f2:	409a      	lsls	r2, r3
 80071f4:	4b19      	ldr	r3, [pc, #100]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	4a18      	ldr	r2, [pc, #96]	@ (800725c <prvAddNewTaskToReadyList+0xc8>)
 80071fc:	6013      	str	r3, [r2, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007202:	4613      	mov	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4a15      	ldr	r2, [pc, #84]	@ (8007260 <prvAddNewTaskToReadyList+0xcc>)
 800720c:	441a      	add	r2, r3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	3304      	adds	r3, #4
 8007212:	4619      	mov	r1, r3
 8007214:	4610      	mov	r0, r2
 8007216:	f7fe fdd5 	bl	8005dc4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800721a:	f001 f8b5 	bl	8008388 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800721e:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <prvAddNewTaskToReadyList+0xc0>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00e      	beq.n	8007244 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007226:	4b0a      	ldr	r3, [pc, #40]	@ (8007250 <prvAddNewTaskToReadyList+0xbc>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007230:	429a      	cmp	r2, r3
 8007232:	d207      	bcs.n	8007244 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007234:	4b0b      	ldr	r3, [pc, #44]	@ (8007264 <prvAddNewTaskToReadyList+0xd0>)
 8007236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800723a:	601a      	str	r2, [r3, #0]
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007244:	bf00      	nop
 8007246:	3708      	adds	r7, #8
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	20005ffc 	.word	0x20005ffc
 8007250:	20005efc 	.word	0x20005efc
 8007254:	20006008 	.word	0x20006008
 8007258:	20006018 	.word	0x20006018
 800725c:	20006004 	.word	0x20006004
 8007260:	20005f00 	.word	0x20005f00
 8007264:	e000ed04 	.word	0xe000ed04

08007268 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007270:	f001 f854 	bl	800831c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d102      	bne.n	8007280 <vTaskDelete+0x18>
 800727a:	4b3a      	ldr	r3, [pc, #232]	@ (8007364 <vTaskDelete+0xfc>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	e000      	b.n	8007282 <vTaskDelete+0x1a>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	3304      	adds	r3, #4
 8007288:	4618      	mov	r0, r3
 800728a:	f7fe fdf8 	bl	8005e7e <uxListRemove>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d115      	bne.n	80072c0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007298:	4933      	ldr	r1, [pc, #204]	@ (8007368 <vTaskDelete+0x100>)
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10a      	bne.n	80072c0 <vTaskDelete+0x58>
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ae:	2201      	movs	r2, #1
 80072b0:	fa02 f303 	lsl.w	r3, r2, r3
 80072b4:	43da      	mvns	r2, r3
 80072b6:	4b2d      	ldr	r3, [pc, #180]	@ (800736c <vTaskDelete+0x104>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4013      	ands	r3, r2
 80072bc:	4a2b      	ldr	r2, [pc, #172]	@ (800736c <vTaskDelete+0x104>)
 80072be:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d004      	beq.n	80072d2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	3318      	adds	r3, #24
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7fe fdd6 	bl	8005e7e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80072d2:	4b27      	ldr	r3, [pc, #156]	@ (8007370 <vTaskDelete+0x108>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	3301      	adds	r3, #1
 80072d8:	4a25      	ldr	r2, [pc, #148]	@ (8007370 <vTaskDelete+0x108>)
 80072da:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80072dc:	4b21      	ldr	r3, [pc, #132]	@ (8007364 <vTaskDelete+0xfc>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d10b      	bne.n	80072fe <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	3304      	adds	r3, #4
 80072ea:	4619      	mov	r1, r3
 80072ec:	4821      	ldr	r0, [pc, #132]	@ (8007374 <vTaskDelete+0x10c>)
 80072ee:	f7fe fd69 	bl	8005dc4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80072f2:	4b21      	ldr	r3, [pc, #132]	@ (8007378 <vTaskDelete+0x110>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3301      	adds	r3, #1
 80072f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007378 <vTaskDelete+0x110>)
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	e009      	b.n	8007312 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80072fe:	4b1f      	ldr	r3, [pc, #124]	@ (800737c <vTaskDelete+0x114>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3b01      	subs	r3, #1
 8007304:	4a1d      	ldr	r2, [pc, #116]	@ (800737c <vTaskDelete+0x114>)
 8007306:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 fc65 	bl	8007bd8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800730e:	f000 fc95 	bl	8007c3c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8007312:	f001 f839 	bl	8008388 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007316:	4b1a      	ldr	r3, [pc, #104]	@ (8007380 <vTaskDelete+0x118>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d01e      	beq.n	800735c <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800731e:	4b11      	ldr	r3, [pc, #68]	@ (8007364 <vTaskDelete+0xfc>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	429a      	cmp	r2, r3
 8007326:	d119      	bne.n	800735c <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007328:	4b16      	ldr	r3, [pc, #88]	@ (8007384 <vTaskDelete+0x11c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00d      	beq.n	800734c <vTaskDelete+0xe4>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	b672      	cpsid	i
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	b662      	cpsie	i
 8007344:	60bb      	str	r3, [r7, #8]
}
 8007346:	bf00      	nop
 8007348:	bf00      	nop
 800734a:	e7fd      	b.n	8007348 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800734c:	4b0e      	ldr	r3, [pc, #56]	@ (8007388 <vTaskDelete+0x120>)
 800734e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007352:	601a      	str	r2, [r3, #0]
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800735c:	bf00      	nop
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	20005efc 	.word	0x20005efc
 8007368:	20005f00 	.word	0x20005f00
 800736c:	20006004 	.word	0x20006004
 8007370:	20006018 	.word	0x20006018
 8007374:	20005fd0 	.word	0x20005fd0
 8007378:	20005fe4 	.word	0x20005fe4
 800737c:	20005ffc 	.word	0x20005ffc
 8007380:	20006008 	.word	0x20006008
 8007384:	20006024 	.word	0x20006024
 8007388:	e000ed04 	.word	0xe000ed04

0800738c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007394:	2300      	movs	r3, #0
 8007396:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d01a      	beq.n	80073d4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800739e:	4b15      	ldr	r3, [pc, #84]	@ (80073f4 <vTaskDelay+0x68>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00d      	beq.n	80073c2 <vTaskDelay+0x36>
	__asm volatile
 80073a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073aa:	b672      	cpsid	i
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	b662      	cpsie	i
 80073ba:	60bb      	str	r3, [r7, #8]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <vTaskDelay+0x32>
			vTaskSuspendAll();
 80073c2:	f000 f881 	bl	80074c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073c6:	2100      	movs	r1, #0
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fe35 	bl	8008038 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80073ce:	f000 f889 	bl	80074e4 <xTaskResumeAll>
 80073d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d107      	bne.n	80073ea <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80073da:	4b07      	ldr	r3, [pc, #28]	@ (80073f8 <vTaskDelay+0x6c>)
 80073dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073ea:	bf00      	nop
 80073ec:	3710      	adds	r7, #16
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	20006024 	.word	0x20006024
 80073f8:	e000ed04 	.word	0xe000ed04

080073fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b08a      	sub	sp, #40	@ 0x28
 8007400:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007402:	2300      	movs	r3, #0
 8007404:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007406:	2300      	movs	r3, #0
 8007408:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800740a:	463a      	mov	r2, r7
 800740c:	1d39      	adds	r1, r7, #4
 800740e:	f107 0308 	add.w	r3, r7, #8
 8007412:	4618      	mov	r0, r3
 8007414:	f7f9 f8dc 	bl	80005d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007418:	6839      	ldr	r1, [r7, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	9202      	str	r2, [sp, #8]
 8007420:	9301      	str	r3, [sp, #4]
 8007422:	2300      	movs	r3, #0
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	2300      	movs	r3, #0
 8007428:	460a      	mov	r2, r1
 800742a:	4921      	ldr	r1, [pc, #132]	@ (80074b0 <vTaskStartScheduler+0xb4>)
 800742c:	4821      	ldr	r0, [pc, #132]	@ (80074b4 <vTaskStartScheduler+0xb8>)
 800742e:	f7ff fd7b 	bl	8006f28 <xTaskCreateStatic>
 8007432:	4603      	mov	r3, r0
 8007434:	4a20      	ldr	r2, [pc, #128]	@ (80074b8 <vTaskStartScheduler+0xbc>)
 8007436:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007438:	4b1f      	ldr	r3, [pc, #124]	@ (80074b8 <vTaskStartScheduler+0xbc>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007440:	2301      	movs	r3, #1
 8007442:	617b      	str	r3, [r7, #20]
 8007444:	e001      	b.n	800744a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007446:	2300      	movs	r3, #0
 8007448:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d118      	bne.n	8007482 <vTaskStartScheduler+0x86>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007454:	b672      	cpsid	i
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	b662      	cpsie	i
 8007464:	613b      	str	r3, [r7, #16]
}
 8007466:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007468:	4b14      	ldr	r3, [pc, #80]	@ (80074bc <vTaskStartScheduler+0xc0>)
 800746a:	f04f 32ff 	mov.w	r2, #4294967295
 800746e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007470:	4b13      	ldr	r3, [pc, #76]	@ (80074c0 <vTaskStartScheduler+0xc4>)
 8007472:	2201      	movs	r2, #1
 8007474:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007476:	4b13      	ldr	r3, [pc, #76]	@ (80074c4 <vTaskStartScheduler+0xc8>)
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800747c:	f000 fed0 	bl	8008220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007480:	e011      	b.n	80074a6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007488:	d10d      	bne.n	80074a6 <vTaskStartScheduler+0xaa>
	__asm volatile
 800748a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748e:	b672      	cpsid	i
 8007490:	f383 8811 	msr	BASEPRI, r3
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	b662      	cpsie	i
 800749e:	60fb      	str	r3, [r7, #12]
}
 80074a0:	bf00      	nop
 80074a2:	bf00      	nop
 80074a4:	e7fd      	b.n	80074a2 <vTaskStartScheduler+0xa6>
}
 80074a6:	bf00      	nop
 80074a8:	3718      	adds	r7, #24
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	08010840 	.word	0x08010840
 80074b4:	08007acd 	.word	0x08007acd
 80074b8:	20006020 	.word	0x20006020
 80074bc:	2000601c 	.word	0x2000601c
 80074c0:	20006008 	.word	0x20006008
 80074c4:	20006000 	.word	0x20006000

080074c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074c8:	b480      	push	{r7}
 80074ca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80074cc:	4b04      	ldr	r3, [pc, #16]	@ (80074e0 <vTaskSuspendAll+0x18>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3301      	adds	r3, #1
 80074d2:	4a03      	ldr	r2, [pc, #12]	@ (80074e0 <vTaskSuspendAll+0x18>)
 80074d4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80074d6:	bf00      	nop
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	20006024 	.word	0x20006024

080074e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80074ee:	2300      	movs	r3, #0
 80074f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80074f2:	4b43      	ldr	r3, [pc, #268]	@ (8007600 <xTaskResumeAll+0x11c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10d      	bne.n	8007516 <xTaskResumeAll+0x32>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fe:	b672      	cpsid	i
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	b662      	cpsie	i
 800750e:	603b      	str	r3, [r7, #0]
}
 8007510:	bf00      	nop
 8007512:	bf00      	nop
 8007514:	e7fd      	b.n	8007512 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007516:	f000 ff01 	bl	800831c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800751a:	4b39      	ldr	r3, [pc, #228]	@ (8007600 <xTaskResumeAll+0x11c>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3b01      	subs	r3, #1
 8007520:	4a37      	ldr	r2, [pc, #220]	@ (8007600 <xTaskResumeAll+0x11c>)
 8007522:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007524:	4b36      	ldr	r3, [pc, #216]	@ (8007600 <xTaskResumeAll+0x11c>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d161      	bne.n	80075f0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800752c:	4b35      	ldr	r3, [pc, #212]	@ (8007604 <xTaskResumeAll+0x120>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d05d      	beq.n	80075f0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007534:	e02e      	b.n	8007594 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007536:	4b34      	ldr	r3, [pc, #208]	@ (8007608 <xTaskResumeAll+0x124>)
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3318      	adds	r3, #24
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe fc9b 	bl	8005e7e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	3304      	adds	r3, #4
 800754c:	4618      	mov	r0, r3
 800754e:	f7fe fc96 	bl	8005e7e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007556:	2201      	movs	r2, #1
 8007558:	409a      	lsls	r2, r3
 800755a:	4b2c      	ldr	r3, [pc, #176]	@ (800760c <xTaskResumeAll+0x128>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4313      	orrs	r3, r2
 8007560:	4a2a      	ldr	r2, [pc, #168]	@ (800760c <xTaskResumeAll+0x128>)
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007568:	4613      	mov	r3, r2
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4413      	add	r3, r2
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	4a27      	ldr	r2, [pc, #156]	@ (8007610 <xTaskResumeAll+0x12c>)
 8007572:	441a      	add	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3304      	adds	r3, #4
 8007578:	4619      	mov	r1, r3
 800757a:	4610      	mov	r0, r2
 800757c:	f7fe fc22 	bl	8005dc4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007584:	4b23      	ldr	r3, [pc, #140]	@ (8007614 <xTaskResumeAll+0x130>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758a:	429a      	cmp	r2, r3
 800758c:	d302      	bcc.n	8007594 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800758e:	4b22      	ldr	r3, [pc, #136]	@ (8007618 <xTaskResumeAll+0x134>)
 8007590:	2201      	movs	r2, #1
 8007592:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007594:	4b1c      	ldr	r3, [pc, #112]	@ (8007608 <xTaskResumeAll+0x124>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1cc      	bne.n	8007536 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d001      	beq.n	80075a6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075a2:	f000 fb4b 	bl	8007c3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80075a6:	4b1d      	ldr	r3, [pc, #116]	@ (800761c <xTaskResumeAll+0x138>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d010      	beq.n	80075d4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075b2:	f000 f859 	bl	8007668 <xTaskIncrementTick>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d002      	beq.n	80075c2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80075bc:	4b16      	ldr	r3, [pc, #88]	@ (8007618 <xTaskResumeAll+0x134>)
 80075be:	2201      	movs	r2, #1
 80075c0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d1f1      	bne.n	80075b2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80075ce:	4b13      	ldr	r3, [pc, #76]	@ (800761c <xTaskResumeAll+0x138>)
 80075d0:	2200      	movs	r2, #0
 80075d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075d4:	4b10      	ldr	r3, [pc, #64]	@ (8007618 <xTaskResumeAll+0x134>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d009      	beq.n	80075f0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075dc:	2301      	movs	r3, #1
 80075de:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007620 <xTaskResumeAll+0x13c>)
 80075e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075e6:	601a      	str	r2, [r3, #0]
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075f0:	f000 feca 	bl	8008388 <vPortExitCritical>

	return xAlreadyYielded;
 80075f4:	68bb      	ldr	r3, [r7, #8]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	20006024 	.word	0x20006024
 8007604:	20005ffc 	.word	0x20005ffc
 8007608:	20005fbc 	.word	0x20005fbc
 800760c:	20006004 	.word	0x20006004
 8007610:	20005f00 	.word	0x20005f00
 8007614:	20005efc 	.word	0x20005efc
 8007618:	20006010 	.word	0x20006010
 800761c:	2000600c 	.word	0x2000600c
 8007620:	e000ed04 	.word	0xe000ed04

08007624 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800762a:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <xTaskGetTickCount+0x1c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007630:	687b      	ldr	r3, [r7, #4]
}
 8007632:	4618      	mov	r0, r3
 8007634:	370c      	adds	r7, #12
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	20006000 	.word	0x20006000

08007644 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800764a:	f000 ff4f 	bl	80084ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800764e:	2300      	movs	r3, #0
 8007650:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007652:	4b04      	ldr	r3, [pc, #16]	@ (8007664 <xTaskGetTickCountFromISR+0x20>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007658:	683b      	ldr	r3, [r7, #0]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	20006000 	.word	0x20006000

08007668 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800766e:	2300      	movs	r3, #0
 8007670:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007672:	4b50      	ldr	r3, [pc, #320]	@ (80077b4 <xTaskIncrementTick+0x14c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	f040 808b 	bne.w	8007792 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800767c:	4b4e      	ldr	r3, [pc, #312]	@ (80077b8 <xTaskIncrementTick+0x150>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3301      	adds	r3, #1
 8007682:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007684:	4a4c      	ldr	r2, [pc, #304]	@ (80077b8 <xTaskIncrementTick+0x150>)
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d123      	bne.n	80076d8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007690:	4b4a      	ldr	r3, [pc, #296]	@ (80077bc <xTaskIncrementTick+0x154>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00d      	beq.n	80076b6 <xTaskIncrementTick+0x4e>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769e:	b672      	cpsid	i
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	b662      	cpsie	i
 80076ae:	603b      	str	r3, [r7, #0]
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	e7fd      	b.n	80076b2 <xTaskIncrementTick+0x4a>
 80076b6:	4b41      	ldr	r3, [pc, #260]	@ (80077bc <xTaskIncrementTick+0x154>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	4b40      	ldr	r3, [pc, #256]	@ (80077c0 <xTaskIncrementTick+0x158>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a3e      	ldr	r2, [pc, #248]	@ (80077bc <xTaskIncrementTick+0x154>)
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	4a3e      	ldr	r2, [pc, #248]	@ (80077c0 <xTaskIncrementTick+0x158>)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6013      	str	r3, [r2, #0]
 80076ca:	4b3e      	ldr	r3, [pc, #248]	@ (80077c4 <xTaskIncrementTick+0x15c>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3301      	adds	r3, #1
 80076d0:	4a3c      	ldr	r2, [pc, #240]	@ (80077c4 <xTaskIncrementTick+0x15c>)
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	f000 fab2 	bl	8007c3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076d8:	4b3b      	ldr	r3, [pc, #236]	@ (80077c8 <xTaskIncrementTick+0x160>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	429a      	cmp	r2, r3
 80076e0:	d348      	bcc.n	8007774 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076e2:	4b36      	ldr	r3, [pc, #216]	@ (80077bc <xTaskIncrementTick+0x154>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d104      	bne.n	80076f6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076ec:	4b36      	ldr	r3, [pc, #216]	@ (80077c8 <xTaskIncrementTick+0x160>)
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	601a      	str	r2, [r3, #0]
					break;
 80076f4:	e03e      	b.n	8007774 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076f6:	4b31      	ldr	r3, [pc, #196]	@ (80077bc <xTaskIncrementTick+0x154>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	429a      	cmp	r2, r3
 800770c:	d203      	bcs.n	8007716 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800770e:	4a2e      	ldr	r2, [pc, #184]	@ (80077c8 <xTaskIncrementTick+0x160>)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007714:	e02e      	b.n	8007774 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	3304      	adds	r3, #4
 800771a:	4618      	mov	r0, r3
 800771c:	f7fe fbaf 	bl	8005e7e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007724:	2b00      	cmp	r3, #0
 8007726:	d004      	beq.n	8007732 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	3318      	adds	r3, #24
 800772c:	4618      	mov	r0, r3
 800772e:	f7fe fba6 	bl	8005e7e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007736:	2201      	movs	r2, #1
 8007738:	409a      	lsls	r2, r3
 800773a:	4b24      	ldr	r3, [pc, #144]	@ (80077cc <xTaskIncrementTick+0x164>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4313      	orrs	r3, r2
 8007740:	4a22      	ldr	r2, [pc, #136]	@ (80077cc <xTaskIncrementTick+0x164>)
 8007742:	6013      	str	r3, [r2, #0]
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007748:	4613      	mov	r3, r2
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4413      	add	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4a1f      	ldr	r2, [pc, #124]	@ (80077d0 <xTaskIncrementTick+0x168>)
 8007752:	441a      	add	r2, r3
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	3304      	adds	r3, #4
 8007758:	4619      	mov	r1, r3
 800775a:	4610      	mov	r0, r2
 800775c:	f7fe fb32 	bl	8005dc4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007764:	4b1b      	ldr	r3, [pc, #108]	@ (80077d4 <xTaskIncrementTick+0x16c>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776a:	429a      	cmp	r2, r3
 800776c:	d3b9      	bcc.n	80076e2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800776e:	2301      	movs	r3, #1
 8007770:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007772:	e7b6      	b.n	80076e2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007774:	4b17      	ldr	r3, [pc, #92]	@ (80077d4 <xTaskIncrementTick+0x16c>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800777a:	4915      	ldr	r1, [pc, #84]	@ (80077d0 <xTaskIncrementTick+0x168>)
 800777c:	4613      	mov	r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	4413      	add	r3, r2
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	440b      	add	r3, r1
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d907      	bls.n	800779c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800778c:	2301      	movs	r3, #1
 800778e:	617b      	str	r3, [r7, #20]
 8007790:	e004      	b.n	800779c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007792:	4b11      	ldr	r3, [pc, #68]	@ (80077d8 <xTaskIncrementTick+0x170>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3301      	adds	r3, #1
 8007798:	4a0f      	ldr	r2, [pc, #60]	@ (80077d8 <xTaskIncrementTick+0x170>)
 800779a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800779c:	4b0f      	ldr	r3, [pc, #60]	@ (80077dc <xTaskIncrementTick+0x174>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80077a4:	2301      	movs	r3, #1
 80077a6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80077a8:	697b      	ldr	r3, [r7, #20]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20006024 	.word	0x20006024
 80077b8:	20006000 	.word	0x20006000
 80077bc:	20005fb4 	.word	0x20005fb4
 80077c0:	20005fb8 	.word	0x20005fb8
 80077c4:	20006014 	.word	0x20006014
 80077c8:	2000601c 	.word	0x2000601c
 80077cc:	20006004 	.word	0x20006004
 80077d0:	20005f00 	.word	0x20005f00
 80077d4:	20005efc 	.word	0x20005efc
 80077d8:	2000600c 	.word	0x2000600c
 80077dc:	20006010 	.word	0x20006010

080077e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077e6:	4b28      	ldr	r3, [pc, #160]	@ (8007888 <vTaskSwitchContext+0xa8>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077ee:	4b27      	ldr	r3, [pc, #156]	@ (800788c <vTaskSwitchContext+0xac>)
 80077f0:	2201      	movs	r2, #1
 80077f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077f4:	e042      	b.n	800787c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80077f6:	4b25      	ldr	r3, [pc, #148]	@ (800788c <vTaskSwitchContext+0xac>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077fc:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <vTaskSwitchContext+0xb0>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	fab3 f383 	clz	r3, r3
 8007808:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800780a:	7afb      	ldrb	r3, [r7, #11]
 800780c:	f1c3 031f 	rsb	r3, r3, #31
 8007810:	617b      	str	r3, [r7, #20]
 8007812:	4920      	ldr	r1, [pc, #128]	@ (8007894 <vTaskSwitchContext+0xb4>)
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d10d      	bne.n	8007842 <vTaskSwitchContext+0x62>
	__asm volatile
 8007826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782a:	b672      	cpsid	i
 800782c:	f383 8811 	msr	BASEPRI, r3
 8007830:	f3bf 8f6f 	isb	sy
 8007834:	f3bf 8f4f 	dsb	sy
 8007838:	b662      	cpsie	i
 800783a:	607b      	str	r3, [r7, #4]
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	e7fd      	b.n	800783e <vTaskSwitchContext+0x5e>
 8007842:	697a      	ldr	r2, [r7, #20]
 8007844:	4613      	mov	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4a11      	ldr	r2, [pc, #68]	@ (8007894 <vTaskSwitchContext+0xb4>)
 800784e:	4413      	add	r3, r2
 8007850:	613b      	str	r3, [r7, #16]
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	685a      	ldr	r2, [r3, #4]
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	605a      	str	r2, [r3, #4]
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	3308      	adds	r3, #8
 8007864:	429a      	cmp	r2, r3
 8007866:	d104      	bne.n	8007872 <vTaskSwitchContext+0x92>
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	605a      	str	r2, [r3, #4]
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	4a07      	ldr	r2, [pc, #28]	@ (8007898 <vTaskSwitchContext+0xb8>)
 800787a:	6013      	str	r3, [r2, #0]
}
 800787c:	bf00      	nop
 800787e:	371c      	adds	r7, #28
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	20006024 	.word	0x20006024
 800788c:	20006010 	.word	0x20006010
 8007890:	20006004 	.word	0x20006004
 8007894:	20005f00 	.word	0x20005f00
 8007898:	20005efc 	.word	0x20005efc

0800789c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10d      	bne.n	80078c8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80078ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b0:	b672      	cpsid	i
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	b662      	cpsie	i
 80078c0:	60fb      	str	r3, [r7, #12]
}
 80078c2:	bf00      	nop
 80078c4:	bf00      	nop
 80078c6:	e7fd      	b.n	80078c4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078c8:	4b07      	ldr	r3, [pc, #28]	@ (80078e8 <vTaskPlaceOnEventList+0x4c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3318      	adds	r3, #24
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f7fe fa9b 	bl	8005e0c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078d6:	2101      	movs	r1, #1
 80078d8:	6838      	ldr	r0, [r7, #0]
 80078da:	f000 fbad 	bl	8008038 <prvAddCurrentTaskToDelayedList>
}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	20005efc 	.word	0x20005efc

080078ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d10d      	bne.n	800791e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007906:	b672      	cpsid	i
 8007908:	f383 8811 	msr	BASEPRI, r3
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	b662      	cpsie	i
 8007916:	60fb      	str	r3, [r7, #12]
}
 8007918:	bf00      	nop
 800791a:	bf00      	nop
 800791c:	e7fd      	b.n	800791a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	3318      	adds	r3, #24
 8007922:	4618      	mov	r0, r3
 8007924:	f7fe faab 	bl	8005e7e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007928:	4b1d      	ldr	r3, [pc, #116]	@ (80079a0 <xTaskRemoveFromEventList+0xb4>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d11c      	bne.n	800796a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	3304      	adds	r3, #4
 8007934:	4618      	mov	r0, r3
 8007936:	f7fe faa2 	bl	8005e7e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793e:	2201      	movs	r2, #1
 8007940:	409a      	lsls	r2, r3
 8007942:	4b18      	ldr	r3, [pc, #96]	@ (80079a4 <xTaskRemoveFromEventList+0xb8>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4313      	orrs	r3, r2
 8007948:	4a16      	ldr	r2, [pc, #88]	@ (80079a4 <xTaskRemoveFromEventList+0xb8>)
 800794a:	6013      	str	r3, [r2, #0]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007950:	4613      	mov	r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	4413      	add	r3, r2
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	4a13      	ldr	r2, [pc, #76]	@ (80079a8 <xTaskRemoveFromEventList+0xbc>)
 800795a:	441a      	add	r2, r3
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	3304      	adds	r3, #4
 8007960:	4619      	mov	r1, r3
 8007962:	4610      	mov	r0, r2
 8007964:	f7fe fa2e 	bl	8005dc4 <vListInsertEnd>
 8007968:	e005      	b.n	8007976 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	3318      	adds	r3, #24
 800796e:	4619      	mov	r1, r3
 8007970:	480e      	ldr	r0, [pc, #56]	@ (80079ac <xTaskRemoveFromEventList+0xc0>)
 8007972:	f7fe fa27 	bl	8005dc4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800797a:	4b0d      	ldr	r3, [pc, #52]	@ (80079b0 <xTaskRemoveFromEventList+0xc4>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007980:	429a      	cmp	r2, r3
 8007982:	d905      	bls.n	8007990 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007984:	2301      	movs	r3, #1
 8007986:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007988:	4b0a      	ldr	r3, [pc, #40]	@ (80079b4 <xTaskRemoveFromEventList+0xc8>)
 800798a:	2201      	movs	r2, #1
 800798c:	601a      	str	r2, [r3, #0]
 800798e:	e001      	b.n	8007994 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007990:	2300      	movs	r3, #0
 8007992:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007994:	697b      	ldr	r3, [r7, #20]
}
 8007996:	4618      	mov	r0, r3
 8007998:	3718      	adds	r7, #24
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20006024 	.word	0x20006024
 80079a4:	20006004 	.word	0x20006004
 80079a8:	20005f00 	.word	0x20005f00
 80079ac:	20005fbc 	.word	0x20005fbc
 80079b0:	20005efc 	.word	0x20005efc
 80079b4:	20006010 	.word	0x20006010

080079b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80079c0:	4b06      	ldr	r3, [pc, #24]	@ (80079dc <vTaskInternalSetTimeOutState+0x24>)
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80079c8:	4b05      	ldr	r3, [pc, #20]	@ (80079e0 <vTaskInternalSetTimeOutState+0x28>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	605a      	str	r2, [r3, #4]
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20006014 	.word	0x20006014
 80079e0:	20006000 	.word	0x20006000

080079e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10d      	bne.n	8007a10 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80079f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f8:	b672      	cpsid	i
 80079fa:	f383 8811 	msr	BASEPRI, r3
 80079fe:	f3bf 8f6f 	isb	sy
 8007a02:	f3bf 8f4f 	dsb	sy
 8007a06:	b662      	cpsie	i
 8007a08:	613b      	str	r3, [r7, #16]
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	e7fd      	b.n	8007a0c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10d      	bne.n	8007a32 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	b672      	cpsid	i
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	b662      	cpsie	i
 8007a2a:	60fb      	str	r3, [r7, #12]
}
 8007a2c:	bf00      	nop
 8007a2e:	bf00      	nop
 8007a30:	e7fd      	b.n	8007a2e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8007a32:	f000 fc73 	bl	800831c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a36:	4b1d      	ldr	r3, [pc, #116]	@ (8007aac <xTaskCheckForTimeOut+0xc8>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4e:	d102      	bne.n	8007a56 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a50:	2300      	movs	r3, #0
 8007a52:	61fb      	str	r3, [r7, #28]
 8007a54:	e023      	b.n	8007a9e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	4b15      	ldr	r3, [pc, #84]	@ (8007ab0 <xTaskCheckForTimeOut+0xcc>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d007      	beq.n	8007a72 <xTaskCheckForTimeOut+0x8e>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	69ba      	ldr	r2, [r7, #24]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d302      	bcc.n	8007a72 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	61fb      	str	r3, [r7, #28]
 8007a70:	e015      	b.n	8007a9e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d20b      	bcs.n	8007a94 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	1ad2      	subs	r2, r2, r3
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f7ff ff95 	bl	80079b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	61fb      	str	r3, [r7, #28]
 8007a92:	e004      	b.n	8007a9e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2200      	movs	r2, #0
 8007a98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a9e:	f000 fc73 	bl	8008388 <vPortExitCritical>

	return xReturn;
 8007aa2:	69fb      	ldr	r3, [r7, #28]
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3720      	adds	r7, #32
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20006000 	.word	0x20006000
 8007ab0:	20006014 	.word	0x20006014

08007ab4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007ab8:	4b03      	ldr	r3, [pc, #12]	@ (8007ac8 <vTaskMissedYield+0x14>)
 8007aba:	2201      	movs	r2, #1
 8007abc:	601a      	str	r2, [r3, #0]
}
 8007abe:	bf00      	nop
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr
 8007ac8:	20006010 	.word	0x20006010

08007acc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ad4:	f000 f852 	bl	8007b7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007ad8:	4b06      	ldr	r3, [pc, #24]	@ (8007af4 <prvIdleTask+0x28>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d9f9      	bls.n	8007ad4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007ae0:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <prvIdleTask+0x2c>)
 8007ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007af0:	e7f0      	b.n	8007ad4 <prvIdleTask+0x8>
 8007af2:	bf00      	nop
 8007af4:	20005f00 	.word	0x20005f00
 8007af8:	e000ed04 	.word	0xe000ed04

08007afc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b02:	2300      	movs	r3, #0
 8007b04:	607b      	str	r3, [r7, #4]
 8007b06:	e00c      	b.n	8007b22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4413      	add	r3, r2
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	4a12      	ldr	r2, [pc, #72]	@ (8007b5c <prvInitialiseTaskLists+0x60>)
 8007b14:	4413      	add	r3, r2
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fe f927 	bl	8005d6a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	607b      	str	r3, [r7, #4]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2b06      	cmp	r3, #6
 8007b26:	d9ef      	bls.n	8007b08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b28:	480d      	ldr	r0, [pc, #52]	@ (8007b60 <prvInitialiseTaskLists+0x64>)
 8007b2a:	f7fe f91e 	bl	8005d6a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b2e:	480d      	ldr	r0, [pc, #52]	@ (8007b64 <prvInitialiseTaskLists+0x68>)
 8007b30:	f7fe f91b 	bl	8005d6a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b34:	480c      	ldr	r0, [pc, #48]	@ (8007b68 <prvInitialiseTaskLists+0x6c>)
 8007b36:	f7fe f918 	bl	8005d6a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b3a:	480c      	ldr	r0, [pc, #48]	@ (8007b6c <prvInitialiseTaskLists+0x70>)
 8007b3c:	f7fe f915 	bl	8005d6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b40:	480b      	ldr	r0, [pc, #44]	@ (8007b70 <prvInitialiseTaskLists+0x74>)
 8007b42:	f7fe f912 	bl	8005d6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b46:	4b0b      	ldr	r3, [pc, #44]	@ (8007b74 <prvInitialiseTaskLists+0x78>)
 8007b48:	4a05      	ldr	r2, [pc, #20]	@ (8007b60 <prvInitialiseTaskLists+0x64>)
 8007b4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b78 <prvInitialiseTaskLists+0x7c>)
 8007b4e:	4a05      	ldr	r2, [pc, #20]	@ (8007b64 <prvInitialiseTaskLists+0x68>)
 8007b50:	601a      	str	r2, [r3, #0]
}
 8007b52:	bf00      	nop
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20005f00 	.word	0x20005f00
 8007b60:	20005f8c 	.word	0x20005f8c
 8007b64:	20005fa0 	.word	0x20005fa0
 8007b68:	20005fbc 	.word	0x20005fbc
 8007b6c:	20005fd0 	.word	0x20005fd0
 8007b70:	20005fe8 	.word	0x20005fe8
 8007b74:	20005fb4 	.word	0x20005fb4
 8007b78:	20005fb8 	.word	0x20005fb8

08007b7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b82:	e019      	b.n	8007bb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b84:	f000 fbca 	bl	800831c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b88:	4b10      	ldr	r3, [pc, #64]	@ (8007bcc <prvCheckTasksWaitingTermination+0x50>)
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	3304      	adds	r3, #4
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fe f972 	bl	8005e7e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x54>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x54>)
 8007ba2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	4a0a      	ldr	r2, [pc, #40]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007bac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007bae:	f000 fbeb 	bl	8008388 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f810 	bl	8007bd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bb8:	4b06      	ldr	r3, [pc, #24]	@ (8007bd4 <prvCheckTasksWaitingTermination+0x58>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1e1      	bne.n	8007b84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007bc0:	bf00      	nop
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	bf00      	nop
 8007bcc:	20005fd0 	.word	0x20005fd0
 8007bd0:	20005ffc 	.word	0x20005ffc
 8007bd4:	20005fe4 	.word	0x20005fe4

08007bd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b084      	sub	sp, #16
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d108      	bne.n	8007bfc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f000 fd90 	bl	8008714 <vPortFree>
				vPortFree( pxTCB );
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 fd8d 	bl	8008714 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007bfa:	e01b      	b.n	8007c34 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d103      	bne.n	8007c0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fd84 	bl	8008714 <vPortFree>
	}
 8007c0c:	e012      	b.n	8007c34 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d00d      	beq.n	8007c34 <prvDeleteTCB+0x5c>
	__asm volatile
 8007c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1c:	b672      	cpsid	i
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	b662      	cpsie	i
 8007c2c:	60fb      	str	r3, [r7, #12]
}
 8007c2e:	bf00      	nop
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <prvDeleteTCB+0x58>
	}
 8007c34:	bf00      	nop
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c42:	4b0c      	ldr	r3, [pc, #48]	@ (8007c74 <prvResetNextTaskUnblockTime+0x38>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d104      	bne.n	8007c56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c78 <prvResetNextTaskUnblockTime+0x3c>)
 8007c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c54:	e008      	b.n	8007c68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c56:	4b07      	ldr	r3, [pc, #28]	@ (8007c74 <prvResetNextTaskUnblockTime+0x38>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	4a04      	ldr	r2, [pc, #16]	@ (8007c78 <prvResetNextTaskUnblockTime+0x3c>)
 8007c66:	6013      	str	r3, [r2, #0]
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr
 8007c74:	20005fb4 	.word	0x20005fb4
 8007c78:	2000601c 	.word	0x2000601c

08007c7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c82:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb0 <xTaskGetSchedulerState+0x34>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d102      	bne.n	8007c90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	607b      	str	r3, [r7, #4]
 8007c8e:	e008      	b.n	8007ca2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c90:	4b08      	ldr	r3, [pc, #32]	@ (8007cb4 <xTaskGetSchedulerState+0x38>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d102      	bne.n	8007c9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c98:	2302      	movs	r3, #2
 8007c9a:	607b      	str	r3, [r7, #4]
 8007c9c:	e001      	b.n	8007ca2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ca2:	687b      	ldr	r3, [r7, #4]
	}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	370c      	adds	r7, #12
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	20006008 	.word	0x20006008
 8007cb4:	20006024 	.word	0x20006024

08007cb8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d069      	beq.n	8007da2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cd2:	4b36      	ldr	r3, [pc, #216]	@ (8007dac <xTaskPriorityInherit+0xf4>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d259      	bcs.n	8007d90 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	699b      	ldr	r3, [r3, #24]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	db06      	blt.n	8007cf2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ce4:	4b31      	ldr	r3, [pc, #196]	@ (8007dac <xTaskPriorityInherit+0xf4>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cea:	f1c3 0207 	rsb	r2, r3, #7
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	6959      	ldr	r1, [r3, #20]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cfa:	4613      	mov	r3, r2
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	4413      	add	r3, r2
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	4a2b      	ldr	r2, [pc, #172]	@ (8007db0 <xTaskPriorityInherit+0xf8>)
 8007d04:	4413      	add	r3, r2
 8007d06:	4299      	cmp	r1, r3
 8007d08:	d13a      	bne.n	8007d80 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	3304      	adds	r3, #4
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7fe f8b5 	bl	8005e7e <uxListRemove>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d115      	bne.n	8007d46 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d1e:	4924      	ldr	r1, [pc, #144]	@ (8007db0 <xTaskPriorityInherit+0xf8>)
 8007d20:	4613      	mov	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	440b      	add	r3, r1
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d10a      	bne.n	8007d46 <xTaskPriorityInherit+0x8e>
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d34:	2201      	movs	r2, #1
 8007d36:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3a:	43da      	mvns	r2, r3
 8007d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8007db4 <xTaskPriorityInherit+0xfc>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4013      	ands	r3, r2
 8007d42:	4a1c      	ldr	r2, [pc, #112]	@ (8007db4 <xTaskPriorityInherit+0xfc>)
 8007d44:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d46:	4b19      	ldr	r3, [pc, #100]	@ (8007dac <xTaskPriorityInherit+0xf4>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d54:	2201      	movs	r2, #1
 8007d56:	409a      	lsls	r2, r3
 8007d58:	4b16      	ldr	r3, [pc, #88]	@ (8007db4 <xTaskPriorityInherit+0xfc>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	4a15      	ldr	r2, [pc, #84]	@ (8007db4 <xTaskPriorityInherit+0xfc>)
 8007d60:	6013      	str	r3, [r2, #0]
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4a10      	ldr	r2, [pc, #64]	@ (8007db0 <xTaskPriorityInherit+0xf8>)
 8007d70:	441a      	add	r2, r3
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	3304      	adds	r3, #4
 8007d76:	4619      	mov	r1, r3
 8007d78:	4610      	mov	r0, r2
 8007d7a:	f7fe f823 	bl	8005dc4 <vListInsertEnd>
 8007d7e:	e004      	b.n	8007d8a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d80:	4b0a      	ldr	r3, [pc, #40]	@ (8007dac <xTaskPriorityInherit+0xf4>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	60fb      	str	r3, [r7, #12]
 8007d8e:	e008      	b.n	8007da2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d94:	4b05      	ldr	r3, [pc, #20]	@ (8007dac <xTaskPriorityInherit+0xf4>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d201      	bcs.n	8007da2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007da2:	68fb      	ldr	r3, [r7, #12]
	}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3710      	adds	r7, #16
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	20005efc 	.word	0x20005efc
 8007db0:	20005f00 	.word	0x20005f00
 8007db4:	20006004 	.word	0x20006004

08007db8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d074      	beq.n	8007eb8 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007dce:	4b3d      	ldr	r3, [pc, #244]	@ (8007ec4 <xTaskPriorityDisinherit+0x10c>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d00d      	beq.n	8007df4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8007dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ddc:	b672      	cpsid	i
 8007dde:	f383 8811 	msr	BASEPRI, r3
 8007de2:	f3bf 8f6f 	isb	sy
 8007de6:	f3bf 8f4f 	dsb	sy
 8007dea:	b662      	cpsie	i
 8007dec:	60fb      	str	r3, [r7, #12]
}
 8007dee:	bf00      	nop
 8007df0:	bf00      	nop
 8007df2:	e7fd      	b.n	8007df0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10d      	bne.n	8007e18 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8007dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e00:	b672      	cpsid	i
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	b662      	cpsie	i
 8007e10:	60bb      	str	r3, [r7, #8]
}
 8007e12:	bf00      	nop
 8007e14:	bf00      	nop
 8007e16:	e7fd      	b.n	8007e14 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e1c:	1e5a      	subs	r2, r3, #1
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d044      	beq.n	8007eb8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d140      	bne.n	8007eb8 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	3304      	adds	r3, #4
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7fe f81f 	bl	8005e7e <uxListRemove>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d115      	bne.n	8007e72 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e4a:	491f      	ldr	r1, [pc, #124]	@ (8007ec8 <xTaskPriorityDisinherit+0x110>)
 8007e4c:	4613      	mov	r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	4413      	add	r3, r2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	440b      	add	r3, r1
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10a      	bne.n	8007e72 <xTaskPriorityDisinherit+0xba>
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e60:	2201      	movs	r2, #1
 8007e62:	fa02 f303 	lsl.w	r3, r2, r3
 8007e66:	43da      	mvns	r2, r3
 8007e68:	4b18      	ldr	r3, [pc, #96]	@ (8007ecc <xTaskPriorityDisinherit+0x114>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	4a17      	ldr	r2, [pc, #92]	@ (8007ecc <xTaskPriorityDisinherit+0x114>)
 8007e70:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7e:	f1c3 0207 	rsb	r2, r3, #7
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	409a      	lsls	r2, r3
 8007e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8007ecc <xTaskPriorityDisinherit+0x114>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	4a0d      	ldr	r2, [pc, #52]	@ (8007ecc <xTaskPriorityDisinherit+0x114>)
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a08      	ldr	r2, [pc, #32]	@ (8007ec8 <xTaskPriorityDisinherit+0x110>)
 8007ea6:	441a      	add	r2, r3
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	3304      	adds	r3, #4
 8007eac:	4619      	mov	r1, r3
 8007eae:	4610      	mov	r0, r2
 8007eb0:	f7fd ff88 	bl	8005dc4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007eb8:	697b      	ldr	r3, [r7, #20]
	}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20005efc 	.word	0x20005efc
 8007ec8:	20005f00 	.word	0x20005f00
 8007ecc:	20006004 	.word	0x20006004

08007ed0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f000 8089 	beq.w	8007ffc <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007eea:	69bb      	ldr	r3, [r7, #24]
 8007eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10d      	bne.n	8007f0e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef6:	b672      	cpsid	i
 8007ef8:	f383 8811 	msr	BASEPRI, r3
 8007efc:	f3bf 8f6f 	isb	sy
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	b662      	cpsie	i
 8007f06:	60fb      	str	r3, [r7, #12]
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f12:	683a      	ldr	r2, [r7, #0]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d902      	bls.n	8007f1e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	61fb      	str	r3, [r7, #28]
 8007f1c:	e002      	b.n	8007f24 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f22:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007f24:	69bb      	ldr	r3, [r7, #24]
 8007f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f28:	69fa      	ldr	r2, [r7, #28]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d066      	beq.n	8007ffc <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d161      	bne.n	8007ffc <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007f38:	4b32      	ldr	r3, [pc, #200]	@ (8008004 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d10d      	bne.n	8007f5e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f46:	b672      	cpsid	i
 8007f48:	f383 8811 	msr	BASEPRI, r3
 8007f4c:	f3bf 8f6f 	isb	sy
 8007f50:	f3bf 8f4f 	dsb	sy
 8007f54:	b662      	cpsie	i
 8007f56:	60bb      	str	r3, [r7, #8]
}
 8007f58:	bf00      	nop
 8007f5a:	bf00      	nop
 8007f5c:	e7fd      	b.n	8007f5a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f62:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	69fa      	ldr	r2, [r7, #28]
 8007f68:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	699b      	ldr	r3, [r3, #24]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	db04      	blt.n	8007f7c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	f1c3 0207 	rsb	r2, r3, #7
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	6959      	ldr	r1, [r3, #20]
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	4613      	mov	r3, r2
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	4413      	add	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8008008 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007f8c:	4413      	add	r3, r2
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	d134      	bne.n	8007ffc <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	3304      	adds	r3, #4
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7fd ff71 	bl	8005e7e <uxListRemove>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d115      	bne.n	8007fce <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fa6:	4918      	ldr	r1, [pc, #96]	@ (8008008 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007fa8:	4613      	mov	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4413      	add	r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	440b      	add	r3, r1
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10a      	bne.n	8007fce <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc2:	43da      	mvns	r2, r3
 8007fc4:	4b11      	ldr	r3, [pc, #68]	@ (800800c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	4a10      	ldr	r2, [pc, #64]	@ (800800c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007fcc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	409a      	lsls	r2, r3
 8007fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800800c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800800c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8007fde:	6013      	str	r3, [r2, #0]
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe4:	4613      	mov	r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	4a06      	ldr	r2, [pc, #24]	@ (8008008 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007fee:	441a      	add	r2, r3
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	3304      	adds	r3, #4
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	f7fd fee4 	bl	8005dc4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ffc:	bf00      	nop
 8007ffe:	3720      	adds	r7, #32
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	20005efc 	.word	0x20005efc
 8008008:	20005f00 	.word	0x20005f00
 800800c:	20006004 	.word	0x20006004

08008010 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008010:	b480      	push	{r7}
 8008012:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008014:	4b07      	ldr	r3, [pc, #28]	@ (8008034 <pvTaskIncrementMutexHeldCount+0x24>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d004      	beq.n	8008026 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800801c:	4b05      	ldr	r3, [pc, #20]	@ (8008034 <pvTaskIncrementMutexHeldCount+0x24>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008022:	3201      	adds	r2, #1
 8008024:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008026:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <pvTaskIncrementMutexHeldCount+0x24>)
 8008028:	681b      	ldr	r3, [r3, #0]
	}
 800802a:	4618      	mov	r0, r3
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr
 8008034:	20005efc 	.word	0x20005efc

08008038 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008042:	4b29      	ldr	r3, [pc, #164]	@ (80080e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008048:	4b28      	ldr	r3, [pc, #160]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3304      	adds	r3, #4
 800804e:	4618      	mov	r0, r3
 8008050:	f7fd ff15 	bl	8005e7e <uxListRemove>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10b      	bne.n	8008072 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800805a:	4b24      	ldr	r3, [pc, #144]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008060:	2201      	movs	r2, #1
 8008062:	fa02 f303 	lsl.w	r3, r2, r3
 8008066:	43da      	mvns	r2, r3
 8008068:	4b21      	ldr	r3, [pc, #132]	@ (80080f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4013      	ands	r3, r2
 800806e:	4a20      	ldr	r2, [pc, #128]	@ (80080f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008070:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d10a      	bne.n	8008090 <prvAddCurrentTaskToDelayedList+0x58>
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d007      	beq.n	8008090 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008080:	4b1a      	ldr	r3, [pc, #104]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	3304      	adds	r3, #4
 8008086:	4619      	mov	r1, r3
 8008088:	481a      	ldr	r0, [pc, #104]	@ (80080f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800808a:	f7fd fe9b 	bl	8005dc4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800808e:	e026      	b.n	80080de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4413      	add	r3, r2
 8008096:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008098:	4b14      	ldr	r3, [pc, #80]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	68ba      	ldr	r2, [r7, #8]
 800809e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d209      	bcs.n	80080bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080a8:	4b13      	ldr	r3, [pc, #76]	@ (80080f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	4b0f      	ldr	r3, [pc, #60]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	3304      	adds	r3, #4
 80080b2:	4619      	mov	r1, r3
 80080b4:	4610      	mov	r0, r2
 80080b6:	f7fd fea9 	bl	8005e0c <vListInsert>
}
 80080ba:	e010      	b.n	80080de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80080bc:	4b0f      	ldr	r3, [pc, #60]	@ (80080fc <prvAddCurrentTaskToDelayedList+0xc4>)
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	4b0a      	ldr	r3, [pc, #40]	@ (80080ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3304      	adds	r3, #4
 80080c6:	4619      	mov	r1, r3
 80080c8:	4610      	mov	r0, r2
 80080ca:	f7fd fe9f 	bl	8005e0c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80080ce:	4b0c      	ldr	r3, [pc, #48]	@ (8008100 <prvAddCurrentTaskToDelayedList+0xc8>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d202      	bcs.n	80080de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80080d8:	4a09      	ldr	r2, [pc, #36]	@ (8008100 <prvAddCurrentTaskToDelayedList+0xc8>)
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	6013      	str	r3, [r2, #0]
}
 80080de:	bf00      	nop
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	20006000 	.word	0x20006000
 80080ec:	20005efc 	.word	0x20005efc
 80080f0:	20006004 	.word	0x20006004
 80080f4:	20005fe8 	.word	0x20005fe8
 80080f8:	20005fb8 	.word	0x20005fb8
 80080fc:	20005fb4 	.word	0x20005fb4
 8008100:	2000601c 	.word	0x2000601c

08008104 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008104:	b480      	push	{r7}
 8008106:	b085      	sub	sp, #20
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	3b04      	subs	r3, #4
 8008114:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800811c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3b04      	subs	r3, #4
 8008122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f023 0201 	bic.w	r2, r3, #1
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	3b04      	subs	r3, #4
 8008132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008134:	4a0c      	ldr	r2, [pc, #48]	@ (8008168 <pxPortInitialiseStack+0x64>)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	3b14      	subs	r3, #20
 800813e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	3b04      	subs	r3, #4
 800814a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f06f 0202 	mvn.w	r2, #2
 8008152:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	3b20      	subs	r3, #32
 8008158:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800815a:	68fb      	ldr	r3, [r7, #12]
}
 800815c:	4618      	mov	r0, r3
 800815e:	3714      	adds	r7, #20
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr
 8008168:	0800816d 	.word	0x0800816d

0800816c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008172:	2300      	movs	r3, #0
 8008174:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008176:	4b15      	ldr	r3, [pc, #84]	@ (80081cc <prvTaskExitError+0x60>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817e:	d00d      	beq.n	800819c <prvTaskExitError+0x30>
	__asm volatile
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	b672      	cpsid	i
 8008186:	f383 8811 	msr	BASEPRI, r3
 800818a:	f3bf 8f6f 	isb	sy
 800818e:	f3bf 8f4f 	dsb	sy
 8008192:	b662      	cpsie	i
 8008194:	60fb      	str	r3, [r7, #12]
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	e7fd      	b.n	8008198 <prvTaskExitError+0x2c>
	__asm volatile
 800819c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a0:	b672      	cpsid	i
 80081a2:	f383 8811 	msr	BASEPRI, r3
 80081a6:	f3bf 8f6f 	isb	sy
 80081aa:	f3bf 8f4f 	dsb	sy
 80081ae:	b662      	cpsie	i
 80081b0:	60bb      	str	r3, [r7, #8]
}
 80081b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80081b4:	bf00      	nop
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d0fc      	beq.n	80081b6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80081bc:	bf00      	nop
 80081be:	bf00      	nop
 80081c0:	3714      	adds	r7, #20
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	20000020 	.word	0x20000020

080081d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80081d0:	4b07      	ldr	r3, [pc, #28]	@ (80081f0 <pxCurrentTCBConst2>)
 80081d2:	6819      	ldr	r1, [r3, #0]
 80081d4:	6808      	ldr	r0, [r1, #0]
 80081d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081da:	f380 8809 	msr	PSP, r0
 80081de:	f3bf 8f6f 	isb	sy
 80081e2:	f04f 0000 	mov.w	r0, #0
 80081e6:	f380 8811 	msr	BASEPRI, r0
 80081ea:	4770      	bx	lr
 80081ec:	f3af 8000 	nop.w

080081f0 <pxCurrentTCBConst2>:
 80081f0:	20005efc 	.word	0x20005efc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop

080081f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80081f8:	4808      	ldr	r0, [pc, #32]	@ (800821c <prvPortStartFirstTask+0x24>)
 80081fa:	6800      	ldr	r0, [r0, #0]
 80081fc:	6800      	ldr	r0, [r0, #0]
 80081fe:	f380 8808 	msr	MSP, r0
 8008202:	f04f 0000 	mov.w	r0, #0
 8008206:	f380 8814 	msr	CONTROL, r0
 800820a:	b662      	cpsie	i
 800820c:	b661      	cpsie	f
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	df00      	svc	0
 8008218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800821a:	bf00      	nop
 800821c:	e000ed08 	.word	0xe000ed08

08008220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008226:	4b37      	ldr	r3, [pc, #220]	@ (8008304 <xPortStartScheduler+0xe4>)
 8008228:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	b2db      	uxtb	r3, r3
 8008230:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	22ff      	movs	r2, #255	@ 0xff
 8008236:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	b2db      	uxtb	r3, r3
 800823e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008240:	78fb      	ldrb	r3, [r7, #3]
 8008242:	b2db      	uxtb	r3, r3
 8008244:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008248:	b2da      	uxtb	r2, r3
 800824a:	4b2f      	ldr	r3, [pc, #188]	@ (8008308 <xPortStartScheduler+0xe8>)
 800824c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800824e:	4b2f      	ldr	r3, [pc, #188]	@ (800830c <xPortStartScheduler+0xec>)
 8008250:	2207      	movs	r2, #7
 8008252:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008254:	e009      	b.n	800826a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008256:	4b2d      	ldr	r3, [pc, #180]	@ (800830c <xPortStartScheduler+0xec>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3b01      	subs	r3, #1
 800825c:	4a2b      	ldr	r2, [pc, #172]	@ (800830c <xPortStartScheduler+0xec>)
 800825e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008260:	78fb      	ldrb	r3, [r7, #3]
 8008262:	b2db      	uxtb	r3, r3
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	b2db      	uxtb	r3, r3
 8008268:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800826a:	78fb      	ldrb	r3, [r7, #3]
 800826c:	b2db      	uxtb	r3, r3
 800826e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008272:	2b80      	cmp	r3, #128	@ 0x80
 8008274:	d0ef      	beq.n	8008256 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008276:	4b25      	ldr	r3, [pc, #148]	@ (800830c <xPortStartScheduler+0xec>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f1c3 0307 	rsb	r3, r3, #7
 800827e:	2b04      	cmp	r3, #4
 8008280:	d00d      	beq.n	800829e <xPortStartScheduler+0x7e>
	__asm volatile
 8008282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008286:	b672      	cpsid	i
 8008288:	f383 8811 	msr	BASEPRI, r3
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f3bf 8f4f 	dsb	sy
 8008294:	b662      	cpsie	i
 8008296:	60bb      	str	r3, [r7, #8]
}
 8008298:	bf00      	nop
 800829a:	bf00      	nop
 800829c:	e7fd      	b.n	800829a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800829e:	4b1b      	ldr	r3, [pc, #108]	@ (800830c <xPortStartScheduler+0xec>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	021b      	lsls	r3, r3, #8
 80082a4:	4a19      	ldr	r2, [pc, #100]	@ (800830c <xPortStartScheduler+0xec>)
 80082a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80082a8:	4b18      	ldr	r3, [pc, #96]	@ (800830c <xPortStartScheduler+0xec>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80082b0:	4a16      	ldr	r2, [pc, #88]	@ (800830c <xPortStartScheduler+0xec>)
 80082b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80082bc:	4b14      	ldr	r3, [pc, #80]	@ (8008310 <xPortStartScheduler+0xf0>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a13      	ldr	r2, [pc, #76]	@ (8008310 <xPortStartScheduler+0xf0>)
 80082c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80082c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80082c8:	4b11      	ldr	r3, [pc, #68]	@ (8008310 <xPortStartScheduler+0xf0>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a10      	ldr	r2, [pc, #64]	@ (8008310 <xPortStartScheduler+0xf0>)
 80082ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80082d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80082d4:	f000 f8dc 	bl	8008490 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80082d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008314 <xPortStartScheduler+0xf4>)
 80082da:	2200      	movs	r2, #0
 80082dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80082de:	f000 f8fb 	bl	80084d8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80082e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008318 <xPortStartScheduler+0xf8>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008318 <xPortStartScheduler+0xf8>)
 80082e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80082ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80082ee:	f7ff ff83 	bl	80081f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80082f2:	f7ff fa75 	bl	80077e0 <vTaskSwitchContext>
	prvTaskExitError();
 80082f6:	f7ff ff39 	bl	800816c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}
 8008304:	e000e400 	.word	0xe000e400
 8008308:	20006028 	.word	0x20006028
 800830c:	2000602c 	.word	0x2000602c
 8008310:	e000ed20 	.word	0xe000ed20
 8008314:	20000020 	.word	0x20000020
 8008318:	e000ef34 	.word	0xe000ef34

0800831c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
	__asm volatile
 8008322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008326:	b672      	cpsid	i
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	b662      	cpsie	i
 8008336:	607b      	str	r3, [r7, #4]
}
 8008338:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800833a:	4b11      	ldr	r3, [pc, #68]	@ (8008380 <vPortEnterCritical+0x64>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3301      	adds	r3, #1
 8008340:	4a0f      	ldr	r2, [pc, #60]	@ (8008380 <vPortEnterCritical+0x64>)
 8008342:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008344:	4b0e      	ldr	r3, [pc, #56]	@ (8008380 <vPortEnterCritical+0x64>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b01      	cmp	r3, #1
 800834a:	d112      	bne.n	8008372 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800834c:	4b0d      	ldr	r3, [pc, #52]	@ (8008384 <vPortEnterCritical+0x68>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	b2db      	uxtb	r3, r3
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00d      	beq.n	8008372 <vPortEnterCritical+0x56>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	b672      	cpsid	i
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	b662      	cpsie	i
 800836a:	603b      	str	r3, [r7, #0]
}
 800836c:	bf00      	nop
 800836e:	bf00      	nop
 8008370:	e7fd      	b.n	800836e <vPortEnterCritical+0x52>
	}
}
 8008372:	bf00      	nop
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	20000020 	.word	0x20000020
 8008384:	e000ed04 	.word	0xe000ed04

08008388 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800838e:	4b13      	ldr	r3, [pc, #76]	@ (80083dc <vPortExitCritical+0x54>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d10d      	bne.n	80083b2 <vPortExitCritical+0x2a>
	__asm volatile
 8008396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839a:	b672      	cpsid	i
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	b662      	cpsie	i
 80083aa:	607b      	str	r3, [r7, #4]
}
 80083ac:	bf00      	nop
 80083ae:	bf00      	nop
 80083b0:	e7fd      	b.n	80083ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80083b2:	4b0a      	ldr	r3, [pc, #40]	@ (80083dc <vPortExitCritical+0x54>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	4a08      	ldr	r2, [pc, #32]	@ (80083dc <vPortExitCritical+0x54>)
 80083ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80083bc:	4b07      	ldr	r3, [pc, #28]	@ (80083dc <vPortExitCritical+0x54>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d105      	bne.n	80083d0 <vPortExitCritical+0x48>
 80083c4:	2300      	movs	r3, #0
 80083c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	f383 8811 	msr	BASEPRI, r3
}
 80083ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr
 80083dc:	20000020 	.word	0x20000020

080083e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80083e0:	f3ef 8009 	mrs	r0, PSP
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	4b15      	ldr	r3, [pc, #84]	@ (8008440 <pxCurrentTCBConst>)
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	f01e 0f10 	tst.w	lr, #16
 80083f0:	bf08      	it	eq
 80083f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80083f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fa:	6010      	str	r0, [r2, #0]
 80083fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008400:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008404:	b672      	cpsid	i
 8008406:	f380 8811 	msr	BASEPRI, r0
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	b662      	cpsie	i
 8008414:	f7ff f9e4 	bl	80077e0 <vTaskSwitchContext>
 8008418:	f04f 0000 	mov.w	r0, #0
 800841c:	f380 8811 	msr	BASEPRI, r0
 8008420:	bc09      	pop	{r0, r3}
 8008422:	6819      	ldr	r1, [r3, #0]
 8008424:	6808      	ldr	r0, [r1, #0]
 8008426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842a:	f01e 0f10 	tst.w	lr, #16
 800842e:	bf08      	it	eq
 8008430:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008434:	f380 8809 	msr	PSP, r0
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop

08008440 <pxCurrentTCBConst>:
 8008440:	20005efc 	.word	0x20005efc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop

08008448 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
	__asm volatile
 800844e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008452:	b672      	cpsid	i
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	b662      	cpsie	i
 8008462:	607b      	str	r3, [r7, #4]
}
 8008464:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008466:	f7ff f8ff 	bl	8007668 <xTaskIncrementTick>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008470:	4b06      	ldr	r3, [pc, #24]	@ (800848c <SysTick_Handler+0x44>)
 8008472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008476:	601a      	str	r2, [r3, #0]
 8008478:	2300      	movs	r3, #0
 800847a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	f383 8811 	msr	BASEPRI, r3
}
 8008482:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008484:	bf00      	nop
 8008486:	3708      	adds	r7, #8
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}
 800848c:	e000ed04 	.word	0xe000ed04

08008490 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008490:	b480      	push	{r7}
 8008492:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008494:	4b0b      	ldr	r3, [pc, #44]	@ (80084c4 <vPortSetupTimerInterrupt+0x34>)
 8008496:	2200      	movs	r2, #0
 8008498:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800849a:	4b0b      	ldr	r3, [pc, #44]	@ (80084c8 <vPortSetupTimerInterrupt+0x38>)
 800849c:	2200      	movs	r2, #0
 800849e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80084a0:	4b0a      	ldr	r3, [pc, #40]	@ (80084cc <vPortSetupTimerInterrupt+0x3c>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a0a      	ldr	r2, [pc, #40]	@ (80084d0 <vPortSetupTimerInterrupt+0x40>)
 80084a6:	fba2 2303 	umull	r2, r3, r2, r3
 80084aa:	099b      	lsrs	r3, r3, #6
 80084ac:	4a09      	ldr	r2, [pc, #36]	@ (80084d4 <vPortSetupTimerInterrupt+0x44>)
 80084ae:	3b01      	subs	r3, #1
 80084b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80084b2:	4b04      	ldr	r3, [pc, #16]	@ (80084c4 <vPortSetupTimerInterrupt+0x34>)
 80084b4:	2207      	movs	r2, #7
 80084b6:	601a      	str	r2, [r3, #0]
}
 80084b8:	bf00      	nop
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	e000e010 	.word	0xe000e010
 80084c8:	e000e018 	.word	0xe000e018
 80084cc:	20000000 	.word	0x20000000
 80084d0:	10624dd3 	.word	0x10624dd3
 80084d4:	e000e014 	.word	0xe000e014

080084d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80084d8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80084e8 <vPortEnableVFP+0x10>
 80084dc:	6801      	ldr	r1, [r0, #0]
 80084de:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80084e2:	6001      	str	r1, [r0, #0]
 80084e4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80084e6:	bf00      	nop
 80084e8:	e000ed88 	.word	0xe000ed88

080084ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80084f2:	f3ef 8305 	mrs	r3, IPSR
 80084f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2b0f      	cmp	r3, #15
 80084fc:	d917      	bls.n	800852e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80084fe:	4a1a      	ldr	r2, [pc, #104]	@ (8008568 <vPortValidateInterruptPriority+0x7c>)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4413      	add	r3, r2
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008508:	4b18      	ldr	r3, [pc, #96]	@ (800856c <vPortValidateInterruptPriority+0x80>)
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	7afa      	ldrb	r2, [r7, #11]
 800850e:	429a      	cmp	r2, r3
 8008510:	d20d      	bcs.n	800852e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008516:	b672      	cpsid	i
 8008518:	f383 8811 	msr	BASEPRI, r3
 800851c:	f3bf 8f6f 	isb	sy
 8008520:	f3bf 8f4f 	dsb	sy
 8008524:	b662      	cpsie	i
 8008526:	607b      	str	r3, [r7, #4]
}
 8008528:	bf00      	nop
 800852a:	bf00      	nop
 800852c:	e7fd      	b.n	800852a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800852e:	4b10      	ldr	r3, [pc, #64]	@ (8008570 <vPortValidateInterruptPriority+0x84>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008536:	4b0f      	ldr	r3, [pc, #60]	@ (8008574 <vPortValidateInterruptPriority+0x88>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	429a      	cmp	r2, r3
 800853c:	d90d      	bls.n	800855a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008542:	b672      	cpsid	i
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	b662      	cpsie	i
 8008552:	603b      	str	r3, [r7, #0]
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop
 8008558:	e7fd      	b.n	8008556 <vPortValidateInterruptPriority+0x6a>
	}
 800855a:	bf00      	nop
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop
 8008568:	e000e3f0 	.word	0xe000e3f0
 800856c:	20006028 	.word	0x20006028
 8008570:	e000ed0c 	.word	0xe000ed0c
 8008574:	2000602c 	.word	0x2000602c

08008578 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b08a      	sub	sp, #40	@ 0x28
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008580:	2300      	movs	r3, #0
 8008582:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008584:	f7fe ffa0 	bl	80074c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008588:	4b5d      	ldr	r3, [pc, #372]	@ (8008700 <pvPortMalloc+0x188>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008590:	f000 f920 	bl	80087d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008594:	4b5b      	ldr	r3, [pc, #364]	@ (8008704 <pvPortMalloc+0x18c>)
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4013      	ands	r3, r2
 800859c:	2b00      	cmp	r3, #0
 800859e:	f040 8094 	bne.w	80086ca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d020      	beq.n	80085ea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80085a8:	2208      	movs	r2, #8
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4413      	add	r3, r2
 80085ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d017      	beq.n	80085ea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f023 0307 	bic.w	r3, r3, #7
 80085c0:	3308      	adds	r3, #8
 80085c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f003 0307 	and.w	r3, r3, #7
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00d      	beq.n	80085ea <pvPortMalloc+0x72>
	__asm volatile
 80085ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d2:	b672      	cpsid	i
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	b662      	cpsie	i
 80085e2:	617b      	str	r3, [r7, #20]
}
 80085e4:	bf00      	nop
 80085e6:	bf00      	nop
 80085e8:	e7fd      	b.n	80085e6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d06c      	beq.n	80086ca <pvPortMalloc+0x152>
 80085f0:	4b45      	ldr	r3, [pc, #276]	@ (8008708 <pvPortMalloc+0x190>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d867      	bhi.n	80086ca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80085fa:	4b44      	ldr	r3, [pc, #272]	@ (800870c <pvPortMalloc+0x194>)
 80085fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80085fe:	4b43      	ldr	r3, [pc, #268]	@ (800870c <pvPortMalloc+0x194>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008604:	e004      	b.n	8008610 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800860a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	429a      	cmp	r2, r3
 8008618:	d903      	bls.n	8008622 <pvPortMalloc+0xaa>
 800861a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1f1      	bne.n	8008606 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008622:	4b37      	ldr	r3, [pc, #220]	@ (8008700 <pvPortMalloc+0x188>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008628:	429a      	cmp	r2, r3
 800862a:	d04e      	beq.n	80086ca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800862c:	6a3b      	ldr	r3, [r7, #32]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2208      	movs	r2, #8
 8008632:	4413      	add	r3, r2
 8008634:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800863e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	1ad2      	subs	r2, r2, r3
 8008646:	2308      	movs	r3, #8
 8008648:	005b      	lsls	r3, r3, #1
 800864a:	429a      	cmp	r2, r3
 800864c:	d922      	bls.n	8008694 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800864e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4413      	add	r3, r2
 8008654:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	f003 0307 	and.w	r3, r3, #7
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00d      	beq.n	800867c <pvPortMalloc+0x104>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008664:	b672      	cpsid	i
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	b662      	cpsie	i
 8008674:	613b      	str	r3, [r7, #16]
}
 8008676:	bf00      	nop
 8008678:	bf00      	nop
 800867a:	e7fd      	b.n	8008678 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800867c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800867e:	685a      	ldr	r2, [r3, #4]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	1ad2      	subs	r2, r2, r3
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800868e:	69b8      	ldr	r0, [r7, #24]
 8008690:	f000 f902 	bl	8008898 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008694:	4b1c      	ldr	r3, [pc, #112]	@ (8008708 <pvPortMalloc+0x190>)
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	4a1a      	ldr	r2, [pc, #104]	@ (8008708 <pvPortMalloc+0x190>)
 80086a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086a2:	4b19      	ldr	r3, [pc, #100]	@ (8008708 <pvPortMalloc+0x190>)
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008710 <pvPortMalloc+0x198>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d203      	bcs.n	80086b6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80086ae:	4b16      	ldr	r3, [pc, #88]	@ (8008708 <pvPortMalloc+0x190>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a17      	ldr	r2, [pc, #92]	@ (8008710 <pvPortMalloc+0x198>)
 80086b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	4b12      	ldr	r3, [pc, #72]	@ (8008704 <pvPortMalloc+0x18c>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	431a      	orrs	r2, r3
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c6:	2200      	movs	r2, #0
 80086c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80086ca:	f7fe ff0b 	bl	80074e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	f003 0307 	and.w	r3, r3, #7
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00d      	beq.n	80086f4 <pvPortMalloc+0x17c>
	__asm volatile
 80086d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086dc:	b672      	cpsid	i
 80086de:	f383 8811 	msr	BASEPRI, r3
 80086e2:	f3bf 8f6f 	isb	sy
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	b662      	cpsie	i
 80086ec:	60fb      	str	r3, [r7, #12]
}
 80086ee:	bf00      	nop
 80086f0:	bf00      	nop
 80086f2:	e7fd      	b.n	80086f0 <pvPortMalloc+0x178>
	return pvReturn;
 80086f4:	69fb      	ldr	r3, [r7, #28]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3728      	adds	r7, #40	@ 0x28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20009c38 	.word	0x20009c38
 8008704:	20009c44 	.word	0x20009c44
 8008708:	20009c3c 	.word	0x20009c3c
 800870c:	20009c30 	.word	0x20009c30
 8008710:	20009c40 	.word	0x20009c40

08008714 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d04e      	beq.n	80087c4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008726:	2308      	movs	r3, #8
 8008728:	425b      	negs	r3, r3
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	4413      	add	r3, r2
 800872e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	685a      	ldr	r2, [r3, #4]
 8008738:	4b24      	ldr	r3, [pc, #144]	@ (80087cc <vPortFree+0xb8>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4013      	ands	r3, r2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10d      	bne.n	800875e <vPortFree+0x4a>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008746:	b672      	cpsid	i
 8008748:	f383 8811 	msr	BASEPRI, r3
 800874c:	f3bf 8f6f 	isb	sy
 8008750:	f3bf 8f4f 	dsb	sy
 8008754:	b662      	cpsie	i
 8008756:	60fb      	str	r3, [r7, #12]
}
 8008758:	bf00      	nop
 800875a:	bf00      	nop
 800875c:	e7fd      	b.n	800875a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00d      	beq.n	8008782 <vPortFree+0x6e>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	b672      	cpsid	i
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	b662      	cpsie	i
 800877a:	60bb      	str	r3, [r7, #8]
}
 800877c:	bf00      	nop
 800877e:	bf00      	nop
 8008780:	e7fd      	b.n	800877e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	685a      	ldr	r2, [r3, #4]
 8008786:	4b11      	ldr	r3, [pc, #68]	@ (80087cc <vPortFree+0xb8>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4013      	ands	r3, r2
 800878c:	2b00      	cmp	r3, #0
 800878e:	d019      	beq.n	80087c4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d115      	bne.n	80087c4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	4b0b      	ldr	r3, [pc, #44]	@ (80087cc <vPortFree+0xb8>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	43db      	mvns	r3, r3
 80087a2:	401a      	ands	r2, r3
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087a8:	f7fe fe8e 	bl	80074c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	4b07      	ldr	r3, [pc, #28]	@ (80087d0 <vPortFree+0xbc>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4413      	add	r3, r2
 80087b6:	4a06      	ldr	r2, [pc, #24]	@ (80087d0 <vPortFree+0xbc>)
 80087b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087ba:	6938      	ldr	r0, [r7, #16]
 80087bc:	f000 f86c 	bl	8008898 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80087c0:	f7fe fe90 	bl	80074e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80087c4:	bf00      	nop
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	20009c44 	.word	0x20009c44
 80087d0:	20009c3c 	.word	0x20009c3c

080087d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80087d4:	b480      	push	{r7}
 80087d6:	b085      	sub	sp, #20
 80087d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087da:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80087de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80087e0:	4b27      	ldr	r3, [pc, #156]	@ (8008880 <prvHeapInit+0xac>)
 80087e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f003 0307 	and.w	r3, r3, #7
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d00c      	beq.n	8008808 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	3307      	adds	r3, #7
 80087f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f023 0307 	bic.w	r3, r3, #7
 80087fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80087fc:	68ba      	ldr	r2, [r7, #8]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	4a1f      	ldr	r2, [pc, #124]	@ (8008880 <prvHeapInit+0xac>)
 8008804:	4413      	add	r3, r2
 8008806:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800880c:	4a1d      	ldr	r2, [pc, #116]	@ (8008884 <prvHeapInit+0xb0>)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008812:	4b1c      	ldr	r3, [pc, #112]	@ (8008884 <prvHeapInit+0xb0>)
 8008814:	2200      	movs	r2, #0
 8008816:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	4413      	add	r3, r2
 800881e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008820:	2208      	movs	r2, #8
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	1a9b      	subs	r3, r3, r2
 8008826:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f023 0307 	bic.w	r3, r3, #7
 800882e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	4a15      	ldr	r2, [pc, #84]	@ (8008888 <prvHeapInit+0xb4>)
 8008834:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008836:	4b14      	ldr	r3, [pc, #80]	@ (8008888 <prvHeapInit+0xb4>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2200      	movs	r2, #0
 800883c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800883e:	4b12      	ldr	r3, [pc, #72]	@ (8008888 <prvHeapInit+0xb4>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2200      	movs	r2, #0
 8008844:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	1ad2      	subs	r2, r2, r3
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008854:	4b0c      	ldr	r3, [pc, #48]	@ (8008888 <prvHeapInit+0xb4>)
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	4a0a      	ldr	r2, [pc, #40]	@ (800888c <prvHeapInit+0xb8>)
 8008862:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	4a09      	ldr	r2, [pc, #36]	@ (8008890 <prvHeapInit+0xbc>)
 800886a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800886c:	4b09      	ldr	r3, [pc, #36]	@ (8008894 <prvHeapInit+0xc0>)
 800886e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008872:	601a      	str	r2, [r3, #0]
}
 8008874:	bf00      	nop
 8008876:	3714      	adds	r7, #20
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr
 8008880:	20006030 	.word	0x20006030
 8008884:	20009c30 	.word	0x20009c30
 8008888:	20009c38 	.word	0x20009c38
 800888c:	20009c40 	.word	0x20009c40
 8008890:	20009c3c 	.word	0x20009c3c
 8008894:	20009c44 	.word	0x20009c44

08008898 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088a0:	4b28      	ldr	r3, [pc, #160]	@ (8008944 <prvInsertBlockIntoFreeList+0xac>)
 80088a2:	60fb      	str	r3, [r7, #12]
 80088a4:	e002      	b.n	80088ac <prvInsertBlockIntoFreeList+0x14>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	60fb      	str	r3, [r7, #12]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d8f7      	bhi.n	80088a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	4413      	add	r3, r2
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d108      	bne.n	80088da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	441a      	add	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	441a      	add	r2, r3
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d118      	bne.n	8008920 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	4b15      	ldr	r3, [pc, #84]	@ (8008948 <prvInsertBlockIntoFreeList+0xb0>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d00d      	beq.n	8008916 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	441a      	add	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	601a      	str	r2, [r3, #0]
 8008914:	e008      	b.n	8008928 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008916:	4b0c      	ldr	r3, [pc, #48]	@ (8008948 <prvInsertBlockIntoFreeList+0xb0>)
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	601a      	str	r2, [r3, #0]
 800891e:	e003      	b.n	8008928 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	429a      	cmp	r2, r3
 800892e:	d002      	beq.n	8008936 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008936:	bf00      	nop
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	20009c30 	.word	0x20009c30
 8008948:	20009c38 	.word	0x20009c38

0800894c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	330c      	adds	r3, #12
 800895c:	461a      	mov	r2, r3
 800895e:	6839      	ldr	r1, [r7, #0]
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f001 fc1d 	bl	800a1a0 <tcpip_send_msg_wait_sem>
 8008966:	4603      	mov	r3, r0
 8008968:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800896a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d103      	bne.n	800897a <netconn_apimsg+0x2e>
    return apimsg->err;
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8008978:	e001      	b.n	800897e <netconn_apimsg+0x32>
  }
  return err;
 800897a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800897e:	4618      	mov	r0, r3
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
	...

08008988 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b08c      	sub	sp, #48	@ 0x30
 800898c:	af00      	add	r7, sp, #0
 800898e:	4603      	mov	r3, r0
 8008990:	603a      	str	r2, [r7, #0]
 8008992:	71fb      	strb	r3, [r7, #7]
 8008994:	460b      	mov	r3, r1
 8008996:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 8008998:	79fb      	ldrb	r3, [r7, #7]
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	4618      	mov	r0, r3
 800899e:	f000 fad9 	bl	8008f54 <netconn_alloc>
 80089a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 80089a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d046      	beq.n	8008a38 <netconn_new_with_proto_and_callback+0xb0>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 80089aa:	79bb      	ldrb	r3, [r7, #6]
 80089ac:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 80089b2:	f107 0308 	add.w	r3, r7, #8
 80089b6:	4619      	mov	r1, r3
 80089b8:	4822      	ldr	r0, [pc, #136]	@ (8008a44 <netconn_new_with_proto_and_callback+0xbc>)
 80089ba:	f7ff ffc7 	bl	800894c <netconn_apimsg>
 80089be:	4603      	mov	r3, r0
 80089c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 80089c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d035      	beq.n	8008a38 <netconn_new_with_proto_and_callback+0xb0>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 80089cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d005      	beq.n	80089e0 <netconn_new_with_proto_and_callback+0x58>
 80089d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008a48 <netconn_new_with_proto_and_callback+0xc0>)
 80089d6:	22a3      	movs	r2, #163	@ 0xa3
 80089d8:	491c      	ldr	r1, [pc, #112]	@ (8008a4c <netconn_new_with_proto_and_callback+0xc4>)
 80089da:	481d      	ldr	r0, [pc, #116]	@ (8008a50 <netconn_new_with_proto_and_callback+0xc8>)
 80089dc:	f006 ff86 	bl	800f8ec <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 80089e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e2:	3310      	adds	r3, #16
 80089e4:	4618      	mov	r0, r3
 80089e6:	f006 fd5c 	bl	800f4a2 <sys_mbox_valid>
 80089ea:	4603      	mov	r3, r0
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d105      	bne.n	80089fc <netconn_new_with_proto_and_callback+0x74>
 80089f0:	4b15      	ldr	r3, [pc, #84]	@ (8008a48 <netconn_new_with_proto_and_callback+0xc0>)
 80089f2:	22a4      	movs	r2, #164	@ 0xa4
 80089f4:	4917      	ldr	r1, [pc, #92]	@ (8008a54 <netconn_new_with_proto_and_callback+0xcc>)
 80089f6:	4816      	ldr	r0, [pc, #88]	@ (8008a50 <netconn_new_with_proto_and_callback+0xc8>)
 80089f8:	f006 ff78 	bl	800f8ec <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 80089fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089fe:	330c      	adds	r3, #12
 8008a00:	4618      	mov	r0, r3
 8008a02:	f006 fdae 	bl	800f562 <sys_sem_valid>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d105      	bne.n	8008a18 <netconn_new_with_proto_and_callback+0x90>
 8008a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8008a48 <netconn_new_with_proto_and_callback+0xc0>)
 8008a0e:	22a9      	movs	r2, #169	@ 0xa9
 8008a10:	4911      	ldr	r1, [pc, #68]	@ (8008a58 <netconn_new_with_proto_and_callback+0xd0>)
 8008a12:	480f      	ldr	r0, [pc, #60]	@ (8008a50 <netconn_new_with_proto_and_callback+0xc8>)
 8008a14:	f006 ff6a 	bl	800f8ec <iprintf>
      sys_sem_free(&conn->op_completed);
 8008a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a1a:	330c      	adds	r3, #12
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f006 fd93 	bl	800f548 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 8008a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a24:	3310      	adds	r3, #16
 8008a26:	4618      	mov	r0, r3
 8008a28:	f006 fcb4 	bl	800f394 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8008a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a2e:	2004      	movs	r0, #4
 8008a30:	f002 f962 	bl	800acf8 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 8008a34:	2300      	movs	r3, #0
 8008a36:	e000      	b.n	8008a3a <netconn_new_with_proto_and_callback+0xb2>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8008a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3730      	adds	r7, #48	@ 0x30
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	08008f29 	.word	0x08008f29
 8008a48:	08010848 	.word	0x08010848
 8008a4c:	0801087c 	.word	0x0801087c
 8008a50:	080108a0 	.word	0x080108a0
 8008a54:	080108c8 	.word	0x080108c8
 8008a58:	080108e0 	.word	0x080108e0

08008a5c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b08c      	sub	sp, #48	@ 0x30
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d101      	bne.n	8008a6e <netconn_prepare_delete+0x12>
    return ERR_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e012      	b.n	8008a94 <netconn_prepare_delete+0x38>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 8008a72:	f107 030c 	add.w	r3, r7, #12
 8008a76:	4619      	mov	r1, r3
 8008a78:	4808      	ldr	r0, [pc, #32]	@ (8008a9c <netconn_prepare_delete+0x40>)
 8008a7a:	f7ff ff67 	bl	800894c <netconn_apimsg>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 8008a84:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d002      	beq.n	8008a92 <netconn_prepare_delete+0x36>
    return err;
 8008a8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008a90:	e000      	b.n	8008a94 <netconn_prepare_delete+0x38>
  }
  return ERR_OK;
 8008a92:	2300      	movs	r3, #0
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3730      	adds	r7, #48	@ 0x30
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	080090e1 	.word	0x080090e1

08008aa0 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <netconn_delete+0x12>
    return ERR_OK;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	e00d      	b.n	8008ace <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7ff ffd2 	bl	8008a5c <netconn_prepare_delete>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 8008abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d102      	bne.n	8008aca <netconn_delete+0x2a>
    netconn_free(conn);
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 faa7 	bl	8009018 <netconn_free>
  }
  return err;
 8008aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
	...

08008ad8 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b08e      	sub	sp, #56	@ 0x38
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d109      	bne.n	8008b00 <netconn_bind+0x28>
 8008aec:	4b11      	ldr	r3, [pc, #68]	@ (8008b34 <netconn_bind+0x5c>)
 8008aee:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8008af2:	4911      	ldr	r1, [pc, #68]	@ (8008b38 <netconn_bind+0x60>)
 8008af4:	4811      	ldr	r0, [pc, #68]	@ (8008b3c <netconn_bind+0x64>)
 8008af6:	f006 fef9 	bl	800f8ec <iprintf>
 8008afa:	f06f 030f 	mvn.w	r3, #15
 8008afe:	e015      	b.n	8008b2c <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d101      	bne.n	8008b0a <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 8008b06:	4b0e      	ldr	r3, [pc, #56]	@ (8008b40 <netconn_bind+0x68>)
 8008b08:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8008b12:	88fb      	ldrh	r3, [r7, #6]
 8008b14:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8008b16:	f107 0314 	add.w	r3, r7, #20
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	4809      	ldr	r0, [pc, #36]	@ (8008b44 <netconn_bind+0x6c>)
 8008b1e:	f7ff ff15 	bl	800894c <netconn_apimsg>
 8008b22:	4603      	mov	r3, r0
 8008b24:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 8008b28:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3738      	adds	r7, #56	@ 0x38
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	08010848 	.word	0x08010848
 8008b38:	0801095c 	.word	0x0801095c
 8008b3c:	080108a0 	.word	0x080108a0
 8008b40:	08012938 	.word	0x08012938
 8008b44:	08009209 	.word	0x08009209

08008b48 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b088      	sub	sp, #32
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	4613      	mov	r3, r2
 8008b54:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 8008b56:	2300      	movs	r3, #0
 8008b58:	617b      	str	r3, [r7, #20]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d109      	bne.n	8008b74 <netconn_recv_data+0x2c>
 8008b60:	4b49      	ldr	r3, [pc, #292]	@ (8008c88 <netconn_recv_data+0x140>)
 8008b62:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8008b66:	4949      	ldr	r1, [pc, #292]	@ (8008c8c <netconn_recv_data+0x144>)
 8008b68:	4849      	ldr	r0, [pc, #292]	@ (8008c90 <netconn_recv_data+0x148>)
 8008b6a:	f006 febf 	bl	800f8ec <iprintf>
 8008b6e:	f06f 030f 	mvn.w	r3, #15
 8008b72:	e084      	b.n	8008c7e <netconn_recv_data+0x136>
  *new_buf = NULL;
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	2200      	movs	r2, #0
 8008b78:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d109      	bne.n	8008b94 <netconn_recv_data+0x4c>
 8008b80:	4b41      	ldr	r3, [pc, #260]	@ (8008c88 <netconn_recv_data+0x140>)
 8008b82:	f240 224a 	movw	r2, #586	@ 0x24a
 8008b86:	4943      	ldr	r1, [pc, #268]	@ (8008c94 <netconn_recv_data+0x14c>)
 8008b88:	4841      	ldr	r0, [pc, #260]	@ (8008c90 <netconn_recv_data+0x148>)
 8008b8a:	f006 feaf 	bl	800f8ec <iprintf>
 8008b8e:	f06f 030f 	mvn.w	r3, #15
 8008b92:	e074      	b.n	8008c7e <netconn_recv_data+0x136>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	3310      	adds	r3, #16
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f006 fc82 	bl	800f4a2 <sys_mbox_valid>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d10e      	bne.n	8008bc2 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f000 f8d3 	bl	8008d50 <netconn_err>
 8008baa:	4603      	mov	r3, r0
 8008bac:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8008bae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d002      	beq.n	8008bbc <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8008bb6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008bba:	e060      	b.n	8008c7e <netconn_recv_data+0x136>
    }
    return ERR_CONN;
 8008bbc:	f06f 030a 	mvn.w	r3, #10
 8008bc0:	e05d      	b.n	8008c7e <netconn_recv_data+0x136>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	7e1b      	ldrb	r3, [r3, #24]
 8008bc6:	f003 0302 	and.w	r3, r3, #2
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10f      	bne.n	8008bee <netconn_recv_data+0xa6>
 8008bce:	79fb      	ldrb	r3, [r7, #7]
 8008bd0:	f003 0304 	and.w	r3, r3, #4
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10a      	bne.n	8008bee <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	7e1b      	ldrb	r3, [r3, #24]
 8008bdc:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d104      	bne.n	8008bee <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d023      	beq.n	8008c36 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	3310      	adds	r3, #16
 8008bf2:	f107 0214 	add.w	r2, r7, #20
 8008bf6:	4611      	mov	r1, r2
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f006 fc36 	bl	800f46a <sys_arch_mbox_tryfetch>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c04:	d11f      	bne.n	8008c46 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f000 f8a2 	bl	8008d50 <netconn_err>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	77fb      	strb	r3, [r7, #31]
      if (err != ERR_OK) {
 8008c10:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d002      	beq.n	8008c1e <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 8008c18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008c1c:	e02f      	b.n	8008c7e <netconn_recv_data+0x136>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	7e1b      	ldrb	r3, [r3, #24]
 8008c22:	f003 0301 	and.w	r3, r3, #1
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d002      	beq.n	8008c30 <netconn_recv_data+0xe8>
        return ERR_CONN;
 8008c2a:	f06f 030a 	mvn.w	r3, #10
 8008c2e:	e026      	b.n	8008c7e <netconn_recv_data+0x136>
      }
      return ERR_WOULDBLOCK;
 8008c30:	f06f 0306 	mvn.w	r3, #6
 8008c34:	e023      	b.n	8008c7e <netconn_recv_data+0x136>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	3310      	adds	r3, #16
 8008c3a:	f107 0114 	add.w	r1, r7, #20
 8008c3e:	2200      	movs	r2, #0
 8008c40:	4618      	mov	r0, r3
 8008c42:	f006 fbd3 	bl	800f3ec <sys_arch_mbox_fetch>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d106      	bne.n	8008c5a <netconn_recv_data+0x112>
 8008c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8008c88 <netconn_recv_data+0x140>)
 8008c4e:	f240 2291 	movw	r2, #657	@ 0x291
 8008c52:	4911      	ldr	r1, [pc, #68]	@ (8008c98 <netconn_recv_data+0x150>)
 8008c54:	480e      	ldr	r0, [pc, #56]	@ (8008c90 <netconn_recv_data+0x148>)
 8008c56:	f006 fe49 	bl	800f8ec <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	891b      	ldrh	r3, [r3, #8]
 8008c60:	83bb      	strh	r3, [r7, #28]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	69db      	ldr	r3, [r3, #28]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d005      	beq.n	8008c76 <netconn_recv_data+0x12e>
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	69db      	ldr	r3, [r3, #28]
 8008c6e:	8bba      	ldrh	r2, [r7, #28]
 8008c70:	2101      	movs	r1, #1
 8008c72:	68f8      	ldr	r0, [r7, #12]
 8008c74:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8008c76:	697a      	ldr	r2, [r7, #20]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3720      	adds	r7, #32
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	08010848 	.word	0x08010848
 8008c8c:	080109dc 	.word	0x080109dc
 8008c90:	080108a0 	.word	0x080108a0
 8008c94:	080109fc 	.word	0x080109fc
 8008c98:	08010a18 	.word	0x08010a18

08008c9c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d005      	beq.n	8008cbc <netconn_recv_udp_raw_netbuf_flags+0x20>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008cb8:	2b10      	cmp	r3, #16
 8008cba:	d109      	bne.n	8008cd0 <netconn_recv_udp_raw_netbuf_flags+0x34>
 8008cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce8 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 8008cbe:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 8008cc2:	490a      	ldr	r1, [pc, #40]	@ (8008cec <netconn_recv_udp_raw_netbuf_flags+0x50>)
 8008cc4:	480a      	ldr	r0, [pc, #40]	@ (8008cf0 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 8008cc6:	f006 fe11 	bl	800f8ec <iprintf>
 8008cca:	f06f 030f 	mvn.w	r3, #15
 8008cce:	e006      	b.n	8008cde <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 8008cd0:	79fb      	ldrb	r3, [r7, #7]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	68b9      	ldr	r1, [r7, #8]
 8008cd6:	68f8      	ldr	r0, [r7, #12]
 8008cd8:	f7ff ff36 	bl	8008b48 <netconn_recv_data>
 8008cdc:	4603      	mov	r3, r0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3710      	adds	r7, #16
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	bf00      	nop
 8008ce8:	08010848 	.word	0x08010848
 8008cec:	08010a24 	.word	0x08010a24
 8008cf0:	080108a0 	.word	0x080108a0

08008cf4 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b08c      	sub	sp, #48	@ 0x30
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d109      	bne.n	8008d18 <netconn_send+0x24>
 8008d04:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <netconn_send+0x4c>)
 8008d06:	f240 32b2 	movw	r2, #946	@ 0x3b2
 8008d0a:	490e      	ldr	r1, [pc, #56]	@ (8008d44 <netconn_send+0x50>)
 8008d0c:	480e      	ldr	r0, [pc, #56]	@ (8008d48 <netconn_send+0x54>)
 8008d0e:	f006 fded 	bl	800f8ec <iprintf>
 8008d12:	f06f 030f 	mvn.w	r3, #15
 8008d16:	e00e      	b.n	8008d36 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 8008d20:	f107 030c 	add.w	r3, r7, #12
 8008d24:	4619      	mov	r1, r3
 8008d26:	4809      	ldr	r0, [pc, #36]	@ (8008d4c <netconn_send+0x58>)
 8008d28:	f7ff fe10 	bl	800894c <netconn_apimsg>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 8008d32:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3730      	adds	r7, #48	@ 0x30
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	08010848 	.word	0x08010848
 8008d44:	08010a50 	.word	0x08010a50
 8008d48:	080108a0 	.word	0x080108a0
 8008d4c:	0800925f 	.word	0x0800925f

08008d50 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <netconn_err+0x12>
    return ERR_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e00d      	b.n	8008d7e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 8008d62:	f006 fc89 	bl	800f678 <sys_arch_protect>
 8008d66:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	7a1b      	ldrb	r3, [r3, #8]
 8008d6c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 8008d74:	68f8      	ldr	r0, [r7, #12]
 8008d76:	f006 fc8d 	bl	800f694 <sys_arch_unprotect>
  return err;
 8008d7a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
	...

08008d88 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b088      	sub	sp, #32
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
 8008d94:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d105      	bne.n	8008da8 <recv_udp+0x20>
 8008d9c:	4b34      	ldr	r3, [pc, #208]	@ (8008e70 <recv_udp+0xe8>)
 8008d9e:	22e5      	movs	r2, #229	@ 0xe5
 8008da0:	4934      	ldr	r1, [pc, #208]	@ (8008e74 <recv_udp+0xec>)
 8008da2:	4835      	ldr	r0, [pc, #212]	@ (8008e78 <recv_udp+0xf0>)
 8008da4:	f006 fda2 	bl	800f8ec <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d105      	bne.n	8008dba <recv_udp+0x32>
 8008dae:	4b30      	ldr	r3, [pc, #192]	@ (8008e70 <recv_udp+0xe8>)
 8008db0:	22e6      	movs	r2, #230	@ 0xe6
 8008db2:	4932      	ldr	r1, [pc, #200]	@ (8008e7c <recv_udp+0xf4>)
 8008db4:	4830      	ldr	r0, [pc, #192]	@ (8008e78 <recv_udp+0xf0>)
 8008db6:	f006 fd99 	bl	800f8ec <iprintf>
  conn = (struct netconn *)arg;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d103      	bne.n	8008dcc <recv_udp+0x44>
    pbuf_free(p);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f002 fddb 	bl	800b980 <pbuf_free>
    return;
 8008dca:	e04d      	b.n	8008e68 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d005      	beq.n	8008de2 <recv_udp+0x5a>
 8008dd6:	4b26      	ldr	r3, [pc, #152]	@ (8008e70 <recv_udp+0xe8>)
 8008dd8:	22ee      	movs	r2, #238	@ 0xee
 8008dda:	4929      	ldr	r1, [pc, #164]	@ (8008e80 <recv_udp+0xf8>)
 8008ddc:	4826      	ldr	r0, [pc, #152]	@ (8008e78 <recv_udp+0xf0>)
 8008dde:	f006 fd85 	bl	800f8ec <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	3310      	adds	r3, #16
 8008de6:	4618      	mov	r0, r3
 8008de8:	f006 fb5b 	bl	800f4a2 <sys_mbox_valid>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d103      	bne.n	8008dfa <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f002 fdc4 	bl	800b980 <pbuf_free>
    return;
 8008df8:	e036      	b.n	8008e68 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8008dfa:	2003      	movs	r0, #3
 8008dfc:	f001 ff06 	bl	800ac0c <memp_malloc>
 8008e00:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d103      	bne.n	8008e10 <recv_udp+0x88>
    pbuf_free(p);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f002 fdb9 	bl	800b980 <pbuf_free>
    return;
 8008e0e:	e02b      	b.n	8008e68 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d002      	beq.n	8008e28 <recv_udp+0xa0>
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	e000      	b.n	8008e2a <recv_udp+0xa2>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	69ba      	ldr	r2, [r7, #24]
 8008e2c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008e32:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	891b      	ldrh	r3, [r3, #8]
 8008e38:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	3310      	adds	r3, #16
 8008e3e:	69b9      	ldr	r1, [r7, #24]
 8008e40:	4618      	mov	r0, r3
 8008e42:	f006 fab9 	bl	800f3b8 <sys_mbox_trypost>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d003      	beq.n	8008e54 <recv_udp+0xcc>
    netbuf_delete(buf);
 8008e4c:	69b8      	ldr	r0, [r7, #24]
 8008e4e:	f000 fa71 	bl	8009334 <netbuf_delete>
    return;
 8008e52:	e009      	b.n	8008e68 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	69db      	ldr	r3, [r3, #28]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d005      	beq.n	8008e68 <recv_udp+0xe0>
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	69db      	ldr	r3, [r3, #28]
 8008e60:	8afa      	ldrh	r2, [r7, #22]
 8008e62:	2100      	movs	r1, #0
 8008e64:	69f8      	ldr	r0, [r7, #28]
 8008e66:	4798      	blx	r3
  }
}
 8008e68:	3720      	adds	r7, #32
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	08010aec 	.word	0x08010aec
 8008e74:	08010b20 	.word	0x08010b20
 8008e78:	08010b44 	.word	0x08010b44
 8008e7c:	08010b6c 	.word	0x08010b6c
 8008e80:	08010b8c 	.word	0x08010b8c

08008e84 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 8008e84:	b590      	push	{r4, r7, lr}
 8008e86:	b085      	sub	sp, #20
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d006      	beq.n	8008ea8 <pcb_new+0x24>
 8008e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8008f18 <pcb_new+0x94>)
 8008e9c:	f240 2265 	movw	r2, #613	@ 0x265
 8008ea0:	491e      	ldr	r1, [pc, #120]	@ (8008f1c <pcb_new+0x98>)
 8008ea2:	481f      	ldr	r0, [pc, #124]	@ (8008f20 <pcb_new+0x9c>)
 8008ea4:	f006 fd22 	bl	800f8ec <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008eb2:	2b20      	cmp	r3, #32
 8008eb4:	d120      	bne.n	8008ef8 <pcb_new+0x74>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681c      	ldr	r4, [r3, #0]
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f003 fe10 	bl	800cae2 <udp_new_ip_type>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d017      	beq.n	8008f00 <pcb_new+0x7c>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b22      	cmp	r3, #34	@ 0x22
 8008ed8:	d104      	bne.n	8008ee4 <pcb_new+0x60>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	6858      	ldr	r0, [r3, #4]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	461a      	mov	r2, r3
 8008ef0:	490c      	ldr	r1, [pc, #48]	@ (8008f24 <pcb_new+0xa0>)
 8008ef2:	f003 fd7d 	bl	800c9f0 <udp_recv>
      }
      break;
 8008ef6:	e003      	b.n	8008f00 <pcb_new+0x7c>
      }
      break;
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	22fa      	movs	r2, #250	@ 0xfa
 8008efc:	711a      	strb	r2, [r3, #4]
      return;
 8008efe:	e008      	b.n	8008f12 <pcb_new+0x8e>
      break;
 8008f00:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d102      	bne.n	8008f12 <pcb_new+0x8e>
    msg->err = ERR_MEM;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	22ff      	movs	r2, #255	@ 0xff
 8008f10:	711a      	strb	r2, [r3, #4]
  }
}
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd90      	pop	{r4, r7, pc}
 8008f18:	08010aec 	.word	0x08010aec
 8008f1c:	08010bac 	.word	0x08010bac
 8008f20:	08010b44 	.word	0x08010b44
 8008f24:	08008d89 	.word	0x08008d89

08008f28 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d102      	bne.n	8008f4a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f7ff ff9d 	bl	8008e84 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 8008f4a:	bf00      	nop
 8008f4c:	3710      	adds	r7, #16
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
	...

08008f54 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	6039      	str	r1, [r7, #0]
 8008f5e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8008f60:	2300      	movs	r3, #0
 8008f62:	75fb      	strb	r3, [r7, #23]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 8008f64:	2004      	movs	r0, #4
 8008f66:	f001 fe51 	bl	800ac0c <memp_malloc>
 8008f6a:	6138      	str	r0, [r7, #16]
  if (conn == NULL) {
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <netconn_alloc+0x22>
    return NULL;
 8008f72:	2300      	movs	r3, #0
 8008f74:	e045      	b.n	8009002 <netconn_alloc+0xae>
  }

  conn->pending_err = ERR_OK;
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	79fa      	ldrb	r2, [r7, #7]
 8008f80:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	2200      	movs	r2, #0
 8008f86:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 8008f88:	79fb      	ldrb	r3, [r7, #7]
 8008f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f8e:	2b20      	cmp	r3, #32
 8008f90:	d10c      	bne.n	8008fac <netconn_alloc+0x58>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 8008f92:	2306      	movs	r3, #6
 8008f94:	60fb      	str	r3, [r7, #12]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8008f96:	bf00      	nop
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
      goto free_and_return;
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	3310      	adds	r3, #16
 8008f9c:	68f9      	ldr	r1, [r7, #12]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f006 f9d6 	bl	800f350 <sys_mbox_new>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d008      	beq.n	8008fbc <netconn_alloc+0x68>
    goto free_and_return;
 8008faa:	e025      	b.n	8008ff8 <netconn_alloc+0xa4>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8008fac:	4b17      	ldr	r3, [pc, #92]	@ (800900c <netconn_alloc+0xb8>)
 8008fae:	f240 22e5 	movw	r2, #741	@ 0x2e5
 8008fb2:	4917      	ldr	r1, [pc, #92]	@ (8009010 <netconn_alloc+0xbc>)
 8008fb4:	4817      	ldr	r0, [pc, #92]	@ (8009014 <netconn_alloc+0xc0>)
 8008fb6:	f006 fc99 	bl	800f8ec <iprintf>
      goto free_and_return;
 8008fba:	e01d      	b.n	8008ff8 <netconn_alloc+0xa4>
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	330c      	adds	r3, #12
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f006 fa8b 	bl	800f4de <sys_sem_new>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d005      	beq.n	8008fda <netconn_alloc+0x86>
    sys_mbox_free(&conn->recvmbox);
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	3310      	adds	r3, #16
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f006 f9de 	bl	800f394 <sys_mbox_free>
    goto free_and_return;
 8008fd8:	e00e      	b.n	8008ff8 <netconn_alloc+0xa4>
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
#endif
  conn->state        = NETCONN_NONE;
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	683a      	ldr	r2, [r7, #0]
 8008fec:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	7dfa      	ldrb	r2, [r7, #23]
 8008ff2:	761a      	strb	r2, [r3, #24]
  return conn;
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	e004      	b.n	8009002 <netconn_alloc+0xae>
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8008ff8:	6939      	ldr	r1, [r7, #16]
 8008ffa:	2004      	movs	r0, #4
 8008ffc:	f001 fe7c 	bl	800acf8 <memp_free>
  return NULL;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3718      	adds	r7, #24
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
 800900a:	bf00      	nop
 800900c:	08010aec 	.word	0x08010aec
 8009010:	08010bcc 	.word	0x08010bcc
 8009014:	08010b44 	.word	0x08010b44

08009018 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d006      	beq.n	8009036 <netconn_free+0x1e>
 8009028:	4b13      	ldr	r3, [pc, #76]	@ (8009078 <netconn_free+0x60>)
 800902a:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800902e:	4913      	ldr	r1, [pc, #76]	@ (800907c <netconn_free+0x64>)
 8009030:	4813      	ldr	r0, [pc, #76]	@ (8009080 <netconn_free+0x68>)
 8009032:	f006 fc5b 	bl	800f8ec <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	3310      	adds	r3, #16
 800903a:	4618      	mov	r0, r3
 800903c:	f006 fa31 	bl	800f4a2 <sys_mbox_valid>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d006      	beq.n	8009054 <netconn_free+0x3c>
 8009046:	4b0c      	ldr	r3, [pc, #48]	@ (8009078 <netconn_free+0x60>)
 8009048:	f240 3223 	movw	r2, #803	@ 0x323
 800904c:	490d      	ldr	r1, [pc, #52]	@ (8009084 <netconn_free+0x6c>)
 800904e:	480c      	ldr	r0, [pc, #48]	@ (8009080 <netconn_free+0x68>)
 8009050:	f006 fc4c 	bl	800f8ec <iprintf>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	330c      	adds	r3, #12
 8009058:	4618      	mov	r0, r3
 800905a:	f006 fa75 	bl	800f548 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	330c      	adds	r3, #12
 8009062:	4618      	mov	r0, r3
 8009064:	f006 fa8e 	bl	800f584 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8009068:	6879      	ldr	r1, [r7, #4]
 800906a:	2004      	movs	r0, #4
 800906c:	f001 fe44 	bl	800acf8 <memp_free>
}
 8009070:	bf00      	nop
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}
 8009078:	08010aec 	.word	0x08010aec
 800907c:	08010bf4 	.word	0x08010bf4
 8009080:	08010b44 	.word	0x08010b44
 8009084:	08010c24 	.word	0x08010c24

08009088 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	3310      	adds	r3, #16
 8009094:	4618      	mov	r0, r3
 8009096:	f006 fa04 	bl	800f4a2 <sys_mbox_valid>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d01a      	beq.n	80090d6 <netconn_drain+0x4e>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80090a0:	e003      	b.n	80090aa <netconn_drain+0x22>
            pbuf_free((struct pbuf *)mem);
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	4618      	mov	r0, r3
 80090a6:	f000 f945 	bl	8009334 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	3310      	adds	r3, #16
 80090ae:	f107 020c 	add.w	r2, r7, #12
 80090b2:	4611      	mov	r1, r2
 80090b4:	4618      	mov	r0, r3
 80090b6:	f006 f9d8 	bl	800f46a <sys_arch_mbox_tryfetch>
 80090ba:	4603      	mov	r3, r0
 80090bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c0:	d1ef      	bne.n	80090a2 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	3310      	adds	r3, #16
 80090c6:	4618      	mov	r0, r3
 80090c8:	f006 f964 	bl	800f394 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	3310      	adds	r3, #16
 80090d0:	4618      	mov	r0, r3
 80090d2:	f006 f9f7 	bl	800f4c4 <sys_mbox_set_invalid>
    }
    sys_mbox_free(&conn->acceptmbox);
    sys_mbox_set_invalid(&conn->acceptmbox);
  }
#endif /* LWIP_TCP */
}
 80090d6:	bf00      	nop
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
	...

080090e0 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b084      	sub	sp, #16
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	785b      	ldrb	r3, [r3, #1]
 80090f2:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 80090f4:	7afb      	ldrb	r3, [r7, #11]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00d      	beq.n	8009116 <lwip_netconn_do_delconn+0x36>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009104:	2b10      	cmp	r3, #16
 8009106:	d006      	beq.n	8009116 <lwip_netconn_do_delconn+0x36>
 8009108:	4b3b      	ldr	r3, [pc, #236]	@ (80091f8 <lwip_netconn_do_delconn+0x118>)
 800910a:	f240 425e 	movw	r2, #1118	@ 0x45e
 800910e:	493b      	ldr	r1, [pc, #236]	@ (80091fc <lwip_netconn_do_delconn+0x11c>)
 8009110:	483b      	ldr	r0, [pc, #236]	@ (8009200 <lwip_netconn_do_delconn+0x120>)
 8009112:	f006 fbeb 	bl	800f8ec <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8009116:	7afb      	ldrb	r3, [r7, #11]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <lwip_netconn_do_delconn+0x48>
 800911c:	7afb      	ldrb	r3, [r7, #11]
 800911e:	2b02      	cmp	r3, #2
 8009120:	d002      	beq.n	8009128 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8009122:	7afb      	ldrb	r3, [r7, #11]
 8009124:	2b03      	cmp	r3, #3
 8009126:	d109      	bne.n	800913c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8009128:	7afb      	ldrb	r3, [r7, #11]
 800912a:	2b03      	cmp	r3, #3
 800912c:	d10a      	bne.n	8009144 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	7e1b      	ldrb	r3, [r3, #24]
 8009134:	f003 0304 	and.w	r3, r3, #4
 8009138:	2b00      	cmp	r3, #0
 800913a:	d103      	bne.n	8009144 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	22fb      	movs	r2, #251	@ 0xfb
 8009140:	711a      	strb	r2, [r3, #4]
 8009142:	e04f      	b.n	80091e4 <lwip_netconn_do_delconn+0x104>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8009144:	7afb      	ldrb	r3, [r7, #11]
 8009146:	2b03      	cmp	r3, #3
 8009148:	d10d      	bne.n	8009166 <lwip_netconn_do_delconn+0x86>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	7e1b      	ldrb	r3, [r3, #24]
 8009150:	f003 0304 	and.w	r3, r3, #4
 8009154:	2b00      	cmp	r3, #0
 8009156:	d106      	bne.n	8009166 <lwip_netconn_do_delconn+0x86>
 8009158:	4b27      	ldr	r3, [pc, #156]	@ (80091f8 <lwip_netconn_do_delconn+0x118>)
 800915a:	f240 427a 	movw	r2, #1146	@ 0x47a
 800915e:	4929      	ldr	r1, [pc, #164]	@ (8009204 <lwip_netconn_do_delconn+0x124>)
 8009160:	4827      	ldr	r0, [pc, #156]	@ (8009200 <lwip_netconn_do_delconn+0x120>)
 8009162:	f006 fbc3 	bl	800f8ec <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2200      	movs	r2, #0
 800916a:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4618      	mov	r0, r3
 8009172:	f7ff ff89 	bl	8009088 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d017      	beq.n	80091b0 <lwip_netconn_do_delconn+0xd0>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800918a:	2b20      	cmp	r3, #32
 800918c:	d10b      	bne.n	80091a6 <lwip_netconn_do_delconn+0xc6>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	4618      	mov	r0, r3
 80091a0:	f003 fc46 	bl	800ca30 <udp_remove>
          break;
 80091a4:	e000      	b.n	80091a8 <lwip_netconn_do_delconn+0xc8>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 80091a6:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2200      	movs	r2, #0
 80091ae:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	69db      	ldr	r3, [r3, #28]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d007      	beq.n	80091ca <lwip_netconn_do_delconn+0xea>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	69db      	ldr	r3, [r3, #28]
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	6810      	ldr	r0, [r2, #0]
 80091c4:	2200      	movs	r2, #0
 80091c6:	2100      	movs	r1, #0
 80091c8:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	69db      	ldr	r3, [r3, #28]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d007      	beq.n	80091e4 <lwip_netconn_do_delconn+0x104>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	69db      	ldr	r3, [r3, #28]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	6810      	ldr	r0, [r2, #0]
 80091de:	2200      	movs	r2, #0
 80091e0:	2102      	movs	r1, #2
 80091e2:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	330c      	adds	r3, #12
 80091ea:	4618      	mov	r0, r3
 80091ec:	f006 f9b9 	bl	800f562 <sys_sem_valid>
    TCPIP_APIMSG_ACK(msg);
  }
}
 80091f0:	bf00      	nop
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	08010aec 	.word	0x08010aec
 80091fc:	08010c60 	.word	0x08010c60
 8009200:	08010b44 	.word	0x08010b44
 8009204:	08010c74 	.word	0x08010c74

08009208 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d016      	beq.n	800924c <lwip_netconn_do_bind+0x44>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009228:	2b20      	cmp	r3, #32
 800922a:	d10c      	bne.n	8009246 <lwip_netconn_do_bind+0x3e>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6858      	ldr	r0, [r3, #4]
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	6899      	ldr	r1, [r3, #8]
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	899b      	ldrh	r3, [r3, #12]
 800923a:	461a      	mov	r2, r3
 800923c:	f003 fb50 	bl	800c8e0 <udp_bind>
 8009240:	4603      	mov	r3, r0
 8009242:	73fb      	strb	r3, [r7, #15]
        break;
 8009244:	e004      	b.n	8009250 <lwip_netconn_do_bind+0x48>
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 8009246:	23fa      	movs	r3, #250	@ 0xfa
 8009248:	73fb      	strb	r3, [r7, #15]
        break;
 800924a:	e001      	b.n	8009250 <lwip_netconn_do_bind+0x48>
    }
  } else {
    err = ERR_VAL;
 800924c:	23fa      	movs	r3, #250	@ 0xfa
 800924e:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	7bfa      	ldrb	r2, [r7, #15]
 8009254:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8009256:	bf00      	nop
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b084      	sub	sp, #16
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800926a:	68bb      	ldr	r3, [r7, #8]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4618      	mov	r0, r3
 8009270:	f7ff fd6e 	bl	8008d50 <netconn_err>
 8009274:	4603      	mov	r3, r0
 8009276:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8009278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d134      	bne.n	80092ea <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d02d      	beq.n	80092e6 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009294:	2b20      	cmp	r3, #32
 8009296:	d123      	bne.n	80092e0 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d10c      	bne.n	80092bc <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	685a      	ldr	r2, [r3, #4]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4619      	mov	r1, r3
 80092b0:	4610      	mov	r0, r2
 80092b2:	f003 f92b 	bl	800c50c <udp_send>
 80092b6:	4603      	mov	r3, r0
 80092b8:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 80092ba:	e016      	b.n	80092ea <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	6858      	ldr	r0, [r3, #4]
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	6819      	ldr	r1, [r3, #0]
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	f103 0208 	add.w	r2, r3, #8
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	899b      	ldrh	r3, [r3, #12]
 80092d6:	f003 f94d 	bl	800c574 <udp_sendto>
 80092da:	4603      	mov	r3, r0
 80092dc:	73fb      	strb	r3, [r7, #15]
          break;
 80092de:	e004      	b.n	80092ea <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 80092e0:	23f5      	movs	r3, #245	@ 0xf5
 80092e2:	73fb      	strb	r3, [r7, #15]
          break;
 80092e4:	e001      	b.n	80092ea <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 80092e6:	23f5      	movs	r3, #245	@ 0xf5
 80092e8:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	7bfa      	ldrb	r2, [r7, #15]
 80092ee:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	4603      	mov	r3, r0
 8009300:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 8009302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009306:	2b00      	cmp	r3, #0
 8009308:	dc04      	bgt.n	8009314 <err_to_errno+0x1c>
 800930a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800930e:	f113 0f10 	cmn.w	r3, #16
 8009312:	da01      	bge.n	8009318 <err_to_errno+0x20>
    return EIO;
 8009314:	2305      	movs	r3, #5
 8009316:	e005      	b.n	8009324 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 8009318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800931c:	425b      	negs	r3, r3
 800931e:	4a04      	ldr	r2, [pc, #16]	@ (8009330 <err_to_errno+0x38>)
 8009320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8009324:	4618      	mov	r0, r3
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr
 8009330:	08012844 	.word	0x08012844

08009334 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d013      	beq.n	800936a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00b      	beq.n	8009362 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4618      	mov	r0, r3
 8009350:	f002 fb16 	bl	800b980 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	605a      	str	r2, [r3, #4]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	685a      	ldr	r2, [r3, #4]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	2003      	movs	r0, #3
 8009366:	f001 fcc7 	bl	800acf8 <memp_free>
  }
}
 800936a:	bf00      	nop
 800936c:	3708      	adds	r7, #8
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
	...

08009374 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d106      	bne.n	8009390 <netbuf_free+0x1c>
 8009382:	4b0d      	ldr	r3, [pc, #52]	@ (80093b8 <netbuf_free+0x44>)
 8009384:	2281      	movs	r2, #129	@ 0x81
 8009386:	490d      	ldr	r1, [pc, #52]	@ (80093bc <netbuf_free+0x48>)
 8009388:	480d      	ldr	r0, [pc, #52]	@ (80093c0 <netbuf_free+0x4c>)
 800938a:	f006 faaf 	bl	800f8ec <iprintf>
 800938e:	e00f      	b.n	80093b0 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d004      	beq.n	80093a2 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4618      	mov	r0, r3
 800939e:	f002 faef 	bl	800b980 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	605a      	str	r2, [r3, #4]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	08010cc4 	.word	0x08010cc4
 80093bc:	08010d60 	.word	0x08010d60
 80093c0:	08010d14 	.word	0x08010d14

080093c4 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	4613      	mov	r3, r2
 80093d0:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d108      	bne.n	80093ea <netbuf_ref+0x26>
 80093d8:	4b1c      	ldr	r3, [pc, #112]	@ (800944c <netbuf_ref+0x88>)
 80093da:	2299      	movs	r2, #153	@ 0x99
 80093dc:	491c      	ldr	r1, [pc, #112]	@ (8009450 <netbuf_ref+0x8c>)
 80093de:	481d      	ldr	r0, [pc, #116]	@ (8009454 <netbuf_ref+0x90>)
 80093e0:	f006 fa84 	bl	800f8ec <iprintf>
 80093e4:	f06f 030f 	mvn.w	r3, #15
 80093e8:	e02b      	b.n	8009442 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d004      	beq.n	80093fc <netbuf_ref+0x38>
    pbuf_free(buf->p);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f002 fac2 	bl	800b980 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 80093fc:	2241      	movs	r2, #65	@ 0x41
 80093fe:	2100      	movs	r1, #0
 8009400:	2036      	movs	r0, #54	@ 0x36
 8009402:	f001 ffdb 	bl	800b3bc <pbuf_alloc>
 8009406:	4602      	mov	r2, r0
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d105      	bne.n	8009420 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2200      	movs	r2, #0
 8009418:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800941a:	f04f 33ff 	mov.w	r3, #4294967295
 800941e:	e010      	b.n	8009442 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	68ba      	ldr	r2, [r7, #8]
 8009426:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	88fa      	ldrh	r2, [r7, #6]
 800942e:	811a      	strh	r2, [r3, #8]
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	6812      	ldr	r2, [r2, #0]
 8009434:	891b      	ldrh	r3, [r3, #8]
 8009436:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8009440:	2300      	movs	r3, #0
}
 8009442:	4618      	mov	r0, r3
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	08010cc4 	.word	0x08010cc4
 8009450:	08010d7c 	.word	0x08010d7c
 8009454:	08010d14 	.word	0x08010d14

08009458 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 8009458:	b480      	push	{r7}
 800945a:	b085      	sub	sp, #20
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	db02      	blt.n	8009470 <tryget_socket_unconn_nouse+0x18>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2b03      	cmp	r3, #3
 800946e:	dd01      	ble.n	8009474 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 8009470:	2300      	movs	r3, #0
 8009472:	e003      	b.n	800947c <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	011b      	lsls	r3, r3, #4
 8009478:	4a03      	ldr	r2, [pc, #12]	@ (8009488 <tryget_socket_unconn_nouse+0x30>)
 800947a:	4413      	add	r3, r2
}
 800947c:	4618      	mov	r0, r3
 800947e:	3714      	adds	r7, #20
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	20009c48 	.word	0x20009c48

0800948c <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f7ff ffdf 	bl	8009458 <tryget_socket_unconn_nouse>
 800949a:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800949c:	68fb      	ldr	r3, [r7, #12]
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b084      	sub	sp, #16
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7ff ffec 	bl	800948c <tryget_socket_unconn>
 80094b4:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d005      	beq.n	80094c8 <tryget_socket+0x22>
    if (sock->conn) {
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d001      	beq.n	80094c8 <tryget_socket+0x22>
      return sock;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	e000      	b.n	80094ca <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 80094c8:	2300      	movs	r3, #0
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
	...

080094d4 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f7ff ffe2 	bl	80094a6 <tryget_socket>
 80094e2:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d104      	bne.n	80094f4 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 80094ea:	4b05      	ldr	r3, [pc, #20]	@ (8009500 <get_socket+0x2c>)
 80094ec:	2209      	movs	r2, #9
 80094ee:	601a      	str	r2, [r3, #0]
    return NULL;
 80094f0:	2300      	movs	r3, #0
 80094f2:	e000      	b.n	80094f6 <get_socket+0x22>
  }
  return sock;
 80094f4:	68fb      	ldr	r3, [r7, #12]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	2000cfc4 	.word	0x2000cfc4

08009504 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800950e:	2300      	movs	r3, #0
 8009510:	60fb      	str	r3, [r7, #12]
 8009512:	e052      	b.n	80095ba <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 8009514:	f006 f8b0 	bl	800f678 <sys_arch_protect>
 8009518:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800951a:	4a2c      	ldr	r2, [pc, #176]	@ (80095cc <alloc_socket+0xc8>)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	011b      	lsls	r3, r3, #4
 8009520:	4413      	add	r3, r2
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d142      	bne.n	80095ae <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8009528:	4a28      	ldr	r2, [pc, #160]	@ (80095cc <alloc_socket+0xc8>)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	011b      	lsls	r3, r3, #4
 800952e:	4413      	add	r3, r2
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 8009534:	68b8      	ldr	r0, [r7, #8]
 8009536:	f006 f8ad 	bl	800f694 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800953a:	4a24      	ldr	r2, [pc, #144]	@ (80095cc <alloc_socket+0xc8>)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	011b      	lsls	r3, r3, #4
 8009540:	4413      	add	r3, r2
 8009542:	3304      	adds	r3, #4
 8009544:	2200      	movs	r2, #0
 8009546:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 8009548:	4a20      	ldr	r2, [pc, #128]	@ (80095cc <alloc_socket+0xc8>)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	011b      	lsls	r3, r3, #4
 800954e:	4413      	add	r3, r2
 8009550:	330e      	adds	r3, #14
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d006      	beq.n	8009566 <alloc_socket+0x62>
 8009558:	4b1d      	ldr	r3, [pc, #116]	@ (80095d0 <alloc_socket+0xcc>)
 800955a:	f240 220e 	movw	r2, #526	@ 0x20e
 800955e:	491d      	ldr	r1, [pc, #116]	@ (80095d4 <alloc_socket+0xd0>)
 8009560:	481d      	ldr	r0, [pc, #116]	@ (80095d8 <alloc_socket+0xd4>)
 8009562:	f006 f9c3 	bl	800f8ec <iprintf>
      sockets[i].rcvevent   = 0;
 8009566:	4a19      	ldr	r2, [pc, #100]	@ (80095cc <alloc_socket+0xc8>)
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	011b      	lsls	r3, r3, #4
 800956c:	4413      	add	r3, r2
 800956e:	3308      	adds	r3, #8
 8009570:	2200      	movs	r2, #0
 8009572:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800957c:	2b10      	cmp	r3, #16
 800957e:	d102      	bne.n	8009586 <alloc_socket+0x82>
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d001      	beq.n	800958a <alloc_socket+0x86>
 8009586:	2301      	movs	r3, #1
 8009588:	e000      	b.n	800958c <alloc_socket+0x88>
 800958a:	2300      	movs	r3, #0
 800958c:	b299      	uxth	r1, r3
 800958e:	4a0f      	ldr	r2, [pc, #60]	@ (80095cc <alloc_socket+0xc8>)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	011b      	lsls	r3, r3, #4
 8009594:	4413      	add	r3, r2
 8009596:	330a      	adds	r3, #10
 8009598:	460a      	mov	r2, r1
 800959a:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800959c:	4a0b      	ldr	r2, [pc, #44]	@ (80095cc <alloc_socket+0xc8>)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	4413      	add	r3, r2
 80095a4:	330c      	adds	r3, #12
 80095a6:	2200      	movs	r2, #0
 80095a8:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	e00a      	b.n	80095c4 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 80095ae:	68b8      	ldr	r0, [r7, #8]
 80095b0:	f006 f870 	bl	800f694 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	3301      	adds	r3, #1
 80095b8:	60fb      	str	r3, [r7, #12]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	2b03      	cmp	r3, #3
 80095be:	dda9      	ble.n	8009514 <alloc_socket+0x10>
  }
  return -1;
 80095c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	3710      	adds	r7, #16
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	20009c48 	.word	0x20009c48
 80095d0:	08010e5c 	.word	0x08010e5c
 80095d4:	08010e90 	.word	0x08010e90
 80095d8:	08010eb0 	.word	0x08010eb0

080095dc <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b08a      	sub	sp, #40	@ 0x28
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	60b9      	str	r1, [r7, #8]
 80095e6:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff ff73 	bl	80094d4 <get_socket>
 80095ee:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 80095f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <lwip_bind+0x20>
    return -1;
 80095f6:	f04f 33ff 	mov.w	r3, #4294967295
 80095fa:	e051      	b.n	80096a0 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b10      	cmp	r3, #16
 8009600:	d108      	bne.n	8009614 <lwip_bind+0x38>
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	785b      	ldrb	r3, [r3, #1]
 8009606:	2b02      	cmp	r3, #2
 8009608:	d104      	bne.n	8009614 <lwip_bind+0x38>
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	f003 0303 	and.w	r3, r3, #3
 8009610:	2b00      	cmp	r3, #0
 8009612:	d014      	beq.n	800963e <lwip_bind+0x62>
 8009614:	4b24      	ldr	r3, [pc, #144]	@ (80096a8 <lwip_bind+0xcc>)
 8009616:	f240 22e2 	movw	r2, #738	@ 0x2e2
 800961a:	4924      	ldr	r1, [pc, #144]	@ (80096ac <lwip_bind+0xd0>)
 800961c:	4824      	ldr	r0, [pc, #144]	@ (80096b0 <lwip_bind+0xd4>)
 800961e:	f006 f965 	bl	800f8ec <iprintf>
 8009622:	f06f 000f 	mvn.w	r0, #15
 8009626:	f7ff fe67 	bl	80092f8 <err_to_errno>
 800962a:	6178      	str	r0, [r7, #20]
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d002      	beq.n	8009638 <lwip_bind+0x5c>
 8009632:	4a20      	ldr	r2, [pc, #128]	@ (80096b4 <lwip_bind+0xd8>)
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	f04f 33ff 	mov.w	r3, #4294967295
 800963c:	e030      	b.n	80096a0 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	613b      	str	r3, [r7, #16]
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	885b      	ldrh	r3, [r3, #2]
 8009648:	4618      	mov	r0, r3
 800964a:	f000 fe09 	bl	800a260 <lwip_htons>
 800964e:	4603      	mov	r3, r0
 8009650:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 8009652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009658:	f107 0110 	add.w	r1, r7, #16
 800965c:	4618      	mov	r0, r3
 800965e:	f7ff fa3b 	bl	8008ad8 <netconn_bind>
 8009662:	4603      	mov	r3, r0
 8009664:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 8009668:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800966c:	2b00      	cmp	r3, #0
 800966e:	d00e      	beq.n	800968e <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 8009670:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8009674:	4618      	mov	r0, r3
 8009676:	f7ff fe3f 	bl	80092f8 <err_to_errno>
 800967a:	61b8      	str	r0, [r7, #24]
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d002      	beq.n	8009688 <lwip_bind+0xac>
 8009682:	4a0c      	ldr	r2, [pc, #48]	@ (80096b4 <lwip_bind+0xd8>)
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009688:	f04f 33ff 	mov.w	r3, #4294967295
 800968c:	e008      	b.n	80096a0 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800968e:	2300      	movs	r3, #0
 8009690:	61fb      	str	r3, [r7, #28]
 8009692:	69fb      	ldr	r3, [r7, #28]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d002      	beq.n	800969e <lwip_bind+0xc2>
 8009698:	4a06      	ldr	r2, [pc, #24]	@ (80096b4 <lwip_bind+0xd8>)
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3728      	adds	r7, #40	@ 0x28
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	08010e5c 	.word	0x08010e5c
 80096ac:	08010f00 	.word	0x08010f00
 80096b0:	08010eb0 	.word	0x08010eb0
 80096b4:	2000cfc4 	.word	0x2000cfc4

080096b8 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 80096b8:	b590      	push	{r4, r7, lr}
 80096ba:	b08b      	sub	sp, #44	@ 0x2c
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	603b      	str	r3, [r7, #0]
 80096c4:	4613      	mov	r3, r2
 80096c6:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 80096c8:	2300      	movs	r3, #0
 80096ca:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d106      	bne.n	80096e0 <lwip_sock_make_addr+0x28>
 80096d2:	4b2b      	ldr	r3, [pc, #172]	@ (8009780 <lwip_sock_make_addr+0xc8>)
 80096d4:	f240 4207 	movw	r2, #1031	@ 0x407
 80096d8:	492a      	ldr	r1, [pc, #168]	@ (8009784 <lwip_sock_make_addr+0xcc>)
 80096da:	482b      	ldr	r0, [pc, #172]	@ (8009788 <lwip_sock_make_addr+0xd0>)
 80096dc:	f006 f906 	bl	800f8ec <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d106      	bne.n	80096f4 <lwip_sock_make_addr+0x3c>
 80096e6:	4b26      	ldr	r3, [pc, #152]	@ (8009780 <lwip_sock_make_addr+0xc8>)
 80096e8:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 80096ec:	4927      	ldr	r1, [pc, #156]	@ (800978c <lwip_sock_make_addr+0xd4>)
 80096ee:	4826      	ldr	r0, [pc, #152]	@ (8009788 <lwip_sock_make_addr+0xd0>)
 80096f0:	f006 f8fc 	bl	800f8ec <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 80096f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d106      	bne.n	8009708 <lwip_sock_make_addr+0x50>
 80096fa:	4b21      	ldr	r3, [pc, #132]	@ (8009780 <lwip_sock_make_addr+0xc8>)
 80096fc:	f240 4209 	movw	r2, #1033	@ 0x409
 8009700:	4923      	ldr	r1, [pc, #140]	@ (8009790 <lwip_sock_make_addr+0xd8>)
 8009702:	4821      	ldr	r0, [pc, #132]	@ (8009788 <lwip_sock_make_addr+0xd0>)
 8009704:	f006 f8f2 	bl	800f8ec <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 8009708:	f107 0314 	add.w	r3, r7, #20
 800970c:	2210      	movs	r2, #16
 800970e:	701a      	strb	r2, [r3, #0]
 8009710:	f107 0314 	add.w	r3, r7, #20
 8009714:	2202      	movs	r2, #2
 8009716:	705a      	strb	r2, [r3, #1]
 8009718:	f107 0414 	add.w	r4, r7, #20
 800971c:	88fb      	ldrh	r3, [r7, #6]
 800971e:	4618      	mov	r0, r3
 8009720:	f000 fd9e 	bl	800a260 <lwip_htons>
 8009724:	4603      	mov	r3, r0
 8009726:	8063      	strh	r3, [r4, #2]
 8009728:	f107 0314 	add.w	r3, r7, #20
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	6812      	ldr	r2, [r2, #0]
 8009730:	605a      	str	r2, [r3, #4]
 8009732:	f107 0314 	add.w	r3, r7, #20
 8009736:	3308      	adds	r3, #8
 8009738:	2208      	movs	r2, #8
 800973a:	2100      	movs	r1, #0
 800973c:	4618      	mov	r0, r3
 800973e:	f006 f93a 	bl	800f9b6 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 8009742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	7d3a      	ldrb	r2, [r7, #20]
 8009748:	4293      	cmp	r3, r2
 800974a:	d202      	bcs.n	8009752 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800974c:	2301      	movs	r3, #1
 800974e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009750:	e008      	b.n	8009764 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 8009752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	7d3a      	ldrb	r2, [r7, #20]
 8009758:	4293      	cmp	r3, r2
 800975a:	d903      	bls.n	8009764 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800975c:	7d3b      	ldrb	r3, [r7, #20]
 800975e:	461a      	mov	r2, r3
 8009760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009762:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 8009764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	f107 0314 	add.w	r3, r7, #20
 800976c:	4619      	mov	r1, r3
 800976e:	6838      	ldr	r0, [r7, #0]
 8009770:	f006 f997 	bl	800faa2 <memcpy>
  return truncated;
 8009774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009776:	4618      	mov	r0, r3
 8009778:	372c      	adds	r7, #44	@ 0x2c
 800977a:	46bd      	mov	sp, r7
 800977c:	bd90      	pop	{r4, r7, pc}
 800977e:	bf00      	nop
 8009780:	08010e5c 	.word	0x08010e5c
 8009784:	08010f54 	.word	0x08010f54
 8009788:	08010eb0 	.word	0x08010eb0
 800978c:	08010f68 	.word	0x08010f68
 8009790:	08010f78 	.word	0x08010f78

08009794 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 8009794:	b590      	push	{r4, r7, lr}
 8009796:	b08d      	sub	sp, #52	@ 0x34
 8009798:	af02      	add	r7, sp, #8
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	607a      	str	r2, [r7, #4]
 80097a0:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10d      	bne.n	80097c6 <lwip_recvfrom_udp_raw+0x32>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	dd09      	ble.n	80097c6 <lwip_recvfrom_udp_raw+0x32>
 80097b2:	4b5e      	ldr	r3, [pc, #376]	@ (800992c <lwip_recvfrom_udp_raw+0x198>)
 80097b4:	f240 4249 	movw	r2, #1097	@ 0x449
 80097b8:	495d      	ldr	r1, [pc, #372]	@ (8009930 <lwip_recvfrom_udp_raw+0x19c>)
 80097ba:	485e      	ldr	r0, [pc, #376]	@ (8009934 <lwip_recvfrom_udp_raw+0x1a0>)
 80097bc:	f006 f896 	bl	800f8ec <iprintf>
 80097c0:	f06f 030f 	mvn.w	r3, #15
 80097c4:	e0ad      	b.n	8009922 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f003 0308 	and.w	r3, r3, #8
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d003      	beq.n	80097d8 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 80097d0:	2304      	movs	r3, #4
 80097d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80097d6:	e002      	b.n	80097de <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 80097d8:	2300      	movs	r3, #0
 80097da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d11e      	bne.n	8009828 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80097f2:	f107 0110 	add.w	r1, r7, #16
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7ff fa50 	bl	8008c9c <netconn_recv_udp_raw_netbuf_flags>
 80097fc:	4603      	mov	r3, r0
 80097fe:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 8009800:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d002      	beq.n	800980e <lwip_recvfrom_udp_raw+0x7a>
      return err;
 8009808:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800980c:	e089      	b.n	8009922 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d106      	bne.n	8009822 <lwip_recvfrom_udp_raw+0x8e>
 8009814:	4b45      	ldr	r3, [pc, #276]	@ (800992c <lwip_recvfrom_udp_raw+0x198>)
 8009816:	f240 425e 	movw	r2, #1118	@ 0x45e
 800981a:	4947      	ldr	r1, [pc, #284]	@ (8009938 <lwip_recvfrom_udp_raw+0x1a4>)
 800981c:	4845      	ldr	r0, [pc, #276]	@ (8009934 <lwip_recvfrom_udp_raw+0x1a0>)
 800981e:	f006 f865 	bl	800f8ec <iprintf>
    sock->lastdata.netbuf = buf;
 8009822:	693a      	ldr	r2, [r7, #16]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	891b      	ldrh	r3, [r3, #8]
 800982e:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8009830:	2300      	movs	r3, #0
 8009832:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009834:	2300      	movs	r3, #0
 8009836:	61fb      	str	r3, [r7, #28]
 8009838:	e029      	b.n	800988e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800983a:	8b3a      	ldrh	r2, [r7, #24]
 800983c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800983e:	1ad3      	subs	r3, r2, r3
 8009840:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	689a      	ldr	r2, [r3, #8]
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4413      	add	r3, r2
 800984c:	685a      	ldr	r2, [r3, #4]
 800984e:	8afb      	ldrh	r3, [r7, #22]
 8009850:	429a      	cmp	r2, r3
 8009852:	d902      	bls.n	800985a <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8009854:	8afb      	ldrh	r3, [r7, #22]
 8009856:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009858:	e006      	b.n	8009868 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	689a      	ldr	r2, [r3, #8]
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	00db      	lsls	r3, r3, #3
 8009862:	4413      	add	r3, r2
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	6818      	ldr	r0, [r3, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	689a      	ldr	r2, [r3, #8]
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	00db      	lsls	r3, r3, #3
 8009874:	4413      	add	r3, r2
 8009876:	6819      	ldr	r1, [r3, #0]
 8009878:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800987a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800987c:	f002 fa86 	bl	800bd8c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8009880:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009882:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009884:	4413      	add	r3, r2
 8009886:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	3301      	adds	r3, #1
 800988c:	61fb      	str	r3, [r7, #28]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	69fa      	ldr	r2, [r7, #28]
 8009894:	429a      	cmp	r2, r3
 8009896:	da03      	bge.n	80098a0 <lwip_recvfrom_udp_raw+0x10c>
 8009898:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800989a:	8b3b      	ldrh	r3, [r7, #24]
 800989c:	429a      	cmp	r2, r3
 800989e:	d3cc      	bcc.n	800983a <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d01a      	beq.n	80098de <lwip_recvfrom_udp_raw+0x14a>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d016      	beq.n	80098de <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d012      	beq.n	80098de <lwip_recvfrom_udp_raw+0x14a>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00e      	beq.n	80098de <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6818      	ldr	r0, [r3, #0]
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	f103 0108 	add.w	r1, r3, #8
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	3304      	adds	r3, #4
 80098d6:	9300      	str	r3, [sp, #0]
 80098d8:	4623      	mov	r3, r4
 80098da:	f7ff feed 	bl	80096b8 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2200      	movs	r2, #0
 80098e2:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d007      	beq.n	80098fc <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 80098ec:	2300      	movs	r3, #0
 80098ee:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 80098f0:	7d7b      	ldrb	r3, [r7, #21]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d102      	bne.n	80098fc <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d106      	bne.n	8009914 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	4618      	mov	r0, r3
 8009910:	f7ff fd10 	bl	8009334 <netbuf_delete>
  }
  if (datagram_len) {
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	8b3a      	ldrh	r2, [r7, #24]
 800991e:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 8009920:	2300      	movs	r3, #0
}
 8009922:	4618      	mov	r0, r3
 8009924:	372c      	adds	r7, #44	@ 0x2c
 8009926:	46bd      	mov	sp, r7
 8009928:	bd90      	pop	{r4, r7, pc}
 800992a:	bf00      	nop
 800992c:	08010e5c 	.word	0x08010e5c
 8009930:	08010f88 	.word	0x08010f88
 8009934:	08010eb0 	.word	0x08010eb0
 8009938:	08010fb4 	.word	0x08010fb4

0800993c <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b096      	sub	sp, #88	@ 0x58
 8009940:	af02      	add	r7, sp, #8
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
 8009948:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f7ff fdc2 	bl	80094d4 <get_socket>
 8009950:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 8009952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009954:	2b00      	cmp	r3, #0
 8009956:	d102      	bne.n	800995e <lwip_recvfrom+0x22>
    return -1;
 8009958:	f04f 33ff 	mov.w	r3, #4294967295
 800995c:	e05e      	b.n	8009a1c <lwip_recvfrom+0xe0>
    done_socket(sock);
    return ret;
  } else
#endif
  {
    u16_t datagram_len = 0;
 800995e:	2300      	movs	r3, #0
 8009960:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 800996a:	2300      	movs	r3, #0
 800996c:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 800996e:	2300      	movs	r3, #0
 8009970:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 8009972:	2300      	movs	r3, #0
 8009974:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 8009976:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800997a:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800997c:	2301      	movs	r3, #1
 800997e:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 8009980:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009982:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 8009984:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009986:	2b00      	cmp	r3, #0
 8009988:	d002      	beq.n	8009990 <lwip_recvfrom+0x54>
 800998a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	e000      	b.n	8009992 <lwip_recvfrom+0x56>
 8009990:	2300      	movs	r3, #0
 8009992:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 8009994:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 8009998:	f107 0214 	add.w	r2, r7, #20
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	9300      	str	r3, [sp, #0]
 80099a0:	460b      	mov	r3, r1
 80099a2:	6839      	ldr	r1, [r7, #0]
 80099a4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80099a6:	f7ff fef5 	bl	8009794 <lwip_recvfrom_udp_raw>
 80099aa:	4603      	mov	r3, r0
 80099ac:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 80099b0:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00e      	beq.n	80099d6 <lwip_recvfrom+0x9a>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 80099b8:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80099bc:	4618      	mov	r0, r3
 80099be:	f7ff fc9b 	bl	80092f8 <err_to_errno>
 80099c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80099c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d002      	beq.n	80099d0 <lwip_recvfrom+0x94>
 80099ca:	4a16      	ldr	r2, [pc, #88]	@ (8009a24 <lwip_recvfrom+0xe8>)
 80099cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ce:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 80099d0:	f04f 33ff 	mov.w	r3, #4294967295
 80099d4:	e022      	b.n	8009a1c <lwip_recvfrom+0xe0>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 80099d6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80099d8:	461a      	mov	r2, r3
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4293      	cmp	r3, r2
 80099de:	bf28      	it	cs
 80099e0:	4613      	movcs	r3, r2
 80099e2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d206      	bcs.n	80099f8 <lwip_recvfrom+0xbc>
 80099ea:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80099ec:	461a      	mov	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4293      	cmp	r3, r2
 80099f2:	bf28      	it	cs
 80099f4:	4613      	movcs	r3, r2
 80099f6:	e001      	b.n	80099fc <lwip_recvfrom+0xc0>
 80099f8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80099fc:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 80099fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d002      	beq.n	8009a0a <lwip_recvfrom+0xce>
      *fromlen = msg.msg_namelen;
 8009a04:	69ba      	ldr	r2, [r7, #24]
 8009a06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a08:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <lwip_recvfrom+0xde>
 8009a14:	4a03      	ldr	r2, [pc, #12]	@ (8009a24 <lwip_recvfrom+0xe8>)
 8009a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a18:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 8009a1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3750      	adds	r7, #80	@ 0x50
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}
 8009a24:	2000cfc4 	.word	0x2000cfc4

08009a28 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b090      	sub	sp, #64	@ 0x40
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	607a      	str	r2, [r7, #4]
 8009a34:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 8009a36:	68f8      	ldr	r0, [r7, #12]
 8009a38:	f7ff fd4c 	bl	80094d4 <get_socket>
 8009a3c:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (!sock) {
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d102      	bne.n	8009a4a <lwip_sendto+0x22>
    return -1;
 8009a44:	f04f 33ff 	mov.w	r3, #4294967295
 8009a48:	e099      	b.n	8009b7e <lwip_sendto+0x156>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8009a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a54:	2b10      	cmp	r3, #16
 8009a56:	d10d      	bne.n	8009a74 <lwip_sendto+0x4c>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
#else /* LWIP_TCP */
    LWIP_UNUSED_ARG(flags);
    sock_set_errno(sock, err_to_errno(ERR_ARG));
 8009a58:	f06f 000f 	mvn.w	r0, #15
 8009a5c:	f7ff fc4c 	bl	80092f8 <err_to_errno>
 8009a60:	6278      	str	r0, [r7, #36]	@ 0x24
 8009a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d002      	beq.n	8009a6e <lwip_sendto+0x46>
 8009a68:	4a47      	ldr	r2, [pc, #284]	@ (8009b88 <lwip_sendto+0x160>)
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6c:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a72:	e084      	b.n	8009b7e <lwip_sendto+0x156>
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a7a:	d30a      	bcc.n	8009a92 <lwip_sendto+0x6a>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8009a7c:	235a      	movs	r3, #90	@ 0x5a
 8009a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d002      	beq.n	8009a8c <lwip_sendto+0x64>
 8009a86:	4a40      	ldr	r2, [pc, #256]	@ (8009b88 <lwip_sendto+0x160>)
 8009a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a8a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a90:	e075      	b.n	8009b7e <lwip_sendto+0x156>
  }
  short_size = (u16_t)size;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	86fb      	strh	r3, [r7, #54]	@ 0x36
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 8009a96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d102      	bne.n	8009aa2 <lwip_sendto+0x7a>
 8009a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d023      	beq.n	8009aea <lwip_sendto+0xc2>
 8009aa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009aa4:	2b10      	cmp	r3, #16
 8009aa6:	d10b      	bne.n	8009ac0 <lwip_sendto+0x98>
 8009aa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d008      	beq.n	8009ac0 <lwip_sendto+0x98>
 8009aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ab0:	785b      	ldrb	r3, [r3, #1]
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d104      	bne.n	8009ac0 <lwip_sendto+0x98>
 8009ab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ab8:	f003 0303 	and.w	r3, r3, #3
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d014      	beq.n	8009aea <lwip_sendto+0xc2>
 8009ac0:	4b32      	ldr	r3, [pc, #200]	@ (8009b8c <lwip_sendto+0x164>)
 8009ac2:	f240 6252 	movw	r2, #1618	@ 0x652
 8009ac6:	4932      	ldr	r1, [pc, #200]	@ (8009b90 <lwip_sendto+0x168>)
 8009ac8:	4832      	ldr	r0, [pc, #200]	@ (8009b94 <lwip_sendto+0x16c>)
 8009aca:	f005 ff0f 	bl	800f8ec <iprintf>
 8009ace:	f06f 000f 	mvn.w	r0, #15
 8009ad2:	f7ff fc11 	bl	80092f8 <err_to_errno>
 8009ad6:	6338      	str	r0, [r7, #48]	@ 0x30
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d002      	beq.n	8009ae4 <lwip_sendto+0xbc>
 8009ade:	4a2a      	ldr	r2, [pc, #168]	@ (8009b88 <lwip_sendto+0x160>)
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae2:	6013      	str	r3, [r2, #0]
 8009ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8009ae8:	e049      	b.n	8009b7e <lwip_sendto+0x156>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 8009aea:	2300      	movs	r3, #0
 8009aec:	61bb      	str	r3, [r7, #24]
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	617b      	str	r3, [r7, #20]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 8009af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00a      	beq.n	8009b0e <lwip_sendto+0xe6>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 8009af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	61fb      	str	r3, [r7, #28]
 8009afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b00:	885b      	ldrh	r3, [r3, #2]
 8009b02:	4618      	mov	r0, r3
 8009b04:	f000 fbac 	bl	800a260 <lwip_htons>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8009b0c:	e003      	b.n	8009b16 <lwip_sendto+0xee>
  } else {
    remote_port = 0;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 8009b12:	2300      	movs	r3, #0
 8009b14:	61fb      	str	r3, [r7, #28]
  }
  netbuf_fromport(&buf) = remote_port;
 8009b16:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009b18:	843b      	strh	r3, [r7, #32]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 8009b1a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009b1c:	f107 0314 	add.w	r3, r7, #20
 8009b20:	68b9      	ldr	r1, [r7, #8]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7ff fc4e 	bl	80093c4 <netbuf_ref>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 8009b2e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10a      	bne.n	8009b4c <lwip_sendto+0x124>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 8009b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f107 0214 	add.w	r2, r7, #20
 8009b3e:	4611      	mov	r1, r2
 8009b40:	4618      	mov	r0, r3
 8009b42:	f7ff f8d7 	bl	8008cf4 <netconn_send>
 8009b46:	4603      	mov	r3, r0
 8009b48:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 8009b4c:	f107 0314 	add.w	r3, r7, #20
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7ff fc0f 	bl	8009374 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 8009b56:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7ff fbcc 	bl	80092f8 <err_to_errno>
 8009b60:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d002      	beq.n	8009b6e <lwip_sendto+0x146>
 8009b68:	4a07      	ldr	r2, [pc, #28]	@ (8009b88 <lwip_sendto+0x160>)
 8009b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8009b6e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d101      	bne.n	8009b7a <lwip_sendto+0x152>
 8009b76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009b78:	e001      	b.n	8009b7e <lwip_sendto+0x156>
 8009b7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3740      	adds	r7, #64	@ 0x40
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	2000cfc4 	.word	0x2000cfc4
 8009b8c:	08010e5c 	.word	0x08010e5c
 8009b90:	080110b4 	.word	0x080110b4
 8009b94:	08010eb0 	.word	0x08010eb0

08009b98 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b086      	sub	sp, #24
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	d009      	beq.n	8009bbe <lwip_socket+0x26>
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	2b03      	cmp	r3, #3
 8009bae:	dc23      	bgt.n	8009bf8 <lwip_socket+0x60>
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d019      	beq.n	8009bea <lwip_socket+0x52>
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d009      	beq.n	8009bd0 <lwip_socket+0x38>
 8009bbc:	e01c      	b.n	8009bf8 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	4a22      	ldr	r2, [pc, #136]	@ (8009c4c <lwip_socket+0xb4>)
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	2040      	movs	r0, #64	@ 0x40
 8009bc8:	f7fe fede 	bl	8008988 <netconn_new_with_proto_and_callback>
 8009bcc:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8009bce:	e019      	b.n	8009c04 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2b88      	cmp	r3, #136	@ 0x88
 8009bd4:	d101      	bne.n	8009bda <lwip_socket+0x42>
 8009bd6:	2321      	movs	r3, #33	@ 0x21
 8009bd8:	e000      	b.n	8009bdc <lwip_socket+0x44>
 8009bda:	2320      	movs	r3, #32
 8009bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8009c4c <lwip_socket+0xb4>)
 8009bde:	2100      	movs	r1, #0
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe fed1 	bl	8008988 <netconn_new_with_proto_and_callback>
 8009be6:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8009be8:	e00c      	b.n	8009c04 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 8009bea:	4a18      	ldr	r2, [pc, #96]	@ (8009c4c <lwip_socket+0xb4>)
 8009bec:	2100      	movs	r1, #0
 8009bee:	2010      	movs	r0, #16
 8009bf0:	f7fe feca 	bl	8008988 <netconn_new_with_proto_and_callback>
 8009bf4:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8009bf6:	e005      	b.n	8009c04 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 8009bf8:	4b15      	ldr	r3, [pc, #84]	@ (8009c50 <lwip_socket+0xb8>)
 8009bfa:	2216      	movs	r2, #22
 8009bfc:	601a      	str	r2, [r3, #0]
      return -1;
 8009bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009c02:	e01e      	b.n	8009c42 <lwip_socket+0xaa>
  }

  if (!conn) {
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d105      	bne.n	8009c16 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 8009c0a:	4b11      	ldr	r3, [pc, #68]	@ (8009c50 <lwip_socket+0xb8>)
 8009c0c:	2269      	movs	r2, #105	@ 0x69
 8009c0e:	601a      	str	r2, [r3, #0]
    return -1;
 8009c10:	f04f 33ff 	mov.w	r3, #4294967295
 8009c14:	e015      	b.n	8009c42 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 8009c16:	2100      	movs	r1, #0
 8009c18:	6978      	ldr	r0, [r7, #20]
 8009c1a:	f7ff fc73 	bl	8009504 <alloc_socket>
 8009c1e:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c26:	d108      	bne.n	8009c3a <lwip_socket+0xa2>
    netconn_delete(conn);
 8009c28:	6978      	ldr	r0, [r7, #20]
 8009c2a:	f7fe ff39 	bl	8008aa0 <netconn_delete>
    set_errno(ENFILE);
 8009c2e:	4b08      	ldr	r3, [pc, #32]	@ (8009c50 <lwip_socket+0xb8>)
 8009c30:	2217      	movs	r2, #23
 8009c32:	601a      	str	r2, [r3, #0]
    return -1;
 8009c34:	f04f 33ff 	mov.w	r3, #4294967295
 8009c38:	e003      	b.n	8009c42 <lwip_socket+0xaa>
  }
  conn->socket = i;
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	693a      	ldr	r2, [r7, #16]
 8009c3e:	615a      	str	r2, [r3, #20]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 8009c40:	693b      	ldr	r3, [r7, #16]
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3718      	adds	r7, #24
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	08009cdd 	.word	0x08009cdd
 8009c50:	2000cfc4 	.word	0x2000cfc4

08009c54 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b087      	sub	sp, #28
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	607a      	str	r2, [r7, #4]
 8009c60:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8009c62:	2300      	movs	r3, #0
 8009c64:	617b      	str	r3, [r7, #20]
 8009c66:	e02c      	b.n	8009cc2 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	695a      	ldr	r2, [r3, #20]
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	00db      	lsls	r3, r3, #3
 8009c70:	4413      	add	r3, r2
 8009c72:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	68ba      	ldr	r2, [r7, #8]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d11e      	bne.n	8009cbc <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d009      	beq.n	8009c98 <lwip_poll_should_wake+0x44>
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	f003 0301 	and.w	r3, r3, #1
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d001      	beq.n	8009c98 <lwip_poll_should_wake+0x44>
        return 1;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e01a      	b.n	8009cce <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d009      	beq.n	8009cb2 <lwip_poll_should_wake+0x5e>
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	f003 0302 	and.w	r3, r3, #2
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <lwip_poll_should_wake+0x5e>
        return 1;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e00d      	b.n	8009cce <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 8009cb2:	6a3b      	ldr	r3, [r7, #32]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	e008      	b.n	8009cce <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	3301      	adds	r3, #1
 8009cc0:	617b      	str	r3, [r7, #20]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	699b      	ldr	r3, [r3, #24]
 8009cc6:	697a      	ldr	r2, [r7, #20]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d3cd      	bcc.n	8009c68 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	371c      	adds	r7, #28
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
	...

08009cdc <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b08a      	sub	sp, #40	@ 0x28
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	70fb      	strb	r3, [r7, #3]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f000 80a4 	beq.w	8009e3c <event_callback+0x160>
    s = conn->socket;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	695b      	ldr	r3, [r3, #20]
 8009cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	da18      	bge.n	8009d32 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8009d00:	f005 fcba 	bl	800f678 <sys_arch_protect>
 8009d04:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	695b      	ldr	r3, [r3, #20]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	da0b      	bge.n	8009d26 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 8009d0e:	78fb      	ldrb	r3, [r7, #3]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d104      	bne.n	8009d1e <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	695b      	ldr	r3, [r3, #20]
 8009d18:	1e5a      	subs	r2, r3, #1
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	615a      	str	r2, [r3, #20]
        }
        SYS_ARCH_UNPROTECT(lev);
 8009d1e:	69f8      	ldr	r0, [r7, #28]
 8009d20:	f005 fcb8 	bl	800f694 <sys_arch_unprotect>
        return;
 8009d24:	e08d      	b.n	8009e42 <event_callback+0x166>
      }
      s = conn->socket;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	695b      	ldr	r3, [r3, #20]
 8009d2a:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 8009d2c:	69f8      	ldr	r0, [r7, #28]
 8009d2e:	f005 fcb1 	bl	800f694 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 8009d32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d34:	f7ff fbce 	bl	80094d4 <get_socket>
 8009d38:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 8009d3a:	69bb      	ldr	r3, [r7, #24]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d07f      	beq.n	8009e40 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 8009d40:	2301      	movs	r3, #1
 8009d42:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 8009d44:	f005 fc98 	bl	800f678 <sys_arch_protect>
 8009d48:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 8009d4a:	78fb      	ldrb	r3, [r7, #3]
 8009d4c:	2b04      	cmp	r3, #4
 8009d4e:	d83e      	bhi.n	8009dce <event_callback+0xf2>
 8009d50:	a201      	add	r2, pc, #4	@ (adr r2, 8009d58 <event_callback+0x7c>)
 8009d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d56:	bf00      	nop
 8009d58:	08009d6d 	.word	0x08009d6d
 8009d5c:	08009d8f 	.word	0x08009d8f
 8009d60:	08009da7 	.word	0x08009da7
 8009d64:	08009dbb 	.word	0x08009dbb
 8009d68:	08009dc7 	.word	0x08009dc7
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 8009d6c:	69bb      	ldr	r3, [r7, #24]
 8009d6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	3301      	adds	r3, #1
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	b21a      	sxth	r2, r3
 8009d7a:	69bb      	ldr	r3, [r7, #24]
 8009d7c:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	dd2a      	ble.n	8009dde <event_callback+0x102>
        check_waiters = 0;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	623b      	str	r3, [r7, #32]
      }
      break;
 8009d8c:	e027      	b.n	8009dde <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009d94:	b29b      	uxth	r3, r3
 8009d96:	3b01      	subs	r3, #1
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	b21a      	sxth	r2, r3
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8009da0:	2300      	movs	r3, #0
 8009da2:	623b      	str	r3, [r7, #32]
      break;
 8009da4:	e01c      	b.n	8009de0 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	895b      	ldrh	r3, [r3, #10]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d001      	beq.n	8009db2 <event_callback+0xd6>
        check_waiters = 0;
 8009dae:	2300      	movs	r3, #0
 8009db0:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	2201      	movs	r2, #1
 8009db6:	815a      	strh	r2, [r3, #10]
      break;
 8009db8:	e012      	b.n	8009de0 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	623b      	str	r3, [r7, #32]
      break;
 8009dc4:	e00c      	b.n	8009de0 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	819a      	strh	r2, [r3, #12]
      break;
 8009dcc:	e008      	b.n	8009de0 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8009dce:	4b1e      	ldr	r3, [pc, #120]	@ (8009e48 <event_callback+0x16c>)
 8009dd0:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 8009dd4:	491d      	ldr	r1, [pc, #116]	@ (8009e4c <event_callback+0x170>)
 8009dd6:	481e      	ldr	r0, [pc, #120]	@ (8009e50 <event_callback+0x174>)
 8009dd8:	f005 fd88 	bl	800f8ec <iprintf>
      break;
 8009ddc:	e000      	b.n	8009de0 <event_callback+0x104>
      break;
 8009dde:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	7b9b      	ldrb	r3, [r3, #14]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d025      	beq.n	8009e34 <event_callback+0x158>
 8009de8:	6a3b      	ldr	r3, [r7, #32]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d022      	beq.n	8009e34 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	bfcc      	ite	gt
 8009df8:	2301      	movgt	r3, #1
 8009dfa:	2300      	movle	r3, #0
 8009dfc:	b2db      	uxtb	r3, r3
 8009dfe:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	895b      	ldrh	r3, [r3, #10]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	bf14      	ite	ne
 8009e08:	2301      	movne	r3, #1
 8009e0a:	2300      	moveq	r3, #0
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	899b      	ldrh	r3, [r3, #12]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	bf14      	ite	ne
 8009e18:	2301      	movne	r3, #1
 8009e1a:	2300      	moveq	r3, #0
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 8009e20:	69f8      	ldr	r0, [r7, #28]
 8009e22:	f005 fc37 	bl	800f694 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	693a      	ldr	r2, [r7, #16]
 8009e2a:	6979      	ldr	r1, [r7, #20]
 8009e2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009e2e:	f000 f811 	bl	8009e54 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 8009e32:	e006      	b.n	8009e42 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 8009e34:	69f8      	ldr	r0, [r7, #28]
 8009e36:	f005 fc2d 	bl	800f694 <sys_arch_unprotect>
 8009e3a:	e002      	b.n	8009e42 <event_callback+0x166>
    return;
 8009e3c:	bf00      	nop
 8009e3e:	e000      	b.n	8009e42 <event_callback+0x166>
      return;
 8009e40:	bf00      	nop
  }
  done_socket(sock);
}
 8009e42:	3728      	adds	r7, #40	@ 0x28
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	08010e5c 	.word	0x08010e5c
 8009e4c:	08011150 	.word	0x08011150
 8009e50:	08010eb0 	.word	0x08010eb0

08009e54 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b088      	sub	sp, #32
 8009e58:	af02      	add	r7, sp, #8
 8009e5a:	60f8      	str	r0, [r7, #12]
 8009e5c:	60b9      	str	r1, [r7, #8]
 8009e5e:	607a      	str	r2, [r7, #4]
 8009e60:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8009e62:	4b42      	ldr	r3, [pc, #264]	@ (8009f6c <select_check_waiters+0x118>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	617b      	str	r3, [r7, #20]
 8009e68:	e078      	b.n	8009f5c <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	69db      	ldr	r3, [r3, #28]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d171      	bne.n	8009f56 <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 8009e72:	2300      	movs	r3, #0
 8009e74:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	695b      	ldr	r3, [r3, #20]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d009      	beq.n	8009e92 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	9300      	str	r3, [sp, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	68f9      	ldr	r1, [r7, #12]
 8009e88:	6978      	ldr	r0, [r7, #20]
 8009e8a:	f7ff fee3 	bl	8009c54 <lwip_poll_should_wake>
 8009e8e:	6138      	str	r0, [r7, #16]
 8009e90:	e056      	b.n	8009f40 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d017      	beq.n	8009ec8 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d013      	beq.n	8009ec8 <select_check_waiters+0x74>
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	689a      	ldr	r2, [r3, #8]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	da00      	bge.n	8009eac <select_check_waiters+0x58>
 8009eaa:	331f      	adds	r3, #31
 8009eac:	115b      	asrs	r3, r3, #5
 8009eae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f003 031f 	and.w	r3, r3, #31
 8009eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8009ebc:	f003 0301 	and.w	r3, r3, #1
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d001      	beq.n	8009ec8 <select_check_waiters+0x74>
            do_signal = 1;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d01a      	beq.n	8009f04 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d117      	bne.n	8009f04 <select_check_waiters+0xb0>
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	68db      	ldr	r3, [r3, #12]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d013      	beq.n	8009f04 <select_check_waiters+0xb0>
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	68da      	ldr	r2, [r3, #12]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	da00      	bge.n	8009ee8 <select_check_waiters+0x94>
 8009ee6:	331f      	adds	r3, #31
 8009ee8:	115b      	asrs	r3, r3, #5
 8009eea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f003 031f 	and.w	r3, r3, #31
 8009ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ef8:	f003 0301 	and.w	r3, r3, #1
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d001      	beq.n	8009f04 <select_check_waiters+0xb0>
            do_signal = 1;
 8009f00:	2301      	movs	r3, #1
 8009f02:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d01a      	beq.n	8009f40 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d117      	bne.n	8009f40 <select_check_waiters+0xec>
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d013      	beq.n	8009f40 <select_check_waiters+0xec>
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	691a      	ldr	r2, [r3, #16]
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	da00      	bge.n	8009f24 <select_check_waiters+0xd0>
 8009f22:	331f      	adds	r3, #31
 8009f24:	115b      	asrs	r3, r3, #5
 8009f26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f003 031f 	and.w	r3, r3, #31
 8009f30:	fa22 f303 	lsr.w	r3, r2, r3
 8009f34:	f003 0301 	and.w	r3, r3, #1
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d001      	beq.n	8009f40 <select_check_waiters+0xec>
            do_signal = 1;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d007      	beq.n	8009f56 <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	3320      	adds	r3, #32
 8009f50:	4618      	mov	r0, r3
 8009f52:	f005 faec 	bl	800f52e <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	617b      	str	r3, [r7, #20]
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d183      	bne.n	8009e6a <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 8009f62:	bf00      	nop
 8009f64:	bf00      	nop
 8009f66:	3718      	adds	r7, #24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	20009c88 	.word	0x20009c88

08009f70 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8009f7a:	f002 f8cd 	bl	800c118 <sys_timeouts_sleeptime>
 8009f7e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f86:	d10b      	bne.n	8009fa0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8009f88:	4813      	ldr	r0, [pc, #76]	@ (8009fd8 <tcpip_timeouts_mbox_fetch+0x68>)
 8009f8a:	f005 fb42 	bl	800f612 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8009f8e:	2200      	movs	r2, #0
 8009f90:	6839      	ldr	r1, [r7, #0]
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f005 fa2a 	bl	800f3ec <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8009f98:	480f      	ldr	r0, [pc, #60]	@ (8009fd8 <tcpip_timeouts_mbox_fetch+0x68>)
 8009f9a:	f005 fb2b 	bl	800f5f4 <sys_mutex_lock>
    return;
 8009f9e:	e018      	b.n	8009fd2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d102      	bne.n	8009fac <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8009fa6:	f002 f87d 	bl	800c0a4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8009faa:	e7e6      	b.n	8009f7a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8009fac:	480a      	ldr	r0, [pc, #40]	@ (8009fd8 <tcpip_timeouts_mbox_fetch+0x68>)
 8009fae:	f005 fb30 	bl	800f612 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8009fb2:	68fa      	ldr	r2, [r7, #12]
 8009fb4:	6839      	ldr	r1, [r7, #0]
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f005 fa18 	bl	800f3ec <sys_arch_mbox_fetch>
 8009fbc:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8009fbe:	4806      	ldr	r0, [pc, #24]	@ (8009fd8 <tcpip_timeouts_mbox_fetch+0x68>)
 8009fc0:	f005 fb18 	bl	800f5f4 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fca:	d102      	bne.n	8009fd2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8009fcc:	f002 f86a 	bl	800c0a4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8009fd0:	e7d3      	b.n	8009f7a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8009fd2:	3710      	adds	r7, #16
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	20009c98 	.word	0x20009c98

08009fdc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8009fe4:	4810      	ldr	r0, [pc, #64]	@ (800a028 <tcpip_thread+0x4c>)
 8009fe6:	f005 fb05 	bl	800f5f4 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8009fea:	4b10      	ldr	r3, [pc, #64]	@ (800a02c <tcpip_thread+0x50>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d005      	beq.n	8009ffe <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8009ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800a02c <tcpip_thread+0x50>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a0e      	ldr	r2, [pc, #56]	@ (800a030 <tcpip_thread+0x54>)
 8009ff8:	6812      	ldr	r2, [r2, #0]
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8009ffe:	f107 030c 	add.w	r3, r7, #12
 800a002:	4619      	mov	r1, r3
 800a004:	480b      	ldr	r0, [pc, #44]	@ (800a034 <tcpip_thread+0x58>)
 800a006:	f7ff ffb3 	bl	8009f70 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d106      	bne.n	800a01e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a010:	4b09      	ldr	r3, [pc, #36]	@ (800a038 <tcpip_thread+0x5c>)
 800a012:	2291      	movs	r2, #145	@ 0x91
 800a014:	4909      	ldr	r1, [pc, #36]	@ (800a03c <tcpip_thread+0x60>)
 800a016:	480a      	ldr	r0, [pc, #40]	@ (800a040 <tcpip_thread+0x64>)
 800a018:	f005 fc68 	bl	800f8ec <iprintf>
      continue;
 800a01c:	e003      	b.n	800a026 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4618      	mov	r0, r3
 800a022:	f000 f80f 	bl	800a044 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a026:	e7ea      	b.n	8009ffe <tcpip_thread+0x22>
 800a028:	20009c98 	.word	0x20009c98
 800a02c:	20009c8c 	.word	0x20009c8c
 800a030:	20009c90 	.word	0x20009c90
 800a034:	20009c94 	.word	0x20009c94
 800a038:	080111a4 	.word	0x080111a4
 800a03c:	080111d4 	.word	0x080111d4
 800a040:	080111f4 	.word	0x080111f4

0800a044 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	2b02      	cmp	r3, #2
 800a052:	d026      	beq.n	800a0a2 <tcpip_thread_handle_msg+0x5e>
 800a054:	2b02      	cmp	r3, #2
 800a056:	dc2b      	bgt.n	800a0b0 <tcpip_thread_handle_msg+0x6c>
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d002      	beq.n	800a062 <tcpip_thread_handle_msg+0x1e>
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d015      	beq.n	800a08c <tcpip_thread_handle_msg+0x48>
 800a060:	e026      	b.n	800a0b0 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	6850      	ldr	r0, [r2, #4]
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	6892      	ldr	r2, [r2, #8]
 800a06e:	4611      	mov	r1, r2
 800a070:	4798      	blx	r3
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d004      	beq.n	800a082 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	4618      	mov	r0, r3
 800a07e:	f001 fc7f 	bl	800b980 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a082:	6879      	ldr	r1, [r7, #4]
 800a084:	2006      	movs	r0, #6
 800a086:	f000 fe37 	bl	800acf8 <memp_free>
      break;
 800a08a:	e018      	b.n	800a0be <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	6892      	ldr	r2, [r2, #8]
 800a094:	4610      	mov	r0, r2
 800a096:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a098:	6879      	ldr	r1, [r7, #4]
 800a09a:	2005      	movs	r0, #5
 800a09c:	f000 fe2c 	bl	800acf8 <memp_free>
      break;
 800a0a0:	e00d      	b.n	800a0be <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	6892      	ldr	r2, [r2, #8]
 800a0aa:	4610      	mov	r0, r2
 800a0ac:	4798      	blx	r3
      break;
 800a0ae:	e006      	b.n	800a0be <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a0b0:	4b05      	ldr	r3, [pc, #20]	@ (800a0c8 <tcpip_thread_handle_msg+0x84>)
 800a0b2:	22cf      	movs	r2, #207	@ 0xcf
 800a0b4:	4905      	ldr	r1, [pc, #20]	@ (800a0cc <tcpip_thread_handle_msg+0x88>)
 800a0b6:	4806      	ldr	r0, [pc, #24]	@ (800a0d0 <tcpip_thread_handle_msg+0x8c>)
 800a0b8:	f005 fc18 	bl	800f8ec <iprintf>
      break;
 800a0bc:	bf00      	nop
  }
}
 800a0be:	bf00      	nop
 800a0c0:	3708      	adds	r7, #8
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	080111a4 	.word	0x080111a4
 800a0cc:	080111d4 	.word	0x080111d4
 800a0d0:	080111f4 	.word	0x080111f4

0800a0d4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b086      	sub	sp, #24
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60f8      	str	r0, [r7, #12]
 800a0dc:	60b9      	str	r1, [r7, #8]
 800a0de:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a0e0:	481a      	ldr	r0, [pc, #104]	@ (800a14c <tcpip_inpkt+0x78>)
 800a0e2:	f005 f9de 	bl	800f4a2 <sys_mbox_valid>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d105      	bne.n	800a0f8 <tcpip_inpkt+0x24>
 800a0ec:	4b18      	ldr	r3, [pc, #96]	@ (800a150 <tcpip_inpkt+0x7c>)
 800a0ee:	22fc      	movs	r2, #252	@ 0xfc
 800a0f0:	4918      	ldr	r1, [pc, #96]	@ (800a154 <tcpip_inpkt+0x80>)
 800a0f2:	4819      	ldr	r0, [pc, #100]	@ (800a158 <tcpip_inpkt+0x84>)
 800a0f4:	f005 fbfa 	bl	800f8ec <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a0f8:	2006      	movs	r0, #6
 800a0fa:	f000 fd87 	bl	800ac0c <memp_malloc>
 800a0fe:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d102      	bne.n	800a10c <tcpip_inpkt+0x38>
    return ERR_MEM;
 800a106:	f04f 33ff 	mov.w	r3, #4294967295
 800a10a:	e01a      	b.n	800a142 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	2200      	movs	r2, #0
 800a110:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	68ba      	ldr	r2, [r7, #8]
 800a11c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a124:	6979      	ldr	r1, [r7, #20]
 800a126:	4809      	ldr	r0, [pc, #36]	@ (800a14c <tcpip_inpkt+0x78>)
 800a128:	f005 f946 	bl	800f3b8 <sys_mbox_trypost>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d006      	beq.n	800a140 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a132:	6979      	ldr	r1, [r7, #20]
 800a134:	2006      	movs	r0, #6
 800a136:	f000 fddf 	bl	800acf8 <memp_free>
    return ERR_MEM;
 800a13a:	f04f 33ff 	mov.w	r3, #4294967295
 800a13e:	e000      	b.n	800a142 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800a140:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a142:	4618      	mov	r0, r3
 800a144:	3718      	adds	r7, #24
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	20009c94 	.word	0x20009c94
 800a150:	080111a4 	.word	0x080111a4
 800a154:	0801121c 	.word	0x0801121c
 800a158:	080111f4 	.word	0x080111f4

0800a15c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a16c:	f003 0318 	and.w	r3, r3, #24
 800a170:	2b00      	cmp	r3, #0
 800a172:	d006      	beq.n	800a182 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a174:	4a08      	ldr	r2, [pc, #32]	@ (800a198 <tcpip_input+0x3c>)
 800a176:	6839      	ldr	r1, [r7, #0]
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f7ff ffab 	bl	800a0d4 <tcpip_inpkt>
 800a17e:	4603      	mov	r3, r0
 800a180:	e005      	b.n	800a18e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a182:	4a06      	ldr	r2, [pc, #24]	@ (800a19c <tcpip_input+0x40>)
 800a184:	6839      	ldr	r1, [r7, #0]
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f7ff ffa4 	bl	800a0d4 <tcpip_inpkt>
 800a18c:	4603      	mov	r3, r0
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3708      	adds	r7, #8
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	0800f1a5 	.word	0x0800f1a5
 800a19c:	0800de45 	.word	0x0800de45

0800a1a0 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60f8      	str	r0, [r7, #12]
 800a1a8:	60b9      	str	r1, [r7, #8]
 800a1aa:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800a1ac:	4806      	ldr	r0, [pc, #24]	@ (800a1c8 <tcpip_send_msg_wait_sem+0x28>)
 800a1ae:	f005 fa21 	bl	800f5f4 <sys_mutex_lock>
  fn(apimsg);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	68b8      	ldr	r0, [r7, #8]
 800a1b6:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800a1b8:	4803      	ldr	r0, [pc, #12]	@ (800a1c8 <tcpip_send_msg_wait_sem+0x28>)
 800a1ba:	f005 fa2a 	bl	800f612 <sys_mutex_unlock>
  return ERR_OK;
 800a1be:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	20009c98 	.word	0x20009c98

0800a1cc <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af02      	add	r7, sp, #8
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  lwip_init();
 800a1d6:	f000 f871 	bl	800a2bc <lwip_init>

  tcpip_init_done = initfunc;
 800a1da:	4a17      	ldr	r2, [pc, #92]	@ (800a238 <tcpip_init+0x6c>)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800a1e0:	4a16      	ldr	r2, [pc, #88]	@ (800a23c <tcpip_init+0x70>)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a1e6:	2106      	movs	r1, #6
 800a1e8:	4815      	ldr	r0, [pc, #84]	@ (800a240 <tcpip_init+0x74>)
 800a1ea:	f005 f8b1 	bl	800f350 <sys_mbox_new>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d006      	beq.n	800a202 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a1f4:	4b13      	ldr	r3, [pc, #76]	@ (800a244 <tcpip_init+0x78>)
 800a1f6:	f240 2261 	movw	r2, #609	@ 0x261
 800a1fa:	4913      	ldr	r1, [pc, #76]	@ (800a248 <tcpip_init+0x7c>)
 800a1fc:	4813      	ldr	r0, [pc, #76]	@ (800a24c <tcpip_init+0x80>)
 800a1fe:	f005 fb75 	bl	800f8ec <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a202:	4813      	ldr	r0, [pc, #76]	@ (800a250 <tcpip_init+0x84>)
 800a204:	f005 f9da 	bl	800f5bc <sys_mutex_new>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d006      	beq.n	800a21c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a20e:	4b0d      	ldr	r3, [pc, #52]	@ (800a244 <tcpip_init+0x78>)
 800a210:	f240 2265 	movw	r2, #613	@ 0x265
 800a214:	490f      	ldr	r1, [pc, #60]	@ (800a254 <tcpip_init+0x88>)
 800a216:	480d      	ldr	r0, [pc, #52]	@ (800a24c <tcpip_init+0x80>)
 800a218:	f005 fb68 	bl	800f8ec <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a21c:	2300      	movs	r3, #0
 800a21e:	9300      	str	r3, [sp, #0]
 800a220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a224:	2200      	movs	r2, #0
 800a226:	490c      	ldr	r1, [pc, #48]	@ (800a258 <tcpip_init+0x8c>)
 800a228:	480c      	ldr	r0, [pc, #48]	@ (800a25c <tcpip_init+0x90>)
 800a22a:	f005 f9ff 	bl	800f62c <sys_thread_new>
}
 800a22e:	bf00      	nop
 800a230:	3708      	adds	r7, #8
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	20009c8c 	.word	0x20009c8c
 800a23c:	20009c90 	.word	0x20009c90
 800a240:	20009c94 	.word	0x20009c94
 800a244:	080111a4 	.word	0x080111a4
 800a248:	0801122c 	.word	0x0801122c
 800a24c:	080111f4 	.word	0x080111f4
 800a250:	20009c98 	.word	0x20009c98
 800a254:	08011250 	.word	0x08011250
 800a258:	08009fdd 	.word	0x08009fdd
 800a25c:	08011274 	.word	0x08011274

0800a260 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a26a:	88fb      	ldrh	r3, [r7, #6]
 800a26c:	021b      	lsls	r3, r3, #8
 800a26e:	b21a      	sxth	r2, r3
 800a270:	88fb      	ldrh	r3, [r7, #6]
 800a272:	0a1b      	lsrs	r3, r3, #8
 800a274:	b29b      	uxth	r3, r3
 800a276:	b21b      	sxth	r3, r3
 800a278:	4313      	orrs	r3, r2
 800a27a:	b21b      	sxth	r3, r3
 800a27c:	b29b      	uxth	r3, r3
}
 800a27e:	4618      	mov	r0, r3
 800a280:	370c      	adds	r7, #12
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr

0800a28a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a28a:	b480      	push	{r7}
 800a28c:	b083      	sub	sp, #12
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	061a      	lsls	r2, r3, #24
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	021b      	lsls	r3, r3, #8
 800a29a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a29e:	431a      	orrs	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	0a1b      	lsrs	r3, r3, #8
 800a2a4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a2a8:	431a      	orrs	r2, r3
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	0e1b      	lsrs	r3, r3, #24
 800a2ae:	4313      	orrs	r3, r2
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a2c6:	f005 f96b 	bl	800f5a0 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a2ca:	f000 f8d3 	bl	800a474 <mem_init>
  memp_init();
 800a2ce:	f000 fc2f 	bl	800ab30 <memp_init>
  pbuf_init();
  netif_init();
 800a2d2:	f000 fd3b 	bl	800ad4c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a2d6:	f001 ff57 	bl	800c188 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a2da:	f001 fe9b 	bl	800c014 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a2de:	bf00      	nop
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
	...

0800a2e8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b083      	sub	sp, #12
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a2f2:	4b05      	ldr	r3, [pc, #20]	@ (800a308 <ptr_to_mem+0x20>)
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	88fb      	ldrh	r3, [r7, #6]
 800a2f8:	4413      	add	r3, r2
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	370c      	adds	r7, #12
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr
 800a306:	bf00      	nop
 800a308:	2000a308 	.word	0x2000a308

0800a30c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a314:	4b05      	ldr	r3, [pc, #20]	@ (800a32c <mem_to_ptr+0x20>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	1ad3      	subs	r3, r2, r3
 800a31c:	b29b      	uxth	r3, r3
}
 800a31e:	4618      	mov	r0, r3
 800a320:	370c      	adds	r7, #12
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop
 800a32c:	2000a308 	.word	0x2000a308

0800a330 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a330:	b590      	push	{r4, r7, lr}
 800a332:	b085      	sub	sp, #20
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a338:	4b45      	ldr	r3, [pc, #276]	@ (800a450 <plug_holes+0x120>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	429a      	cmp	r2, r3
 800a340:	d206      	bcs.n	800a350 <plug_holes+0x20>
 800a342:	4b44      	ldr	r3, [pc, #272]	@ (800a454 <plug_holes+0x124>)
 800a344:	f240 12df 	movw	r2, #479	@ 0x1df
 800a348:	4943      	ldr	r1, [pc, #268]	@ (800a458 <plug_holes+0x128>)
 800a34a:	4844      	ldr	r0, [pc, #272]	@ (800a45c <plug_holes+0x12c>)
 800a34c:	f005 face 	bl	800f8ec <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a350:	4b43      	ldr	r3, [pc, #268]	@ (800a460 <plug_holes+0x130>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	429a      	cmp	r2, r3
 800a358:	d306      	bcc.n	800a368 <plug_holes+0x38>
 800a35a:	4b3e      	ldr	r3, [pc, #248]	@ (800a454 <plug_holes+0x124>)
 800a35c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800a360:	4940      	ldr	r1, [pc, #256]	@ (800a464 <plug_holes+0x134>)
 800a362:	483e      	ldr	r0, [pc, #248]	@ (800a45c <plug_holes+0x12c>)
 800a364:	f005 fac2 	bl	800f8ec <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	791b      	ldrb	r3, [r3, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d006      	beq.n	800a37e <plug_holes+0x4e>
 800a370:	4b38      	ldr	r3, [pc, #224]	@ (800a454 <plug_holes+0x124>)
 800a372:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800a376:	493c      	ldr	r1, [pc, #240]	@ (800a468 <plug_holes+0x138>)
 800a378:	4838      	ldr	r0, [pc, #224]	@ (800a45c <plug_holes+0x12c>)
 800a37a:	f005 fab7 	bl	800f8ec <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	881b      	ldrh	r3, [r3, #0]
 800a382:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a386:	d906      	bls.n	800a396 <plug_holes+0x66>
 800a388:	4b32      	ldr	r3, [pc, #200]	@ (800a454 <plug_holes+0x124>)
 800a38a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800a38e:	4937      	ldr	r1, [pc, #220]	@ (800a46c <plug_holes+0x13c>)
 800a390:	4832      	ldr	r0, [pc, #200]	@ (800a45c <plug_holes+0x12c>)
 800a392:	f005 faab 	bl	800f8ec <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	881b      	ldrh	r3, [r3, #0]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7ff ffa4 	bl	800a2e8 <ptr_to_mem>
 800a3a0:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d024      	beq.n	800a3f4 <plug_holes+0xc4>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	791b      	ldrb	r3, [r3, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d120      	bne.n	800a3f4 <plug_holes+0xc4>
 800a3b2:	4b2b      	ldr	r3, [pc, #172]	@ (800a460 <plug_holes+0x130>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d01b      	beq.n	800a3f4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a3bc:	4b2c      	ldr	r3, [pc, #176]	@ (800a470 <plug_holes+0x140>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	68fa      	ldr	r2, [r7, #12]
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	d102      	bne.n	800a3cc <plug_holes+0x9c>
      lfree = mem;
 800a3c6:	4a2a      	ldr	r2, [pc, #168]	@ (800a470 <plug_holes+0x140>)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	881a      	ldrh	r2, [r3, #0]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	881b      	ldrh	r3, [r3, #0]
 800a3d8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a3dc:	d00a      	beq.n	800a3f4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	881b      	ldrh	r3, [r3, #0]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7ff ff80 	bl	800a2e8 <ptr_to_mem>
 800a3e8:	4604      	mov	r4, r0
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff ff8e 	bl	800a30c <mem_to_ptr>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	885b      	ldrh	r3, [r3, #2]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f7ff ff75 	bl	800a2e8 <ptr_to_mem>
 800a3fe:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a400:	68ba      	ldr	r2, [r7, #8]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	429a      	cmp	r2, r3
 800a406:	d01f      	beq.n	800a448 <plug_holes+0x118>
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	791b      	ldrb	r3, [r3, #4]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d11b      	bne.n	800a448 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a410:	4b17      	ldr	r3, [pc, #92]	@ (800a470 <plug_holes+0x140>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	429a      	cmp	r2, r3
 800a418:	d102      	bne.n	800a420 <plug_holes+0xf0>
      lfree = pmem;
 800a41a:	4a15      	ldr	r2, [pc, #84]	@ (800a470 <plug_holes+0x140>)
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	881a      	ldrh	r2, [r3, #0]
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	881b      	ldrh	r3, [r3, #0]
 800a42c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a430:	d00a      	beq.n	800a448 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	881b      	ldrh	r3, [r3, #0]
 800a436:	4618      	mov	r0, r3
 800a438:	f7ff ff56 	bl	800a2e8 <ptr_to_mem>
 800a43c:	4604      	mov	r4, r0
 800a43e:	68b8      	ldr	r0, [r7, #8]
 800a440:	f7ff ff64 	bl	800a30c <mem_to_ptr>
 800a444:	4603      	mov	r3, r0
 800a446:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a448:	bf00      	nop
 800a44a:	3714      	adds	r7, #20
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd90      	pop	{r4, r7, pc}
 800a450:	2000a308 	.word	0x2000a308
 800a454:	08011284 	.word	0x08011284
 800a458:	080112b4 	.word	0x080112b4
 800a45c:	080112cc 	.word	0x080112cc
 800a460:	2000a30c 	.word	0x2000a30c
 800a464:	080112f4 	.word	0x080112f4
 800a468:	08011310 	.word	0x08011310
 800a46c:	0801132c 	.word	0x0801132c
 800a470:	2000a314 	.word	0x2000a314

0800a474 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b082      	sub	sp, #8
 800a478:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a47a:	4b1f      	ldr	r3, [pc, #124]	@ (800a4f8 <mem_init+0x84>)
 800a47c:	3303      	adds	r3, #3
 800a47e:	f023 0303 	bic.w	r3, r3, #3
 800a482:	461a      	mov	r2, r3
 800a484:	4b1d      	ldr	r3, [pc, #116]	@ (800a4fc <mem_init+0x88>)
 800a486:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a488:	4b1c      	ldr	r3, [pc, #112]	@ (800a4fc <mem_init+0x88>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a494:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a4a2:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800a4a6:	f7ff ff1f 	bl	800a2e8 <ptr_to_mem>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	4a14      	ldr	r2, [pc, #80]	@ (800a500 <mem_init+0x8c>)
 800a4ae:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a4b0:	4b13      	ldr	r3, [pc, #76]	@ (800a500 <mem_init+0x8c>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a4b8:	4b11      	ldr	r3, [pc, #68]	@ (800a500 <mem_init+0x8c>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a4c0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a4c2:	4b0f      	ldr	r3, [pc, #60]	@ (800a500 <mem_init+0x8c>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a4ca:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a4cc:	4b0b      	ldr	r3, [pc, #44]	@ (800a4fc <mem_init+0x88>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a0c      	ldr	r2, [pc, #48]	@ (800a504 <mem_init+0x90>)
 800a4d2:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a4d4:	480c      	ldr	r0, [pc, #48]	@ (800a508 <mem_init+0x94>)
 800a4d6:	f005 f871 	bl	800f5bc <sys_mutex_new>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d006      	beq.n	800a4ee <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a4e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a50c <mem_init+0x98>)
 800a4e2:	f240 221f 	movw	r2, #543	@ 0x21f
 800a4e6:	490a      	ldr	r1, [pc, #40]	@ (800a510 <mem_init+0x9c>)
 800a4e8:	480a      	ldr	r0, [pc, #40]	@ (800a514 <mem_init+0xa0>)
 800a4ea:	f005 f9ff 	bl	800f8ec <iprintf>
  }
}
 800a4ee:	bf00      	nop
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}
 800a4f6:	bf00      	nop
 800a4f8:	20009cb4 	.word	0x20009cb4
 800a4fc:	2000a308 	.word	0x2000a308
 800a500:	2000a30c 	.word	0x2000a30c
 800a504:	2000a314 	.word	0x2000a314
 800a508:	2000a310 	.word	0x2000a310
 800a50c:	08011284 	.word	0x08011284
 800a510:	08011358 	.word	0x08011358
 800a514:	080112cc 	.word	0x080112cc

0800a518 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b086      	sub	sp, #24
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f7ff fef3 	bl	800a30c <mem_to_ptr>
 800a526:	4603      	mov	r3, r0
 800a528:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	881b      	ldrh	r3, [r3, #0]
 800a52e:	4618      	mov	r0, r3
 800a530:	f7ff feda 	bl	800a2e8 <ptr_to_mem>
 800a534:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	885b      	ldrh	r3, [r3, #2]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f7ff fed4 	bl	800a2e8 <ptr_to_mem>
 800a540:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	881b      	ldrh	r3, [r3, #0]
 800a546:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a54a:	d818      	bhi.n	800a57e <mem_link_valid+0x66>
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	885b      	ldrh	r3, [r3, #2]
 800a550:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a554:	d813      	bhi.n	800a57e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a55a:	8afa      	ldrh	r2, [r7, #22]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d004      	beq.n	800a56a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	881b      	ldrh	r3, [r3, #0]
 800a564:	8afa      	ldrh	r2, [r7, #22]
 800a566:	429a      	cmp	r2, r3
 800a568:	d109      	bne.n	800a57e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a56a:	4b08      	ldr	r3, [pc, #32]	@ (800a58c <mem_link_valid+0x74>)
 800a56c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a56e:	693a      	ldr	r2, [r7, #16]
 800a570:	429a      	cmp	r2, r3
 800a572:	d006      	beq.n	800a582 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	885b      	ldrh	r3, [r3, #2]
 800a578:	8afa      	ldrh	r2, [r7, #22]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d001      	beq.n	800a582 <mem_link_valid+0x6a>
    return 0;
 800a57e:	2300      	movs	r3, #0
 800a580:	e000      	b.n	800a584 <mem_link_valid+0x6c>
  }
  return 1;
 800a582:	2301      	movs	r3, #1
}
 800a584:	4618      	mov	r0, r3
 800a586:	3718      	adds	r7, #24
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}
 800a58c:	2000a30c 	.word	0x2000a30c

0800a590 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b088      	sub	sp, #32
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d070      	beq.n	800a680 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f003 0303 	and.w	r3, r3, #3
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00d      	beq.n	800a5c4 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a5a8:	4b37      	ldr	r3, [pc, #220]	@ (800a688 <mem_free+0xf8>)
 800a5aa:	f240 2273 	movw	r2, #627	@ 0x273
 800a5ae:	4937      	ldr	r1, [pc, #220]	@ (800a68c <mem_free+0xfc>)
 800a5b0:	4837      	ldr	r0, [pc, #220]	@ (800a690 <mem_free+0x100>)
 800a5b2:	f005 f99b 	bl	800f8ec <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a5b6:	f005 f85f 	bl	800f678 <sys_arch_protect>
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	68f8      	ldr	r0, [r7, #12]
 800a5be:	f005 f869 	bl	800f694 <sys_arch_unprotect>
    return;
 800a5c2:	e05e      	b.n	800a682 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	3b08      	subs	r3, #8
 800a5c8:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a5ca:	4b32      	ldr	r3, [pc, #200]	@ (800a694 <mem_free+0x104>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	69fa      	ldr	r2, [r7, #28]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d306      	bcc.n	800a5e2 <mem_free+0x52>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f103 020c 	add.w	r2, r3, #12
 800a5da:	4b2f      	ldr	r3, [pc, #188]	@ (800a698 <mem_free+0x108>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d90d      	bls.n	800a5fe <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a5e2:	4b29      	ldr	r3, [pc, #164]	@ (800a688 <mem_free+0xf8>)
 800a5e4:	f240 227f 	movw	r2, #639	@ 0x27f
 800a5e8:	492c      	ldr	r1, [pc, #176]	@ (800a69c <mem_free+0x10c>)
 800a5ea:	4829      	ldr	r0, [pc, #164]	@ (800a690 <mem_free+0x100>)
 800a5ec:	f005 f97e 	bl	800f8ec <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a5f0:	f005 f842 	bl	800f678 <sys_arch_protect>
 800a5f4:	6138      	str	r0, [r7, #16]
 800a5f6:	6938      	ldr	r0, [r7, #16]
 800a5f8:	f005 f84c 	bl	800f694 <sys_arch_unprotect>
    return;
 800a5fc:	e041      	b.n	800a682 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a5fe:	4828      	ldr	r0, [pc, #160]	@ (800a6a0 <mem_free+0x110>)
 800a600:	f004 fff8 	bl	800f5f4 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	791b      	ldrb	r3, [r3, #4]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d110      	bne.n	800a62e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a60c:	4b1e      	ldr	r3, [pc, #120]	@ (800a688 <mem_free+0xf8>)
 800a60e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800a612:	4924      	ldr	r1, [pc, #144]	@ (800a6a4 <mem_free+0x114>)
 800a614:	481e      	ldr	r0, [pc, #120]	@ (800a690 <mem_free+0x100>)
 800a616:	f005 f969 	bl	800f8ec <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a61a:	4821      	ldr	r0, [pc, #132]	@ (800a6a0 <mem_free+0x110>)
 800a61c:	f004 fff9 	bl	800f612 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a620:	f005 f82a 	bl	800f678 <sys_arch_protect>
 800a624:	6178      	str	r0, [r7, #20]
 800a626:	6978      	ldr	r0, [r7, #20]
 800a628:	f005 f834 	bl	800f694 <sys_arch_unprotect>
    return;
 800a62c:	e029      	b.n	800a682 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800a62e:	69f8      	ldr	r0, [r7, #28]
 800a630:	f7ff ff72 	bl	800a518 <mem_link_valid>
 800a634:	4603      	mov	r3, r0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d110      	bne.n	800a65c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a63a:	4b13      	ldr	r3, [pc, #76]	@ (800a688 <mem_free+0xf8>)
 800a63c:	f240 2295 	movw	r2, #661	@ 0x295
 800a640:	4919      	ldr	r1, [pc, #100]	@ (800a6a8 <mem_free+0x118>)
 800a642:	4813      	ldr	r0, [pc, #76]	@ (800a690 <mem_free+0x100>)
 800a644:	f005 f952 	bl	800f8ec <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a648:	4815      	ldr	r0, [pc, #84]	@ (800a6a0 <mem_free+0x110>)
 800a64a:	f004 ffe2 	bl	800f612 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a64e:	f005 f813 	bl	800f678 <sys_arch_protect>
 800a652:	61b8      	str	r0, [r7, #24]
 800a654:	69b8      	ldr	r0, [r7, #24]
 800a656:	f005 f81d 	bl	800f694 <sys_arch_unprotect>
    return;
 800a65a:	e012      	b.n	800a682 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	2200      	movs	r2, #0
 800a660:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a662:	4b12      	ldr	r3, [pc, #72]	@ (800a6ac <mem_free+0x11c>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	69fa      	ldr	r2, [r7, #28]
 800a668:	429a      	cmp	r2, r3
 800a66a:	d202      	bcs.n	800a672 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a66c:	4a0f      	ldr	r2, [pc, #60]	@ (800a6ac <mem_free+0x11c>)
 800a66e:	69fb      	ldr	r3, [r7, #28]
 800a670:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a672:	69f8      	ldr	r0, [r7, #28]
 800a674:	f7ff fe5c 	bl	800a330 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a678:	4809      	ldr	r0, [pc, #36]	@ (800a6a0 <mem_free+0x110>)
 800a67a:	f004 ffca 	bl	800f612 <sys_mutex_unlock>
 800a67e:	e000      	b.n	800a682 <mem_free+0xf2>
    return;
 800a680:	bf00      	nop
}
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	08011284 	.word	0x08011284
 800a68c:	08011374 	.word	0x08011374
 800a690:	080112cc 	.word	0x080112cc
 800a694:	2000a308 	.word	0x2000a308
 800a698:	2000a30c 	.word	0x2000a30c
 800a69c:	08011398 	.word	0x08011398
 800a6a0:	2000a310 	.word	0x2000a310
 800a6a4:	080113b4 	.word	0x080113b4
 800a6a8:	080113dc 	.word	0x080113dc
 800a6ac:	2000a314 	.word	0x2000a314

0800a6b0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b088      	sub	sp, #32
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a6bc:	887b      	ldrh	r3, [r7, #2]
 800a6be:	3303      	adds	r3, #3
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	f023 0303 	bic.w	r3, r3, #3
 800a6c6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800a6c8:	8bfb      	ldrh	r3, [r7, #30]
 800a6ca:	2b0b      	cmp	r3, #11
 800a6cc:	d801      	bhi.n	800a6d2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a6ce:	230c      	movs	r3, #12
 800a6d0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a6d2:	8bfb      	ldrh	r3, [r7, #30]
 800a6d4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a6d8:	d803      	bhi.n	800a6e2 <mem_trim+0x32>
 800a6da:	8bfa      	ldrh	r2, [r7, #30]
 800a6dc:	887b      	ldrh	r3, [r7, #2]
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d201      	bcs.n	800a6e6 <mem_trim+0x36>
    return NULL;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	e0d8      	b.n	800a898 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a6e6:	4b6e      	ldr	r3, [pc, #440]	@ (800a8a0 <mem_trim+0x1f0>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d304      	bcc.n	800a6fa <mem_trim+0x4a>
 800a6f0:	4b6c      	ldr	r3, [pc, #432]	@ (800a8a4 <mem_trim+0x1f4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d306      	bcc.n	800a708 <mem_trim+0x58>
 800a6fa:	4b6b      	ldr	r3, [pc, #428]	@ (800a8a8 <mem_trim+0x1f8>)
 800a6fc:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800a700:	496a      	ldr	r1, [pc, #424]	@ (800a8ac <mem_trim+0x1fc>)
 800a702:	486b      	ldr	r0, [pc, #428]	@ (800a8b0 <mem_trim+0x200>)
 800a704:	f005 f8f2 	bl	800f8ec <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a708:	4b65      	ldr	r3, [pc, #404]	@ (800a8a0 <mem_trim+0x1f0>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d304      	bcc.n	800a71c <mem_trim+0x6c>
 800a712:	4b64      	ldr	r3, [pc, #400]	@ (800a8a4 <mem_trim+0x1f4>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d307      	bcc.n	800a72c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a71c:	f004 ffac 	bl	800f678 <sys_arch_protect>
 800a720:	60b8      	str	r0, [r7, #8]
 800a722:	68b8      	ldr	r0, [r7, #8]
 800a724:	f004 ffb6 	bl	800f694 <sys_arch_unprotect>
    return rmem;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	e0b5      	b.n	800a898 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	3b08      	subs	r3, #8
 800a730:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800a732:	69b8      	ldr	r0, [r7, #24]
 800a734:	f7ff fdea 	bl	800a30c <mem_to_ptr>
 800a738:	4603      	mov	r3, r0
 800a73a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	881a      	ldrh	r2, [r3, #0]
 800a740:	8afb      	ldrh	r3, [r7, #22]
 800a742:	1ad3      	subs	r3, r2, r3
 800a744:	b29b      	uxth	r3, r3
 800a746:	3b08      	subs	r3, #8
 800a748:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a74a:	8bfa      	ldrh	r2, [r7, #30]
 800a74c:	8abb      	ldrh	r3, [r7, #20]
 800a74e:	429a      	cmp	r2, r3
 800a750:	d906      	bls.n	800a760 <mem_trim+0xb0>
 800a752:	4b55      	ldr	r3, [pc, #340]	@ (800a8a8 <mem_trim+0x1f8>)
 800a754:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800a758:	4956      	ldr	r1, [pc, #344]	@ (800a8b4 <mem_trim+0x204>)
 800a75a:	4855      	ldr	r0, [pc, #340]	@ (800a8b0 <mem_trim+0x200>)
 800a75c:	f005 f8c6 	bl	800f8ec <iprintf>
  if (newsize > size) {
 800a760:	8bfa      	ldrh	r2, [r7, #30]
 800a762:	8abb      	ldrh	r3, [r7, #20]
 800a764:	429a      	cmp	r2, r3
 800a766:	d901      	bls.n	800a76c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800a768:	2300      	movs	r3, #0
 800a76a:	e095      	b.n	800a898 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800a76c:	8bfa      	ldrh	r2, [r7, #30]
 800a76e:	8abb      	ldrh	r3, [r7, #20]
 800a770:	429a      	cmp	r2, r3
 800a772:	d101      	bne.n	800a778 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	e08f      	b.n	800a898 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a778:	484f      	ldr	r0, [pc, #316]	@ (800a8b8 <mem_trim+0x208>)
 800a77a:	f004 ff3b 	bl	800f5f4 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800a77e:	69bb      	ldr	r3, [r7, #24]
 800a780:	881b      	ldrh	r3, [r3, #0]
 800a782:	4618      	mov	r0, r3
 800a784:	f7ff fdb0 	bl	800a2e8 <ptr_to_mem>
 800a788:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	791b      	ldrb	r3, [r3, #4]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d13f      	bne.n	800a812 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	881b      	ldrh	r3, [r3, #0]
 800a796:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a79a:	d106      	bne.n	800a7aa <mem_trim+0xfa>
 800a79c:	4b42      	ldr	r3, [pc, #264]	@ (800a8a8 <mem_trim+0x1f8>)
 800a79e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800a7a2:	4946      	ldr	r1, [pc, #280]	@ (800a8bc <mem_trim+0x20c>)
 800a7a4:	4842      	ldr	r0, [pc, #264]	@ (800a8b0 <mem_trim+0x200>)
 800a7a6:	f005 f8a1 	bl	800f8ec <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	881b      	ldrh	r3, [r3, #0]
 800a7ae:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a7b0:	8afa      	ldrh	r2, [r7, #22]
 800a7b2:	8bfb      	ldrh	r3, [r7, #30]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	3308      	adds	r3, #8
 800a7ba:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800a7bc:	4b40      	ldr	r3, [pc, #256]	@ (800a8c0 <mem_trim+0x210>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	693a      	ldr	r2, [r7, #16]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d106      	bne.n	800a7d4 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800a7c6:	89fb      	ldrh	r3, [r7, #14]
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7ff fd8d 	bl	800a2e8 <ptr_to_mem>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	4a3b      	ldr	r2, [pc, #236]	@ (800a8c0 <mem_trim+0x210>)
 800a7d2:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800a7d4:	89fb      	ldrh	r3, [r7, #14]
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f7ff fd86 	bl	800a2e8 <ptr_to_mem>
 800a7dc:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	89ba      	ldrh	r2, [r7, #12]
 800a7e8:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	8afa      	ldrh	r2, [r7, #22]
 800a7ee:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800a7f0:	69bb      	ldr	r3, [r7, #24]
 800a7f2:	89fa      	ldrh	r2, [r7, #14]
 800a7f4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	881b      	ldrh	r3, [r3, #0]
 800a7fa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a7fe:	d047      	beq.n	800a890 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	881b      	ldrh	r3, [r3, #0]
 800a804:	4618      	mov	r0, r3
 800a806:	f7ff fd6f 	bl	800a2e8 <ptr_to_mem>
 800a80a:	4602      	mov	r2, r0
 800a80c:	89fb      	ldrh	r3, [r7, #14]
 800a80e:	8053      	strh	r3, [r2, #2]
 800a810:	e03e      	b.n	800a890 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800a812:	8bfb      	ldrh	r3, [r7, #30]
 800a814:	f103 0214 	add.w	r2, r3, #20
 800a818:	8abb      	ldrh	r3, [r7, #20]
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d838      	bhi.n	800a890 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a81e:	8afa      	ldrh	r2, [r7, #22]
 800a820:	8bfb      	ldrh	r3, [r7, #30]
 800a822:	4413      	add	r3, r2
 800a824:	b29b      	uxth	r3, r3
 800a826:	3308      	adds	r3, #8
 800a828:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	881b      	ldrh	r3, [r3, #0]
 800a82e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a832:	d106      	bne.n	800a842 <mem_trim+0x192>
 800a834:	4b1c      	ldr	r3, [pc, #112]	@ (800a8a8 <mem_trim+0x1f8>)
 800a836:	f240 3216 	movw	r2, #790	@ 0x316
 800a83a:	4920      	ldr	r1, [pc, #128]	@ (800a8bc <mem_trim+0x20c>)
 800a83c:	481c      	ldr	r0, [pc, #112]	@ (800a8b0 <mem_trim+0x200>)
 800a83e:	f005 f855 	bl	800f8ec <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800a842:	89fb      	ldrh	r3, [r7, #14]
 800a844:	4618      	mov	r0, r3
 800a846:	f7ff fd4f 	bl	800a2e8 <ptr_to_mem>
 800a84a:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800a84c:	4b1c      	ldr	r3, [pc, #112]	@ (800a8c0 <mem_trim+0x210>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	693a      	ldr	r2, [r7, #16]
 800a852:	429a      	cmp	r2, r3
 800a854:	d202      	bcs.n	800a85c <mem_trim+0x1ac>
      lfree = mem2;
 800a856:	4a1a      	ldr	r2, [pc, #104]	@ (800a8c0 <mem_trim+0x210>)
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800a85c:	693b      	ldr	r3, [r7, #16]
 800a85e:	2200      	movs	r2, #0
 800a860:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800a862:	69bb      	ldr	r3, [r7, #24]
 800a864:	881a      	ldrh	r2, [r3, #0]
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	8afa      	ldrh	r2, [r7, #22]
 800a86e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	89fa      	ldrh	r2, [r7, #14]
 800a874:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	881b      	ldrh	r3, [r3, #0]
 800a87a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a87e:	d007      	beq.n	800a890 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	881b      	ldrh	r3, [r3, #0]
 800a884:	4618      	mov	r0, r3
 800a886:	f7ff fd2f 	bl	800a2e8 <ptr_to_mem>
 800a88a:	4602      	mov	r2, r0
 800a88c:	89fb      	ldrh	r3, [r7, #14]
 800a88e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a890:	4809      	ldr	r0, [pc, #36]	@ (800a8b8 <mem_trim+0x208>)
 800a892:	f004 febe 	bl	800f612 <sys_mutex_unlock>
  return rmem;
 800a896:	687b      	ldr	r3, [r7, #4]
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3720      	adds	r7, #32
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	2000a308 	.word	0x2000a308
 800a8a4:	2000a30c 	.word	0x2000a30c
 800a8a8:	08011284 	.word	0x08011284
 800a8ac:	08011410 	.word	0x08011410
 800a8b0:	080112cc 	.word	0x080112cc
 800a8b4:	08011428 	.word	0x08011428
 800a8b8:	2000a310 	.word	0x2000a310
 800a8bc:	08011448 	.word	0x08011448
 800a8c0:	2000a314 	.word	0x2000a314

0800a8c4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b088      	sub	sp, #32
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800a8ce:	88fb      	ldrh	r3, [r7, #6]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <mem_malloc+0x14>
    return NULL;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	e0e2      	b.n	800aa9e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800a8d8:	88fb      	ldrh	r3, [r7, #6]
 800a8da:	3303      	adds	r3, #3
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	f023 0303 	bic.w	r3, r3, #3
 800a8e2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800a8e4:	8bbb      	ldrh	r3, [r7, #28]
 800a8e6:	2b0b      	cmp	r3, #11
 800a8e8:	d801      	bhi.n	800a8ee <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800a8ea:	230c      	movs	r3, #12
 800a8ec:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800a8ee:	8bbb      	ldrh	r3, [r7, #28]
 800a8f0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a8f4:	d803      	bhi.n	800a8fe <mem_malloc+0x3a>
 800a8f6:	8bba      	ldrh	r2, [r7, #28]
 800a8f8:	88fb      	ldrh	r3, [r7, #6]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d201      	bcs.n	800a902 <mem_malloc+0x3e>
    return NULL;
 800a8fe:	2300      	movs	r3, #0
 800a900:	e0cd      	b.n	800aa9e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800a902:	4869      	ldr	r0, [pc, #420]	@ (800aaa8 <mem_malloc+0x1e4>)
 800a904:	f004 fe76 	bl	800f5f4 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a908:	4b68      	ldr	r3, [pc, #416]	@ (800aaac <mem_malloc+0x1e8>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7ff fcfd 	bl	800a30c <mem_to_ptr>
 800a912:	4603      	mov	r3, r0
 800a914:	83fb      	strh	r3, [r7, #30]
 800a916:	e0b7      	b.n	800aa88 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800a918:	8bfb      	ldrh	r3, [r7, #30]
 800a91a:	4618      	mov	r0, r3
 800a91c:	f7ff fce4 	bl	800a2e8 <ptr_to_mem>
 800a920:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	791b      	ldrb	r3, [r3, #4]
 800a926:	2b00      	cmp	r3, #0
 800a928:	f040 80a7 	bne.w	800aa7a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	881b      	ldrh	r3, [r3, #0]
 800a930:	461a      	mov	r2, r3
 800a932:	8bfb      	ldrh	r3, [r7, #30]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	f1a3 0208 	sub.w	r2, r3, #8
 800a93a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800a93c:	429a      	cmp	r2, r3
 800a93e:	f0c0 809c 	bcc.w	800aa7a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	881b      	ldrh	r3, [r3, #0]
 800a946:	461a      	mov	r2, r3
 800a948:	8bfb      	ldrh	r3, [r7, #30]
 800a94a:	1ad3      	subs	r3, r2, r3
 800a94c:	f1a3 0208 	sub.w	r2, r3, #8
 800a950:	8bbb      	ldrh	r3, [r7, #28]
 800a952:	3314      	adds	r3, #20
 800a954:	429a      	cmp	r2, r3
 800a956:	d333      	bcc.n	800a9c0 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a958:	8bfa      	ldrh	r2, [r7, #30]
 800a95a:	8bbb      	ldrh	r3, [r7, #28]
 800a95c:	4413      	add	r3, r2
 800a95e:	b29b      	uxth	r3, r3
 800a960:	3308      	adds	r3, #8
 800a962:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a964:	8a7b      	ldrh	r3, [r7, #18]
 800a966:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a96a:	d106      	bne.n	800a97a <mem_malloc+0xb6>
 800a96c:	4b50      	ldr	r3, [pc, #320]	@ (800aab0 <mem_malloc+0x1ec>)
 800a96e:	f240 3287 	movw	r2, #903	@ 0x387
 800a972:	4950      	ldr	r1, [pc, #320]	@ (800aab4 <mem_malloc+0x1f0>)
 800a974:	4850      	ldr	r0, [pc, #320]	@ (800aab8 <mem_malloc+0x1f4>)
 800a976:	f004 ffb9 	bl	800f8ec <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800a97a:	8a7b      	ldrh	r3, [r7, #18]
 800a97c:	4618      	mov	r0, r3
 800a97e:	f7ff fcb3 	bl	800a2e8 <ptr_to_mem>
 800a982:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	2200      	movs	r2, #0
 800a988:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	881a      	ldrh	r2, [r3, #0]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	8bfa      	ldrh	r2, [r7, #30]
 800a996:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	8a7a      	ldrh	r2, [r7, #18]
 800a99c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800a99e:	697b      	ldr	r3, [r7, #20]
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	881b      	ldrh	r3, [r3, #0]
 800a9a8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a9ac:	d00b      	beq.n	800a9c6 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	881b      	ldrh	r3, [r3, #0]
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7ff fc98 	bl	800a2e8 <ptr_to_mem>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	8a7b      	ldrh	r3, [r7, #18]
 800a9bc:	8053      	strh	r3, [r2, #2]
 800a9be:	e002      	b.n	800a9c6 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800a9c6:	4b39      	ldr	r3, [pc, #228]	@ (800aaac <mem_malloc+0x1e8>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	697a      	ldr	r2, [r7, #20]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d127      	bne.n	800aa20 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800a9d0:	4b36      	ldr	r3, [pc, #216]	@ (800aaac <mem_malloc+0x1e8>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800a9d6:	e005      	b.n	800a9e4 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	881b      	ldrh	r3, [r3, #0]
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7ff fc83 	bl	800a2e8 <ptr_to_mem>
 800a9e2:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	791b      	ldrb	r3, [r3, #4]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d004      	beq.n	800a9f6 <mem_malloc+0x132>
 800a9ec:	4b33      	ldr	r3, [pc, #204]	@ (800aabc <mem_malloc+0x1f8>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	69ba      	ldr	r2, [r7, #24]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d1f0      	bne.n	800a9d8 <mem_malloc+0x114>
          }
          lfree = cur;
 800a9f6:	4a2d      	ldr	r2, [pc, #180]	@ (800aaac <mem_malloc+0x1e8>)
 800a9f8:	69bb      	ldr	r3, [r7, #24]
 800a9fa:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800a9fc:	4b2b      	ldr	r3, [pc, #172]	@ (800aaac <mem_malloc+0x1e8>)
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	4b2e      	ldr	r3, [pc, #184]	@ (800aabc <mem_malloc+0x1f8>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d00b      	beq.n	800aa20 <mem_malloc+0x15c>
 800aa08:	4b28      	ldr	r3, [pc, #160]	@ (800aaac <mem_malloc+0x1e8>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	791b      	ldrb	r3, [r3, #4]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d006      	beq.n	800aa20 <mem_malloc+0x15c>
 800aa12:	4b27      	ldr	r3, [pc, #156]	@ (800aab0 <mem_malloc+0x1ec>)
 800aa14:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800aa18:	4929      	ldr	r1, [pc, #164]	@ (800aac0 <mem_malloc+0x1fc>)
 800aa1a:	4827      	ldr	r0, [pc, #156]	@ (800aab8 <mem_malloc+0x1f4>)
 800aa1c:	f004 ff66 	bl	800f8ec <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800aa20:	4821      	ldr	r0, [pc, #132]	@ (800aaa8 <mem_malloc+0x1e4>)
 800aa22:	f004 fdf6 	bl	800f612 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800aa26:	8bba      	ldrh	r2, [r7, #28]
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	4413      	add	r3, r2
 800aa2c:	3308      	adds	r3, #8
 800aa2e:	4a23      	ldr	r2, [pc, #140]	@ (800aabc <mem_malloc+0x1f8>)
 800aa30:	6812      	ldr	r2, [r2, #0]
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d906      	bls.n	800aa44 <mem_malloc+0x180>
 800aa36:	4b1e      	ldr	r3, [pc, #120]	@ (800aab0 <mem_malloc+0x1ec>)
 800aa38:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800aa3c:	4921      	ldr	r1, [pc, #132]	@ (800aac4 <mem_malloc+0x200>)
 800aa3e:	481e      	ldr	r0, [pc, #120]	@ (800aab8 <mem_malloc+0x1f4>)
 800aa40:	f004 ff54 	bl	800f8ec <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	f003 0303 	and.w	r3, r3, #3
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d006      	beq.n	800aa5c <mem_malloc+0x198>
 800aa4e:	4b18      	ldr	r3, [pc, #96]	@ (800aab0 <mem_malloc+0x1ec>)
 800aa50:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800aa54:	491c      	ldr	r1, [pc, #112]	@ (800aac8 <mem_malloc+0x204>)
 800aa56:	4818      	ldr	r0, [pc, #96]	@ (800aab8 <mem_malloc+0x1f4>)
 800aa58:	f004 ff48 	bl	800f8ec <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f003 0303 	and.w	r3, r3, #3
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d006      	beq.n	800aa74 <mem_malloc+0x1b0>
 800aa66:	4b12      	ldr	r3, [pc, #72]	@ (800aab0 <mem_malloc+0x1ec>)
 800aa68:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800aa6c:	4917      	ldr	r1, [pc, #92]	@ (800aacc <mem_malloc+0x208>)
 800aa6e:	4812      	ldr	r0, [pc, #72]	@ (800aab8 <mem_malloc+0x1f4>)
 800aa70:	f004 ff3c 	bl	800f8ec <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	3308      	adds	r3, #8
 800aa78:	e011      	b.n	800aa9e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800aa7a:	8bfb      	ldrh	r3, [r7, #30]
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7ff fc33 	bl	800a2e8 <ptr_to_mem>
 800aa82:	4603      	mov	r3, r0
 800aa84:	881b      	ldrh	r3, [r3, #0]
 800aa86:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800aa88:	8bfa      	ldrh	r2, [r7, #30]
 800aa8a:	8bbb      	ldrh	r3, [r7, #28]
 800aa8c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800aa90:	429a      	cmp	r2, r3
 800aa92:	f4ff af41 	bcc.w	800a918 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800aa96:	4804      	ldr	r0, [pc, #16]	@ (800aaa8 <mem_malloc+0x1e4>)
 800aa98:	f004 fdbb 	bl	800f612 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3720      	adds	r7, #32
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
 800aaa6:	bf00      	nop
 800aaa8:	2000a310 	.word	0x2000a310
 800aaac:	2000a314 	.word	0x2000a314
 800aab0:	08011284 	.word	0x08011284
 800aab4:	08011448 	.word	0x08011448
 800aab8:	080112cc 	.word	0x080112cc
 800aabc:	2000a30c 	.word	0x2000a30c
 800aac0:	0801145c 	.word	0x0801145c
 800aac4:	08011478 	.word	0x08011478
 800aac8:	080114a8 	.word	0x080114a8
 800aacc:	080114d8 	.word	0x080114d8

0800aad0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b085      	sub	sp, #20
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	689b      	ldr	r3, [r3, #8]
 800aadc:	2200      	movs	r2, #0
 800aade:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	3303      	adds	r3, #3
 800aae6:	f023 0303 	bic.w	r3, r3, #3
 800aaea:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800aaec:	2300      	movs	r3, #0
 800aaee:	60fb      	str	r3, [r7, #12]
 800aaf0:	e011      	b.n	800ab16 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	689b      	ldr	r3, [r3, #8]
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	881b      	ldrh	r3, [r3, #0]
 800ab08:	461a      	mov	r2, r3
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	3301      	adds	r3, #1
 800ab14:	60fb      	str	r3, [r7, #12]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	885b      	ldrh	r3, [r3, #2]
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	dbe7      	blt.n	800aaf2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ab22:	bf00      	nop
 800ab24:	bf00      	nop
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ab36:	2300      	movs	r3, #0
 800ab38:	80fb      	strh	r3, [r7, #6]
 800ab3a:	e009      	b.n	800ab50 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ab3c:	88fb      	ldrh	r3, [r7, #6]
 800ab3e:	4a08      	ldr	r2, [pc, #32]	@ (800ab60 <memp_init+0x30>)
 800ab40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f7ff ffc3 	bl	800aad0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ab4a:	88fb      	ldrh	r3, [r7, #6]
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	80fb      	strh	r3, [r7, #6]
 800ab50:	88fb      	ldrh	r3, [r7, #6]
 800ab52:	2b09      	cmp	r3, #9
 800ab54:	d9f2      	bls.n	800ab3c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ab56:	bf00      	nop
 800ab58:	bf00      	nop
 800ab5a:	3708      	adds	r7, #8
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	08012900 	.word	0x08012900

0800ab64 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800ab6c:	f004 fd84 	bl	800f678 <sys_arch_protect>
 800ab70:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d015      	beq.n	800abac <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	6812      	ldr	r2, [r2, #0]
 800ab88:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	f003 0303 	and.w	r3, r3, #3
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d006      	beq.n	800aba2 <do_memp_malloc_pool+0x3e>
 800ab94:	4b09      	ldr	r3, [pc, #36]	@ (800abbc <do_memp_malloc_pool+0x58>)
 800ab96:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ab9a:	4909      	ldr	r1, [pc, #36]	@ (800abc0 <do_memp_malloc_pool+0x5c>)
 800ab9c:	4809      	ldr	r0, [pc, #36]	@ (800abc4 <do_memp_malloc_pool+0x60>)
 800ab9e:	f004 fea5 	bl	800f8ec <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800aba2:	68f8      	ldr	r0, [r7, #12]
 800aba4:	f004 fd76 	bl	800f694 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	e003      	b.n	800abb4 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800abac:	68f8      	ldr	r0, [r7, #12]
 800abae:	f004 fd71 	bl	800f694 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3710      	adds	r7, #16
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	080114fc 	.word	0x080114fc
 800abc0:	0801152c 	.word	0x0801152c
 800abc4:	08011550 	.word	0x08011550

0800abc8 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d106      	bne.n	800abe4 <memp_malloc_pool+0x1c>
 800abd6:	4b0a      	ldr	r3, [pc, #40]	@ (800ac00 <memp_malloc_pool+0x38>)
 800abd8:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800abdc:	4909      	ldr	r1, [pc, #36]	@ (800ac04 <memp_malloc_pool+0x3c>)
 800abde:	480a      	ldr	r0, [pc, #40]	@ (800ac08 <memp_malloc_pool+0x40>)
 800abe0:	f004 fe84 	bl	800f8ec <iprintf>
  if (desc == NULL) {
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d101      	bne.n	800abee <memp_malloc_pool+0x26>
    return NULL;
 800abea:	2300      	movs	r3, #0
 800abec:	e003      	b.n	800abf6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff ffb8 	bl	800ab64 <do_memp_malloc_pool>
 800abf4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	080114fc 	.word	0x080114fc
 800ac04:	08011578 	.word	0x08011578
 800ac08:	08011550 	.word	0x08011550

0800ac0c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	4603      	mov	r3, r0
 800ac14:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ac16:	79fb      	ldrb	r3, [r7, #7]
 800ac18:	2b09      	cmp	r3, #9
 800ac1a:	d908      	bls.n	800ac2e <memp_malloc+0x22>
 800ac1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ac48 <memp_malloc+0x3c>)
 800ac1e:	f240 1257 	movw	r2, #343	@ 0x157
 800ac22:	490a      	ldr	r1, [pc, #40]	@ (800ac4c <memp_malloc+0x40>)
 800ac24:	480a      	ldr	r0, [pc, #40]	@ (800ac50 <memp_malloc+0x44>)
 800ac26:	f004 fe61 	bl	800f8ec <iprintf>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e008      	b.n	800ac40 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ac2e:	79fb      	ldrb	r3, [r7, #7]
 800ac30:	4a08      	ldr	r2, [pc, #32]	@ (800ac54 <memp_malloc+0x48>)
 800ac32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7ff ff94 	bl	800ab64 <do_memp_malloc_pool>
 800ac3c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3710      	adds	r7, #16
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	080114fc 	.word	0x080114fc
 800ac4c:	0801158c 	.word	0x0801158c
 800ac50:	08011550 	.word	0x08011550
 800ac54:	08012900 	.word	0x08012900

0800ac58 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	f003 0303 	and.w	r3, r3, #3
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d006      	beq.n	800ac7a <do_memp_free_pool+0x22>
 800ac6c:	4b0d      	ldr	r3, [pc, #52]	@ (800aca4 <do_memp_free_pool+0x4c>)
 800ac6e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800ac72:	490d      	ldr	r1, [pc, #52]	@ (800aca8 <do_memp_free_pool+0x50>)
 800ac74:	480d      	ldr	r0, [pc, #52]	@ (800acac <do_memp_free_pool+0x54>)
 800ac76:	f004 fe39 	bl	800f8ec <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800ac7e:	f004 fcfb 	bl	800f678 <sys_arch_protect>
 800ac82:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	681a      	ldr	r2, [r3, #0]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	689b      	ldr	r3, [r3, #8]
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800ac96:	68b8      	ldr	r0, [r7, #8]
 800ac98:	f004 fcfc 	bl	800f694 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800ac9c:	bf00      	nop
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}
 800aca4:	080114fc 	.word	0x080114fc
 800aca8:	080115ac 	.word	0x080115ac
 800acac:	08011550 	.word	0x08011550

0800acb0 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b082      	sub	sp, #8
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d106      	bne.n	800acce <memp_free_pool+0x1e>
 800acc0:	4b0a      	ldr	r3, [pc, #40]	@ (800acec <memp_free_pool+0x3c>)
 800acc2:	f240 1295 	movw	r2, #405	@ 0x195
 800acc6:	490a      	ldr	r1, [pc, #40]	@ (800acf0 <memp_free_pool+0x40>)
 800acc8:	480a      	ldr	r0, [pc, #40]	@ (800acf4 <memp_free_pool+0x44>)
 800acca:	f004 fe0f 	bl	800f8ec <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d007      	beq.n	800ace4 <memp_free_pool+0x34>
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d004      	beq.n	800ace4 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800acda:	6839      	ldr	r1, [r7, #0]
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f7ff ffbb 	bl	800ac58 <do_memp_free_pool>
 800ace2:	e000      	b.n	800ace6 <memp_free_pool+0x36>
    return;
 800ace4:	bf00      	nop
}
 800ace6:	3708      	adds	r7, #8
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	080114fc 	.word	0x080114fc
 800acf0:	08011578 	.word	0x08011578
 800acf4:	08011550 	.word	0x08011550

0800acf8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b082      	sub	sp, #8
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	4603      	mov	r3, r0
 800ad00:	6039      	str	r1, [r7, #0]
 800ad02:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ad04:	79fb      	ldrb	r3, [r7, #7]
 800ad06:	2b09      	cmp	r3, #9
 800ad08:	d907      	bls.n	800ad1a <memp_free+0x22>
 800ad0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ad3c <memp_free+0x44>)
 800ad0c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800ad10:	490b      	ldr	r1, [pc, #44]	@ (800ad40 <memp_free+0x48>)
 800ad12:	480c      	ldr	r0, [pc, #48]	@ (800ad44 <memp_free+0x4c>)
 800ad14:	f004 fdea 	bl	800f8ec <iprintf>
 800ad18:	e00c      	b.n	800ad34 <memp_free+0x3c>

  if (mem == NULL) {
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d008      	beq.n	800ad32 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ad20:	79fb      	ldrb	r3, [r7, #7]
 800ad22:	4a09      	ldr	r2, [pc, #36]	@ (800ad48 <memp_free+0x50>)
 800ad24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad28:	6839      	ldr	r1, [r7, #0]
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7ff ff94 	bl	800ac58 <do_memp_free_pool>
 800ad30:	e000      	b.n	800ad34 <memp_free+0x3c>
    return;
 800ad32:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ad34:	3708      	adds	r7, #8
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	080114fc 	.word	0x080114fc
 800ad40:	080115cc 	.word	0x080115cc
 800ad44:	08011550 	.word	0x08011550
 800ad48:	08012900 	.word	0x08012900

0800ad4c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800ad50:	bf00      	nop
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr
	...

0800ad5c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	607a      	str	r2, [r7, #4]
 800ad68:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d108      	bne.n	800ad82 <netif_add+0x26>
 800ad70:	4b57      	ldr	r3, [pc, #348]	@ (800aed0 <netif_add+0x174>)
 800ad72:	f240 1227 	movw	r2, #295	@ 0x127
 800ad76:	4957      	ldr	r1, [pc, #348]	@ (800aed4 <netif_add+0x178>)
 800ad78:	4857      	ldr	r0, [pc, #348]	@ (800aed8 <netif_add+0x17c>)
 800ad7a:	f004 fdb7 	bl	800f8ec <iprintf>
 800ad7e:	2300      	movs	r3, #0
 800ad80:	e0a2      	b.n	800aec8 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800ad82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d108      	bne.n	800ad9a <netif_add+0x3e>
 800ad88:	4b51      	ldr	r3, [pc, #324]	@ (800aed0 <netif_add+0x174>)
 800ad8a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800ad8e:	4953      	ldr	r1, [pc, #332]	@ (800aedc <netif_add+0x180>)
 800ad90:	4851      	ldr	r0, [pc, #324]	@ (800aed8 <netif_add+0x17c>)
 800ad92:	f004 fdab 	bl	800f8ec <iprintf>
 800ad96:	2300      	movs	r3, #0
 800ad98:	e096      	b.n	800aec8 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d101      	bne.n	800ada4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800ada0:	4b4f      	ldr	r3, [pc, #316]	@ (800aee0 <netif_add+0x184>)
 800ada2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d101      	bne.n	800adae <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800adaa:	4b4d      	ldr	r3, [pc, #308]	@ (800aee0 <netif_add+0x184>)
 800adac:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d101      	bne.n	800adb8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800adb4:	4b4a      	ldr	r3, [pc, #296]	@ (800aee0 <netif_add+0x184>)
 800adb6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2200      	movs	r2, #0
 800adbc:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2200      	movs	r2, #0
 800adc2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	2200      	movs	r2, #0
 800adc8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	4a45      	ldr	r2, [pc, #276]	@ (800aee4 <netif_add+0x188>)
 800adce:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2200      	movs	r2, #0
 800ade2:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6a3a      	ldr	r2, [r7, #32]
 800ade8:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800adea:	4b3f      	ldr	r3, [pc, #252]	@ (800aee8 <netif_add+0x18c>)
 800adec:	781a      	ldrb	r2, [r3, #0]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adf8:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	68b9      	ldr	r1, [r7, #8]
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f000 f90f 	bl	800b024 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ae06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	4798      	blx	r3
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d001      	beq.n	800ae16 <netif_add+0xba>
    return NULL;
 800ae12:	2300      	movs	r3, #0
 800ae14:	e058      	b.n	800aec8 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ae1c:	2bff      	cmp	r3, #255	@ 0xff
 800ae1e:	d103      	bne.n	800ae28 <netif_add+0xcc>
        netif->num = 0;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2200      	movs	r2, #0
 800ae24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ae2c:	4b2f      	ldr	r3, [pc, #188]	@ (800aeec <netif_add+0x190>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	617b      	str	r3, [r7, #20]
 800ae32:	e02b      	b.n	800ae8c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ae34:	697a      	ldr	r2, [r7, #20]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d106      	bne.n	800ae4a <netif_add+0xee>
 800ae3c:	4b24      	ldr	r3, [pc, #144]	@ (800aed0 <netif_add+0x174>)
 800ae3e:	f240 128b 	movw	r2, #395	@ 0x18b
 800ae42:	492b      	ldr	r1, [pc, #172]	@ (800aef0 <netif_add+0x194>)
 800ae44:	4824      	ldr	r0, [pc, #144]	@ (800aed8 <netif_add+0x17c>)
 800ae46:	f004 fd51 	bl	800f8ec <iprintf>
        num_netifs++;
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	2bff      	cmp	r3, #255	@ 0xff
 800ae54:	dd06      	ble.n	800ae64 <netif_add+0x108>
 800ae56:	4b1e      	ldr	r3, [pc, #120]	@ (800aed0 <netif_add+0x174>)
 800ae58:	f240 128d 	movw	r2, #397	@ 0x18d
 800ae5c:	4925      	ldr	r1, [pc, #148]	@ (800aef4 <netif_add+0x198>)
 800ae5e:	481e      	ldr	r0, [pc, #120]	@ (800aed8 <netif_add+0x17c>)
 800ae60:	f004 fd44 	bl	800f8ec <iprintf>
        if (netif2->num == netif->num) {
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ae70:	429a      	cmp	r2, r3
 800ae72:	d108      	bne.n	800ae86 <netif_add+0x12a>
          netif->num++;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	b2da      	uxtb	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800ae84:	e005      	b.n	800ae92 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	617b      	str	r3, [r7, #20]
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d1d0      	bne.n	800ae34 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1be      	bne.n	800ae16 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ae9e:	2bfe      	cmp	r3, #254	@ 0xfe
 800aea0:	d103      	bne.n	800aeaa <netif_add+0x14e>
    netif_num = 0;
 800aea2:	4b11      	ldr	r3, [pc, #68]	@ (800aee8 <netif_add+0x18c>)
 800aea4:	2200      	movs	r2, #0
 800aea6:	701a      	strb	r2, [r3, #0]
 800aea8:	e006      	b.n	800aeb8 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	b2da      	uxtb	r2, r3
 800aeb4:	4b0c      	ldr	r3, [pc, #48]	@ (800aee8 <netif_add+0x18c>)
 800aeb6:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800aeb8:	4b0c      	ldr	r3, [pc, #48]	@ (800aeec <netif_add+0x190>)
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800aec0:	4a0a      	ldr	r2, [pc, #40]	@ (800aeec <netif_add+0x190>)
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800aec6:	68fb      	ldr	r3, [r7, #12]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3718      	adds	r7, #24
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}
 800aed0:	080115e8 	.word	0x080115e8
 800aed4:	0801167c 	.word	0x0801167c
 800aed8:	08011638 	.word	0x08011638
 800aedc:	08011698 	.word	0x08011698
 800aee0:	08012938 	.word	0x08012938
 800aee4:	0800b2ff 	.word	0x0800b2ff
 800aee8:	2000ceb8 	.word	0x2000ceb8
 800aeec:	2000ceb0 	.word	0x2000ceb0
 800aef0:	080116bc 	.word	0x080116bc
 800aef4:	080116d0 	.word	0x080116d0

0800aef8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800af02:	6839      	ldr	r1, [r7, #0]
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f001 fdf9 	bl	800cafc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800af0a:	bf00      	nop
 800af0c:	3708      	adds	r7, #8
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
	...

0800af14 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b086      	sub	sp, #24
 800af18:	af00      	add	r7, sp, #0
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d106      	bne.n	800af34 <netif_do_set_ipaddr+0x20>
 800af26:	4b1d      	ldr	r3, [pc, #116]	@ (800af9c <netif_do_set_ipaddr+0x88>)
 800af28:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800af2c:	491c      	ldr	r1, [pc, #112]	@ (800afa0 <netif_do_set_ipaddr+0x8c>)
 800af2e:	481d      	ldr	r0, [pc, #116]	@ (800afa4 <netif_do_set_ipaddr+0x90>)
 800af30:	f004 fcdc 	bl	800f8ec <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d106      	bne.n	800af48 <netif_do_set_ipaddr+0x34>
 800af3a:	4b18      	ldr	r3, [pc, #96]	@ (800af9c <netif_do_set_ipaddr+0x88>)
 800af3c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800af40:	4917      	ldr	r1, [pc, #92]	@ (800afa0 <netif_do_set_ipaddr+0x8c>)
 800af42:	4818      	ldr	r0, [pc, #96]	@ (800afa4 <netif_do_set_ipaddr+0x90>)
 800af44:	f004 fcd2 	bl	800f8ec <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	681a      	ldr	r2, [r3, #0]
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	3304      	adds	r3, #4
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	429a      	cmp	r2, r3
 800af54:	d01c      	beq.n	800af90 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	3304      	adds	r3, #4
 800af60:	681a      	ldr	r2, [r3, #0]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800af66:	f107 0314 	add.w	r3, r7, #20
 800af6a:	4619      	mov	r1, r3
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f7ff ffc3 	bl	800aef8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d002      	beq.n	800af7e <netif_do_set_ipaddr+0x6a>
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	e000      	b.n	800af80 <netif_do_set_ipaddr+0x6c>
 800af7e:	2300      	movs	r3, #0
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800af84:	2101      	movs	r1, #1
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f000 f8d2 	bl	800b130 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800af8c:	2301      	movs	r3, #1
 800af8e:	e000      	b.n	800af92 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800af90:	2300      	movs	r3, #0
}
 800af92:	4618      	mov	r0, r3
 800af94:	3718      	adds	r7, #24
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop
 800af9c:	080115e8 	.word	0x080115e8
 800afa0:	08011700 	.word	0x08011700
 800afa4:	08011638 	.word	0x08011638

0800afa8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	60f8      	str	r0, [r7, #12]
 800afb0:	60b9      	str	r1, [r7, #8]
 800afb2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	3308      	adds	r3, #8
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d00a      	beq.n	800afd8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <netif_do_set_netmask+0x26>
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	e000      	b.n	800afd0 <netif_do_set_netmask+0x28>
 800afce:	2300      	movs	r3, #0
 800afd0:	68fa      	ldr	r2, [r7, #12]
 800afd2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800afd4:	2301      	movs	r3, #1
 800afd6:	e000      	b.n	800afda <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3714      	adds	r7, #20
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr

0800afe6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800afe6:	b480      	push	{r7}
 800afe8:	b085      	sub	sp, #20
 800afea:	af00      	add	r7, sp, #0
 800afec:	60f8      	str	r0, [r7, #12]
 800afee:	60b9      	str	r1, [r7, #8]
 800aff0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	330c      	adds	r3, #12
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	429a      	cmp	r2, r3
 800affe:	d00a      	beq.n	800b016 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d002      	beq.n	800b00c <netif_do_set_gw+0x26>
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	e000      	b.n	800b00e <netif_do_set_gw+0x28>
 800b00c:	2300      	movs	r3, #0
 800b00e:	68fa      	ldr	r2, [r7, #12]
 800b010:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b012:	2301      	movs	r3, #1
 800b014:	e000      	b.n	800b018 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b016:	2300      	movs	r3, #0
}
 800b018:	4618      	mov	r0, r3
 800b01a:	3714      	adds	r7, #20
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b088      	sub	sp, #32
 800b028:	af00      	add	r7, sp, #0
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	60b9      	str	r1, [r7, #8]
 800b02e:	607a      	str	r2, [r7, #4]
 800b030:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b032:	2300      	movs	r3, #0
 800b034:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b036:	2300      	movs	r3, #0
 800b038:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b040:	4b1c      	ldr	r3, [pc, #112]	@ (800b0b4 <netif_set_addr+0x90>)
 800b042:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d101      	bne.n	800b04e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b04a:	4b1a      	ldr	r3, [pc, #104]	@ (800b0b4 <netif_set_addr+0x90>)
 800b04c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d101      	bne.n	800b058 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b054:	4b17      	ldr	r3, [pc, #92]	@ (800b0b4 <netif_set_addr+0x90>)
 800b056:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d003      	beq.n	800b066 <netif_set_addr+0x42>
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d101      	bne.n	800b06a <netif_set_addr+0x46>
 800b066:	2301      	movs	r3, #1
 800b068:	e000      	b.n	800b06c <netif_set_addr+0x48>
 800b06a:	2300      	movs	r3, #0
 800b06c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d006      	beq.n	800b082 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b074:	f107 0310 	add.w	r3, r7, #16
 800b078:	461a      	mov	r2, r3
 800b07a:	68b9      	ldr	r1, [r7, #8]
 800b07c:	68f8      	ldr	r0, [r7, #12]
 800b07e:	f7ff ff49 	bl	800af14 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b082:	69fa      	ldr	r2, [r7, #28]
 800b084:	6879      	ldr	r1, [r7, #4]
 800b086:	68f8      	ldr	r0, [r7, #12]
 800b088:	f7ff ff8e 	bl	800afa8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b08c:	69ba      	ldr	r2, [r7, #24]
 800b08e:	6839      	ldr	r1, [r7, #0]
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f7ff ffa8 	bl	800afe6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d106      	bne.n	800b0aa <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b09c:	f107 0310 	add.w	r3, r7, #16
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	68b9      	ldr	r1, [r7, #8]
 800b0a4:	68f8      	ldr	r0, [r7, #12]
 800b0a6:	f7ff ff35 	bl	800af14 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b0aa:	bf00      	nop
 800b0ac:	3720      	adds	r7, #32
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	08012938 	.word	0x08012938

0800b0b8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b0c0:	4a04      	ldr	r2, [pc, #16]	@ (800b0d4 <netif_set_default+0x1c>)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b0c6:	bf00      	nop
 800b0c8:	370c      	adds	r7, #12
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	2000ceb4 	.word	0x2000ceb4

0800b0d8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d107      	bne.n	800b0f6 <netif_set_up+0x1e>
 800b0e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b124 <netif_set_up+0x4c>)
 800b0e8:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b0ec:	490e      	ldr	r1, [pc, #56]	@ (800b128 <netif_set_up+0x50>)
 800b0ee:	480f      	ldr	r0, [pc, #60]	@ (800b12c <netif_set_up+0x54>)
 800b0f0:	f004 fbfc 	bl	800f8ec <iprintf>
 800b0f4:	e013      	b.n	800b11e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b0fc:	f003 0301 	and.w	r3, r3, #1
 800b100:	2b00      	cmp	r3, #0
 800b102:	d10c      	bne.n	800b11e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b10a:	f043 0301 	orr.w	r3, r3, #1
 800b10e:	b2da      	uxtb	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b116:	2103      	movs	r1, #3
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 f809 	bl	800b130 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	080115e8 	.word	0x080115e8
 800b128:	08011770 	.word	0x08011770
 800b12c:	08011638 	.word	0x08011638

0800b130 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
 800b138:	460b      	mov	r3, r1
 800b13a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d106      	bne.n	800b150 <netif_issue_reports+0x20>
 800b142:	4b18      	ldr	r3, [pc, #96]	@ (800b1a4 <netif_issue_reports+0x74>)
 800b144:	f240 326d 	movw	r2, #877	@ 0x36d
 800b148:	4917      	ldr	r1, [pc, #92]	@ (800b1a8 <netif_issue_reports+0x78>)
 800b14a:	4818      	ldr	r0, [pc, #96]	@ (800b1ac <netif_issue_reports+0x7c>)
 800b14c:	f004 fbce 	bl	800f8ec <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b156:	f003 0304 	and.w	r3, r3, #4
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d01e      	beq.n	800b19c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b164:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d017      	beq.n	800b19c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b16c:	78fb      	ldrb	r3, [r7, #3]
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	2b00      	cmp	r3, #0
 800b174:	d013      	beq.n	800b19e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	3304      	adds	r3, #4
 800b17a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00e      	beq.n	800b19e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b186:	f003 0308 	and.w	r3, r3, #8
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d007      	beq.n	800b19e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	3304      	adds	r3, #4
 800b192:	4619      	mov	r1, r3
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f002 fc1b 	bl	800d9d0 <etharp_request>
 800b19a:	e000      	b.n	800b19e <netif_issue_reports+0x6e>
    return;
 800b19c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	080115e8 	.word	0x080115e8
 800b1a8:	0801178c 	.word	0x0801178c
 800b1ac:	08011638 	.word	0x08011638

0800b1b0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b082      	sub	sp, #8
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d107      	bne.n	800b1ce <netif_set_down+0x1e>
 800b1be:	4b12      	ldr	r3, [pc, #72]	@ (800b208 <netif_set_down+0x58>)
 800b1c0:	f240 329b 	movw	r2, #923	@ 0x39b
 800b1c4:	4911      	ldr	r1, [pc, #68]	@ (800b20c <netif_set_down+0x5c>)
 800b1c6:	4812      	ldr	r0, [pc, #72]	@ (800b210 <netif_set_down+0x60>)
 800b1c8:	f004 fb90 	bl	800f8ec <iprintf>
 800b1cc:	e019      	b.n	800b202 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b1d4:	f003 0301 	and.w	r3, r3, #1
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d012      	beq.n	800b202 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b1e2:	f023 0301 	bic.w	r3, r3, #1
 800b1e6:	b2da      	uxtb	r2, r3
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b1f4:	f003 0308 	and.w	r3, r3, #8
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d002      	beq.n	800b202 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f001 ffa5 	bl	800d14c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b202:	3708      	adds	r7, #8
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	080115e8 	.word	0x080115e8
 800b20c:	080117b0 	.word	0x080117b0
 800b210:	08011638 	.word	0x08011638

0800b214 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b082      	sub	sp, #8
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d107      	bne.n	800b232 <netif_set_link_up+0x1e>
 800b222:	4b13      	ldr	r3, [pc, #76]	@ (800b270 <netif_set_link_up+0x5c>)
 800b224:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b228:	4912      	ldr	r1, [pc, #72]	@ (800b274 <netif_set_link_up+0x60>)
 800b22a:	4813      	ldr	r0, [pc, #76]	@ (800b278 <netif_set_link_up+0x64>)
 800b22c:	f004 fb5e 	bl	800f8ec <iprintf>
 800b230:	e01b      	b.n	800b26a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b238:	f003 0304 	and.w	r3, r3, #4
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d114      	bne.n	800b26a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b246:	f043 0304 	orr.w	r3, r3, #4
 800b24a:	b2da      	uxtb	r2, r3
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b252:	2103      	movs	r1, #3
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f7ff ff6b 	bl	800b130 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	69db      	ldr	r3, [r3, #28]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d003      	beq.n	800b26a <netif_set_link_up+0x56>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	69db      	ldr	r3, [r3, #28]
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	080115e8 	.word	0x080115e8
 800b274:	080117d0 	.word	0x080117d0
 800b278:	08011638 	.word	0x08011638

0800b27c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d107      	bne.n	800b29a <netif_set_link_down+0x1e>
 800b28a:	4b11      	ldr	r3, [pc, #68]	@ (800b2d0 <netif_set_link_down+0x54>)
 800b28c:	f240 4206 	movw	r2, #1030	@ 0x406
 800b290:	4910      	ldr	r1, [pc, #64]	@ (800b2d4 <netif_set_link_down+0x58>)
 800b292:	4811      	ldr	r0, [pc, #68]	@ (800b2d8 <netif_set_link_down+0x5c>)
 800b294:	f004 fb2a 	bl	800f8ec <iprintf>
 800b298:	e017      	b.n	800b2ca <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b2a0:	f003 0304 	and.w	r3, r3, #4
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d010      	beq.n	800b2ca <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b2ae:	f023 0304 	bic.w	r3, r3, #4
 800b2b2:	b2da      	uxtb	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	69db      	ldr	r3, [r3, #28]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d003      	beq.n	800b2ca <netif_set_link_down+0x4e>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	69db      	ldr	r3, [r3, #28]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b2ca:	3708      	adds	r7, #8
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	080115e8 	.word	0x080115e8
 800b2d4:	080117f4 	.word	0x080117f4
 800b2d8:	08011638 	.word	0x08011638

0800b2dc <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b083      	sub	sp, #12
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d002      	beq.n	800b2f2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	683a      	ldr	r2, [r7, #0]
 800b2f0:	61da      	str	r2, [r3, #28]
  }
}
 800b2f2:	bf00      	nop
 800b2f4:	370c      	adds	r7, #12
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr

0800b2fe <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b2fe:	b480      	push	{r7}
 800b300:	b085      	sub	sp, #20
 800b302:	af00      	add	r7, sp, #0
 800b304:	60f8      	str	r0, [r7, #12]
 800b306:	60b9      	str	r1, [r7, #8]
 800b308:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b30a:	f06f 030b 	mvn.w	r3, #11
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3714      	adds	r7, #20
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr
	...

0800b31c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	4603      	mov	r3, r0
 800b324:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b326:	79fb      	ldrb	r3, [r7, #7]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d013      	beq.n	800b354 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b32c:	4b0d      	ldr	r3, [pc, #52]	@ (800b364 <netif_get_by_index+0x48>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	60fb      	str	r3, [r7, #12]
 800b332:	e00c      	b.n	800b34e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b33a:	3301      	adds	r3, #1
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	79fa      	ldrb	r2, [r7, #7]
 800b340:	429a      	cmp	r2, r3
 800b342:	d101      	bne.n	800b348 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	e006      	b.n	800b356 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	60fb      	str	r3, [r7, #12]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d1ef      	bne.n	800b334 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b354:	2300      	movs	r3, #0
}
 800b356:	4618      	mov	r0, r3
 800b358:	3714      	adds	r7, #20
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
 800b362:	bf00      	nop
 800b364:	2000ceb0 	.word	0x2000ceb0

0800b368 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b368:	b480      	push	{r7}
 800b36a:	b085      	sub	sp, #20
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	4611      	mov	r1, r2
 800b374:	461a      	mov	r2, r3
 800b376:	460b      	mov	r3, r1
 800b378:	80fb      	strh	r3, [r7, #6]
 800b37a:	4613      	mov	r3, r2
 800b37c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2200      	movs	r2, #0
 800b382:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	88fa      	ldrh	r2, [r7, #6]
 800b38e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	88ba      	ldrh	r2, [r7, #4]
 800b394:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b396:	8b3b      	ldrh	r3, [r7, #24]
 800b398:	b2da      	uxtb	r2, r3
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	7f3a      	ldrb	r2, [r7, #28]
 800b3a2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	73da      	strb	r2, [r3, #15]
}
 800b3b0:	bf00      	nop
 800b3b2:	3714      	adds	r7, #20
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b08c      	sub	sp, #48	@ 0x30
 800b3c0:	af02      	add	r7, sp, #8
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	71fb      	strb	r3, [r7, #7]
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	80bb      	strh	r3, [r7, #4]
 800b3ca:	4613      	mov	r3, r2
 800b3cc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b3ce:	79fb      	ldrb	r3, [r7, #7]
 800b3d0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b3d2:	887b      	ldrh	r3, [r7, #2]
 800b3d4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b3d8:	d07d      	beq.n	800b4d6 <pbuf_alloc+0x11a>
 800b3da:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b3de:	f300 80c6 	bgt.w	800b56e <pbuf_alloc+0x1b2>
 800b3e2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b3e6:	d010      	beq.n	800b40a <pbuf_alloc+0x4e>
 800b3e8:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b3ec:	f300 80bf 	bgt.w	800b56e <pbuf_alloc+0x1b2>
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d002      	beq.n	800b3fa <pbuf_alloc+0x3e>
 800b3f4:	2b41      	cmp	r3, #65	@ 0x41
 800b3f6:	f040 80ba 	bne.w	800b56e <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b3fa:	887a      	ldrh	r2, [r7, #2]
 800b3fc:	88bb      	ldrh	r3, [r7, #4]
 800b3fe:	4619      	mov	r1, r3
 800b400:	2000      	movs	r0, #0
 800b402:	f000 f8cf 	bl	800b5a4 <pbuf_alloc_reference>
 800b406:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800b408:	e0bb      	b.n	800b582 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b40a:	2300      	movs	r3, #0
 800b40c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800b40e:	2300      	movs	r3, #0
 800b410:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b412:	88bb      	ldrh	r3, [r7, #4]
 800b414:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b416:	2009      	movs	r0, #9
 800b418:	f7ff fbf8 	bl	800ac0c <memp_malloc>
 800b41c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d107      	bne.n	800b434 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 800b424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <pbuf_alloc+0x74>
            pbuf_free(p);
 800b42a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b42c:	f000 faa8 	bl	800b980 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b430:	2300      	movs	r3, #0
 800b432:	e0a7      	b.n	800b584 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b434:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b436:	3303      	adds	r3, #3
 800b438:	b29b      	uxth	r3, r3
 800b43a:	f023 0303 	bic.w	r3, r3, #3
 800b43e:	b29b      	uxth	r3, r3
 800b440:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800b444:	b29b      	uxth	r3, r3
 800b446:	8b7a      	ldrh	r2, [r7, #26]
 800b448:	4293      	cmp	r3, r2
 800b44a:	bf28      	it	cs
 800b44c:	4613      	movcs	r3, r2
 800b44e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b450:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b452:	3310      	adds	r3, #16
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	4413      	add	r3, r2
 800b458:	3303      	adds	r3, #3
 800b45a:	f023 0303 	bic.w	r3, r3, #3
 800b45e:	4618      	mov	r0, r3
 800b460:	89f9      	ldrh	r1, [r7, #14]
 800b462:	8b7a      	ldrh	r2, [r7, #26]
 800b464:	2300      	movs	r3, #0
 800b466:	9301      	str	r3, [sp, #4]
 800b468:	887b      	ldrh	r3, [r7, #2]
 800b46a:	9300      	str	r3, [sp, #0]
 800b46c:	460b      	mov	r3, r1
 800b46e:	4601      	mov	r1, r0
 800b470:	6938      	ldr	r0, [r7, #16]
 800b472:	f7ff ff79 	bl	800b368 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	f003 0303 	and.w	r3, r3, #3
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d006      	beq.n	800b490 <pbuf_alloc+0xd4>
 800b482:	4b42      	ldr	r3, [pc, #264]	@ (800b58c <pbuf_alloc+0x1d0>)
 800b484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b488:	4941      	ldr	r1, [pc, #260]	@ (800b590 <pbuf_alloc+0x1d4>)
 800b48a:	4842      	ldr	r0, [pc, #264]	@ (800b594 <pbuf_alloc+0x1d8>)
 800b48c:	f004 fa2e 	bl	800f8ec <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b490:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b492:	3303      	adds	r3, #3
 800b494:	f023 0303 	bic.w	r3, r3, #3
 800b498:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800b49c:	d106      	bne.n	800b4ac <pbuf_alloc+0xf0>
 800b49e:	4b3b      	ldr	r3, [pc, #236]	@ (800b58c <pbuf_alloc+0x1d0>)
 800b4a0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800b4a4:	493c      	ldr	r1, [pc, #240]	@ (800b598 <pbuf_alloc+0x1dc>)
 800b4a6:	483b      	ldr	r0, [pc, #236]	@ (800b594 <pbuf_alloc+0x1d8>)
 800b4a8:	f004 fa20 	bl	800f8ec <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d102      	bne.n	800b4b8 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4b6:	e002      	b.n	800b4be <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b4b8:	69fb      	ldr	r3, [r7, #28]
 800b4ba:	693a      	ldr	r2, [r7, #16]
 800b4bc:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b4c2:	8b7a      	ldrh	r2, [r7, #26]
 800b4c4:	89fb      	ldrh	r3, [r7, #14]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800b4ce:	8b7b      	ldrh	r3, [r7, #26]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1a0      	bne.n	800b416 <pbuf_alloc+0x5a>
      break;
 800b4d4:	e055      	b.n	800b582 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b4d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b4d8:	3303      	adds	r3, #3
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	f023 0303 	bic.w	r3, r3, #3
 800b4e0:	b29a      	uxth	r2, r3
 800b4e2:	88bb      	ldrh	r3, [r7, #4]
 800b4e4:	3303      	adds	r3, #3
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	f023 0303 	bic.w	r3, r3, #3
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	4413      	add	r3, r2
 800b4f0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b4f2:	8b3b      	ldrh	r3, [r7, #24]
 800b4f4:	3310      	adds	r3, #16
 800b4f6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b4f8:	8b3a      	ldrh	r2, [r7, #24]
 800b4fa:	88bb      	ldrh	r3, [r7, #4]
 800b4fc:	3303      	adds	r3, #3
 800b4fe:	f023 0303 	bic.w	r3, r3, #3
 800b502:	429a      	cmp	r2, r3
 800b504:	d306      	bcc.n	800b514 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b506:	8afa      	ldrh	r2, [r7, #22]
 800b508:	88bb      	ldrh	r3, [r7, #4]
 800b50a:	3303      	adds	r3, #3
 800b50c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b510:	429a      	cmp	r2, r3
 800b512:	d201      	bcs.n	800b518 <pbuf_alloc+0x15c>
        return NULL;
 800b514:	2300      	movs	r3, #0
 800b516:	e035      	b.n	800b584 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b518:	8afb      	ldrh	r3, [r7, #22]
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7ff f9d2 	bl	800a8c4 <mem_malloc>
 800b520:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800b522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b524:	2b00      	cmp	r3, #0
 800b526:	d101      	bne.n	800b52c <pbuf_alloc+0x170>
        return NULL;
 800b528:	2300      	movs	r3, #0
 800b52a:	e02b      	b.n	800b584 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b52c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b52e:	3310      	adds	r3, #16
 800b530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b532:	4413      	add	r3, r2
 800b534:	3303      	adds	r3, #3
 800b536:	f023 0303 	bic.w	r3, r3, #3
 800b53a:	4618      	mov	r0, r3
 800b53c:	88b9      	ldrh	r1, [r7, #4]
 800b53e:	88ba      	ldrh	r2, [r7, #4]
 800b540:	2300      	movs	r3, #0
 800b542:	9301      	str	r3, [sp, #4]
 800b544:	887b      	ldrh	r3, [r7, #2]
 800b546:	9300      	str	r3, [sp, #0]
 800b548:	460b      	mov	r3, r1
 800b54a:	4601      	mov	r1, r0
 800b54c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b54e:	f7ff ff0b 	bl	800b368 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	f003 0303 	and.w	r3, r3, #3
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d010      	beq.n	800b580 <pbuf_alloc+0x1c4>
 800b55e:	4b0b      	ldr	r3, [pc, #44]	@ (800b58c <pbuf_alloc+0x1d0>)
 800b560:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800b564:	490d      	ldr	r1, [pc, #52]	@ (800b59c <pbuf_alloc+0x1e0>)
 800b566:	480b      	ldr	r0, [pc, #44]	@ (800b594 <pbuf_alloc+0x1d8>)
 800b568:	f004 f9c0 	bl	800f8ec <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b56c:	e008      	b.n	800b580 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b56e:	4b07      	ldr	r3, [pc, #28]	@ (800b58c <pbuf_alloc+0x1d0>)
 800b570:	f240 1227 	movw	r2, #295	@ 0x127
 800b574:	490a      	ldr	r1, [pc, #40]	@ (800b5a0 <pbuf_alloc+0x1e4>)
 800b576:	4807      	ldr	r0, [pc, #28]	@ (800b594 <pbuf_alloc+0x1d8>)
 800b578:	f004 f9b8 	bl	800f8ec <iprintf>
      return NULL;
 800b57c:	2300      	movs	r3, #0
 800b57e:	e001      	b.n	800b584 <pbuf_alloc+0x1c8>
      break;
 800b580:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b584:	4618      	mov	r0, r3
 800b586:	3728      	adds	r7, #40	@ 0x28
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	08011818 	.word	0x08011818
 800b590:	08011848 	.word	0x08011848
 800b594:	08011878 	.word	0x08011878
 800b598:	080118a0 	.word	0x080118a0
 800b59c:	080118d4 	.word	0x080118d4
 800b5a0:	08011900 	.word	0x08011900

0800b5a4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b086      	sub	sp, #24
 800b5a8:	af02      	add	r7, sp, #8
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	460b      	mov	r3, r1
 800b5ae:	807b      	strh	r3, [r7, #2]
 800b5b0:	4613      	mov	r3, r2
 800b5b2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b5b4:	883b      	ldrh	r3, [r7, #0]
 800b5b6:	2b41      	cmp	r3, #65	@ 0x41
 800b5b8:	d009      	beq.n	800b5ce <pbuf_alloc_reference+0x2a>
 800b5ba:	883b      	ldrh	r3, [r7, #0]
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d006      	beq.n	800b5ce <pbuf_alloc_reference+0x2a>
 800b5c0:	4b0f      	ldr	r3, [pc, #60]	@ (800b600 <pbuf_alloc_reference+0x5c>)
 800b5c2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800b5c6:	490f      	ldr	r1, [pc, #60]	@ (800b604 <pbuf_alloc_reference+0x60>)
 800b5c8:	480f      	ldr	r0, [pc, #60]	@ (800b608 <pbuf_alloc_reference+0x64>)
 800b5ca:	f004 f98f 	bl	800f8ec <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b5ce:	2008      	movs	r0, #8
 800b5d0:	f7ff fb1c 	bl	800ac0c <memp_malloc>
 800b5d4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d101      	bne.n	800b5e0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	e00b      	b.n	800b5f8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b5e0:	8879      	ldrh	r1, [r7, #2]
 800b5e2:	887a      	ldrh	r2, [r7, #2]
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	9301      	str	r3, [sp, #4]
 800b5e8:	883b      	ldrh	r3, [r7, #0]
 800b5ea:	9300      	str	r3, [sp, #0]
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	6879      	ldr	r1, [r7, #4]
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f7ff feb9 	bl	800b368 <pbuf_init_alloced_pbuf>
  return p;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3710      	adds	r7, #16
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	08011818 	.word	0x08011818
 800b604:	0801191c 	.word	0x0801191c
 800b608:	08011878 	.word	0x08011878

0800b60c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b088      	sub	sp, #32
 800b610:	af02      	add	r7, sp, #8
 800b612:	607b      	str	r3, [r7, #4]
 800b614:	4603      	mov	r3, r0
 800b616:	73fb      	strb	r3, [r7, #15]
 800b618:	460b      	mov	r3, r1
 800b61a:	81bb      	strh	r3, [r7, #12]
 800b61c:	4613      	mov	r3, r2
 800b61e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b620:	7bfb      	ldrb	r3, [r7, #15]
 800b622:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b624:	8a7b      	ldrh	r3, [r7, #18]
 800b626:	3303      	adds	r3, #3
 800b628:	f023 0203 	bic.w	r2, r3, #3
 800b62c:	89bb      	ldrh	r3, [r7, #12]
 800b62e:	441a      	add	r2, r3
 800b630:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b632:	429a      	cmp	r2, r3
 800b634:	d901      	bls.n	800b63a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b636:	2300      	movs	r3, #0
 800b638:	e018      	b.n	800b66c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b63a:	6a3b      	ldr	r3, [r7, #32]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d007      	beq.n	800b650 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b640:	8a7b      	ldrh	r3, [r7, #18]
 800b642:	3303      	adds	r3, #3
 800b644:	f023 0303 	bic.w	r3, r3, #3
 800b648:	6a3a      	ldr	r2, [r7, #32]
 800b64a:	4413      	add	r3, r2
 800b64c:	617b      	str	r3, [r7, #20]
 800b64e:	e001      	b.n	800b654 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b650:	2300      	movs	r3, #0
 800b652:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	89b9      	ldrh	r1, [r7, #12]
 800b658:	89ba      	ldrh	r2, [r7, #12]
 800b65a:	2302      	movs	r3, #2
 800b65c:	9301      	str	r3, [sp, #4]
 800b65e:	897b      	ldrh	r3, [r7, #10]
 800b660:	9300      	str	r3, [sp, #0]
 800b662:	460b      	mov	r3, r1
 800b664:	6979      	ldr	r1, [r7, #20]
 800b666:	f7ff fe7f 	bl	800b368 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b66a:	687b      	ldr	r3, [r7, #4]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3718      	adds	r7, #24
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}

0800b674 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b084      	sub	sp, #16
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	460b      	mov	r3, r1
 800b67e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d106      	bne.n	800b694 <pbuf_realloc+0x20>
 800b686:	4b3a      	ldr	r3, [pc, #232]	@ (800b770 <pbuf_realloc+0xfc>)
 800b688:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800b68c:	4939      	ldr	r1, [pc, #228]	@ (800b774 <pbuf_realloc+0x100>)
 800b68e:	483a      	ldr	r0, [pc, #232]	@ (800b778 <pbuf_realloc+0x104>)
 800b690:	f004 f92c 	bl	800f8ec <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	891b      	ldrh	r3, [r3, #8]
 800b698:	887a      	ldrh	r2, [r7, #2]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d263      	bcs.n	800b766 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	891a      	ldrh	r2, [r3, #8]
 800b6a2:	887b      	ldrh	r3, [r7, #2]
 800b6a4:	1ad3      	subs	r3, r2, r3
 800b6a6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b6a8:	887b      	ldrh	r3, [r7, #2]
 800b6aa:	817b      	strh	r3, [r7, #10]
  q = p;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b6b0:	e018      	b.n	800b6e4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	895b      	ldrh	r3, [r3, #10]
 800b6b6:	897a      	ldrh	r2, [r7, #10]
 800b6b8:	1ad3      	subs	r3, r2, r3
 800b6ba:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	891a      	ldrh	r2, [r3, #8]
 800b6c0:	893b      	ldrh	r3, [r7, #8]
 800b6c2:	1ad3      	subs	r3, r2, r3
 800b6c4:	b29a      	uxth	r2, r3
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d106      	bne.n	800b6e4 <pbuf_realloc+0x70>
 800b6d6:	4b26      	ldr	r3, [pc, #152]	@ (800b770 <pbuf_realloc+0xfc>)
 800b6d8:	f240 12af 	movw	r2, #431	@ 0x1af
 800b6dc:	4927      	ldr	r1, [pc, #156]	@ (800b77c <pbuf_realloc+0x108>)
 800b6de:	4826      	ldr	r0, [pc, #152]	@ (800b778 <pbuf_realloc+0x104>)
 800b6e0:	f004 f904 	bl	800f8ec <iprintf>
  while (rem_len > q->len) {
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	895b      	ldrh	r3, [r3, #10]
 800b6e8:	897a      	ldrh	r2, [r7, #10]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d8e1      	bhi.n	800b6b2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	7b1b      	ldrb	r3, [r3, #12]
 800b6f2:	f003 030f 	and.w	r3, r3, #15
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d121      	bne.n	800b73e <pbuf_realloc+0xca>
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	895b      	ldrh	r3, [r3, #10]
 800b6fe:	897a      	ldrh	r2, [r7, #10]
 800b700:	429a      	cmp	r2, r3
 800b702:	d01c      	beq.n	800b73e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	7b5b      	ldrb	r3, [r3, #13]
 800b708:	f003 0302 	and.w	r3, r3, #2
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d116      	bne.n	800b73e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	1ad3      	subs	r3, r2, r3
 800b718:	b29a      	uxth	r2, r3
 800b71a:	897b      	ldrh	r3, [r7, #10]
 800b71c:	4413      	add	r3, r2
 800b71e:	b29b      	uxth	r3, r3
 800b720:	4619      	mov	r1, r3
 800b722:	68f8      	ldr	r0, [r7, #12]
 800b724:	f7fe ffc4 	bl	800a6b0 <mem_trim>
 800b728:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d106      	bne.n	800b73e <pbuf_realloc+0xca>
 800b730:	4b0f      	ldr	r3, [pc, #60]	@ (800b770 <pbuf_realloc+0xfc>)
 800b732:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800b736:	4912      	ldr	r1, [pc, #72]	@ (800b780 <pbuf_realloc+0x10c>)
 800b738:	480f      	ldr	r0, [pc, #60]	@ (800b778 <pbuf_realloc+0x104>)
 800b73a:	f004 f8d7 	bl	800f8ec <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	897a      	ldrh	r2, [r7, #10]
 800b742:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	895a      	ldrh	r2, [r3, #10]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d004      	beq.n	800b75e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	4618      	mov	r0, r3
 800b75a:	f000 f911 	bl	800b980 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2200      	movs	r2, #0
 800b762:	601a      	str	r2, [r3, #0]
 800b764:	e000      	b.n	800b768 <pbuf_realloc+0xf4>
    return;
 800b766:	bf00      	nop

}
 800b768:	3710      	adds	r7, #16
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop
 800b770:	08011818 	.word	0x08011818
 800b774:	08011930 	.word	0x08011930
 800b778:	08011878 	.word	0x08011878
 800b77c:	08011948 	.word	0x08011948
 800b780:	08011960 	.word	0x08011960

0800b784 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b086      	sub	sp, #24
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	4613      	mov	r3, r2
 800b790:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d106      	bne.n	800b7a6 <pbuf_add_header_impl+0x22>
 800b798:	4b2b      	ldr	r3, [pc, #172]	@ (800b848 <pbuf_add_header_impl+0xc4>)
 800b79a:	f240 12df 	movw	r2, #479	@ 0x1df
 800b79e:	492b      	ldr	r1, [pc, #172]	@ (800b84c <pbuf_add_header_impl+0xc8>)
 800b7a0:	482b      	ldr	r0, [pc, #172]	@ (800b850 <pbuf_add_header_impl+0xcc>)
 800b7a2:	f004 f8a3 	bl	800f8ec <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d003      	beq.n	800b7b4 <pbuf_add_header_impl+0x30>
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b7b2:	d301      	bcc.n	800b7b8 <pbuf_add_header_impl+0x34>
    return 1;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e043      	b.n	800b840 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800b7b8:	68bb      	ldr	r3, [r7, #8]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d101      	bne.n	800b7c2 <pbuf_add_header_impl+0x3e>
    return 0;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	e03e      	b.n	800b840 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	891a      	ldrh	r2, [r3, #8]
 800b7ca:	8a7b      	ldrh	r3, [r7, #18]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	b29b      	uxth	r3, r3
 800b7d0:	8a7a      	ldrh	r2, [r7, #18]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d901      	bls.n	800b7da <pbuf_add_header_impl+0x56>
    return 1;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e032      	b.n	800b840 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	7b1b      	ldrb	r3, [r3, #12]
 800b7de:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b7e0:	8a3b      	ldrh	r3, [r7, #16]
 800b7e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00c      	beq.n	800b804 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	425b      	negs	r3, r3
 800b7f2:	4413      	add	r3, r2
 800b7f4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	3310      	adds	r3, #16
 800b7fa:	697a      	ldr	r2, [r7, #20]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d20d      	bcs.n	800b81c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800b800:	2301      	movs	r3, #1
 800b802:	e01d      	b.n	800b840 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800b804:	79fb      	ldrb	r3, [r7, #7]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d006      	beq.n	800b818 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	685a      	ldr	r2, [r3, #4]
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	425b      	negs	r3, r3
 800b812:	4413      	add	r3, r2
 800b814:	617b      	str	r3, [r7, #20]
 800b816:	e001      	b.n	800b81c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800b818:	2301      	movs	r3, #1
 800b81a:	e011      	b.n	800b840 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	697a      	ldr	r2, [r7, #20]
 800b820:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	895a      	ldrh	r2, [r3, #10]
 800b826:	8a7b      	ldrh	r3, [r7, #18]
 800b828:	4413      	add	r3, r2
 800b82a:	b29a      	uxth	r2, r3
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	891a      	ldrh	r2, [r3, #8]
 800b834:	8a7b      	ldrh	r3, [r7, #18]
 800b836:	4413      	add	r3, r2
 800b838:	b29a      	uxth	r2, r3
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	811a      	strh	r2, [r3, #8]


  return 0;
 800b83e:	2300      	movs	r3, #0
}
 800b840:	4618      	mov	r0, r3
 800b842:	3718      	adds	r7, #24
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	08011818 	.word	0x08011818
 800b84c:	0801197c 	.word	0x0801197c
 800b850:	08011878 	.word	0x08011878

0800b854 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
 800b85c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800b85e:	2200      	movs	r2, #0
 800b860:	6839      	ldr	r1, [r7, #0]
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f7ff ff8e 	bl	800b784 <pbuf_add_header_impl>
 800b868:	4603      	mov	r3, r0
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	3708      	adds	r7, #8
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
	...

0800b874 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d106      	bne.n	800b892 <pbuf_remove_header+0x1e>
 800b884:	4b20      	ldr	r3, [pc, #128]	@ (800b908 <pbuf_remove_header+0x94>)
 800b886:	f240 224b 	movw	r2, #587	@ 0x24b
 800b88a:	4920      	ldr	r1, [pc, #128]	@ (800b90c <pbuf_remove_header+0x98>)
 800b88c:	4820      	ldr	r0, [pc, #128]	@ (800b910 <pbuf_remove_header+0x9c>)
 800b88e:	f004 f82d 	bl	800f8ec <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d003      	beq.n	800b8a0 <pbuf_remove_header+0x2c>
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b89e:	d301      	bcc.n	800b8a4 <pbuf_remove_header+0x30>
    return 1;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e02c      	b.n	800b8fe <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d101      	bne.n	800b8ae <pbuf_remove_header+0x3a>
    return 0;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	e027      	b.n	800b8fe <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	895b      	ldrh	r3, [r3, #10]
 800b8b6:	89fa      	ldrh	r2, [r7, #14]
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d908      	bls.n	800b8ce <pbuf_remove_header+0x5a>
 800b8bc:	4b12      	ldr	r3, [pc, #72]	@ (800b908 <pbuf_remove_header+0x94>)
 800b8be:	f240 2255 	movw	r2, #597	@ 0x255
 800b8c2:	4914      	ldr	r1, [pc, #80]	@ (800b914 <pbuf_remove_header+0xa0>)
 800b8c4:	4812      	ldr	r0, [pc, #72]	@ (800b910 <pbuf_remove_header+0x9c>)
 800b8c6:	f004 f811 	bl	800f8ec <iprintf>
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	e017      	b.n	800b8fe <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	685a      	ldr	r2, [r3, #4]
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	441a      	add	r2, r3
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	895a      	ldrh	r2, [r3, #10]
 800b8e4:	89fb      	ldrh	r3, [r7, #14]
 800b8e6:	1ad3      	subs	r3, r2, r3
 800b8e8:	b29a      	uxth	r2, r3
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	891a      	ldrh	r2, [r3, #8]
 800b8f2:	89fb      	ldrh	r3, [r7, #14]
 800b8f4:	1ad3      	subs	r3, r2, r3
 800b8f6:	b29a      	uxth	r2, r3
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	08011818 	.word	0x08011818
 800b90c:	0801197c 	.word	0x0801197c
 800b910:	08011878 	.word	0x08011878
 800b914:	08011988 	.word	0x08011988

0800b918 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	460b      	mov	r3, r1
 800b922:	807b      	strh	r3, [r7, #2]
 800b924:	4613      	mov	r3, r2
 800b926:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800b928:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	da08      	bge.n	800b942 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800b930:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b934:	425b      	negs	r3, r3
 800b936:	4619      	mov	r1, r3
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f7ff ff9b 	bl	800b874 <pbuf_remove_header>
 800b93e:	4603      	mov	r3, r0
 800b940:	e007      	b.n	800b952 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800b942:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b946:	787a      	ldrb	r2, [r7, #1]
 800b948:	4619      	mov	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f7ff ff1a 	bl	800b784 <pbuf_add_header_impl>
 800b950:	4603      	mov	r3, r0
  }
}
 800b952:	4618      	mov	r0, r3
 800b954:	3708      	adds	r7, #8
 800b956:	46bd      	mov	sp, r7
 800b958:	bd80      	pop	{r7, pc}

0800b95a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800b95a:	b580      	push	{r7, lr}
 800b95c:	b082      	sub	sp, #8
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
 800b962:	460b      	mov	r3, r1
 800b964:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800b966:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b96a:	2201      	movs	r2, #1
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f7ff ffd2 	bl	800b918 <pbuf_header_impl>
 800b974:	4603      	mov	r3, r0
}
 800b976:	4618      	mov	r0, r3
 800b978:	3708      	adds	r7, #8
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
	...

0800b980 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b088      	sub	sp, #32
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d10b      	bne.n	800b9a6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d106      	bne.n	800b9a2 <pbuf_free+0x22>
 800b994:	4b3b      	ldr	r3, [pc, #236]	@ (800ba84 <pbuf_free+0x104>)
 800b996:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800b99a:	493b      	ldr	r1, [pc, #236]	@ (800ba88 <pbuf_free+0x108>)
 800b99c:	483b      	ldr	r0, [pc, #236]	@ (800ba8c <pbuf_free+0x10c>)
 800b99e:	f003 ffa5 	bl	800f8ec <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	e069      	b.n	800ba7a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800b9aa:	e062      	b.n	800ba72 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800b9ac:	f003 fe64 	bl	800f678 <sys_arch_protect>
 800b9b0:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	7b9b      	ldrb	r3, [r3, #14]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d106      	bne.n	800b9c8 <pbuf_free+0x48>
 800b9ba:	4b32      	ldr	r3, [pc, #200]	@ (800ba84 <pbuf_free+0x104>)
 800b9bc:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800b9c0:	4933      	ldr	r1, [pc, #204]	@ (800ba90 <pbuf_free+0x110>)
 800b9c2:	4832      	ldr	r0, [pc, #200]	@ (800ba8c <pbuf_free+0x10c>)
 800b9c4:	f003 ff92 	bl	800f8ec <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	7b9b      	ldrb	r3, [r3, #14]
 800b9cc:	3b01      	subs	r3, #1
 800b9ce:	b2da      	uxtb	r2, r3
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	739a      	strb	r2, [r3, #14]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	7b9b      	ldrb	r3, [r3, #14]
 800b9d8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800b9da:	69b8      	ldr	r0, [r7, #24]
 800b9dc:	f003 fe5a 	bl	800f694 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800b9e0:	7dfb      	ldrb	r3, [r7, #23]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d143      	bne.n	800ba6e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	7b1b      	ldrb	r3, [r3, #12]
 800b9f0:	f003 030f 	and.w	r3, r3, #15
 800b9f4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	7b5b      	ldrb	r3, [r3, #13]
 800b9fa:	f003 0302 	and.w	r3, r3, #2
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d011      	beq.n	800ba26 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	691b      	ldr	r3, [r3, #16]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d106      	bne.n	800ba1c <pbuf_free+0x9c>
 800ba0e:	4b1d      	ldr	r3, [pc, #116]	@ (800ba84 <pbuf_free+0x104>)
 800ba10:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800ba14:	491f      	ldr	r1, [pc, #124]	@ (800ba94 <pbuf_free+0x114>)
 800ba16:	481d      	ldr	r0, [pc, #116]	@ (800ba8c <pbuf_free+0x10c>)
 800ba18:	f003 ff68 	bl	800f8ec <iprintf>
        pc->custom_free_function(p);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	691b      	ldr	r3, [r3, #16]
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	4798      	blx	r3
 800ba24:	e01d      	b.n	800ba62 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800ba26:	7bfb      	ldrb	r3, [r7, #15]
 800ba28:	2b02      	cmp	r3, #2
 800ba2a:	d104      	bne.n	800ba36 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800ba2c:	6879      	ldr	r1, [r7, #4]
 800ba2e:	2009      	movs	r0, #9
 800ba30:	f7ff f962 	bl	800acf8 <memp_free>
 800ba34:	e015      	b.n	800ba62 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d104      	bne.n	800ba46 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800ba3c:	6879      	ldr	r1, [r7, #4]
 800ba3e:	2008      	movs	r0, #8
 800ba40:	f7ff f95a 	bl	800acf8 <memp_free>
 800ba44:	e00d      	b.n	800ba62 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800ba46:	7bfb      	ldrb	r3, [r7, #15]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d103      	bne.n	800ba54 <pbuf_free+0xd4>
          mem_free(p);
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f7fe fd9f 	bl	800a590 <mem_free>
 800ba52:	e006      	b.n	800ba62 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800ba54:	4b0b      	ldr	r3, [pc, #44]	@ (800ba84 <pbuf_free+0x104>)
 800ba56:	f240 320f 	movw	r2, #783	@ 0x30f
 800ba5a:	490f      	ldr	r1, [pc, #60]	@ (800ba98 <pbuf_free+0x118>)
 800ba5c:	480b      	ldr	r0, [pc, #44]	@ (800ba8c <pbuf_free+0x10c>)
 800ba5e:	f003 ff45 	bl	800f8ec <iprintf>
        }
      }
      count++;
 800ba62:	7ffb      	ldrb	r3, [r7, #31]
 800ba64:	3301      	adds	r3, #1
 800ba66:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800ba68:	693b      	ldr	r3, [r7, #16]
 800ba6a:	607b      	str	r3, [r7, #4]
 800ba6c:	e001      	b.n	800ba72 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800ba6e:	2300      	movs	r3, #0
 800ba70:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d199      	bne.n	800b9ac <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800ba78:	7ffb      	ldrb	r3, [r7, #31]
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3720      	adds	r7, #32
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}
 800ba82:	bf00      	nop
 800ba84:	08011818 	.word	0x08011818
 800ba88:	0801197c 	.word	0x0801197c
 800ba8c:	08011878 	.word	0x08011878
 800ba90:	080119a8 	.word	0x080119a8
 800ba94:	080119c0 	.word	0x080119c0
 800ba98:	080119e4 	.word	0x080119e4

0800ba9c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800baa4:	2300      	movs	r3, #0
 800baa6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800baa8:	e005      	b.n	800bab6 <pbuf_clen+0x1a>
    ++len;
 800baaa:	89fb      	ldrh	r3, [r7, #14]
 800baac:	3301      	adds	r3, #1
 800baae:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d1f6      	bne.n	800baaa <pbuf_clen+0xe>
  }
  return len;
 800babc:	89fb      	ldrh	r3, [r7, #14]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3714      	adds	r7, #20
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr
	...

0800bacc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d016      	beq.n	800bb08 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800bada:	f003 fdcd 	bl	800f678 <sys_arch_protect>
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	7b9b      	ldrb	r3, [r3, #14]
 800bae4:	3301      	adds	r3, #1
 800bae6:	b2da      	uxtb	r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	739a      	strb	r2, [r3, #14]
 800baec:	68f8      	ldr	r0, [r7, #12]
 800baee:	f003 fdd1 	bl	800f694 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	7b9b      	ldrb	r3, [r3, #14]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d106      	bne.n	800bb08 <pbuf_ref+0x3c>
 800bafa:	4b05      	ldr	r3, [pc, #20]	@ (800bb10 <pbuf_ref+0x44>)
 800bafc:	f240 3242 	movw	r2, #834	@ 0x342
 800bb00:	4904      	ldr	r1, [pc, #16]	@ (800bb14 <pbuf_ref+0x48>)
 800bb02:	4805      	ldr	r0, [pc, #20]	@ (800bb18 <pbuf_ref+0x4c>)
 800bb04:	f003 fef2 	bl	800f8ec <iprintf>
  }
}
 800bb08:	bf00      	nop
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	08011818 	.word	0x08011818
 800bb14:	080119f8 	.word	0x080119f8
 800bb18:	08011878 	.word	0x08011878

0800bb1c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d002      	beq.n	800bb32 <pbuf_cat+0x16>
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d107      	bne.n	800bb42 <pbuf_cat+0x26>
 800bb32:	4b20      	ldr	r3, [pc, #128]	@ (800bbb4 <pbuf_cat+0x98>)
 800bb34:	f240 3259 	movw	r2, #857	@ 0x359
 800bb38:	491f      	ldr	r1, [pc, #124]	@ (800bbb8 <pbuf_cat+0x9c>)
 800bb3a:	4820      	ldr	r0, [pc, #128]	@ (800bbbc <pbuf_cat+0xa0>)
 800bb3c:	f003 fed6 	bl	800f8ec <iprintf>
 800bb40:	e034      	b.n	800bbac <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	60fb      	str	r3, [r7, #12]
 800bb46:	e00a      	b.n	800bb5e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	891a      	ldrh	r2, [r3, #8]
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	891b      	ldrh	r3, [r3, #8]
 800bb50:	4413      	add	r3, r2
 800bb52:	b29a      	uxth	r2, r3
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	60fb      	str	r3, [r7, #12]
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d1f0      	bne.n	800bb48 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	891a      	ldrh	r2, [r3, #8]
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	895b      	ldrh	r3, [r3, #10]
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d006      	beq.n	800bb80 <pbuf_cat+0x64>
 800bb72:	4b10      	ldr	r3, [pc, #64]	@ (800bbb4 <pbuf_cat+0x98>)
 800bb74:	f240 3262 	movw	r2, #866	@ 0x362
 800bb78:	4911      	ldr	r1, [pc, #68]	@ (800bbc0 <pbuf_cat+0xa4>)
 800bb7a:	4810      	ldr	r0, [pc, #64]	@ (800bbbc <pbuf_cat+0xa0>)
 800bb7c:	f003 feb6 	bl	800f8ec <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d006      	beq.n	800bb96 <pbuf_cat+0x7a>
 800bb88:	4b0a      	ldr	r3, [pc, #40]	@ (800bbb4 <pbuf_cat+0x98>)
 800bb8a:	f240 3263 	movw	r2, #867	@ 0x363
 800bb8e:	490d      	ldr	r1, [pc, #52]	@ (800bbc4 <pbuf_cat+0xa8>)
 800bb90:	480a      	ldr	r0, [pc, #40]	@ (800bbbc <pbuf_cat+0xa0>)
 800bb92:	f003 feab 	bl	800f8ec <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	891a      	ldrh	r2, [r3, #8]
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	891b      	ldrh	r3, [r3, #8]
 800bb9e:	4413      	add	r3, r2
 800bba0:	b29a      	uxth	r2, r3
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	683a      	ldr	r2, [r7, #0]
 800bbaa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	08011818 	.word	0x08011818
 800bbb8:	08011a0c 	.word	0x08011a0c
 800bbbc:	08011878 	.word	0x08011878
 800bbc0:	08011a44 	.word	0x08011a44
 800bbc4:	08011a74 	.word	0x08011a74

0800bbc8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800bbd2:	6839      	ldr	r1, [r7, #0]
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f7ff ffa1 	bl	800bb1c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800bbda:	6838      	ldr	r0, [r7, #0]
 800bbdc:	f7ff ff76 	bl	800bacc <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800bbe0:	bf00      	nop
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	617b      	str	r3, [r7, #20]
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d008      	beq.n	800bc12 <pbuf_copy+0x2a>
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d005      	beq.n	800bc12 <pbuf_copy+0x2a>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	891a      	ldrh	r2, [r3, #8]
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	891b      	ldrh	r3, [r3, #8]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d209      	bcs.n	800bc26 <pbuf_copy+0x3e>
 800bc12:	4b57      	ldr	r3, [pc, #348]	@ (800bd70 <pbuf_copy+0x188>)
 800bc14:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800bc18:	4956      	ldr	r1, [pc, #344]	@ (800bd74 <pbuf_copy+0x18c>)
 800bc1a:	4857      	ldr	r0, [pc, #348]	@ (800bd78 <pbuf_copy+0x190>)
 800bc1c:	f003 fe66 	bl	800f8ec <iprintf>
 800bc20:	f06f 030f 	mvn.w	r3, #15
 800bc24:	e09f      	b.n	800bd66 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	895b      	ldrh	r3, [r3, #10]
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	1ad2      	subs	r2, r2, r3
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	895b      	ldrh	r3, [r3, #10]
 800bc34:	4619      	mov	r1, r3
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	1acb      	subs	r3, r1, r3
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d306      	bcc.n	800bc4c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	895b      	ldrh	r3, [r3, #10]
 800bc42:	461a      	mov	r2, r3
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	1ad3      	subs	r3, r2, r3
 800bc48:	60fb      	str	r3, [r7, #12]
 800bc4a:	e005      	b.n	800bc58 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	895b      	ldrh	r3, [r3, #10]
 800bc50:	461a      	mov	r2, r3
 800bc52:	697b      	ldr	r3, [r7, #20]
 800bc54:	1ad3      	subs	r3, r2, r3
 800bc56:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	685a      	ldr	r2, [r3, #4]
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	18d0      	adds	r0, r2, r3
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	685a      	ldr	r2, [r3, #4]
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	4413      	add	r3, r2
 800bc68:	68fa      	ldr	r2, [r7, #12]
 800bc6a:	4619      	mov	r1, r3
 800bc6c:	f003 ff19 	bl	800faa2 <memcpy>
    offset_to += len;
 800bc70:	697a      	ldr	r2, [r7, #20]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	4413      	add	r3, r2
 800bc76:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800bc78:	693a      	ldr	r2, [r7, #16]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	4413      	add	r3, r2
 800bc7e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	895b      	ldrh	r3, [r3, #10]
 800bc84:	461a      	mov	r2, r3
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d906      	bls.n	800bc9a <pbuf_copy+0xb2>
 800bc8c:	4b38      	ldr	r3, [pc, #224]	@ (800bd70 <pbuf_copy+0x188>)
 800bc8e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800bc92:	493a      	ldr	r1, [pc, #232]	@ (800bd7c <pbuf_copy+0x194>)
 800bc94:	4838      	ldr	r0, [pc, #224]	@ (800bd78 <pbuf_copy+0x190>)
 800bc96:	f003 fe29 	bl	800f8ec <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	895b      	ldrh	r3, [r3, #10]
 800bc9e:	461a      	mov	r2, r3
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d906      	bls.n	800bcb4 <pbuf_copy+0xcc>
 800bca6:	4b32      	ldr	r3, [pc, #200]	@ (800bd70 <pbuf_copy+0x188>)
 800bca8:	f240 32da 	movw	r2, #986	@ 0x3da
 800bcac:	4934      	ldr	r1, [pc, #208]	@ (800bd80 <pbuf_copy+0x198>)
 800bcae:	4832      	ldr	r0, [pc, #200]	@ (800bd78 <pbuf_copy+0x190>)
 800bcb0:	f003 fe1c 	bl	800f8ec <iprintf>
    if (offset_from >= p_from->len) {
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	895b      	ldrh	r3, [r3, #10]
 800bcb8:	461a      	mov	r2, r3
 800bcba:	693b      	ldr	r3, [r7, #16]
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d304      	bcc.n	800bcca <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	895b      	ldrh	r3, [r3, #10]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d114      	bne.n	800bd00 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10c      	bne.n	800bd00 <pbuf_copy+0x118>
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d009      	beq.n	800bd00 <pbuf_copy+0x118>
 800bcec:	4b20      	ldr	r3, [pc, #128]	@ (800bd70 <pbuf_copy+0x188>)
 800bcee:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800bcf2:	4924      	ldr	r1, [pc, #144]	@ (800bd84 <pbuf_copy+0x19c>)
 800bcf4:	4820      	ldr	r0, [pc, #128]	@ (800bd78 <pbuf_copy+0x190>)
 800bcf6:	f003 fdf9 	bl	800f8ec <iprintf>
 800bcfa:	f06f 030f 	mvn.w	r3, #15
 800bcfe:	e032      	b.n	800bd66 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d013      	beq.n	800bd2e <pbuf_copy+0x146>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	895a      	ldrh	r2, [r3, #10]
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	891b      	ldrh	r3, [r3, #8]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d10d      	bne.n	800bd2e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d009      	beq.n	800bd2e <pbuf_copy+0x146>
 800bd1a:	4b15      	ldr	r3, [pc, #84]	@ (800bd70 <pbuf_copy+0x188>)
 800bd1c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800bd20:	4919      	ldr	r1, [pc, #100]	@ (800bd88 <pbuf_copy+0x1a0>)
 800bd22:	4815      	ldr	r0, [pc, #84]	@ (800bd78 <pbuf_copy+0x190>)
 800bd24:	f003 fde2 	bl	800f8ec <iprintf>
 800bd28:	f06f 0305 	mvn.w	r3, #5
 800bd2c:	e01b      	b.n	800bd66 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d013      	beq.n	800bd5c <pbuf_copy+0x174>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	895a      	ldrh	r2, [r3, #10]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	891b      	ldrh	r3, [r3, #8]
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d10d      	bne.n	800bd5c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d009      	beq.n	800bd5c <pbuf_copy+0x174>
 800bd48:	4b09      	ldr	r3, [pc, #36]	@ (800bd70 <pbuf_copy+0x188>)
 800bd4a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800bd4e:	490e      	ldr	r1, [pc, #56]	@ (800bd88 <pbuf_copy+0x1a0>)
 800bd50:	4809      	ldr	r0, [pc, #36]	@ (800bd78 <pbuf_copy+0x190>)
 800bd52:	f003 fdcb 	bl	800f8ec <iprintf>
 800bd56:	f06f 0305 	mvn.w	r3, #5
 800bd5a:	e004      	b.n	800bd66 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	f47f af61 	bne.w	800bc26 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800bd64:	2300      	movs	r3, #0
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3718      	adds	r7, #24
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	08011818 	.word	0x08011818
 800bd74:	08011ac0 	.word	0x08011ac0
 800bd78:	08011878 	.word	0x08011878
 800bd7c:	08011af0 	.word	0x08011af0
 800bd80:	08011b08 	.word	0x08011b08
 800bd84:	08011b24 	.word	0x08011b24
 800bd88:	08011b34 	.word	0x08011b34

0800bd8c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b088      	sub	sp, #32
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	60f8      	str	r0, [r7, #12]
 800bd94:	60b9      	str	r1, [r7, #8]
 800bd96:	4611      	mov	r1, r2
 800bd98:	461a      	mov	r2, r3
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	80fb      	strh	r3, [r7, #6]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800bda2:	2300      	movs	r3, #0
 800bda4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800bda6:	2300      	movs	r3, #0
 800bda8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d108      	bne.n	800bdc2 <pbuf_copy_partial+0x36>
 800bdb0:	4b2b      	ldr	r3, [pc, #172]	@ (800be60 <pbuf_copy_partial+0xd4>)
 800bdb2:	f240 420a 	movw	r2, #1034	@ 0x40a
 800bdb6:	492b      	ldr	r1, [pc, #172]	@ (800be64 <pbuf_copy_partial+0xd8>)
 800bdb8:	482b      	ldr	r0, [pc, #172]	@ (800be68 <pbuf_copy_partial+0xdc>)
 800bdba:	f003 fd97 	bl	800f8ec <iprintf>
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	e04a      	b.n	800be58 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d108      	bne.n	800bdda <pbuf_copy_partial+0x4e>
 800bdc8:	4b25      	ldr	r3, [pc, #148]	@ (800be60 <pbuf_copy_partial+0xd4>)
 800bdca:	f240 420b 	movw	r2, #1035	@ 0x40b
 800bdce:	4927      	ldr	r1, [pc, #156]	@ (800be6c <pbuf_copy_partial+0xe0>)
 800bdd0:	4825      	ldr	r0, [pc, #148]	@ (800be68 <pbuf_copy_partial+0xdc>)
 800bdd2:	f003 fd8b 	bl	800f8ec <iprintf>
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	e03e      	b.n	800be58 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	61fb      	str	r3, [r7, #28]
 800bdde:	e034      	b.n	800be4a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800bde0:	88bb      	ldrh	r3, [r7, #4]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00a      	beq.n	800bdfc <pbuf_copy_partial+0x70>
 800bde6:	69fb      	ldr	r3, [r7, #28]
 800bde8:	895b      	ldrh	r3, [r3, #10]
 800bdea:	88ba      	ldrh	r2, [r7, #4]
 800bdec:	429a      	cmp	r2, r3
 800bdee:	d305      	bcc.n	800bdfc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800bdf0:	69fb      	ldr	r3, [r7, #28]
 800bdf2:	895b      	ldrh	r3, [r3, #10]
 800bdf4:	88ba      	ldrh	r2, [r7, #4]
 800bdf6:	1ad3      	subs	r3, r2, r3
 800bdf8:	80bb      	strh	r3, [r7, #4]
 800bdfa:	e023      	b.n	800be44 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800bdfc:	69fb      	ldr	r3, [r7, #28]
 800bdfe:	895a      	ldrh	r2, [r3, #10]
 800be00:	88bb      	ldrh	r3, [r7, #4]
 800be02:	1ad3      	subs	r3, r2, r3
 800be04:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800be06:	8b3a      	ldrh	r2, [r7, #24]
 800be08:	88fb      	ldrh	r3, [r7, #6]
 800be0a:	429a      	cmp	r2, r3
 800be0c:	d901      	bls.n	800be12 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800be0e:	88fb      	ldrh	r3, [r7, #6]
 800be10:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800be12:	8b7b      	ldrh	r3, [r7, #26]
 800be14:	68ba      	ldr	r2, [r7, #8]
 800be16:	18d0      	adds	r0, r2, r3
 800be18:	69fb      	ldr	r3, [r7, #28]
 800be1a:	685a      	ldr	r2, [r3, #4]
 800be1c:	88bb      	ldrh	r3, [r7, #4]
 800be1e:	4413      	add	r3, r2
 800be20:	8b3a      	ldrh	r2, [r7, #24]
 800be22:	4619      	mov	r1, r3
 800be24:	f003 fe3d 	bl	800faa2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800be28:	8afa      	ldrh	r2, [r7, #22]
 800be2a:	8b3b      	ldrh	r3, [r7, #24]
 800be2c:	4413      	add	r3, r2
 800be2e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800be30:	8b7a      	ldrh	r2, [r7, #26]
 800be32:	8b3b      	ldrh	r3, [r7, #24]
 800be34:	4413      	add	r3, r2
 800be36:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800be38:	88fa      	ldrh	r2, [r7, #6]
 800be3a:	8b3b      	ldrh	r3, [r7, #24]
 800be3c:	1ad3      	subs	r3, r2, r3
 800be3e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800be40:	2300      	movs	r3, #0
 800be42:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800be44:	69fb      	ldr	r3, [r7, #28]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	61fb      	str	r3, [r7, #28]
 800be4a:	88fb      	ldrh	r3, [r7, #6]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d002      	beq.n	800be56 <pbuf_copy_partial+0xca>
 800be50:	69fb      	ldr	r3, [r7, #28]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d1c4      	bne.n	800bde0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800be56:	8afb      	ldrh	r3, [r7, #22]
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3720      	adds	r7, #32
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	08011818 	.word	0x08011818
 800be64:	08011b60 	.word	0x08011b60
 800be68:	08011878 	.word	0x08011878
 800be6c:	08011b80 	.word	0x08011b80

0800be70 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b084      	sub	sp, #16
 800be74:	af00      	add	r7, sp, #0
 800be76:	4603      	mov	r3, r0
 800be78:	603a      	str	r2, [r7, #0]
 800be7a:	71fb      	strb	r3, [r7, #7]
 800be7c:	460b      	mov	r3, r1
 800be7e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	8919      	ldrh	r1, [r3, #8]
 800be84:	88ba      	ldrh	r2, [r7, #4]
 800be86:	79fb      	ldrb	r3, [r7, #7]
 800be88:	4618      	mov	r0, r3
 800be8a:	f7ff fa97 	bl	800b3bc <pbuf_alloc>
 800be8e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <pbuf_clone+0x2a>
    return NULL;
 800be96:	2300      	movs	r3, #0
 800be98:	e011      	b.n	800bebe <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800be9a:	6839      	ldr	r1, [r7, #0]
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f7ff fea3 	bl	800bbe8 <pbuf_copy>
 800bea2:	4603      	mov	r3, r0
 800bea4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800bea6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d006      	beq.n	800bebc <pbuf_clone+0x4c>
 800beae:	4b06      	ldr	r3, [pc, #24]	@ (800bec8 <pbuf_clone+0x58>)
 800beb0:	f240 5224 	movw	r2, #1316	@ 0x524
 800beb4:	4905      	ldr	r1, [pc, #20]	@ (800becc <pbuf_clone+0x5c>)
 800beb6:	4806      	ldr	r0, [pc, #24]	@ (800bed0 <pbuf_clone+0x60>)
 800beb8:	f003 fd18 	bl	800f8ec <iprintf>
  return q;
 800bebc:	68fb      	ldr	r3, [r7, #12]
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3710      	adds	r7, #16
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	08011818 	.word	0x08011818
 800becc:	08011c8c 	.word	0x08011c8c
 800bed0:	08011878 	.word	0x08011878

0800bed4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b086      	sub	sp, #24
 800bed8:	af00      	add	r7, sp, #0
 800beda:	60f8      	str	r0, [r7, #12]
 800bedc:	60b9      	str	r1, [r7, #8]
 800bede:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800bee0:	2007      	movs	r0, #7
 800bee2:	f7fe fe93 	bl	800ac0c <memp_malloc>
 800bee6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800bee8:	693b      	ldr	r3, [r7, #16]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d109      	bne.n	800bf02 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800beee:	693b      	ldr	r3, [r7, #16]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d151      	bne.n	800bf98 <sys_timeout_abs+0xc4>
 800bef4:	4b2a      	ldr	r3, [pc, #168]	@ (800bfa0 <sys_timeout_abs+0xcc>)
 800bef6:	22be      	movs	r2, #190	@ 0xbe
 800bef8:	492a      	ldr	r1, [pc, #168]	@ (800bfa4 <sys_timeout_abs+0xd0>)
 800befa:	482b      	ldr	r0, [pc, #172]	@ (800bfa8 <sys_timeout_abs+0xd4>)
 800befc:	f003 fcf6 	bl	800f8ec <iprintf>
    return;
 800bf00:	e04a      	b.n	800bf98 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800bf02:	693b      	ldr	r3, [r7, #16]
 800bf04:	2200      	movs	r2, #0
 800bf06:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	68ba      	ldr	r2, [r7, #8]
 800bf0c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	687a      	ldr	r2, [r7, #4]
 800bf12:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800bf1a:	4b24      	ldr	r3, [pc, #144]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d103      	bne.n	800bf2a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800bf22:	4a22      	ldr	r2, [pc, #136]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	6013      	str	r3, [r2, #0]
    return;
 800bf28:	e037      	b.n	800bf9a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	685a      	ldr	r2, [r3, #4]
 800bf2e:	4b1f      	ldr	r3, [pc, #124]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	1ad3      	subs	r3, r2, r3
 800bf36:	0fdb      	lsrs	r3, r3, #31
 800bf38:	f003 0301 	and.w	r3, r3, #1
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d007      	beq.n	800bf52 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800bf42:	4b1a      	ldr	r3, [pc, #104]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800bf4a:	4a18      	ldr	r2, [pc, #96]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	6013      	str	r3, [r2, #0]
 800bf50:	e023      	b.n	800bf9a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800bf52:	4b16      	ldr	r3, [pc, #88]	@ (800bfac <sys_timeout_abs+0xd8>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	617b      	str	r3, [r7, #20]
 800bf58:	e01a      	b.n	800bf90 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d00b      	beq.n	800bf7a <sys_timeout_abs+0xa6>
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	685a      	ldr	r2, [r3, #4]
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	0fdb      	lsrs	r3, r3, #31
 800bf70:	f003 0301 	and.w	r3, r3, #1
 800bf74:	b2db      	uxtb	r3, r3
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d007      	beq.n	800bf8a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800bf7a:	697b      	ldr	r3, [r7, #20]
 800bf7c:	681a      	ldr	r2, [r3, #0]
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	693a      	ldr	r2, [r7, #16]
 800bf86:	601a      	str	r2, [r3, #0]
        break;
 800bf88:	e007      	b.n	800bf9a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	617b      	str	r3, [r7, #20]
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d1e1      	bne.n	800bf5a <sys_timeout_abs+0x86>
 800bf96:	e000      	b.n	800bf9a <sys_timeout_abs+0xc6>
    return;
 800bf98:	bf00      	nop
      }
    }
  }
}
 800bf9a:	3718      	adds	r7, #24
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	08011ca0 	.word	0x08011ca0
 800bfa4:	08011cd4 	.word	0x08011cd4
 800bfa8:	08011d14 	.word	0x08011d14
 800bfac:	2000cebc 	.word	0x2000cebc

0800bfb0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b086      	sub	sp, #24
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	685b      	ldr	r3, [r3, #4]
 800bfc0:	4798      	blx	r3

  now = sys_now();
 800bfc2:	f7f9 f963 	bl	800528c <sys_now>
 800bfc6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	681a      	ldr	r2, [r3, #0]
 800bfcc:	4b0f      	ldr	r3, [pc, #60]	@ (800c00c <lwip_cyclic_timer+0x5c>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4413      	add	r3, r2
 800bfd2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800bfd4:	68fa      	ldr	r2, [r7, #12]
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	0fdb      	lsrs	r3, r3, #31
 800bfdc:	f003 0301 	and.w	r3, r3, #1
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d009      	beq.n	800bffa <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	4413      	add	r3, r2
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	4907      	ldr	r1, [pc, #28]	@ (800c010 <lwip_cyclic_timer+0x60>)
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7ff ff6e 	bl	800bed4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800bff8:	e004      	b.n	800c004 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	4904      	ldr	r1, [pc, #16]	@ (800c010 <lwip_cyclic_timer+0x60>)
 800bffe:	68f8      	ldr	r0, [r7, #12]
 800c000:	f7ff ff68 	bl	800bed4 <sys_timeout_abs>
}
 800c004:	bf00      	nop
 800c006:	3718      	adds	r7, #24
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	2000cec0 	.word	0x2000cec0
 800c010:	0800bfb1 	.word	0x0800bfb1

0800c014 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c01a:	2300      	movs	r3, #0
 800c01c:	607b      	str	r3, [r7, #4]
 800c01e:	e00e      	b.n	800c03e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800c020:	4a0b      	ldr	r2, [pc, #44]	@ (800c050 <sys_timeouts_init+0x3c>)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	00db      	lsls	r3, r3, #3
 800c02c:	4a08      	ldr	r2, [pc, #32]	@ (800c050 <sys_timeouts_init+0x3c>)
 800c02e:	4413      	add	r3, r2
 800c030:	461a      	mov	r2, r3
 800c032:	4908      	ldr	r1, [pc, #32]	@ (800c054 <sys_timeouts_init+0x40>)
 800c034:	f000 f810 	bl	800c058 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	3301      	adds	r3, #1
 800c03c:	607b      	str	r3, [r7, #4]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2b01      	cmp	r3, #1
 800c042:	d9ed      	bls.n	800c020 <sys_timeouts_init+0xc>
  }
}
 800c044:	bf00      	nop
 800c046:	bf00      	nop
 800c048:	3708      	adds	r7, #8
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	08012928 	.word	0x08012928
 800c054:	0800bfb1 	.word	0x0800bfb1

0800c058 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b086      	sub	sp, #24
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	60f8      	str	r0, [r7, #12]
 800c060:	60b9      	str	r1, [r7, #8]
 800c062:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c06a:	d306      	bcc.n	800c07a <sys_timeout+0x22>
 800c06c:	4b0a      	ldr	r3, [pc, #40]	@ (800c098 <sys_timeout+0x40>)
 800c06e:	f240 1229 	movw	r2, #297	@ 0x129
 800c072:	490a      	ldr	r1, [pc, #40]	@ (800c09c <sys_timeout+0x44>)
 800c074:	480a      	ldr	r0, [pc, #40]	@ (800c0a0 <sys_timeout+0x48>)
 800c076:	f003 fc39 	bl	800f8ec <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800c07a:	f7f9 f907 	bl	800528c <sys_now>
 800c07e:	4602      	mov	r2, r0
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	4413      	add	r3, r2
 800c084:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800c086:	687a      	ldr	r2, [r7, #4]
 800c088:	68b9      	ldr	r1, [r7, #8]
 800c08a:	6978      	ldr	r0, [r7, #20]
 800c08c:	f7ff ff22 	bl	800bed4 <sys_timeout_abs>
#endif
}
 800c090:	bf00      	nop
 800c092:	3718      	adds	r7, #24
 800c094:	46bd      	mov	sp, r7
 800c096:	bd80      	pop	{r7, pc}
 800c098:	08011ca0 	.word	0x08011ca0
 800c09c:	08011d3c 	.word	0x08011d3c
 800c0a0:	08011d14 	.word	0x08011d14

0800c0a4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b084      	sub	sp, #16
 800c0a8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800c0aa:	f7f9 f8ef 	bl	800528c <sys_now>
 800c0ae:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 800c0b0:	4b17      	ldr	r3, [pc, #92]	@ (800c110 <sys_check_timeouts+0x6c>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d022      	beq.n	800c102 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	68fa      	ldr	r2, [r7, #12]
 800c0c2:	1ad3      	subs	r3, r2, r3
 800c0c4:	0fdb      	lsrs	r3, r3, #31
 800c0c6:	f003 0301 	and.w	r3, r3, #1
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d11a      	bne.n	800c106 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	4a0e      	ldr	r2, [pc, #56]	@ (800c110 <sys_check_timeouts+0x6c>)
 800c0d6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	689b      	ldr	r3, [r3, #8]
 800c0dc:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	68db      	ldr	r3, [r3, #12]
 800c0e2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	4a0a      	ldr	r2, [pc, #40]	@ (800c114 <sys_check_timeouts+0x70>)
 800c0ea:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800c0ec:	68b9      	ldr	r1, [r7, #8]
 800c0ee:	2007      	movs	r0, #7
 800c0f0:	f7fe fe02 	bl	800acf8 <memp_free>
    if (handler != NULL) {
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d0da      	beq.n	800c0b0 <sys_check_timeouts+0xc>
      handler(arg);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6838      	ldr	r0, [r7, #0]
 800c0fe:	4798      	blx	r3
  do {
 800c100:	e7d6      	b.n	800c0b0 <sys_check_timeouts+0xc>
      return;
 800c102:	bf00      	nop
 800c104:	e000      	b.n	800c108 <sys_check_timeouts+0x64>
      return;
 800c106:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	2000cebc 	.word	0x2000cebc
 800c114:	2000cec0 	.word	0x2000cec0

0800c118 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b082      	sub	sp, #8
 800c11c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800c11e:	4b16      	ldr	r3, [pc, #88]	@ (800c178 <sys_timeouts_sleeptime+0x60>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d102      	bne.n	800c12c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800c126:	f04f 33ff 	mov.w	r3, #4294967295
 800c12a:	e020      	b.n	800c16e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 800c12c:	f7f9 f8ae 	bl	800528c <sys_now>
 800c130:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800c132:	4b11      	ldr	r3, [pc, #68]	@ (800c178 <sys_timeouts_sleeptime+0x60>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	685a      	ldr	r2, [r3, #4]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	1ad3      	subs	r3, r2, r3
 800c13c:	0fdb      	lsrs	r3, r3, #31
 800c13e:	f003 0301 	and.w	r3, r3, #1
 800c142:	b2db      	uxtb	r3, r3
 800c144:	2b00      	cmp	r3, #0
 800c146:	d001      	beq.n	800c14c <sys_timeouts_sleeptime+0x34>
    return 0;
 800c148:	2300      	movs	r3, #0
 800c14a:	e010      	b.n	800c16e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 800c14c:	4b0a      	ldr	r3, [pc, #40]	@ (800c178 <sys_timeouts_sleeptime+0x60>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	685a      	ldr	r2, [r3, #4]
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	1ad3      	subs	r3, r2, r3
 800c156:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	da06      	bge.n	800c16c <sys_timeouts_sleeptime+0x54>
 800c15e:	4b07      	ldr	r3, [pc, #28]	@ (800c17c <sys_timeouts_sleeptime+0x64>)
 800c160:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800c164:	4906      	ldr	r1, [pc, #24]	@ (800c180 <sys_timeouts_sleeptime+0x68>)
 800c166:	4807      	ldr	r0, [pc, #28]	@ (800c184 <sys_timeouts_sleeptime+0x6c>)
 800c168:	f003 fbc0 	bl	800f8ec <iprintf>
    return ret;
 800c16c:	683b      	ldr	r3, [r7, #0]
  }
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3708      	adds	r7, #8
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
 800c176:	bf00      	nop
 800c178:	2000cebc 	.word	0x2000cebc
 800c17c:	08011ca0 	.word	0x08011ca0
 800c180:	08011d74 	.word	0x08011d74
 800c184:	08011d14 	.word	0x08011d14

0800c188 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c18c:	f003 faae 	bl	800f6ec <rand>
 800c190:	4603      	mov	r3, r0
 800c192:	b29b      	uxth	r3, r3
 800c194:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c198:	b29b      	uxth	r3, r3
 800c19a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800c19e:	b29a      	uxth	r2, r3
 800c1a0:	4b01      	ldr	r3, [pc, #4]	@ (800c1a8 <udp_init+0x20>)
 800c1a2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c1a4:	bf00      	nop
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	20000024 	.word	0x20000024

0800c1ac <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800c1b6:	4b17      	ldr	r3, [pc, #92]	@ (800c214 <udp_new_port+0x68>)
 800c1b8:	881b      	ldrh	r3, [r3, #0]
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	b291      	uxth	r1, r2
 800c1be:	4a15      	ldr	r2, [pc, #84]	@ (800c214 <udp_new_port+0x68>)
 800c1c0:	8011      	strh	r1, [r2, #0]
 800c1c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d103      	bne.n	800c1d2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800c1ca:	4b12      	ldr	r3, [pc, #72]	@ (800c214 <udp_new_port+0x68>)
 800c1cc:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800c1d0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1d2:	4b11      	ldr	r3, [pc, #68]	@ (800c218 <udp_new_port+0x6c>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	603b      	str	r3, [r7, #0]
 800c1d8:	e011      	b.n	800c1fe <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	8a5a      	ldrh	r2, [r3, #18]
 800c1de:	4b0d      	ldr	r3, [pc, #52]	@ (800c214 <udp_new_port+0x68>)
 800c1e0:	881b      	ldrh	r3, [r3, #0]
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d108      	bne.n	800c1f8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800c1e6:	88fb      	ldrh	r3, [r7, #6]
 800c1e8:	3301      	adds	r3, #1
 800c1ea:	80fb      	strh	r3, [r7, #6]
 800c1ec:	88fb      	ldrh	r3, [r7, #6]
 800c1ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1f2:	d3e0      	bcc.n	800c1b6 <udp_new_port+0xa>
        return 0;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	e007      	b.n	800c208 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	603b      	str	r3, [r7, #0]
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d1ea      	bne.n	800c1da <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800c204:	4b03      	ldr	r3, [pc, #12]	@ (800c214 <udp_new_port+0x68>)
 800c206:	881b      	ldrh	r3, [r3, #0]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	370c      	adds	r7, #12
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr
 800c214:	20000024 	.word	0x20000024
 800c218:	2000cec4 	.word	0x2000cec4

0800c21c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b084      	sub	sp, #16
 800c220:	af00      	add	r7, sp, #0
 800c222:	60f8      	str	r0, [r7, #12]
 800c224:	60b9      	str	r1, [r7, #8]
 800c226:	4613      	mov	r3, r2
 800c228:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d105      	bne.n	800c23c <udp_input_local_match+0x20>
 800c230:	4b27      	ldr	r3, [pc, #156]	@ (800c2d0 <udp_input_local_match+0xb4>)
 800c232:	2287      	movs	r2, #135	@ 0x87
 800c234:	4927      	ldr	r1, [pc, #156]	@ (800c2d4 <udp_input_local_match+0xb8>)
 800c236:	4828      	ldr	r0, [pc, #160]	@ (800c2d8 <udp_input_local_match+0xbc>)
 800c238:	f003 fb58 	bl	800f8ec <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d105      	bne.n	800c24e <udp_input_local_match+0x32>
 800c242:	4b23      	ldr	r3, [pc, #140]	@ (800c2d0 <udp_input_local_match+0xb4>)
 800c244:	2288      	movs	r2, #136	@ 0x88
 800c246:	4925      	ldr	r1, [pc, #148]	@ (800c2dc <udp_input_local_match+0xc0>)
 800c248:	4823      	ldr	r0, [pc, #140]	@ (800c2d8 <udp_input_local_match+0xbc>)
 800c24a:	f003 fb4f 	bl	800f8ec <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	7a1b      	ldrb	r3, [r3, #8]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d00b      	beq.n	800c26e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	7a1a      	ldrb	r2, [r3, #8]
 800c25a:	4b21      	ldr	r3, [pc, #132]	@ (800c2e0 <udp_input_local_match+0xc4>)
 800c25c:	685b      	ldr	r3, [r3, #4]
 800c25e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c262:	3301      	adds	r3, #1
 800c264:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c266:	429a      	cmp	r2, r3
 800c268:	d001      	beq.n	800c26e <udp_input_local_match+0x52>
    return 0;
 800c26a:	2300      	movs	r3, #0
 800c26c:	e02b      	b.n	800c2c6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800c26e:	79fb      	ldrb	r3, [r7, #7]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d018      	beq.n	800c2a6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d013      	beq.n	800c2a2 <udp_input_local_match+0x86>
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00f      	beq.n	800c2a2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c282:	4b17      	ldr	r3, [pc, #92]	@ (800c2e0 <udp_input_local_match+0xc4>)
 800c284:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28a:	d00a      	beq.n	800c2a2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681a      	ldr	r2, [r3, #0]
 800c290:	4b13      	ldr	r3, [pc, #76]	@ (800c2e0 <udp_input_local_match+0xc4>)
 800c292:	695b      	ldr	r3, [r3, #20]
 800c294:	405a      	eors	r2, r3
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	3308      	adds	r3, #8
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d110      	bne.n	800c2c4 <udp_input_local_match+0xa8>
          return 1;
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	e00f      	b.n	800c2c6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d009      	beq.n	800c2c0 <udp_input_local_match+0xa4>
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d005      	beq.n	800c2c0 <udp_input_local_match+0xa4>
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681a      	ldr	r2, [r3, #0]
 800c2b8:	4b09      	ldr	r3, [pc, #36]	@ (800c2e0 <udp_input_local_match+0xc4>)
 800c2ba:	695b      	ldr	r3, [r3, #20]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d101      	bne.n	800c2c4 <udp_input_local_match+0xa8>
        return 1;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e000      	b.n	800c2c6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	08011d88 	.word	0x08011d88
 800c2d4:	08011db8 	.word	0x08011db8
 800c2d8:	08011ddc 	.word	0x08011ddc
 800c2dc:	08011e04 	.word	0x08011e04
 800c2e0:	20009c9c 	.word	0x20009c9c

0800c2e4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800c2e4:	b590      	push	{r4, r7, lr}
 800c2e6:	b08d      	sub	sp, #52	@ 0x34
 800c2e8:	af02      	add	r7, sp, #8
 800c2ea:	6078      	str	r0, [r7, #4]
 800c2ec:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d105      	bne.n	800c304 <udp_input+0x20>
 800c2f8:	4b7c      	ldr	r3, [pc, #496]	@ (800c4ec <udp_input+0x208>)
 800c2fa:	22cf      	movs	r2, #207	@ 0xcf
 800c2fc:	497c      	ldr	r1, [pc, #496]	@ (800c4f0 <udp_input+0x20c>)
 800c2fe:	487d      	ldr	r0, [pc, #500]	@ (800c4f4 <udp_input+0x210>)
 800c300:	f003 faf4 	bl	800f8ec <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d105      	bne.n	800c316 <udp_input+0x32>
 800c30a:	4b78      	ldr	r3, [pc, #480]	@ (800c4ec <udp_input+0x208>)
 800c30c:	22d0      	movs	r2, #208	@ 0xd0
 800c30e:	497a      	ldr	r1, [pc, #488]	@ (800c4f8 <udp_input+0x214>)
 800c310:	4878      	ldr	r0, [pc, #480]	@ (800c4f4 <udp_input+0x210>)
 800c312:	f003 faeb 	bl	800f8ec <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	895b      	ldrh	r3, [r3, #10]
 800c31a:	2b07      	cmp	r3, #7
 800c31c:	d803      	bhi.n	800c326 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f7ff fb2e 	bl	800b980 <pbuf_free>
    goto end;
 800c324:	e0de      	b.n	800c4e4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800c32c:	4b73      	ldr	r3, [pc, #460]	@ (800c4fc <udp_input+0x218>)
 800c32e:	695b      	ldr	r3, [r3, #20]
 800c330:	4a72      	ldr	r2, [pc, #456]	@ (800c4fc <udp_input+0x218>)
 800c332:	6812      	ldr	r2, [r2, #0]
 800c334:	4611      	mov	r1, r2
 800c336:	4618      	mov	r0, r3
 800c338:	f001 ff76 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800c33c:	4603      	mov	r3, r0
 800c33e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	881b      	ldrh	r3, [r3, #0]
 800c344:	b29b      	uxth	r3, r3
 800c346:	4618      	mov	r0, r3
 800c348:	f7fd ff8a 	bl	800a260 <lwip_htons>
 800c34c:	4603      	mov	r3, r0
 800c34e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	885b      	ldrh	r3, [r3, #2]
 800c354:	b29b      	uxth	r3, r3
 800c356:	4618      	mov	r0, r3
 800c358:	f7fd ff82 	bl	800a260 <lwip_htons>
 800c35c:	4603      	mov	r3, r0
 800c35e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800c360:	2300      	movs	r3, #0
 800c362:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800c364:	2300      	movs	r3, #0
 800c366:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800c368:	2300      	movs	r3, #0
 800c36a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c36c:	4b64      	ldr	r3, [pc, #400]	@ (800c500 <udp_input+0x21c>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	627b      	str	r3, [r7, #36]	@ 0x24
 800c372:	e054      	b.n	800c41e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800c374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c376:	8a5b      	ldrh	r3, [r3, #18]
 800c378:	89fa      	ldrh	r2, [r7, #14]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d14a      	bne.n	800c414 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800c37e:	7cfb      	ldrb	r3, [r7, #19]
 800c380:	461a      	mov	r2, r3
 800c382:	6839      	ldr	r1, [r7, #0]
 800c384:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c386:	f7ff ff49 	bl	800c21c <udp_input_local_match>
 800c38a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d041      	beq.n	800c414 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800c390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c392:	7c1b      	ldrb	r3, [r3, #16]
 800c394:	f003 0304 	and.w	r3, r3, #4
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d11d      	bne.n	800c3d8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 800c39c:	69fb      	ldr	r3, [r7, #28]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d102      	bne.n	800c3a8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 800c3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a4:	61fb      	str	r3, [r7, #28]
 800c3a6:	e017      	b.n	800c3d8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800c3a8:	7cfb      	ldrb	r3, [r7, #19]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d014      	beq.n	800c3d8 <udp_input+0xf4>
 800c3ae:	4b53      	ldr	r3, [pc, #332]	@ (800c4fc <udp_input+0x218>)
 800c3b0:	695b      	ldr	r3, [r3, #20]
 800c3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3b6:	d10f      	bne.n	800c3d8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	3304      	adds	r3, #4
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d008      	beq.n	800c3d8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800c3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c8:	681a      	ldr	r2, [r3, #0]
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	3304      	adds	r3, #4
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d101      	bne.n	800c3d8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 800c3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800c3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3da:	8a9b      	ldrh	r3, [r3, #20]
 800c3dc:	8a3a      	ldrh	r2, [r7, #16]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d118      	bne.n	800c414 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d005      	beq.n	800c3f6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800c3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ec:	685a      	ldr	r2, [r3, #4]
 800c3ee:	4b43      	ldr	r3, [pc, #268]	@ (800c4fc <udp_input+0x218>)
 800c3f0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d10e      	bne.n	800c414 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800c3f6:	6a3b      	ldr	r3, [r7, #32]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d014      	beq.n	800c426 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800c3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3fe:	68da      	ldr	r2, [r3, #12]
 800c400:	6a3b      	ldr	r3, [r7, #32]
 800c402:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800c404:	4b3e      	ldr	r3, [pc, #248]	@ (800c500 <udp_input+0x21c>)
 800c406:	681a      	ldr	r2, [r3, #0]
 800c408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c40a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800c40c:	4a3c      	ldr	r2, [pc, #240]	@ (800c500 <udp_input+0x21c>)
 800c40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c410:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800c412:	e008      	b.n	800c426 <udp_input+0x142>
      }
    }

    prev = pcb;
 800c414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c416:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41a:	68db      	ldr	r3, [r3, #12]
 800c41c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c420:	2b00      	cmp	r3, #0
 800c422:	d1a7      	bne.n	800c374 <udp_input+0x90>
 800c424:	e000      	b.n	800c428 <udp_input+0x144>
        break;
 800c426:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800c428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d101      	bne.n	800c432 <udp_input+0x14e>
    pcb = uncon_pcb;
 800c42e:	69fb      	ldr	r3, [r7, #28]
 800c430:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800c432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c434:	2b00      	cmp	r3, #0
 800c436:	d002      	beq.n	800c43e <udp_input+0x15a>
    for_us = 1;
 800c438:	2301      	movs	r3, #1
 800c43a:	76fb      	strb	r3, [r7, #27]
 800c43c:	e00a      	b.n	800c454 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	3304      	adds	r3, #4
 800c442:	681a      	ldr	r2, [r3, #0]
 800c444:	4b2d      	ldr	r3, [pc, #180]	@ (800c4fc <udp_input+0x218>)
 800c446:	695b      	ldr	r3, [r3, #20]
 800c448:	429a      	cmp	r2, r3
 800c44a:	bf0c      	ite	eq
 800c44c:	2301      	moveq	r3, #1
 800c44e:	2300      	movne	r3, #0
 800c450:	b2db      	uxtb	r3, r3
 800c452:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800c454:	7efb      	ldrb	r3, [r7, #27]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d041      	beq.n	800c4de <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800c45a:	2108      	movs	r1, #8
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7ff fa09 	bl	800b874 <pbuf_remove_header>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d00a      	beq.n	800c47e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800c468:	4b20      	ldr	r3, [pc, #128]	@ (800c4ec <udp_input+0x208>)
 800c46a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800c46e:	4925      	ldr	r1, [pc, #148]	@ (800c504 <udp_input+0x220>)
 800c470:	4820      	ldr	r0, [pc, #128]	@ (800c4f4 <udp_input+0x210>)
 800c472:	f003 fa3b 	bl	800f8ec <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f7ff fa82 	bl	800b980 <pbuf_free>
      goto end;
 800c47c:	e032      	b.n	800c4e4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 800c47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c480:	2b00      	cmp	r3, #0
 800c482:	d012      	beq.n	800c4aa <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800c484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c486:	699b      	ldr	r3, [r3, #24]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d00a      	beq.n	800c4a2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800c48c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48e:	699c      	ldr	r4, [r3, #24]
 800c490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c492:	69d8      	ldr	r0, [r3, #28]
 800c494:	8a3b      	ldrh	r3, [r7, #16]
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	4b1b      	ldr	r3, [pc, #108]	@ (800c508 <udp_input+0x224>)
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c49e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800c4a0:	e021      	b.n	800c4e6 <udp_input+0x202>
        pbuf_free(p);
 800c4a2:	6878      	ldr	r0, [r7, #4]
 800c4a4:	f7ff fa6c 	bl	800b980 <pbuf_free>
        goto end;
 800c4a8:	e01c      	b.n	800c4e4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800c4aa:	7cfb      	ldrb	r3, [r7, #19]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d112      	bne.n	800c4d6 <udp_input+0x1f2>
 800c4b0:	4b12      	ldr	r3, [pc, #72]	@ (800c4fc <udp_input+0x218>)
 800c4b2:	695b      	ldr	r3, [r3, #20]
 800c4b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c4b8:	2be0      	cmp	r3, #224	@ 0xe0
 800c4ba:	d00c      	beq.n	800c4d6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800c4bc:	4b0f      	ldr	r3, [pc, #60]	@ (800c4fc <udp_input+0x218>)
 800c4be:	899b      	ldrh	r3, [r3, #12]
 800c4c0:	3308      	adds	r3, #8
 800c4c2:	b29b      	uxth	r3, r3
 800c4c4:	b21b      	sxth	r3, r3
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f7ff fa46 	bl	800b95a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800c4ce:	2103      	movs	r1, #3
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f001 fb93 	bl	800dbfc <icmp_dest_unreach>
      pbuf_free(p);
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f7ff fa52 	bl	800b980 <pbuf_free>
  return;
 800c4dc:	e003      	b.n	800c4e6 <udp_input+0x202>
    pbuf_free(p);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f7ff fa4e 	bl	800b980 <pbuf_free>
  return;
 800c4e4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800c4e6:	372c      	adds	r7, #44	@ 0x2c
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	bd90      	pop	{r4, r7, pc}
 800c4ec:	08011d88 	.word	0x08011d88
 800c4f0:	08011e2c 	.word	0x08011e2c
 800c4f4:	08011ddc 	.word	0x08011ddc
 800c4f8:	08011e44 	.word	0x08011e44
 800c4fc:	20009c9c 	.word	0x20009c9c
 800c500:	2000cec4 	.word	0x2000cec4
 800c504:	08011e60 	.word	0x08011e60
 800c508:	20009cac 	.word	0x20009cac

0800c50c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b082      	sub	sp, #8
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
 800c514:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d109      	bne.n	800c530 <udp_send+0x24>
 800c51c:	4b11      	ldr	r3, [pc, #68]	@ (800c564 <udp_send+0x58>)
 800c51e:	f240 12d5 	movw	r2, #469	@ 0x1d5
 800c522:	4911      	ldr	r1, [pc, #68]	@ (800c568 <udp_send+0x5c>)
 800c524:	4811      	ldr	r0, [pc, #68]	@ (800c56c <udp_send+0x60>)
 800c526:	f003 f9e1 	bl	800f8ec <iprintf>
 800c52a:	f06f 030f 	mvn.w	r3, #15
 800c52e:	e015      	b.n	800c55c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d109      	bne.n	800c54a <udp_send+0x3e>
 800c536:	4b0b      	ldr	r3, [pc, #44]	@ (800c564 <udp_send+0x58>)
 800c538:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 800c53c:	490c      	ldr	r1, [pc, #48]	@ (800c570 <udp_send+0x64>)
 800c53e:	480b      	ldr	r0, [pc, #44]	@ (800c56c <udp_send+0x60>)
 800c540:	f003 f9d4 	bl	800f8ec <iprintf>
 800c544:	f06f 030f 	mvn.w	r3, #15
 800c548:	e008      	b.n	800c55c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	1d1a      	adds	r2, r3, #4
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	8a9b      	ldrh	r3, [r3, #20]
 800c552:	6839      	ldr	r1, [r7, #0]
 800c554:	6878      	ldr	r0, [r7, #4]
 800c556:	f000 f80d 	bl	800c574 <udp_sendto>
 800c55a:	4603      	mov	r3, r0
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	08011d88 	.word	0x08011d88
 800c568:	08011e7c 	.word	0x08011e7c
 800c56c:	08011ddc 	.word	0x08011ddc
 800c570:	08011e94 	.word	0x08011e94

0800c574 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b088      	sub	sp, #32
 800c578:	af02      	add	r7, sp, #8
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	60b9      	str	r1, [r7, #8]
 800c57e:	607a      	str	r2, [r7, #4]
 800c580:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d109      	bne.n	800c59c <udp_sendto+0x28>
 800c588:	4b23      	ldr	r3, [pc, #140]	@ (800c618 <udp_sendto+0xa4>)
 800c58a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800c58e:	4923      	ldr	r1, [pc, #140]	@ (800c61c <udp_sendto+0xa8>)
 800c590:	4823      	ldr	r0, [pc, #140]	@ (800c620 <udp_sendto+0xac>)
 800c592:	f003 f9ab 	bl	800f8ec <iprintf>
 800c596:	f06f 030f 	mvn.w	r3, #15
 800c59a:	e038      	b.n	800c60e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d109      	bne.n	800c5b6 <udp_sendto+0x42>
 800c5a2:	4b1d      	ldr	r3, [pc, #116]	@ (800c618 <udp_sendto+0xa4>)
 800c5a4:	f240 2219 	movw	r2, #537	@ 0x219
 800c5a8:	491e      	ldr	r1, [pc, #120]	@ (800c624 <udp_sendto+0xb0>)
 800c5aa:	481d      	ldr	r0, [pc, #116]	@ (800c620 <udp_sendto+0xac>)
 800c5ac:	f003 f99e 	bl	800f8ec <iprintf>
 800c5b0:	f06f 030f 	mvn.w	r3, #15
 800c5b4:	e02b      	b.n	800c60e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d109      	bne.n	800c5d0 <udp_sendto+0x5c>
 800c5bc:	4b16      	ldr	r3, [pc, #88]	@ (800c618 <udp_sendto+0xa4>)
 800c5be:	f240 221a 	movw	r2, #538	@ 0x21a
 800c5c2:	4919      	ldr	r1, [pc, #100]	@ (800c628 <udp_sendto+0xb4>)
 800c5c4:	4816      	ldr	r0, [pc, #88]	@ (800c620 <udp_sendto+0xac>)
 800c5c6:	f003 f991 	bl	800f8ec <iprintf>
 800c5ca:	f06f 030f 	mvn.w	r3, #15
 800c5ce:	e01e      	b.n	800c60e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	7a1b      	ldrb	r3, [r3, #8]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d006      	beq.n	800c5e6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	7a1b      	ldrb	r3, [r3, #8]
 800c5dc:	4618      	mov	r0, r3
 800c5de:	f7fe fe9d 	bl	800b31c <netif_get_by_index>
 800c5e2:	6178      	str	r0, [r7, #20]
 800c5e4:	e003      	b.n	800c5ee <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	f001 fb92 	bl	800dd10 <ip4_route>
 800c5ec:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d102      	bne.n	800c5fa <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800c5f4:	f06f 0303 	mvn.w	r3, #3
 800c5f8:	e009      	b.n	800c60e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800c5fa:	887a      	ldrh	r2, [r7, #2]
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	9300      	str	r3, [sp, #0]
 800c600:	4613      	mov	r3, r2
 800c602:	687a      	ldr	r2, [r7, #4]
 800c604:	68b9      	ldr	r1, [r7, #8]
 800c606:	68f8      	ldr	r0, [r7, #12]
 800c608:	f000 f810 	bl	800c62c <udp_sendto_if>
 800c60c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3718      	adds	r7, #24
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}
 800c616:	bf00      	nop
 800c618:	08011d88 	.word	0x08011d88
 800c61c:	08011eac 	.word	0x08011eac
 800c620:	08011ddc 	.word	0x08011ddc
 800c624:	08011ec4 	.word	0x08011ec4
 800c628:	08011ee0 	.word	0x08011ee0

0800c62c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b088      	sub	sp, #32
 800c630:	af02      	add	r7, sp, #8
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	607a      	str	r2, [r7, #4]
 800c638:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d109      	bne.n	800c654 <udp_sendto_if+0x28>
 800c640:	4b2e      	ldr	r3, [pc, #184]	@ (800c6fc <udp_sendto_if+0xd0>)
 800c642:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800c646:	492e      	ldr	r1, [pc, #184]	@ (800c700 <udp_sendto_if+0xd4>)
 800c648:	482e      	ldr	r0, [pc, #184]	@ (800c704 <udp_sendto_if+0xd8>)
 800c64a:	f003 f94f 	bl	800f8ec <iprintf>
 800c64e:	f06f 030f 	mvn.w	r3, #15
 800c652:	e04f      	b.n	800c6f4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d109      	bne.n	800c66e <udp_sendto_if+0x42>
 800c65a:	4b28      	ldr	r3, [pc, #160]	@ (800c6fc <udp_sendto_if+0xd0>)
 800c65c:	f240 2281 	movw	r2, #641	@ 0x281
 800c660:	4929      	ldr	r1, [pc, #164]	@ (800c708 <udp_sendto_if+0xdc>)
 800c662:	4828      	ldr	r0, [pc, #160]	@ (800c704 <udp_sendto_if+0xd8>)
 800c664:	f003 f942 	bl	800f8ec <iprintf>
 800c668:	f06f 030f 	mvn.w	r3, #15
 800c66c:	e042      	b.n	800c6f4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d109      	bne.n	800c688 <udp_sendto_if+0x5c>
 800c674:	4b21      	ldr	r3, [pc, #132]	@ (800c6fc <udp_sendto_if+0xd0>)
 800c676:	f240 2282 	movw	r2, #642	@ 0x282
 800c67a:	4924      	ldr	r1, [pc, #144]	@ (800c70c <udp_sendto_if+0xe0>)
 800c67c:	4821      	ldr	r0, [pc, #132]	@ (800c704 <udp_sendto_if+0xd8>)
 800c67e:	f003 f935 	bl	800f8ec <iprintf>
 800c682:	f06f 030f 	mvn.w	r3, #15
 800c686:	e035      	b.n	800c6f4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 800c688:	6a3b      	ldr	r3, [r7, #32]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d109      	bne.n	800c6a2 <udp_sendto_if+0x76>
 800c68e:	4b1b      	ldr	r3, [pc, #108]	@ (800c6fc <udp_sendto_if+0xd0>)
 800c690:	f240 2283 	movw	r2, #643	@ 0x283
 800c694:	491e      	ldr	r1, [pc, #120]	@ (800c710 <udp_sendto_if+0xe4>)
 800c696:	481b      	ldr	r0, [pc, #108]	@ (800c704 <udp_sendto_if+0xd8>)
 800c698:	f003 f928 	bl	800f8ec <iprintf>
 800c69c:	f06f 030f 	mvn.w	r3, #15
 800c6a0:	e028      	b.n	800c6f4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d009      	beq.n	800c6bc <udp_sendto_if+0x90>
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d005      	beq.n	800c6bc <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c6b8:	2be0      	cmp	r3, #224	@ 0xe0
 800c6ba:	d103      	bne.n	800c6c4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 800c6bc:	6a3b      	ldr	r3, [r7, #32]
 800c6be:	3304      	adds	r3, #4
 800c6c0:	617b      	str	r3, [r7, #20]
 800c6c2:	e00b      	b.n	800c6dc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681a      	ldr	r2, [r3, #0]
 800c6c8:	6a3b      	ldr	r3, [r7, #32]
 800c6ca:	3304      	adds	r3, #4
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d002      	beq.n	800c6d8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 800c6d2:	f06f 0303 	mvn.w	r3, #3
 800c6d6:	e00d      	b.n	800c6f4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800c6dc:	887a      	ldrh	r2, [r7, #2]
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	9301      	str	r3, [sp, #4]
 800c6e2:	6a3b      	ldr	r3, [r7, #32]
 800c6e4:	9300      	str	r3, [sp, #0]
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	68b9      	ldr	r1, [r7, #8]
 800c6ec:	68f8      	ldr	r0, [r7, #12]
 800c6ee:	f000 f811 	bl	800c714 <udp_sendto_if_src>
 800c6f2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3718      	adds	r7, #24
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	08011d88 	.word	0x08011d88
 800c700:	08011efc 	.word	0x08011efc
 800c704:	08011ddc 	.word	0x08011ddc
 800c708:	08011f18 	.word	0x08011f18
 800c70c:	08011f34 	.word	0x08011f34
 800c710:	08011f54 	.word	0x08011f54

0800c714 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b08c      	sub	sp, #48	@ 0x30
 800c718:	af04      	add	r7, sp, #16
 800c71a:	60f8      	str	r0, [r7, #12]
 800c71c:	60b9      	str	r1, [r7, #8]
 800c71e:	607a      	str	r2, [r7, #4]
 800c720:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d109      	bne.n	800c73c <udp_sendto_if_src+0x28>
 800c728:	4b65      	ldr	r3, [pc, #404]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c72a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800c72e:	4965      	ldr	r1, [pc, #404]	@ (800c8c4 <udp_sendto_if_src+0x1b0>)
 800c730:	4865      	ldr	r0, [pc, #404]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c732:	f003 f8db 	bl	800f8ec <iprintf>
 800c736:	f06f 030f 	mvn.w	r3, #15
 800c73a:	e0bc      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d109      	bne.n	800c756 <udp_sendto_if_src+0x42>
 800c742:	4b5f      	ldr	r3, [pc, #380]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c744:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800c748:	4960      	ldr	r1, [pc, #384]	@ (800c8cc <udp_sendto_if_src+0x1b8>)
 800c74a:	485f      	ldr	r0, [pc, #380]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c74c:	f003 f8ce 	bl	800f8ec <iprintf>
 800c750:	f06f 030f 	mvn.w	r3, #15
 800c754:	e0af      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d109      	bne.n	800c770 <udp_sendto_if_src+0x5c>
 800c75c:	4b58      	ldr	r3, [pc, #352]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c75e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 800c762:	495b      	ldr	r1, [pc, #364]	@ (800c8d0 <udp_sendto_if_src+0x1bc>)
 800c764:	4858      	ldr	r0, [pc, #352]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c766:	f003 f8c1 	bl	800f8ec <iprintf>
 800c76a:	f06f 030f 	mvn.w	r3, #15
 800c76e:	e0a2      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 800c770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c772:	2b00      	cmp	r3, #0
 800c774:	d109      	bne.n	800c78a <udp_sendto_if_src+0x76>
 800c776:	4b52      	ldr	r3, [pc, #328]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c778:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 800c77c:	4955      	ldr	r1, [pc, #340]	@ (800c8d4 <udp_sendto_if_src+0x1c0>)
 800c77e:	4852      	ldr	r0, [pc, #328]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c780:	f003 f8b4 	bl	800f8ec <iprintf>
 800c784:	f06f 030f 	mvn.w	r3, #15
 800c788:	e095      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 800c78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d109      	bne.n	800c7a4 <udp_sendto_if_src+0x90>
 800c790:	4b4b      	ldr	r3, [pc, #300]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c792:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800c796:	4950      	ldr	r1, [pc, #320]	@ (800c8d8 <udp_sendto_if_src+0x1c4>)
 800c798:	484b      	ldr	r0, [pc, #300]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c79a:	f003 f8a7 	bl	800f8ec <iprintf>
 800c79e:	f06f 030f 	mvn.w	r3, #15
 800c7a2:	e088      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	8a5b      	ldrh	r3, [r3, #18]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d10f      	bne.n	800c7cc <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800c7ac:	68f9      	ldr	r1, [r7, #12]
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	8a5b      	ldrh	r3, [r3, #18]
 800c7b2:	461a      	mov	r2, r3
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f000 f893 	bl	800c8e0 <udp_bind>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800c7be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d002      	beq.n	800c7cc <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800c7c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c7ca:	e074      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 800c7cc:	68bb      	ldr	r3, [r7, #8]
 800c7ce:	891b      	ldrh	r3, [r3, #8]
 800c7d0:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d902      	bls.n	800c7de <udp_sendto_if_src+0xca>
    return ERR_MEM;
 800c7d8:	f04f 33ff 	mov.w	r3, #4294967295
 800c7dc:	e06b      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 800c7de:	2108      	movs	r1, #8
 800c7e0:	68b8      	ldr	r0, [r7, #8]
 800c7e2:	f7ff f837 	bl	800b854 <pbuf_add_header>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d015      	beq.n	800c818 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800c7ec:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800c7f0:	2108      	movs	r1, #8
 800c7f2:	2022      	movs	r0, #34	@ 0x22
 800c7f4:	f7fe fde2 	bl	800b3bc <pbuf_alloc>
 800c7f8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800c7fa:	69fb      	ldr	r3, [r7, #28]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d102      	bne.n	800c806 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800c800:	f04f 33ff 	mov.w	r3, #4294967295
 800c804:	e057      	b.n	800c8b6 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	891b      	ldrh	r3, [r3, #8]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d006      	beq.n	800c81c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800c80e:	68b9      	ldr	r1, [r7, #8]
 800c810:	69f8      	ldr	r0, [r7, #28]
 800c812:	f7ff f9d9 	bl	800bbc8 <pbuf_chain>
 800c816:	e001      	b.n	800c81c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800c81c:	69fb      	ldr	r3, [r7, #28]
 800c81e:	895b      	ldrh	r3, [r3, #10]
 800c820:	2b07      	cmp	r3, #7
 800c822:	d806      	bhi.n	800c832 <udp_sendto_if_src+0x11e>
 800c824:	4b26      	ldr	r3, [pc, #152]	@ (800c8c0 <udp_sendto_if_src+0x1ac>)
 800c826:	f240 320d 	movw	r2, #781	@ 0x30d
 800c82a:	492c      	ldr	r1, [pc, #176]	@ (800c8dc <udp_sendto_if_src+0x1c8>)
 800c82c:	4826      	ldr	r0, [pc, #152]	@ (800c8c8 <udp_sendto_if_src+0x1b4>)
 800c82e:	f003 f85d 	bl	800f8ec <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	8a5b      	ldrh	r3, [r3, #18]
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7fd fd0f 	bl	800a260 <lwip_htons>
 800c842:	4603      	mov	r3, r0
 800c844:	461a      	mov	r2, r3
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800c84a:	887b      	ldrh	r3, [r7, #2]
 800c84c:	4618      	mov	r0, r3
 800c84e:	f7fd fd07 	bl	800a260 <lwip_htons>
 800c852:	4603      	mov	r3, r0
 800c854:	461a      	mov	r2, r3
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	2200      	movs	r2, #0
 800c85e:	719a      	strb	r2, [r3, #6]
 800c860:	2200      	movs	r2, #0
 800c862:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	891b      	ldrh	r3, [r3, #8]
 800c868:	4618      	mov	r0, r3
 800c86a:	f7fd fcf9 	bl	800a260 <lwip_htons>
 800c86e:	4603      	mov	r3, r0
 800c870:	461a      	mov	r2, r3
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800c876:	2311      	movs	r3, #17
 800c878:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	7adb      	ldrb	r3, [r3, #11]
 800c87e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	7a9b      	ldrb	r3, [r3, #10]
 800c884:	7cb9      	ldrb	r1, [r7, #18]
 800c886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c888:	9202      	str	r2, [sp, #8]
 800c88a:	7cfa      	ldrb	r2, [r7, #19]
 800c88c:	9201      	str	r2, [sp, #4]
 800c88e:	9300      	str	r3, [sp, #0]
 800c890:	460b      	mov	r3, r1
 800c892:	687a      	ldr	r2, [r7, #4]
 800c894:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c896:	69f8      	ldr	r0, [r7, #28]
 800c898:	f001 fc18 	bl	800e0cc <ip4_output_if_src>
 800c89c:	4603      	mov	r3, r0
 800c89e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800c8a0:	69fa      	ldr	r2, [r7, #28]
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d004      	beq.n	800c8b2 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 800c8a8:	69f8      	ldr	r0, [r7, #28]
 800c8aa:	f7ff f869 	bl	800b980 <pbuf_free>
    q = NULL;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800c8b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3720      	adds	r7, #32
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
 800c8be:	bf00      	nop
 800c8c0:	08011d88 	.word	0x08011d88
 800c8c4:	08011f74 	.word	0x08011f74
 800c8c8:	08011ddc 	.word	0x08011ddc
 800c8cc:	08011f94 	.word	0x08011f94
 800c8d0:	08011fb4 	.word	0x08011fb4
 800c8d4:	08011fd8 	.word	0x08011fd8
 800c8d8:	08011ffc 	.word	0x08011ffc
 800c8dc:	08012020 	.word	0x08012020

0800c8e0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b086      	sub	sp, #24
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	4613      	mov	r3, r2
 800c8ec:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d101      	bne.n	800c8f8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800c8f4:	4b39      	ldr	r3, [pc, #228]	@ (800c9dc <udp_bind+0xfc>)
 800c8f6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d109      	bne.n	800c912 <udp_bind+0x32>
 800c8fe:	4b38      	ldr	r3, [pc, #224]	@ (800c9e0 <udp_bind+0x100>)
 800c900:	f240 32b7 	movw	r2, #951	@ 0x3b7
 800c904:	4937      	ldr	r1, [pc, #220]	@ (800c9e4 <udp_bind+0x104>)
 800c906:	4838      	ldr	r0, [pc, #224]	@ (800c9e8 <udp_bind+0x108>)
 800c908:	f002 fff0 	bl	800f8ec <iprintf>
 800c90c:	f06f 030f 	mvn.w	r3, #15
 800c910:	e060      	b.n	800c9d4 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800c912:	2300      	movs	r3, #0
 800c914:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c916:	4b35      	ldr	r3, [pc, #212]	@ (800c9ec <udp_bind+0x10c>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	617b      	str	r3, [r7, #20]
 800c91c:	e009      	b.n	800c932 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800c91e:	68fa      	ldr	r2, [r7, #12]
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	429a      	cmp	r2, r3
 800c924:	d102      	bne.n	800c92c <udp_bind+0x4c>
      rebind = 1;
 800c926:	2301      	movs	r3, #1
 800c928:	74fb      	strb	r3, [r7, #19]
      break;
 800c92a:	e005      	b.n	800c938 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	68db      	ldr	r3, [r3, #12]
 800c930:	617b      	str	r3, [r7, #20]
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d1f2      	bne.n	800c91e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 800c938:	88fb      	ldrh	r3, [r7, #6]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d109      	bne.n	800c952 <udp_bind+0x72>
    port = udp_new_port();
 800c93e:	f7ff fc35 	bl	800c1ac <udp_new_port>
 800c942:	4603      	mov	r3, r0
 800c944:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800c946:	88fb      	ldrh	r3, [r7, #6]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d12c      	bne.n	800c9a6 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800c94c:	f06f 0307 	mvn.w	r3, #7
 800c950:	e040      	b.n	800c9d4 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c952:	4b26      	ldr	r3, [pc, #152]	@ (800c9ec <udp_bind+0x10c>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	617b      	str	r3, [r7, #20]
 800c958:	e022      	b.n	800c9a0 <udp_bind+0xc0>
      if (pcb != ipcb) {
 800c95a:	68fa      	ldr	r2, [r7, #12]
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	429a      	cmp	r2, r3
 800c960:	d01b      	beq.n	800c99a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	8a5b      	ldrh	r3, [r3, #18]
 800c966:	88fa      	ldrh	r2, [r7, #6]
 800c968:	429a      	cmp	r2, r3
 800c96a:	d116      	bne.n	800c99a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800c96c:	697b      	ldr	r3, [r7, #20]
 800c96e:	681a      	ldr	r2, [r3, #0]
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800c974:	429a      	cmp	r2, r3
 800c976:	d00d      	beq.n	800c994 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d00a      	beq.n	800c994 <udp_bind+0xb4>
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d006      	beq.n	800c994 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800c986:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d003      	beq.n	800c994 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800c98c:	697b      	ldr	r3, [r7, #20]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d102      	bne.n	800c99a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800c994:	f06f 0307 	mvn.w	r3, #7
 800c998:	e01c      	b.n	800c9d4 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	617b      	str	r3, [r7, #20]
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d1d9      	bne.n	800c95a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800c9a6:	68bb      	ldr	r3, [r7, #8]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d002      	beq.n	800c9b2 <udp_bind+0xd2>
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	e000      	b.n	800c9b4 <udp_bind+0xd4>
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	68fa      	ldr	r2, [r7, #12]
 800c9b6:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	88fa      	ldrh	r2, [r7, #6]
 800c9bc:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800c9be:	7cfb      	ldrb	r3, [r7, #19]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d106      	bne.n	800c9d2 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800c9c4:	4b09      	ldr	r3, [pc, #36]	@ (800c9ec <udp_bind+0x10c>)
 800c9c6:	681a      	ldr	r2, [r3, #0]
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800c9cc:	4a07      	ldr	r2, [pc, #28]	@ (800c9ec <udp_bind+0x10c>)
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3718      	adds	r7, #24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}
 800c9dc:	08012938 	.word	0x08012938
 800c9e0:	08011d88 	.word	0x08011d88
 800c9e4:	08012050 	.word	0x08012050
 800c9e8:	08011ddc 	.word	0x08011ddc
 800c9ec:	2000cec4 	.word	0x2000cec4

0800c9f0 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	60f8      	str	r0, [r7, #12]
 800c9f8:	60b9      	str	r1, [r7, #8]
 800c9fa:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d107      	bne.n	800ca12 <udp_recv+0x22>
 800ca02:	4b08      	ldr	r3, [pc, #32]	@ (800ca24 <udp_recv+0x34>)
 800ca04:	f240 428a 	movw	r2, #1162	@ 0x48a
 800ca08:	4907      	ldr	r1, [pc, #28]	@ (800ca28 <udp_recv+0x38>)
 800ca0a:	4808      	ldr	r0, [pc, #32]	@ (800ca2c <udp_recv+0x3c>)
 800ca0c:	f002 ff6e 	bl	800f8ec <iprintf>
 800ca10:	e005      	b.n	800ca1e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	68ba      	ldr	r2, [r7, #8]
 800ca16:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	687a      	ldr	r2, [r7, #4]
 800ca1c:	61da      	str	r2, [r3, #28]
}
 800ca1e:	3710      	adds	r7, #16
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	08011d88 	.word	0x08011d88
 800ca28:	080120bc 	.word	0x080120bc
 800ca2c:	08011ddc 	.word	0x08011ddc

0800ca30 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d107      	bne.n	800ca4e <udp_remove+0x1e>
 800ca3e:	4b19      	ldr	r3, [pc, #100]	@ (800caa4 <udp_remove+0x74>)
 800ca40:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 800ca44:	4918      	ldr	r1, [pc, #96]	@ (800caa8 <udp_remove+0x78>)
 800ca46:	4819      	ldr	r0, [pc, #100]	@ (800caac <udp_remove+0x7c>)
 800ca48:	f002 ff50 	bl	800f8ec <iprintf>
 800ca4c:	e026      	b.n	800ca9c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800ca4e:	4b18      	ldr	r3, [pc, #96]	@ (800cab0 <udp_remove+0x80>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d105      	bne.n	800ca64 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800ca58:	4b15      	ldr	r3, [pc, #84]	@ (800cab0 <udp_remove+0x80>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	68db      	ldr	r3, [r3, #12]
 800ca5e:	4a14      	ldr	r2, [pc, #80]	@ (800cab0 <udp_remove+0x80>)
 800ca60:	6013      	str	r3, [r2, #0]
 800ca62:	e017      	b.n	800ca94 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800ca64:	4b12      	ldr	r3, [pc, #72]	@ (800cab0 <udp_remove+0x80>)
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	60fb      	str	r3, [r7, #12]
 800ca6a:	e010      	b.n	800ca8e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d009      	beq.n	800ca88 <udp_remove+0x58>
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d104      	bne.n	800ca88 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	68da      	ldr	r2, [r3, #12]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	60da      	str	r2, [r3, #12]
        break;
 800ca86:	e005      	b.n	800ca94 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	68db      	ldr	r3, [r3, #12]
 800ca8c:	60fb      	str	r3, [r7, #12]
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d1eb      	bne.n	800ca6c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800ca94:	6879      	ldr	r1, [r7, #4]
 800ca96:	2000      	movs	r0, #0
 800ca98:	f7fe f92e 	bl	800acf8 <memp_free>
}
 800ca9c:	3710      	adds	r7, #16
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	bf00      	nop
 800caa4:	08011d88 	.word	0x08011d88
 800caa8:	080120d4 	.word	0x080120d4
 800caac:	08011ddc 	.word	0x08011ddc
 800cab0:	2000cec4 	.word	0x2000cec4

0800cab4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800caba:	2000      	movs	r0, #0
 800cabc:	f7fe f8a6 	bl	800ac0c <memp_malloc>
 800cac0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d007      	beq.n	800cad8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800cac8:	2220      	movs	r2, #32
 800caca:	2100      	movs	r1, #0
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f002 ff72 	bl	800f9b6 <memset>
    pcb->ttl = UDP_TTL;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	22ff      	movs	r2, #255	@ 0xff
 800cad6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800cad8:	687b      	ldr	r3, [r7, #4]
}
 800cada:	4618      	mov	r0, r3
 800cadc:	3708      	adds	r7, #8
 800cade:	46bd      	mov	sp, r7
 800cae0:	bd80      	pop	{r7, pc}

0800cae2 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 800cae2:	b580      	push	{r7, lr}
 800cae4:	b084      	sub	sp, #16
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	4603      	mov	r3, r0
 800caea:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 800caec:	f7ff ffe2 	bl	800cab4 <udp_new>
 800caf0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 800caf2:	68fb      	ldr	r3, [r7, #12]
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3710      	adds	r7, #16
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800cafc:	b480      	push	{r7}
 800cafe:	b085      	sub	sp, #20
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d01e      	beq.n	800cb4a <udp_netif_ip_addr_changed+0x4e>
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d01a      	beq.n	800cb4a <udp_netif_ip_addr_changed+0x4e>
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d017      	beq.n	800cb4a <udp_netif_ip_addr_changed+0x4e>
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d013      	beq.n	800cb4a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cb22:	4b0d      	ldr	r3, [pc, #52]	@ (800cb58 <udp_netif_ip_addr_changed+0x5c>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	60fb      	str	r3, [r7, #12]
 800cb28:	e00c      	b.n	800cb44 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681a      	ldr	r2, [r3, #0]
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d103      	bne.n	800cb3e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	681a      	ldr	r2, [r3, #0]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	60fb      	str	r3, [r7, #12]
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d1ef      	bne.n	800cb2a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800cb4a:	bf00      	nop
 800cb4c:	3714      	adds	r7, #20
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr
 800cb56:	bf00      	nop
 800cb58:	2000cec4 	.word	0x2000cec4

0800cb5c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800cb64:	4915      	ldr	r1, [pc, #84]	@ (800cbbc <etharp_free_entry+0x60>)
 800cb66:	687a      	ldr	r2, [r7, #4]
 800cb68:	4613      	mov	r3, r2
 800cb6a:	005b      	lsls	r3, r3, #1
 800cb6c:	4413      	add	r3, r2
 800cb6e:	00db      	lsls	r3, r3, #3
 800cb70:	440b      	add	r3, r1
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d013      	beq.n	800cba0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800cb78:	4910      	ldr	r1, [pc, #64]	@ (800cbbc <etharp_free_entry+0x60>)
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	4613      	mov	r3, r2
 800cb7e:	005b      	lsls	r3, r3, #1
 800cb80:	4413      	add	r3, r2
 800cb82:	00db      	lsls	r3, r3, #3
 800cb84:	440b      	add	r3, r1
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	4618      	mov	r0, r3
 800cb8a:	f7fe fef9 	bl	800b980 <pbuf_free>
    arp_table[i].q = NULL;
 800cb8e:	490b      	ldr	r1, [pc, #44]	@ (800cbbc <etharp_free_entry+0x60>)
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	4613      	mov	r3, r2
 800cb94:	005b      	lsls	r3, r3, #1
 800cb96:	4413      	add	r3, r2
 800cb98:	00db      	lsls	r3, r3, #3
 800cb9a:	440b      	add	r3, r1
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800cba0:	4906      	ldr	r1, [pc, #24]	@ (800cbbc <etharp_free_entry+0x60>)
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	4613      	mov	r3, r2
 800cba6:	005b      	lsls	r3, r3, #1
 800cba8:	4413      	add	r3, r2
 800cbaa:	00db      	lsls	r3, r3, #3
 800cbac:	440b      	add	r3, r1
 800cbae:	3314      	adds	r3, #20
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800cbb4:	bf00      	nop
 800cbb6:	3708      	adds	r7, #8
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bd80      	pop	{r7, pc}
 800cbbc:	2000cec8 	.word	0x2000cec8

0800cbc0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b082      	sub	sp, #8
 800cbc4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	607b      	str	r3, [r7, #4]
 800cbca:	e096      	b.n	800ccfa <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800cbcc:	494f      	ldr	r1, [pc, #316]	@ (800cd0c <etharp_tmr+0x14c>)
 800cbce:	687a      	ldr	r2, [r7, #4]
 800cbd0:	4613      	mov	r3, r2
 800cbd2:	005b      	lsls	r3, r3, #1
 800cbd4:	4413      	add	r3, r2
 800cbd6:	00db      	lsls	r3, r3, #3
 800cbd8:	440b      	add	r3, r1
 800cbda:	3314      	adds	r3, #20
 800cbdc:	781b      	ldrb	r3, [r3, #0]
 800cbde:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800cbe0:	78fb      	ldrb	r3, [r7, #3]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	f000 8086 	beq.w	800ccf4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800cbe8:	4948      	ldr	r1, [pc, #288]	@ (800cd0c <etharp_tmr+0x14c>)
 800cbea:	687a      	ldr	r2, [r7, #4]
 800cbec:	4613      	mov	r3, r2
 800cbee:	005b      	lsls	r3, r3, #1
 800cbf0:	4413      	add	r3, r2
 800cbf2:	00db      	lsls	r3, r3, #3
 800cbf4:	440b      	add	r3, r1
 800cbf6:	3312      	adds	r3, #18
 800cbf8:	881b      	ldrh	r3, [r3, #0]
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	b298      	uxth	r0, r3
 800cbfe:	4943      	ldr	r1, [pc, #268]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	4613      	mov	r3, r2
 800cc04:	005b      	lsls	r3, r3, #1
 800cc06:	4413      	add	r3, r2
 800cc08:	00db      	lsls	r3, r3, #3
 800cc0a:	440b      	add	r3, r1
 800cc0c:	3312      	adds	r3, #18
 800cc0e:	4602      	mov	r2, r0
 800cc10:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cc12:	493e      	ldr	r1, [pc, #248]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	4613      	mov	r3, r2
 800cc18:	005b      	lsls	r3, r3, #1
 800cc1a:	4413      	add	r3, r2
 800cc1c:	00db      	lsls	r3, r3, #3
 800cc1e:	440b      	add	r3, r1
 800cc20:	3312      	adds	r3, #18
 800cc22:	881b      	ldrh	r3, [r3, #0]
 800cc24:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cc28:	d215      	bcs.n	800cc56 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800cc2a:	4938      	ldr	r1, [pc, #224]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	4613      	mov	r3, r2
 800cc30:	005b      	lsls	r3, r3, #1
 800cc32:	4413      	add	r3, r2
 800cc34:	00db      	lsls	r3, r3, #3
 800cc36:	440b      	add	r3, r1
 800cc38:	3314      	adds	r3, #20
 800cc3a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d10e      	bne.n	800cc5e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800cc40:	4932      	ldr	r1, [pc, #200]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc42:	687a      	ldr	r2, [r7, #4]
 800cc44:	4613      	mov	r3, r2
 800cc46:	005b      	lsls	r3, r3, #1
 800cc48:	4413      	add	r3, r2
 800cc4a:	00db      	lsls	r3, r3, #3
 800cc4c:	440b      	add	r3, r1
 800cc4e:	3312      	adds	r3, #18
 800cc50:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800cc52:	2b04      	cmp	r3, #4
 800cc54:	d903      	bls.n	800cc5e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f7ff ff80 	bl	800cb5c <etharp_free_entry>
 800cc5c:	e04a      	b.n	800ccf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800cc5e:	492b      	ldr	r1, [pc, #172]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	4613      	mov	r3, r2
 800cc64:	005b      	lsls	r3, r3, #1
 800cc66:	4413      	add	r3, r2
 800cc68:	00db      	lsls	r3, r3, #3
 800cc6a:	440b      	add	r3, r1
 800cc6c:	3314      	adds	r3, #20
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	2b03      	cmp	r3, #3
 800cc72:	d10a      	bne.n	800cc8a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800cc74:	4925      	ldr	r1, [pc, #148]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc76:	687a      	ldr	r2, [r7, #4]
 800cc78:	4613      	mov	r3, r2
 800cc7a:	005b      	lsls	r3, r3, #1
 800cc7c:	4413      	add	r3, r2
 800cc7e:	00db      	lsls	r3, r3, #3
 800cc80:	440b      	add	r3, r1
 800cc82:	3314      	adds	r3, #20
 800cc84:	2204      	movs	r2, #4
 800cc86:	701a      	strb	r2, [r3, #0]
 800cc88:	e034      	b.n	800ccf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800cc8a:	4920      	ldr	r1, [pc, #128]	@ (800cd0c <etharp_tmr+0x14c>)
 800cc8c:	687a      	ldr	r2, [r7, #4]
 800cc8e:	4613      	mov	r3, r2
 800cc90:	005b      	lsls	r3, r3, #1
 800cc92:	4413      	add	r3, r2
 800cc94:	00db      	lsls	r3, r3, #3
 800cc96:	440b      	add	r3, r1
 800cc98:	3314      	adds	r3, #20
 800cc9a:	781b      	ldrb	r3, [r3, #0]
 800cc9c:	2b04      	cmp	r3, #4
 800cc9e:	d10a      	bne.n	800ccb6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800cca0:	491a      	ldr	r1, [pc, #104]	@ (800cd0c <etharp_tmr+0x14c>)
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	4613      	mov	r3, r2
 800cca6:	005b      	lsls	r3, r3, #1
 800cca8:	4413      	add	r3, r2
 800ccaa:	00db      	lsls	r3, r3, #3
 800ccac:	440b      	add	r3, r1
 800ccae:	3314      	adds	r3, #20
 800ccb0:	2202      	movs	r2, #2
 800ccb2:	701a      	strb	r2, [r3, #0]
 800ccb4:	e01e      	b.n	800ccf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800ccb6:	4915      	ldr	r1, [pc, #84]	@ (800cd0c <etharp_tmr+0x14c>)
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	4613      	mov	r3, r2
 800ccbc:	005b      	lsls	r3, r3, #1
 800ccbe:	4413      	add	r3, r2
 800ccc0:	00db      	lsls	r3, r3, #3
 800ccc2:	440b      	add	r3, r1
 800ccc4:	3314      	adds	r3, #20
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	2b01      	cmp	r3, #1
 800ccca:	d113      	bne.n	800ccf4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800cccc:	490f      	ldr	r1, [pc, #60]	@ (800cd0c <etharp_tmr+0x14c>)
 800ccce:	687a      	ldr	r2, [r7, #4]
 800ccd0:	4613      	mov	r3, r2
 800ccd2:	005b      	lsls	r3, r3, #1
 800ccd4:	4413      	add	r3, r2
 800ccd6:	00db      	lsls	r3, r3, #3
 800ccd8:	440b      	add	r3, r1
 800ccda:	3308      	adds	r3, #8
 800ccdc:	6818      	ldr	r0, [r3, #0]
 800ccde:	687a      	ldr	r2, [r7, #4]
 800cce0:	4613      	mov	r3, r2
 800cce2:	005b      	lsls	r3, r3, #1
 800cce4:	4413      	add	r3, r2
 800cce6:	00db      	lsls	r3, r3, #3
 800cce8:	4a08      	ldr	r2, [pc, #32]	@ (800cd0c <etharp_tmr+0x14c>)
 800ccea:	4413      	add	r3, r2
 800ccec:	3304      	adds	r3, #4
 800ccee:	4619      	mov	r1, r3
 800ccf0:	f000 fe6e 	bl	800d9d0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	607b      	str	r3, [r7, #4]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2b09      	cmp	r3, #9
 800ccfe:	f77f af65 	ble.w	800cbcc <etharp_tmr+0xc>
      }
    }
  }
}
 800cd02:	bf00      	nop
 800cd04:	bf00      	nop
 800cd06:	3708      	adds	r7, #8
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	2000cec8 	.word	0x2000cec8

0800cd10 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b08a      	sub	sp, #40	@ 0x28
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	460b      	mov	r3, r1
 800cd1a:	607a      	str	r2, [r7, #4]
 800cd1c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800cd1e:	230a      	movs	r3, #10
 800cd20:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cd22:	230a      	movs	r3, #10
 800cd24:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800cd26:	230a      	movs	r3, #10
 800cd28:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800cd2e:	230a      	movs	r3, #10
 800cd30:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800cd32:	2300      	movs	r3, #0
 800cd34:	83bb      	strh	r3, [r7, #28]
 800cd36:	2300      	movs	r3, #0
 800cd38:	837b      	strh	r3, [r7, #26]
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cd3e:	2300      	movs	r3, #0
 800cd40:	843b      	strh	r3, [r7, #32]
 800cd42:	e0ae      	b.n	800cea2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800cd44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cd48:	49a6      	ldr	r1, [pc, #664]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cd4a:	4613      	mov	r3, r2
 800cd4c:	005b      	lsls	r3, r3, #1
 800cd4e:	4413      	add	r3, r2
 800cd50:	00db      	lsls	r3, r3, #3
 800cd52:	440b      	add	r3, r1
 800cd54:	3314      	adds	r3, #20
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800cd5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800cd5e:	2b0a      	cmp	r3, #10
 800cd60:	d105      	bne.n	800cd6e <etharp_find_entry+0x5e>
 800cd62:	7dfb      	ldrb	r3, [r7, #23]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d102      	bne.n	800cd6e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800cd68:	8c3b      	ldrh	r3, [r7, #32]
 800cd6a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cd6c:	e095      	b.n	800ce9a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800cd6e:	7dfb      	ldrb	r3, [r7, #23]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	f000 8092 	beq.w	800ce9a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800cd76:	7dfb      	ldrb	r3, [r7, #23]
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	d009      	beq.n	800cd90 <etharp_find_entry+0x80>
 800cd7c:	7dfb      	ldrb	r3, [r7, #23]
 800cd7e:	2b01      	cmp	r3, #1
 800cd80:	d806      	bhi.n	800cd90 <etharp_find_entry+0x80>
 800cd82:	4b99      	ldr	r3, [pc, #612]	@ (800cfe8 <etharp_find_entry+0x2d8>)
 800cd84:	f240 1223 	movw	r2, #291	@ 0x123
 800cd88:	4998      	ldr	r1, [pc, #608]	@ (800cfec <etharp_find_entry+0x2dc>)
 800cd8a:	4899      	ldr	r0, [pc, #612]	@ (800cff0 <etharp_find_entry+0x2e0>)
 800cd8c:	f002 fdae 	bl	800f8ec <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d020      	beq.n	800cdd8 <etharp_find_entry+0xc8>
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	6819      	ldr	r1, [r3, #0]
 800cd9a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cd9e:	4891      	ldr	r0, [pc, #580]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cda0:	4613      	mov	r3, r2
 800cda2:	005b      	lsls	r3, r3, #1
 800cda4:	4413      	add	r3, r2
 800cda6:	00db      	lsls	r3, r3, #3
 800cda8:	4403      	add	r3, r0
 800cdaa:	3304      	adds	r3, #4
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4299      	cmp	r1, r3
 800cdb0:	d112      	bne.n	800cdd8 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d00c      	beq.n	800cdd2 <etharp_find_entry+0xc2>
 800cdb8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cdbc:	4989      	ldr	r1, [pc, #548]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cdbe:	4613      	mov	r3, r2
 800cdc0:	005b      	lsls	r3, r3, #1
 800cdc2:	4413      	add	r3, r2
 800cdc4:	00db      	lsls	r3, r3, #3
 800cdc6:	440b      	add	r3, r1
 800cdc8:	3308      	adds	r3, #8
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	687a      	ldr	r2, [r7, #4]
 800cdce:	429a      	cmp	r2, r3
 800cdd0:	d102      	bne.n	800cdd8 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800cdd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800cdd6:	e100      	b.n	800cfda <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800cdd8:	7dfb      	ldrb	r3, [r7, #23]
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	d140      	bne.n	800ce60 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800cdde:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cde2:	4980      	ldr	r1, [pc, #512]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cde4:	4613      	mov	r3, r2
 800cde6:	005b      	lsls	r3, r3, #1
 800cde8:	4413      	add	r3, r2
 800cdea:	00db      	lsls	r3, r3, #3
 800cdec:	440b      	add	r3, r1
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d01a      	beq.n	800ce2a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800cdf4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cdf8:	497a      	ldr	r1, [pc, #488]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	005b      	lsls	r3, r3, #1
 800cdfe:	4413      	add	r3, r2
 800ce00:	00db      	lsls	r3, r3, #3
 800ce02:	440b      	add	r3, r1
 800ce04:	3312      	adds	r3, #18
 800ce06:	881b      	ldrh	r3, [r3, #0]
 800ce08:	8bba      	ldrh	r2, [r7, #28]
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d845      	bhi.n	800ce9a <etharp_find_entry+0x18a>
            old_queue = i;
 800ce0e:	8c3b      	ldrh	r3, [r7, #32]
 800ce10:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800ce12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ce16:	4973      	ldr	r1, [pc, #460]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ce18:	4613      	mov	r3, r2
 800ce1a:	005b      	lsls	r3, r3, #1
 800ce1c:	4413      	add	r3, r2
 800ce1e:	00db      	lsls	r3, r3, #3
 800ce20:	440b      	add	r3, r1
 800ce22:	3312      	adds	r3, #18
 800ce24:	881b      	ldrh	r3, [r3, #0]
 800ce26:	83bb      	strh	r3, [r7, #28]
 800ce28:	e037      	b.n	800ce9a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800ce2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ce2e:	496d      	ldr	r1, [pc, #436]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ce30:	4613      	mov	r3, r2
 800ce32:	005b      	lsls	r3, r3, #1
 800ce34:	4413      	add	r3, r2
 800ce36:	00db      	lsls	r3, r3, #3
 800ce38:	440b      	add	r3, r1
 800ce3a:	3312      	adds	r3, #18
 800ce3c:	881b      	ldrh	r3, [r3, #0]
 800ce3e:	8b7a      	ldrh	r2, [r7, #26]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d82a      	bhi.n	800ce9a <etharp_find_entry+0x18a>
            old_pending = i;
 800ce44:	8c3b      	ldrh	r3, [r7, #32]
 800ce46:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800ce48:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ce4c:	4965      	ldr	r1, [pc, #404]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ce4e:	4613      	mov	r3, r2
 800ce50:	005b      	lsls	r3, r3, #1
 800ce52:	4413      	add	r3, r2
 800ce54:	00db      	lsls	r3, r3, #3
 800ce56:	440b      	add	r3, r1
 800ce58:	3312      	adds	r3, #18
 800ce5a:	881b      	ldrh	r3, [r3, #0]
 800ce5c:	837b      	strh	r3, [r7, #26]
 800ce5e:	e01c      	b.n	800ce9a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800ce60:	7dfb      	ldrb	r3, [r7, #23]
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d919      	bls.n	800ce9a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800ce66:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ce6a:	495e      	ldr	r1, [pc, #376]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ce6c:	4613      	mov	r3, r2
 800ce6e:	005b      	lsls	r3, r3, #1
 800ce70:	4413      	add	r3, r2
 800ce72:	00db      	lsls	r3, r3, #3
 800ce74:	440b      	add	r3, r1
 800ce76:	3312      	adds	r3, #18
 800ce78:	881b      	ldrh	r3, [r3, #0]
 800ce7a:	8b3a      	ldrh	r2, [r7, #24]
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d80c      	bhi.n	800ce9a <etharp_find_entry+0x18a>
            old_stable = i;
 800ce80:	8c3b      	ldrh	r3, [r7, #32]
 800ce82:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800ce84:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ce88:	4956      	ldr	r1, [pc, #344]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	005b      	lsls	r3, r3, #1
 800ce8e:	4413      	add	r3, r2
 800ce90:	00db      	lsls	r3, r3, #3
 800ce92:	440b      	add	r3, r1
 800ce94:	3312      	adds	r3, #18
 800ce96:	881b      	ldrh	r3, [r3, #0]
 800ce98:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ce9a:	8c3b      	ldrh	r3, [r7, #32]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	843b      	strh	r3, [r7, #32]
 800cea2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800cea6:	2b09      	cmp	r3, #9
 800cea8:	f77f af4c 	ble.w	800cd44 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800ceac:	7afb      	ldrb	r3, [r7, #11]
 800ceae:	f003 0302 	and.w	r3, r3, #2
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d108      	bne.n	800cec8 <etharp_find_entry+0x1b8>
 800ceb6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800ceba:	2b0a      	cmp	r3, #10
 800cebc:	d107      	bne.n	800cece <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800cebe:	7afb      	ldrb	r3, [r7, #11]
 800cec0:	f003 0301 	and.w	r3, r3, #1
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d102      	bne.n	800cece <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800cec8:	f04f 33ff 	mov.w	r3, #4294967295
 800cecc:	e085      	b.n	800cfda <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800cece:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800ced2:	2b09      	cmp	r3, #9
 800ced4:	dc02      	bgt.n	800cedc <etharp_find_entry+0x1cc>
    i = empty;
 800ced6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ced8:	843b      	strh	r3, [r7, #32]
 800ceda:	e039      	b.n	800cf50 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800cedc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800cee0:	2b09      	cmp	r3, #9
 800cee2:	dc14      	bgt.n	800cf0e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800cee4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cee6:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800cee8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800ceec:	493d      	ldr	r1, [pc, #244]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800ceee:	4613      	mov	r3, r2
 800cef0:	005b      	lsls	r3, r3, #1
 800cef2:	4413      	add	r3, r2
 800cef4:	00db      	lsls	r3, r3, #3
 800cef6:	440b      	add	r3, r1
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d018      	beq.n	800cf30 <etharp_find_entry+0x220>
 800cefe:	4b3a      	ldr	r3, [pc, #232]	@ (800cfe8 <etharp_find_entry+0x2d8>)
 800cf00:	f240 126d 	movw	r2, #365	@ 0x16d
 800cf04:	493b      	ldr	r1, [pc, #236]	@ (800cff4 <etharp_find_entry+0x2e4>)
 800cf06:	483a      	ldr	r0, [pc, #232]	@ (800cff0 <etharp_find_entry+0x2e0>)
 800cf08:	f002 fcf0 	bl	800f8ec <iprintf>
 800cf0c:	e010      	b.n	800cf30 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800cf0e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800cf12:	2b09      	cmp	r3, #9
 800cf14:	dc02      	bgt.n	800cf1c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800cf16:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cf18:	843b      	strh	r3, [r7, #32]
 800cf1a:	e009      	b.n	800cf30 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800cf1c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800cf20:	2b09      	cmp	r3, #9
 800cf22:	dc02      	bgt.n	800cf2a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800cf24:	8bfb      	ldrh	r3, [r7, #30]
 800cf26:	843b      	strh	r3, [r7, #32]
 800cf28:	e002      	b.n	800cf30 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800cf2a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf2e:	e054      	b.n	800cfda <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cf30:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800cf34:	2b09      	cmp	r3, #9
 800cf36:	dd06      	ble.n	800cf46 <etharp_find_entry+0x236>
 800cf38:	4b2b      	ldr	r3, [pc, #172]	@ (800cfe8 <etharp_find_entry+0x2d8>)
 800cf3a:	f240 127f 	movw	r2, #383	@ 0x17f
 800cf3e:	492e      	ldr	r1, [pc, #184]	@ (800cff8 <etharp_find_entry+0x2e8>)
 800cf40:	482b      	ldr	r0, [pc, #172]	@ (800cff0 <etharp_find_entry+0x2e0>)
 800cf42:	f002 fcd3 	bl	800f8ec <iprintf>
    etharp_free_entry(i);
 800cf46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f7ff fe06 	bl	800cb5c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800cf50:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800cf54:	2b09      	cmp	r3, #9
 800cf56:	dd06      	ble.n	800cf66 <etharp_find_entry+0x256>
 800cf58:	4b23      	ldr	r3, [pc, #140]	@ (800cfe8 <etharp_find_entry+0x2d8>)
 800cf5a:	f240 1283 	movw	r2, #387	@ 0x183
 800cf5e:	4926      	ldr	r1, [pc, #152]	@ (800cff8 <etharp_find_entry+0x2e8>)
 800cf60:	4823      	ldr	r0, [pc, #140]	@ (800cff0 <etharp_find_entry+0x2e0>)
 800cf62:	f002 fcc3 	bl	800f8ec <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800cf66:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cf6a:	491e      	ldr	r1, [pc, #120]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cf6c:	4613      	mov	r3, r2
 800cf6e:	005b      	lsls	r3, r3, #1
 800cf70:	4413      	add	r3, r2
 800cf72:	00db      	lsls	r3, r3, #3
 800cf74:	440b      	add	r3, r1
 800cf76:	3314      	adds	r3, #20
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d006      	beq.n	800cf8c <etharp_find_entry+0x27c>
 800cf7e:	4b1a      	ldr	r3, [pc, #104]	@ (800cfe8 <etharp_find_entry+0x2d8>)
 800cf80:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800cf84:	491d      	ldr	r1, [pc, #116]	@ (800cffc <etharp_find_entry+0x2ec>)
 800cf86:	481a      	ldr	r0, [pc, #104]	@ (800cff0 <etharp_find_entry+0x2e0>)
 800cf88:	f002 fcb0 	bl	800f8ec <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d00b      	beq.n	800cfaa <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800cf92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	6819      	ldr	r1, [r3, #0]
 800cf9a:	4812      	ldr	r0, [pc, #72]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cf9c:	4613      	mov	r3, r2
 800cf9e:	005b      	lsls	r3, r3, #1
 800cfa0:	4413      	add	r3, r2
 800cfa2:	00db      	lsls	r3, r3, #3
 800cfa4:	4403      	add	r3, r0
 800cfa6:	3304      	adds	r3, #4
 800cfa8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800cfaa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cfae:	490d      	ldr	r1, [pc, #52]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cfb0:	4613      	mov	r3, r2
 800cfb2:	005b      	lsls	r3, r3, #1
 800cfb4:	4413      	add	r3, r2
 800cfb6:	00db      	lsls	r3, r3, #3
 800cfb8:	440b      	add	r3, r1
 800cfba:	3312      	adds	r3, #18
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800cfc0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800cfc4:	4907      	ldr	r1, [pc, #28]	@ (800cfe4 <etharp_find_entry+0x2d4>)
 800cfc6:	4613      	mov	r3, r2
 800cfc8:	005b      	lsls	r3, r3, #1
 800cfca:	4413      	add	r3, r2
 800cfcc:	00db      	lsls	r3, r3, #3
 800cfce:	440b      	add	r3, r1
 800cfd0:	3308      	adds	r3, #8
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800cfd6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800cfda:	4618      	mov	r0, r3
 800cfdc:	3728      	adds	r7, #40	@ 0x28
 800cfde:	46bd      	mov	sp, r7
 800cfe0:	bd80      	pop	{r7, pc}
 800cfe2:	bf00      	nop
 800cfe4:	2000cec8 	.word	0x2000cec8
 800cfe8:	080120ec 	.word	0x080120ec
 800cfec:	08012124 	.word	0x08012124
 800cff0:	08012164 	.word	0x08012164
 800cff4:	0801218c 	.word	0x0801218c
 800cff8:	080121a4 	.word	0x080121a4
 800cffc:	080121b8 	.word	0x080121b8

0800d000 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b088      	sub	sp, #32
 800d004:	af02      	add	r7, sp, #8
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d014:	2b06      	cmp	r3, #6
 800d016:	d006      	beq.n	800d026 <etharp_update_arp_entry+0x26>
 800d018:	4b48      	ldr	r3, [pc, #288]	@ (800d13c <etharp_update_arp_entry+0x13c>)
 800d01a:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800d01e:	4948      	ldr	r1, [pc, #288]	@ (800d140 <etharp_update_arp_entry+0x140>)
 800d020:	4848      	ldr	r0, [pc, #288]	@ (800d144 <etharp_update_arp_entry+0x144>)
 800d022:	f002 fc63 	bl	800f8ec <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d012      	beq.n	800d052 <etharp_update_arp_entry+0x52>
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d00e      	beq.n	800d052 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d034:	68bb      	ldr	r3, [r7, #8]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68f9      	ldr	r1, [r7, #12]
 800d03a:	4618      	mov	r0, r3
 800d03c:	f001 f8f4 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d040:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d042:	2b00      	cmp	r3, #0
 800d044:	d105      	bne.n	800d052 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d04e:	2be0      	cmp	r3, #224	@ 0xe0
 800d050:	d102      	bne.n	800d058 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d052:	f06f 030f 	mvn.w	r3, #15
 800d056:	e06c      	b.n	800d132 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d058:	78fb      	ldrb	r3, [r7, #3]
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	4619      	mov	r1, r3
 800d05e:	68b8      	ldr	r0, [r7, #8]
 800d060:	f7ff fe56 	bl	800cd10 <etharp_find_entry>
 800d064:	4603      	mov	r3, r0
 800d066:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d068:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	da02      	bge.n	800d076 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d070:	8afb      	ldrh	r3, [r7, #22]
 800d072:	b25b      	sxtb	r3, r3
 800d074:	e05d      	b.n	800d132 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d076:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d07a:	4933      	ldr	r1, [pc, #204]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d07c:	4613      	mov	r3, r2
 800d07e:	005b      	lsls	r3, r3, #1
 800d080:	4413      	add	r3, r2
 800d082:	00db      	lsls	r3, r3, #3
 800d084:	440b      	add	r3, r1
 800d086:	3314      	adds	r3, #20
 800d088:	2202      	movs	r2, #2
 800d08a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d08c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d090:	492d      	ldr	r1, [pc, #180]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d092:	4613      	mov	r3, r2
 800d094:	005b      	lsls	r3, r3, #1
 800d096:	4413      	add	r3, r2
 800d098:	00db      	lsls	r3, r3, #3
 800d09a:	440b      	add	r3, r1
 800d09c:	3308      	adds	r3, #8
 800d09e:	68fa      	ldr	r2, [r7, #12]
 800d0a0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800d0a2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d0a6:	4613      	mov	r3, r2
 800d0a8:	005b      	lsls	r3, r3, #1
 800d0aa:	4413      	add	r3, r2
 800d0ac:	00db      	lsls	r3, r3, #3
 800d0ae:	3308      	adds	r3, #8
 800d0b0:	4a25      	ldr	r2, [pc, #148]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d0b2:	4413      	add	r3, r2
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	2206      	movs	r2, #6
 800d0b8:	6879      	ldr	r1, [r7, #4]
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f002 fcf1 	bl	800faa2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800d0c0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d0c4:	4920      	ldr	r1, [pc, #128]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d0c6:	4613      	mov	r3, r2
 800d0c8:	005b      	lsls	r3, r3, #1
 800d0ca:	4413      	add	r3, r2
 800d0cc:	00db      	lsls	r3, r3, #3
 800d0ce:	440b      	add	r3, r1
 800d0d0:	3312      	adds	r3, #18
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800d0d6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d0da:	491b      	ldr	r1, [pc, #108]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d0dc:	4613      	mov	r3, r2
 800d0de:	005b      	lsls	r3, r3, #1
 800d0e0:	4413      	add	r3, r2
 800d0e2:	00db      	lsls	r3, r3, #3
 800d0e4:	440b      	add	r3, r1
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d021      	beq.n	800d130 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800d0ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d0f0:	4915      	ldr	r1, [pc, #84]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d0f2:	4613      	mov	r3, r2
 800d0f4:	005b      	lsls	r3, r3, #1
 800d0f6:	4413      	add	r3, r2
 800d0f8:	00db      	lsls	r3, r3, #3
 800d0fa:	440b      	add	r3, r1
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800d100:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d104:	4910      	ldr	r1, [pc, #64]	@ (800d148 <etharp_update_arp_entry+0x148>)
 800d106:	4613      	mov	r3, r2
 800d108:	005b      	lsls	r3, r3, #1
 800d10a:	4413      	add	r3, r2
 800d10c:	00db      	lsls	r3, r3, #3
 800d10e:	440b      	add	r3, r1
 800d110:	2200      	movs	r2, #0
 800d112:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800d11a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d11e:	9300      	str	r3, [sp, #0]
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6939      	ldr	r1, [r7, #16]
 800d124:	68f8      	ldr	r0, [r7, #12]
 800d126:	f002 f8cb 	bl	800f2c0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800d12a:	6938      	ldr	r0, [r7, #16]
 800d12c:	f7fe fc28 	bl	800b980 <pbuf_free>
  }
  return ERR_OK;
 800d130:	2300      	movs	r3, #0
}
 800d132:	4618      	mov	r0, r3
 800d134:	3718      	adds	r7, #24
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	080120ec 	.word	0x080120ec
 800d140:	080121e4 	.word	0x080121e4
 800d144:	08012164 	.word	0x08012164
 800d148:	2000cec8 	.word	0x2000cec8

0800d14c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b084      	sub	sp, #16
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d154:	2300      	movs	r3, #0
 800d156:	60fb      	str	r3, [r7, #12]
 800d158:	e01e      	b.n	800d198 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800d15a:	4913      	ldr	r1, [pc, #76]	@ (800d1a8 <etharp_cleanup_netif+0x5c>)
 800d15c:	68fa      	ldr	r2, [r7, #12]
 800d15e:	4613      	mov	r3, r2
 800d160:	005b      	lsls	r3, r3, #1
 800d162:	4413      	add	r3, r2
 800d164:	00db      	lsls	r3, r3, #3
 800d166:	440b      	add	r3, r1
 800d168:	3314      	adds	r3, #20
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d16e:	7afb      	ldrb	r3, [r7, #11]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d00e      	beq.n	800d192 <etharp_cleanup_netif+0x46>
 800d174:	490c      	ldr	r1, [pc, #48]	@ (800d1a8 <etharp_cleanup_netif+0x5c>)
 800d176:	68fa      	ldr	r2, [r7, #12]
 800d178:	4613      	mov	r3, r2
 800d17a:	005b      	lsls	r3, r3, #1
 800d17c:	4413      	add	r3, r2
 800d17e:	00db      	lsls	r3, r3, #3
 800d180:	440b      	add	r3, r1
 800d182:	3308      	adds	r3, #8
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	687a      	ldr	r2, [r7, #4]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d102      	bne.n	800d192 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800d18c:	68f8      	ldr	r0, [r7, #12]
 800d18e:	f7ff fce5 	bl	800cb5c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	3301      	adds	r3, #1
 800d196:	60fb      	str	r3, [r7, #12]
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2b09      	cmp	r3, #9
 800d19c:	dddd      	ble.n	800d15a <etharp_cleanup_netif+0xe>
    }
  }
}
 800d19e:	bf00      	nop
 800d1a0:	bf00      	nop
 800d1a2:	3710      	adds	r7, #16
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}
 800d1a8:	2000cec8 	.word	0x2000cec8

0800d1ac <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800d1ac:	b5b0      	push	{r4, r5, r7, lr}
 800d1ae:	b08a      	sub	sp, #40	@ 0x28
 800d1b0:	af04      	add	r7, sp, #16
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d107      	bne.n	800d1cc <etharp_input+0x20>
 800d1bc:	4b3d      	ldr	r3, [pc, #244]	@ (800d2b4 <etharp_input+0x108>)
 800d1be:	f240 228a 	movw	r2, #650	@ 0x28a
 800d1c2:	493d      	ldr	r1, [pc, #244]	@ (800d2b8 <etharp_input+0x10c>)
 800d1c4:	483d      	ldr	r0, [pc, #244]	@ (800d2bc <etharp_input+0x110>)
 800d1c6:	f002 fb91 	bl	800f8ec <iprintf>
 800d1ca:	e06f      	b.n	800d2ac <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	881b      	ldrh	r3, [r3, #0]
 800d1d6:	b29b      	uxth	r3, r3
 800d1d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1dc:	d10c      	bne.n	800d1f8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d1e2:	2b06      	cmp	r3, #6
 800d1e4:	d108      	bne.n	800d1f8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d1ea:	2b04      	cmp	r3, #4
 800d1ec:	d104      	bne.n	800d1f8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	885b      	ldrh	r3, [r3, #2]
 800d1f2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d1f4:	2b08      	cmp	r3, #8
 800d1f6:	d003      	beq.n	800d200 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7fe fbc1 	bl	800b980 <pbuf_free>
    return;
 800d1fe:	e055      	b.n	800d2ac <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	330e      	adds	r3, #14
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	3318      	adds	r3, #24
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	3304      	adds	r3, #4
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d102      	bne.n	800d220 <etharp_input+0x74>
    for_us = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	75fb      	strb	r3, [r7, #23]
 800d21e:	e009      	b.n	800d234 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d220:	68ba      	ldr	r2, [r7, #8]
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	3304      	adds	r3, #4
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	429a      	cmp	r2, r3
 800d22a:	bf0c      	ite	eq
 800d22c:	2301      	moveq	r3, #1
 800d22e:	2300      	movne	r3, #0
 800d230:	b2db      	uxtb	r3, r3
 800d232:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	f103 0208 	add.w	r2, r3, #8
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d001      	beq.n	800d244 <etharp_input+0x98>
 800d240:	2301      	movs	r3, #1
 800d242:	e000      	b.n	800d246 <etharp_input+0x9a>
 800d244:	2302      	movs	r3, #2
 800d246:	f107 010c 	add.w	r1, r7, #12
 800d24a:	6838      	ldr	r0, [r7, #0]
 800d24c:	f7ff fed8 	bl	800d000 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800d250:	693b      	ldr	r3, [r7, #16]
 800d252:	88db      	ldrh	r3, [r3, #6]
 800d254:	b29b      	uxth	r3, r3
 800d256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d25a:	d003      	beq.n	800d264 <etharp_input+0xb8>
 800d25c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d260:	d01e      	beq.n	800d2a0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800d262:	e020      	b.n	800d2a6 <etharp_input+0xfa>
      if (for_us) {
 800d264:	7dfb      	ldrb	r3, [r7, #23]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d01c      	beq.n	800d2a4 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800d280:	693a      	ldr	r2, [r7, #16]
 800d282:	3208      	adds	r2, #8
        etharp_raw(netif,
 800d284:	2102      	movs	r1, #2
 800d286:	9103      	str	r1, [sp, #12]
 800d288:	f107 010c 	add.w	r1, r7, #12
 800d28c:	9102      	str	r1, [sp, #8]
 800d28e:	9201      	str	r2, [sp, #4]
 800d290:	9300      	str	r3, [sp, #0]
 800d292:	462b      	mov	r3, r5
 800d294:	4622      	mov	r2, r4
 800d296:	4601      	mov	r1, r0
 800d298:	6838      	ldr	r0, [r7, #0]
 800d29a:	f000 faeb 	bl	800d874 <etharp_raw>
      break;
 800d29e:	e001      	b.n	800d2a4 <etharp_input+0xf8>
      break;
 800d2a0:	bf00      	nop
 800d2a2:	e000      	b.n	800d2a6 <etharp_input+0xfa>
      break;
 800d2a4:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f7fe fb6a 	bl	800b980 <pbuf_free>
}
 800d2ac:	3718      	adds	r7, #24
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bdb0      	pop	{r4, r5, r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	080120ec 	.word	0x080120ec
 800d2b8:	0801223c 	.word	0x0801223c
 800d2bc:	08012164 	.word	0x08012164

0800d2c0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af02      	add	r7, sp, #8
 800d2c6:	60f8      	str	r0, [r7, #12]
 800d2c8:	60b9      	str	r1, [r7, #8]
 800d2ca:	4613      	mov	r3, r2
 800d2cc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800d2ce:	79fa      	ldrb	r2, [r7, #7]
 800d2d0:	4944      	ldr	r1, [pc, #272]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d2d2:	4613      	mov	r3, r2
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	4413      	add	r3, r2
 800d2d8:	00db      	lsls	r3, r3, #3
 800d2da:	440b      	add	r3, r1
 800d2dc:	3314      	adds	r3, #20
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d806      	bhi.n	800d2f2 <etharp_output_to_arp_index+0x32>
 800d2e4:	4b40      	ldr	r3, [pc, #256]	@ (800d3e8 <etharp_output_to_arp_index+0x128>)
 800d2e6:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800d2ea:	4940      	ldr	r1, [pc, #256]	@ (800d3ec <etharp_output_to_arp_index+0x12c>)
 800d2ec:	4840      	ldr	r0, [pc, #256]	@ (800d3f0 <etharp_output_to_arp_index+0x130>)
 800d2ee:	f002 fafd 	bl	800f8ec <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800d2f2:	79fa      	ldrb	r2, [r7, #7]
 800d2f4:	493b      	ldr	r1, [pc, #236]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d2f6:	4613      	mov	r3, r2
 800d2f8:	005b      	lsls	r3, r3, #1
 800d2fa:	4413      	add	r3, r2
 800d2fc:	00db      	lsls	r3, r3, #3
 800d2fe:	440b      	add	r3, r1
 800d300:	3314      	adds	r3, #20
 800d302:	781b      	ldrb	r3, [r3, #0]
 800d304:	2b02      	cmp	r3, #2
 800d306:	d153      	bne.n	800d3b0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800d308:	79fa      	ldrb	r2, [r7, #7]
 800d30a:	4936      	ldr	r1, [pc, #216]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d30c:	4613      	mov	r3, r2
 800d30e:	005b      	lsls	r3, r3, #1
 800d310:	4413      	add	r3, r2
 800d312:	00db      	lsls	r3, r3, #3
 800d314:	440b      	add	r3, r1
 800d316:	3312      	adds	r3, #18
 800d318:	881b      	ldrh	r3, [r3, #0]
 800d31a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800d31e:	d919      	bls.n	800d354 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800d320:	79fa      	ldrb	r2, [r7, #7]
 800d322:	4613      	mov	r3, r2
 800d324:	005b      	lsls	r3, r3, #1
 800d326:	4413      	add	r3, r2
 800d328:	00db      	lsls	r3, r3, #3
 800d32a:	4a2e      	ldr	r2, [pc, #184]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d32c:	4413      	add	r3, r2
 800d32e:	3304      	adds	r3, #4
 800d330:	4619      	mov	r1, r3
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f000 fb4c 	bl	800d9d0 <etharp_request>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d138      	bne.n	800d3b0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d33e:	79fa      	ldrb	r2, [r7, #7]
 800d340:	4928      	ldr	r1, [pc, #160]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d342:	4613      	mov	r3, r2
 800d344:	005b      	lsls	r3, r3, #1
 800d346:	4413      	add	r3, r2
 800d348:	00db      	lsls	r3, r3, #3
 800d34a:	440b      	add	r3, r1
 800d34c:	3314      	adds	r3, #20
 800d34e:	2203      	movs	r2, #3
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	e02d      	b.n	800d3b0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800d354:	79fa      	ldrb	r2, [r7, #7]
 800d356:	4923      	ldr	r1, [pc, #140]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d358:	4613      	mov	r3, r2
 800d35a:	005b      	lsls	r3, r3, #1
 800d35c:	4413      	add	r3, r2
 800d35e:	00db      	lsls	r3, r3, #3
 800d360:	440b      	add	r3, r1
 800d362:	3312      	adds	r3, #18
 800d364:	881b      	ldrh	r3, [r3, #0]
 800d366:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800d36a:	d321      	bcc.n	800d3b0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800d36c:	79fa      	ldrb	r2, [r7, #7]
 800d36e:	4613      	mov	r3, r2
 800d370:	005b      	lsls	r3, r3, #1
 800d372:	4413      	add	r3, r2
 800d374:	00db      	lsls	r3, r3, #3
 800d376:	4a1b      	ldr	r2, [pc, #108]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d378:	4413      	add	r3, r2
 800d37a:	1d19      	adds	r1, r3, #4
 800d37c:	79fa      	ldrb	r2, [r7, #7]
 800d37e:	4613      	mov	r3, r2
 800d380:	005b      	lsls	r3, r3, #1
 800d382:	4413      	add	r3, r2
 800d384:	00db      	lsls	r3, r3, #3
 800d386:	3308      	adds	r3, #8
 800d388:	4a16      	ldr	r2, [pc, #88]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d38a:	4413      	add	r3, r2
 800d38c:	3304      	adds	r3, #4
 800d38e:	461a      	mov	r2, r3
 800d390:	68f8      	ldr	r0, [r7, #12]
 800d392:	f000 fafb 	bl	800d98c <etharp_request_dst>
 800d396:	4603      	mov	r3, r0
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d109      	bne.n	800d3b0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d39c:	79fa      	ldrb	r2, [r7, #7]
 800d39e:	4911      	ldr	r1, [pc, #68]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d3a0:	4613      	mov	r3, r2
 800d3a2:	005b      	lsls	r3, r3, #1
 800d3a4:	4413      	add	r3, r2
 800d3a6:	00db      	lsls	r3, r3, #3
 800d3a8:	440b      	add	r3, r1
 800d3aa:	3314      	adds	r3, #20
 800d3ac:	2203      	movs	r2, #3
 800d3ae:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800d3b6:	79fa      	ldrb	r2, [r7, #7]
 800d3b8:	4613      	mov	r3, r2
 800d3ba:	005b      	lsls	r3, r3, #1
 800d3bc:	4413      	add	r3, r2
 800d3be:	00db      	lsls	r3, r3, #3
 800d3c0:	3308      	adds	r3, #8
 800d3c2:	4a08      	ldr	r2, [pc, #32]	@ (800d3e4 <etharp_output_to_arp_index+0x124>)
 800d3c4:	4413      	add	r3, r2
 800d3c6:	3304      	adds	r3, #4
 800d3c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d3cc:	9200      	str	r2, [sp, #0]
 800d3ce:	460a      	mov	r2, r1
 800d3d0:	68b9      	ldr	r1, [r7, #8]
 800d3d2:	68f8      	ldr	r0, [r7, #12]
 800d3d4:	f001 ff74 	bl	800f2c0 <ethernet_output>
 800d3d8:	4603      	mov	r3, r0
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3710      	adds	r7, #16
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}
 800d3e2:	bf00      	nop
 800d3e4:	2000cec8 	.word	0x2000cec8
 800d3e8:	080120ec 	.word	0x080120ec
 800d3ec:	0801225c 	.word	0x0801225c
 800d3f0:	08012164 	.word	0x08012164

0800d3f4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b08a      	sub	sp, #40	@ 0x28
 800d3f8:	af02      	add	r7, sp, #8
 800d3fa:	60f8      	str	r0, [r7, #12]
 800d3fc:	60b9      	str	r1, [r7, #8]
 800d3fe:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d106      	bne.n	800d418 <etharp_output+0x24>
 800d40a:	4b73      	ldr	r3, [pc, #460]	@ (800d5d8 <etharp_output+0x1e4>)
 800d40c:	f240 321e 	movw	r2, #798	@ 0x31e
 800d410:	4972      	ldr	r1, [pc, #456]	@ (800d5dc <etharp_output+0x1e8>)
 800d412:	4873      	ldr	r0, [pc, #460]	@ (800d5e0 <etharp_output+0x1ec>)
 800d414:	f002 fa6a 	bl	800f8ec <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800d418:	68bb      	ldr	r3, [r7, #8]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d106      	bne.n	800d42c <etharp_output+0x38>
 800d41e:	4b6e      	ldr	r3, [pc, #440]	@ (800d5d8 <etharp_output+0x1e4>)
 800d420:	f240 321f 	movw	r2, #799	@ 0x31f
 800d424:	496f      	ldr	r1, [pc, #444]	@ (800d5e4 <etharp_output+0x1f0>)
 800d426:	486e      	ldr	r0, [pc, #440]	@ (800d5e0 <etharp_output+0x1ec>)
 800d428:	f002 fa60 	bl	800f8ec <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d106      	bne.n	800d440 <etharp_output+0x4c>
 800d432:	4b69      	ldr	r3, [pc, #420]	@ (800d5d8 <etharp_output+0x1e4>)
 800d434:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800d438:	496b      	ldr	r1, [pc, #428]	@ (800d5e8 <etharp_output+0x1f4>)
 800d43a:	4869      	ldr	r0, [pc, #420]	@ (800d5e0 <etharp_output+0x1ec>)
 800d43c:	f002 fa56 	bl	800f8ec <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	68f9      	ldr	r1, [r7, #12]
 800d446:	4618      	mov	r0, r3
 800d448:	f000 feee 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d44c:	4603      	mov	r3, r0
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d002      	beq.n	800d458 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800d452:	4b66      	ldr	r3, [pc, #408]	@ (800d5ec <etharp_output+0x1f8>)
 800d454:	61fb      	str	r3, [r7, #28]
 800d456:	e0af      	b.n	800d5b8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d460:	2be0      	cmp	r3, #224	@ 0xe0
 800d462:	d118      	bne.n	800d496 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800d464:	2301      	movs	r3, #1
 800d466:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800d468:	2300      	movs	r3, #0
 800d46a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800d46c:	235e      	movs	r3, #94	@ 0x5e
 800d46e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	3301      	adds	r3, #1
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d47a:	b2db      	uxtb	r3, r3
 800d47c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	3302      	adds	r3, #2
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	3303      	adds	r3, #3
 800d48a:	781b      	ldrb	r3, [r3, #0]
 800d48c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800d48e:	f107 0310 	add.w	r3, r7, #16
 800d492:	61fb      	str	r3, [r7, #28]
 800d494:	e090      	b.n	800d5b8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681a      	ldr	r2, [r3, #0]
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	3304      	adds	r3, #4
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	405a      	eors	r2, r3
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	3308      	adds	r3, #8
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4013      	ands	r3, r2
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d012      	beq.n	800d4d4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d4b4:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d00b      	beq.n	800d4d4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	330c      	adds	r3, #12
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d003      	beq.n	800d4ce <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	330c      	adds	r3, #12
 800d4ca:	61bb      	str	r3, [r7, #24]
 800d4cc:	e002      	b.n	800d4d4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800d4ce:	f06f 0303 	mvn.w	r3, #3
 800d4d2:	e07d      	b.n	800d5d0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d4d4:	4b46      	ldr	r3, [pc, #280]	@ (800d5f0 <etharp_output+0x1fc>)
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	4619      	mov	r1, r3
 800d4da:	4a46      	ldr	r2, [pc, #280]	@ (800d5f4 <etharp_output+0x200>)
 800d4dc:	460b      	mov	r3, r1
 800d4de:	005b      	lsls	r3, r3, #1
 800d4e0:	440b      	add	r3, r1
 800d4e2:	00db      	lsls	r3, r3, #3
 800d4e4:	4413      	add	r3, r2
 800d4e6:	3314      	adds	r3, #20
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	2b01      	cmp	r3, #1
 800d4ec:	d925      	bls.n	800d53a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800d4ee:	4b40      	ldr	r3, [pc, #256]	@ (800d5f0 <etharp_output+0x1fc>)
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	4a3f      	ldr	r2, [pc, #252]	@ (800d5f4 <etharp_output+0x200>)
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	005b      	lsls	r3, r3, #1
 800d4fa:	440b      	add	r3, r1
 800d4fc:	00db      	lsls	r3, r3, #3
 800d4fe:	4413      	add	r3, r2
 800d500:	3308      	adds	r3, #8
 800d502:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d504:	68fa      	ldr	r2, [r7, #12]
 800d506:	429a      	cmp	r2, r3
 800d508:	d117      	bne.n	800d53a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	681a      	ldr	r2, [r3, #0]
 800d50e:	4b38      	ldr	r3, [pc, #224]	@ (800d5f0 <etharp_output+0x1fc>)
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	4618      	mov	r0, r3
 800d514:	4937      	ldr	r1, [pc, #220]	@ (800d5f4 <etharp_output+0x200>)
 800d516:	4603      	mov	r3, r0
 800d518:	005b      	lsls	r3, r3, #1
 800d51a:	4403      	add	r3, r0
 800d51c:	00db      	lsls	r3, r3, #3
 800d51e:	440b      	add	r3, r1
 800d520:	3304      	adds	r3, #4
 800d522:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800d524:	429a      	cmp	r2, r3
 800d526:	d108      	bne.n	800d53a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800d528:	4b31      	ldr	r3, [pc, #196]	@ (800d5f0 <etharp_output+0x1fc>)
 800d52a:	781b      	ldrb	r3, [r3, #0]
 800d52c:	461a      	mov	r2, r3
 800d52e:	68b9      	ldr	r1, [r7, #8]
 800d530:	68f8      	ldr	r0, [r7, #12]
 800d532:	f7ff fec5 	bl	800d2c0 <etharp_output_to_arp_index>
 800d536:	4603      	mov	r3, r0
 800d538:	e04a      	b.n	800d5d0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d53a:	2300      	movs	r3, #0
 800d53c:	75fb      	strb	r3, [r7, #23]
 800d53e:	e031      	b.n	800d5a4 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d540:	7dfa      	ldrb	r2, [r7, #23]
 800d542:	492c      	ldr	r1, [pc, #176]	@ (800d5f4 <etharp_output+0x200>)
 800d544:	4613      	mov	r3, r2
 800d546:	005b      	lsls	r3, r3, #1
 800d548:	4413      	add	r3, r2
 800d54a:	00db      	lsls	r3, r3, #3
 800d54c:	440b      	add	r3, r1
 800d54e:	3314      	adds	r3, #20
 800d550:	781b      	ldrb	r3, [r3, #0]
 800d552:	2b01      	cmp	r3, #1
 800d554:	d923      	bls.n	800d59e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800d556:	7dfa      	ldrb	r2, [r7, #23]
 800d558:	4926      	ldr	r1, [pc, #152]	@ (800d5f4 <etharp_output+0x200>)
 800d55a:	4613      	mov	r3, r2
 800d55c:	005b      	lsls	r3, r3, #1
 800d55e:	4413      	add	r3, r2
 800d560:	00db      	lsls	r3, r3, #3
 800d562:	440b      	add	r3, r1
 800d564:	3308      	adds	r3, #8
 800d566:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d568:	68fa      	ldr	r2, [r7, #12]
 800d56a:	429a      	cmp	r2, r3
 800d56c:	d117      	bne.n	800d59e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800d56e:	69bb      	ldr	r3, [r7, #24]
 800d570:	6819      	ldr	r1, [r3, #0]
 800d572:	7dfa      	ldrb	r2, [r7, #23]
 800d574:	481f      	ldr	r0, [pc, #124]	@ (800d5f4 <etharp_output+0x200>)
 800d576:	4613      	mov	r3, r2
 800d578:	005b      	lsls	r3, r3, #1
 800d57a:	4413      	add	r3, r2
 800d57c:	00db      	lsls	r3, r3, #3
 800d57e:	4403      	add	r3, r0
 800d580:	3304      	adds	r3, #4
 800d582:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800d584:	4299      	cmp	r1, r3
 800d586:	d10a      	bne.n	800d59e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800d588:	4a19      	ldr	r2, [pc, #100]	@ (800d5f0 <etharp_output+0x1fc>)
 800d58a:	7dfb      	ldrb	r3, [r7, #23]
 800d58c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800d58e:	7dfb      	ldrb	r3, [r7, #23]
 800d590:	461a      	mov	r2, r3
 800d592:	68b9      	ldr	r1, [r7, #8]
 800d594:	68f8      	ldr	r0, [r7, #12]
 800d596:	f7ff fe93 	bl	800d2c0 <etharp_output_to_arp_index>
 800d59a:	4603      	mov	r3, r0
 800d59c:	e018      	b.n	800d5d0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d59e:	7dfb      	ldrb	r3, [r7, #23]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	75fb      	strb	r3, [r7, #23]
 800d5a4:	7dfb      	ldrb	r3, [r7, #23]
 800d5a6:	2b09      	cmp	r3, #9
 800d5a8:	d9ca      	bls.n	800d540 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800d5aa:	68ba      	ldr	r2, [r7, #8]
 800d5ac:	69b9      	ldr	r1, [r7, #24]
 800d5ae:	68f8      	ldr	r0, [r7, #12]
 800d5b0:	f000 f822 	bl	800d5f8 <etharp_query>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	e00b      	b.n	800d5d0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800d5be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d5c2:	9300      	str	r3, [sp, #0]
 800d5c4:	69fb      	ldr	r3, [r7, #28]
 800d5c6:	68b9      	ldr	r1, [r7, #8]
 800d5c8:	68f8      	ldr	r0, [r7, #12]
 800d5ca:	f001 fe79 	bl	800f2c0 <ethernet_output>
 800d5ce:	4603      	mov	r3, r0
}
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	3720      	adds	r7, #32
 800d5d4:	46bd      	mov	sp, r7
 800d5d6:	bd80      	pop	{r7, pc}
 800d5d8:	080120ec 	.word	0x080120ec
 800d5dc:	0801223c 	.word	0x0801223c
 800d5e0:	08012164 	.word	0x08012164
 800d5e4:	0801228c 	.word	0x0801228c
 800d5e8:	0801222c 	.word	0x0801222c
 800d5ec:	0801293c 	.word	0x0801293c
 800d5f0:	2000cfb8 	.word	0x2000cfb8
 800d5f4:	2000cec8 	.word	0x2000cec8

0800d5f8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b08c      	sub	sp, #48	@ 0x30
 800d5fc:	af02      	add	r7, sp, #8
 800d5fe:	60f8      	str	r0, [r7, #12]
 800d600:	60b9      	str	r1, [r7, #8]
 800d602:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	3326      	adds	r3, #38	@ 0x26
 800d608:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800d60a:	23ff      	movs	r3, #255	@ 0xff
 800d60c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800d610:	2300      	movs	r3, #0
 800d612:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	68f9      	ldr	r1, [r7, #12]
 800d61a:	4618      	mov	r0, r3
 800d61c:	f000 fe04 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d10c      	bne.n	800d640 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d626:	68bb      	ldr	r3, [r7, #8]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d62e:	2be0      	cmp	r3, #224	@ 0xe0
 800d630:	d006      	beq.n	800d640 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d003      	beq.n	800d640 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d102      	bne.n	800d646 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d640:	f06f 030f 	mvn.w	r3, #15
 800d644:	e101      	b.n	800d84a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800d646:	68fa      	ldr	r2, [r7, #12]
 800d648:	2101      	movs	r1, #1
 800d64a:	68b8      	ldr	r0, [r7, #8]
 800d64c:	f7ff fb60 	bl	800cd10 <etharp_find_entry>
 800d650:	4603      	mov	r3, r0
 800d652:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800d654:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	da02      	bge.n	800d662 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800d65c:	8a7b      	ldrh	r3, [r7, #18]
 800d65e:	b25b      	sxtb	r3, r3
 800d660:	e0f3      	b.n	800d84a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800d662:	8a7b      	ldrh	r3, [r7, #18]
 800d664:	2b7e      	cmp	r3, #126	@ 0x7e
 800d666:	d906      	bls.n	800d676 <etharp_query+0x7e>
 800d668:	4b7a      	ldr	r3, [pc, #488]	@ (800d854 <etharp_query+0x25c>)
 800d66a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800d66e:	497a      	ldr	r1, [pc, #488]	@ (800d858 <etharp_query+0x260>)
 800d670:	487a      	ldr	r0, [pc, #488]	@ (800d85c <etharp_query+0x264>)
 800d672:	f002 f93b 	bl	800f8ec <iprintf>
  i = (netif_addr_idx_t)i_err;
 800d676:	8a7b      	ldrh	r3, [r7, #18]
 800d678:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800d67a:	7c7a      	ldrb	r2, [r7, #17]
 800d67c:	4978      	ldr	r1, [pc, #480]	@ (800d860 <etharp_query+0x268>)
 800d67e:	4613      	mov	r3, r2
 800d680:	005b      	lsls	r3, r3, #1
 800d682:	4413      	add	r3, r2
 800d684:	00db      	lsls	r3, r3, #3
 800d686:	440b      	add	r3, r1
 800d688:	3314      	adds	r3, #20
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d115      	bne.n	800d6bc <etharp_query+0xc4>
    is_new_entry = 1;
 800d690:	2301      	movs	r3, #1
 800d692:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800d694:	7c7a      	ldrb	r2, [r7, #17]
 800d696:	4972      	ldr	r1, [pc, #456]	@ (800d860 <etharp_query+0x268>)
 800d698:	4613      	mov	r3, r2
 800d69a:	005b      	lsls	r3, r3, #1
 800d69c:	4413      	add	r3, r2
 800d69e:	00db      	lsls	r3, r3, #3
 800d6a0:	440b      	add	r3, r1
 800d6a2:	3314      	adds	r3, #20
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800d6a8:	7c7a      	ldrb	r2, [r7, #17]
 800d6aa:	496d      	ldr	r1, [pc, #436]	@ (800d860 <etharp_query+0x268>)
 800d6ac:	4613      	mov	r3, r2
 800d6ae:	005b      	lsls	r3, r3, #1
 800d6b0:	4413      	add	r3, r2
 800d6b2:	00db      	lsls	r3, r3, #3
 800d6b4:	440b      	add	r3, r1
 800d6b6:	3308      	adds	r3, #8
 800d6b8:	68fa      	ldr	r2, [r7, #12]
 800d6ba:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800d6bc:	7c7a      	ldrb	r2, [r7, #17]
 800d6be:	4968      	ldr	r1, [pc, #416]	@ (800d860 <etharp_query+0x268>)
 800d6c0:	4613      	mov	r3, r2
 800d6c2:	005b      	lsls	r3, r3, #1
 800d6c4:	4413      	add	r3, r2
 800d6c6:	00db      	lsls	r3, r3, #3
 800d6c8:	440b      	add	r3, r1
 800d6ca:	3314      	adds	r3, #20
 800d6cc:	781b      	ldrb	r3, [r3, #0]
 800d6ce:	2b01      	cmp	r3, #1
 800d6d0:	d011      	beq.n	800d6f6 <etharp_query+0xfe>
 800d6d2:	7c7a      	ldrb	r2, [r7, #17]
 800d6d4:	4962      	ldr	r1, [pc, #392]	@ (800d860 <etharp_query+0x268>)
 800d6d6:	4613      	mov	r3, r2
 800d6d8:	005b      	lsls	r3, r3, #1
 800d6da:	4413      	add	r3, r2
 800d6dc:	00db      	lsls	r3, r3, #3
 800d6de:	440b      	add	r3, r1
 800d6e0:	3314      	adds	r3, #20
 800d6e2:	781b      	ldrb	r3, [r3, #0]
 800d6e4:	2b01      	cmp	r3, #1
 800d6e6:	d806      	bhi.n	800d6f6 <etharp_query+0xfe>
 800d6e8:	4b5a      	ldr	r3, [pc, #360]	@ (800d854 <etharp_query+0x25c>)
 800d6ea:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800d6ee:	495d      	ldr	r1, [pc, #372]	@ (800d864 <etharp_query+0x26c>)
 800d6f0:	485a      	ldr	r0, [pc, #360]	@ (800d85c <etharp_query+0x264>)
 800d6f2:	f002 f8fb 	bl	800f8ec <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800d6f6:	6a3b      	ldr	r3, [r7, #32]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d102      	bne.n	800d702 <etharp_query+0x10a>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d10c      	bne.n	800d71c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800d702:	68b9      	ldr	r1, [r7, #8]
 800d704:	68f8      	ldr	r0, [r7, #12]
 800d706:	f000 f963 	bl	800d9d0 <etharp_request>
 800d70a:	4603      	mov	r3, r0
 800d70c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d102      	bne.n	800d71c <etharp_query+0x124>
      return result;
 800d716:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d71a:	e096      	b.n	800d84a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d106      	bne.n	800d730 <etharp_query+0x138>
 800d722:	4b4c      	ldr	r3, [pc, #304]	@ (800d854 <etharp_query+0x25c>)
 800d724:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800d728:	494f      	ldr	r1, [pc, #316]	@ (800d868 <etharp_query+0x270>)
 800d72a:	484c      	ldr	r0, [pc, #304]	@ (800d85c <etharp_query+0x264>)
 800d72c:	f002 f8de 	bl	800f8ec <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800d730:	7c7a      	ldrb	r2, [r7, #17]
 800d732:	494b      	ldr	r1, [pc, #300]	@ (800d860 <etharp_query+0x268>)
 800d734:	4613      	mov	r3, r2
 800d736:	005b      	lsls	r3, r3, #1
 800d738:	4413      	add	r3, r2
 800d73a:	00db      	lsls	r3, r3, #3
 800d73c:	440b      	add	r3, r1
 800d73e:	3314      	adds	r3, #20
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	2b01      	cmp	r3, #1
 800d744:	d917      	bls.n	800d776 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800d746:	4a49      	ldr	r2, [pc, #292]	@ (800d86c <etharp_query+0x274>)
 800d748:	7c7b      	ldrb	r3, [r7, #17]
 800d74a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800d74c:	7c7a      	ldrb	r2, [r7, #17]
 800d74e:	4613      	mov	r3, r2
 800d750:	005b      	lsls	r3, r3, #1
 800d752:	4413      	add	r3, r2
 800d754:	00db      	lsls	r3, r3, #3
 800d756:	3308      	adds	r3, #8
 800d758:	4a41      	ldr	r2, [pc, #260]	@ (800d860 <etharp_query+0x268>)
 800d75a:	4413      	add	r3, r2
 800d75c:	3304      	adds	r3, #4
 800d75e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d762:	9200      	str	r2, [sp, #0]
 800d764:	697a      	ldr	r2, [r7, #20]
 800d766:	6879      	ldr	r1, [r7, #4]
 800d768:	68f8      	ldr	r0, [r7, #12]
 800d76a:	f001 fda9 	bl	800f2c0 <ethernet_output>
 800d76e:	4603      	mov	r3, r0
 800d770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d774:	e067      	b.n	800d846 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d776:	7c7a      	ldrb	r2, [r7, #17]
 800d778:	4939      	ldr	r1, [pc, #228]	@ (800d860 <etharp_query+0x268>)
 800d77a:	4613      	mov	r3, r2
 800d77c:	005b      	lsls	r3, r3, #1
 800d77e:	4413      	add	r3, r2
 800d780:	00db      	lsls	r3, r3, #3
 800d782:	440b      	add	r3, r1
 800d784:	3314      	adds	r3, #20
 800d786:	781b      	ldrb	r3, [r3, #0]
 800d788:	2b01      	cmp	r3, #1
 800d78a:	d15c      	bne.n	800d846 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800d78c:	2300      	movs	r3, #0
 800d78e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d794:	e01c      	b.n	800d7d0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800d796:	69fb      	ldr	r3, [r7, #28]
 800d798:	895a      	ldrh	r2, [r3, #10]
 800d79a:	69fb      	ldr	r3, [r7, #28]
 800d79c:	891b      	ldrh	r3, [r3, #8]
 800d79e:	429a      	cmp	r2, r3
 800d7a0:	d10a      	bne.n	800d7b8 <etharp_query+0x1c0>
 800d7a2:	69fb      	ldr	r3, [r7, #28]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d006      	beq.n	800d7b8 <etharp_query+0x1c0>
 800d7aa:	4b2a      	ldr	r3, [pc, #168]	@ (800d854 <etharp_query+0x25c>)
 800d7ac:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800d7b0:	492f      	ldr	r1, [pc, #188]	@ (800d870 <etharp_query+0x278>)
 800d7b2:	482a      	ldr	r0, [pc, #168]	@ (800d85c <etharp_query+0x264>)
 800d7b4:	f002 f89a 	bl	800f8ec <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800d7b8:	69fb      	ldr	r3, [r7, #28]
 800d7ba:	7b1b      	ldrb	r3, [r3, #12]
 800d7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d002      	beq.n	800d7ca <etharp_query+0x1d2>
        copy_needed = 1;
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	61bb      	str	r3, [r7, #24]
        break;
 800d7c8:	e005      	b.n	800d7d6 <etharp_query+0x1de>
      }
      p = p->next;
 800d7ca:	69fb      	ldr	r3, [r7, #28]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	61fb      	str	r3, [r7, #28]
    while (p) {
 800d7d0:	69fb      	ldr	r3, [r7, #28]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d1df      	bne.n	800d796 <etharp_query+0x19e>
    }
    if (copy_needed) {
 800d7d6:	69bb      	ldr	r3, [r7, #24]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d007      	beq.n	800d7ec <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800d7dc:	687a      	ldr	r2, [r7, #4]
 800d7de:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800d7e2:	200e      	movs	r0, #14
 800d7e4:	f7fe fb44 	bl	800be70 <pbuf_clone>
 800d7e8:	61f8      	str	r0, [r7, #28]
 800d7ea:	e004      	b.n	800d7f6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800d7f0:	69f8      	ldr	r0, [r7, #28]
 800d7f2:	f7fe f96b 	bl	800bacc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800d7f6:	69fb      	ldr	r3, [r7, #28]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d021      	beq.n	800d840 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800d7fc:	7c7a      	ldrb	r2, [r7, #17]
 800d7fe:	4918      	ldr	r1, [pc, #96]	@ (800d860 <etharp_query+0x268>)
 800d800:	4613      	mov	r3, r2
 800d802:	005b      	lsls	r3, r3, #1
 800d804:	4413      	add	r3, r2
 800d806:	00db      	lsls	r3, r3, #3
 800d808:	440b      	add	r3, r1
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d00a      	beq.n	800d826 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800d810:	7c7a      	ldrb	r2, [r7, #17]
 800d812:	4913      	ldr	r1, [pc, #76]	@ (800d860 <etharp_query+0x268>)
 800d814:	4613      	mov	r3, r2
 800d816:	005b      	lsls	r3, r3, #1
 800d818:	4413      	add	r3, r2
 800d81a:	00db      	lsls	r3, r3, #3
 800d81c:	440b      	add	r3, r1
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4618      	mov	r0, r3
 800d822:	f7fe f8ad 	bl	800b980 <pbuf_free>
      }
      arp_table[i].q = p;
 800d826:	7c7a      	ldrb	r2, [r7, #17]
 800d828:	490d      	ldr	r1, [pc, #52]	@ (800d860 <etharp_query+0x268>)
 800d82a:	4613      	mov	r3, r2
 800d82c:	005b      	lsls	r3, r3, #1
 800d82e:	4413      	add	r3, r2
 800d830:	00db      	lsls	r3, r3, #3
 800d832:	440b      	add	r3, r1
 800d834:	69fa      	ldr	r2, [r7, #28]
 800d836:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800d838:	2300      	movs	r3, #0
 800d83a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d83e:	e002      	b.n	800d846 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800d840:	23ff      	movs	r3, #255	@ 0xff
 800d842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800d846:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3728      	adds	r7, #40	@ 0x28
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	080120ec 	.word	0x080120ec
 800d858:	08012298 	.word	0x08012298
 800d85c:	08012164 	.word	0x08012164
 800d860:	2000cec8 	.word	0x2000cec8
 800d864:	080122a8 	.word	0x080122a8
 800d868:	0801228c 	.word	0x0801228c
 800d86c:	2000cfb8 	.word	0x2000cfb8
 800d870:	080122d0 	.word	0x080122d0

0800d874 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b08a      	sub	sp, #40	@ 0x28
 800d878:	af02      	add	r7, sp, #8
 800d87a:	60f8      	str	r0, [r7, #12]
 800d87c:	60b9      	str	r1, [r7, #8]
 800d87e:	607a      	str	r2, [r7, #4]
 800d880:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800d882:	2300      	movs	r3, #0
 800d884:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d106      	bne.n	800d89a <etharp_raw+0x26>
 800d88c:	4b3a      	ldr	r3, [pc, #232]	@ (800d978 <etharp_raw+0x104>)
 800d88e:	f240 4257 	movw	r2, #1111	@ 0x457
 800d892:	493a      	ldr	r1, [pc, #232]	@ (800d97c <etharp_raw+0x108>)
 800d894:	483a      	ldr	r0, [pc, #232]	@ (800d980 <etharp_raw+0x10c>)
 800d896:	f002 f829 	bl	800f8ec <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800d89a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800d89e:	211c      	movs	r1, #28
 800d8a0:	200e      	movs	r0, #14
 800d8a2:	f7fd fd8b 	bl	800b3bc <pbuf_alloc>
 800d8a6:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800d8a8:	69bb      	ldr	r3, [r7, #24]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d102      	bne.n	800d8b4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800d8ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d8b2:	e05d      	b.n	800d970 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800d8b4:	69bb      	ldr	r3, [r7, #24]
 800d8b6:	895b      	ldrh	r3, [r3, #10]
 800d8b8:	2b1b      	cmp	r3, #27
 800d8ba:	d806      	bhi.n	800d8ca <etharp_raw+0x56>
 800d8bc:	4b2e      	ldr	r3, [pc, #184]	@ (800d978 <etharp_raw+0x104>)
 800d8be:	f240 4262 	movw	r2, #1122	@ 0x462
 800d8c2:	4930      	ldr	r1, [pc, #192]	@ (800d984 <etharp_raw+0x110>)
 800d8c4:	482e      	ldr	r0, [pc, #184]	@ (800d980 <etharp_raw+0x10c>)
 800d8c6:	f002 f811 	bl	800f8ec <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800d8ca:	69bb      	ldr	r3, [r7, #24]
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800d8d0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7fc fcc4 	bl	800a260 <lwip_htons>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	461a      	mov	r2, r3
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d8e6:	2b06      	cmp	r3, #6
 800d8e8:	d006      	beq.n	800d8f8 <etharp_raw+0x84>
 800d8ea:	4b23      	ldr	r3, [pc, #140]	@ (800d978 <etharp_raw+0x104>)
 800d8ec:	f240 4269 	movw	r2, #1129	@ 0x469
 800d8f0:	4925      	ldr	r1, [pc, #148]	@ (800d988 <etharp_raw+0x114>)
 800d8f2:	4823      	ldr	r0, [pc, #140]	@ (800d980 <etharp_raw+0x10c>)
 800d8f4:	f001 fffa 	bl	800f8ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800d8f8:	697b      	ldr	r3, [r7, #20]
 800d8fa:	3308      	adds	r3, #8
 800d8fc:	2206      	movs	r2, #6
 800d8fe:	6839      	ldr	r1, [r7, #0]
 800d900:	4618      	mov	r0, r3
 800d902:	f002 f8ce 	bl	800faa2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	3312      	adds	r3, #18
 800d90a:	2206      	movs	r2, #6
 800d90c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d90e:	4618      	mov	r0, r3
 800d910:	f002 f8c7 	bl	800faa2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	330e      	adds	r3, #14
 800d918:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d91a:	6812      	ldr	r2, [r2, #0]
 800d91c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	3318      	adds	r3, #24
 800d922:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d924:	6812      	ldr	r2, [r2, #0]
 800d926:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	2200      	movs	r2, #0
 800d92c:	701a      	strb	r2, [r3, #0]
 800d92e:	2200      	movs	r2, #0
 800d930:	f042 0201 	orr.w	r2, r2, #1
 800d934:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	2200      	movs	r2, #0
 800d93a:	f042 0208 	orr.w	r2, r2, #8
 800d93e:	709a      	strb	r2, [r3, #2]
 800d940:	2200      	movs	r2, #0
 800d942:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	2206      	movs	r2, #6
 800d948:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	2204      	movs	r2, #4
 800d94e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800d950:	f640 0306 	movw	r3, #2054	@ 0x806
 800d954:	9300      	str	r3, [sp, #0]
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	68ba      	ldr	r2, [r7, #8]
 800d95a:	69b9      	ldr	r1, [r7, #24]
 800d95c:	68f8      	ldr	r0, [r7, #12]
 800d95e:	f001 fcaf 	bl	800f2c0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800d962:	69b8      	ldr	r0, [r7, #24]
 800d964:	f7fe f80c 	bl	800b980 <pbuf_free>
  p = NULL;
 800d968:	2300      	movs	r3, #0
 800d96a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800d96c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d970:	4618      	mov	r0, r3
 800d972:	3720      	adds	r7, #32
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}
 800d978:	080120ec 	.word	0x080120ec
 800d97c:	0801223c 	.word	0x0801223c
 800d980:	08012164 	.word	0x08012164
 800d984:	080122ec 	.word	0x080122ec
 800d988:	08012320 	.word	0x08012320

0800d98c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b088      	sub	sp, #32
 800d990:	af04      	add	r7, sp, #16
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	9203      	str	r2, [sp, #12]
 800d9ac:	68ba      	ldr	r2, [r7, #8]
 800d9ae:	9202      	str	r2, [sp, #8]
 800d9b0:	4a06      	ldr	r2, [pc, #24]	@ (800d9cc <etharp_request_dst+0x40>)
 800d9b2:	9201      	str	r2, [sp, #4]
 800d9b4:	9300      	str	r3, [sp, #0]
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	68f8      	ldr	r0, [r7, #12]
 800d9bc:	f7ff ff5a 	bl	800d874 <etharp_raw>
 800d9c0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	3710      	adds	r7, #16
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	bd80      	pop	{r7, pc}
 800d9ca:	bf00      	nop
 800d9cc:	08012944 	.word	0x08012944

0800d9d0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800d9da:	4a05      	ldr	r2, [pc, #20]	@ (800d9f0 <etharp_request+0x20>)
 800d9dc:	6839      	ldr	r1, [r7, #0]
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f7ff ffd4 	bl	800d98c <etharp_request_dst>
 800d9e4:	4603      	mov	r3, r0
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3708      	adds	r7, #8
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	0801293c 	.word	0x0801293c

0800d9f4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08e      	sub	sp, #56	@ 0x38
 800d9f8:	af04      	add	r7, sp, #16
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800d9fe:	4b79      	ldr	r3, [pc, #484]	@ (800dbe4 <icmp_input+0x1f0>)
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800da04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	f003 030f 	and.w	r3, r3, #15
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	b2db      	uxtb	r3, r3
 800da12:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800da14:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800da16:	2b13      	cmp	r3, #19
 800da18:	f240 80cd 	bls.w	800dbb6 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	895b      	ldrh	r3, [r3, #10]
 800da20:	2b03      	cmp	r3, #3
 800da22:	f240 80ca 	bls.w	800dbba <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	685b      	ldr	r3, [r3, #4]
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800da30:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800da34:	2b00      	cmp	r3, #0
 800da36:	f000 80b7 	beq.w	800dba8 <icmp_input+0x1b4>
 800da3a:	2b08      	cmp	r3, #8
 800da3c:	f040 80b7 	bne.w	800dbae <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800da40:	4b69      	ldr	r3, [pc, #420]	@ (800dbe8 <icmp_input+0x1f4>)
 800da42:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800da44:	4b67      	ldr	r3, [pc, #412]	@ (800dbe4 <icmp_input+0x1f0>)
 800da46:	695b      	ldr	r3, [r3, #20]
 800da48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800da4c:	2be0      	cmp	r3, #224	@ 0xe0
 800da4e:	f000 80bb 	beq.w	800dbc8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800da52:	4b64      	ldr	r3, [pc, #400]	@ (800dbe4 <icmp_input+0x1f0>)
 800da54:	695b      	ldr	r3, [r3, #20]
 800da56:	4a63      	ldr	r2, [pc, #396]	@ (800dbe4 <icmp_input+0x1f0>)
 800da58:	6812      	ldr	r2, [r2, #0]
 800da5a:	4611      	mov	r1, r2
 800da5c:	4618      	mov	r0, r3
 800da5e:	f000 fbe3 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800da62:	4603      	mov	r3, r0
 800da64:	2b00      	cmp	r3, #0
 800da66:	f040 80b1 	bne.w	800dbcc <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	891b      	ldrh	r3, [r3, #8]
 800da6e:	2b07      	cmp	r3, #7
 800da70:	f240 80a5 	bls.w	800dbbe <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800da74:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800da76:	330e      	adds	r3, #14
 800da78:	4619      	mov	r1, r3
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f7fd feea 	bl	800b854 <pbuf_add_header>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d04b      	beq.n	800db1e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	891a      	ldrh	r2, [r3, #8]
 800da8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800da8c:	4413      	add	r3, r2
 800da8e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	891b      	ldrh	r3, [r3, #8]
 800da94:	8b7a      	ldrh	r2, [r7, #26]
 800da96:	429a      	cmp	r2, r3
 800da98:	f0c0 809a 	bcc.w	800dbd0 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800da9c:	8b7b      	ldrh	r3, [r7, #26]
 800da9e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800daa2:	4619      	mov	r1, r3
 800daa4:	200e      	movs	r0, #14
 800daa6:	f7fd fc89 	bl	800b3bc <pbuf_alloc>
 800daaa:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	f000 8090 	beq.w	800dbd4 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	895b      	ldrh	r3, [r3, #10]
 800dab8:	461a      	mov	r2, r3
 800daba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dabc:	3308      	adds	r3, #8
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d203      	bcs.n	800daca <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800dac2:	6978      	ldr	r0, [r7, #20]
 800dac4:	f7fd ff5c 	bl	800b980 <pbuf_free>
          goto icmperr;
 800dac8:	e085      	b.n	800dbd6 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800daca:	697b      	ldr	r3, [r7, #20]
 800dacc:	685b      	ldr	r3, [r3, #4]
 800dace:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dad0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dad2:	4618      	mov	r0, r3
 800dad4:	f001 ffe5 	bl	800faa2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800dad8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dada:	4619      	mov	r1, r3
 800dadc:	6978      	ldr	r0, [r7, #20]
 800dade:	f7fd fec9 	bl	800b874 <pbuf_remove_header>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d009      	beq.n	800dafc <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800dae8:	4b40      	ldr	r3, [pc, #256]	@ (800dbec <icmp_input+0x1f8>)
 800daea:	22b6      	movs	r2, #182	@ 0xb6
 800daec:	4940      	ldr	r1, [pc, #256]	@ (800dbf0 <icmp_input+0x1fc>)
 800daee:	4841      	ldr	r0, [pc, #260]	@ (800dbf4 <icmp_input+0x200>)
 800daf0:	f001 fefc 	bl	800f8ec <iprintf>
          pbuf_free(r);
 800daf4:	6978      	ldr	r0, [r7, #20]
 800daf6:	f7fd ff43 	bl	800b980 <pbuf_free>
          goto icmperr;
 800dafa:	e06c      	b.n	800dbd6 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800dafc:	6879      	ldr	r1, [r7, #4]
 800dafe:	6978      	ldr	r0, [r7, #20]
 800db00:	f7fe f872 	bl	800bbe8 <pbuf_copy>
 800db04:	4603      	mov	r3, r0
 800db06:	2b00      	cmp	r3, #0
 800db08:	d003      	beq.n	800db12 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800db0a:	6978      	ldr	r0, [r7, #20]
 800db0c:	f7fd ff38 	bl	800b980 <pbuf_free>
          goto icmperr;
 800db10:	e061      	b.n	800dbd6 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f7fd ff34 	bl	800b980 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	607b      	str	r3, [r7, #4]
 800db1c:	e00f      	b.n	800db3e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800db1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800db20:	330e      	adds	r3, #14
 800db22:	4619      	mov	r1, r3
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f7fd fea5 	bl	800b874 <pbuf_remove_header>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d006      	beq.n	800db3e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800db30:	4b2e      	ldr	r3, [pc, #184]	@ (800dbec <icmp_input+0x1f8>)
 800db32:	22c7      	movs	r2, #199	@ 0xc7
 800db34:	4930      	ldr	r1, [pc, #192]	@ (800dbf8 <icmp_input+0x204>)
 800db36:	482f      	ldr	r0, [pc, #188]	@ (800dbf4 <icmp_input+0x200>)
 800db38:	f001 fed8 	bl	800f8ec <iprintf>
          goto icmperr;
 800db3c:	e04b      	b.n	800dbd6 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	685b      	ldr	r3, [r3, #4]
 800db42:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800db44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800db46:	4619      	mov	r1, r3
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f7fd fe83 	bl	800b854 <pbuf_add_header>
 800db4e:	4603      	mov	r3, r0
 800db50:	2b00      	cmp	r3, #0
 800db52:	d12b      	bne.n	800dbac <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800db5a:	69fb      	ldr	r3, [r7, #28]
 800db5c:	681a      	ldr	r2, [r3, #0]
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800db62:	4b20      	ldr	r3, [pc, #128]	@ (800dbe4 <icmp_input+0x1f0>)
 800db64:	691a      	ldr	r2, [r3, #16]
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800db6a:	693b      	ldr	r3, [r7, #16]
 800db6c:	2200      	movs	r2, #0
 800db6e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	2200      	movs	r2, #0
 800db74:	709a      	strb	r2, [r3, #2]
 800db76:	2200      	movs	r2, #0
 800db78:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	22ff      	movs	r2, #255	@ 0xff
 800db7e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2200      	movs	r2, #0
 800db84:	729a      	strb	r2, [r3, #10]
 800db86:	2200      	movs	r2, #0
 800db88:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	9302      	str	r3, [sp, #8]
 800db8e:	2301      	movs	r3, #1
 800db90:	9301      	str	r3, [sp, #4]
 800db92:	2300      	movs	r3, #0
 800db94:	9300      	str	r3, [sp, #0]
 800db96:	23ff      	movs	r3, #255	@ 0xff
 800db98:	2200      	movs	r2, #0
 800db9a:	69f9      	ldr	r1, [r7, #28]
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f000 fa6b 	bl	800e078 <ip4_output_if>
 800dba2:	4603      	mov	r3, r0
 800dba4:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800dba6:	e001      	b.n	800dbac <icmp_input+0x1b8>
      break;
 800dba8:	bf00      	nop
 800dbaa:	e000      	b.n	800dbae <icmp_input+0x1ba>
      break;
 800dbac:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f7fd fee6 	bl	800b980 <pbuf_free>
  return;
 800dbb4:	e013      	b.n	800dbde <icmp_input+0x1ea>
    goto lenerr;
 800dbb6:	bf00      	nop
 800dbb8:	e002      	b.n	800dbc0 <icmp_input+0x1cc>
    goto lenerr;
 800dbba:	bf00      	nop
 800dbbc:	e000      	b.n	800dbc0 <icmp_input+0x1cc>
        goto lenerr;
 800dbbe:	bf00      	nop
lenerr:
  pbuf_free(p);
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f7fd fedd 	bl	800b980 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dbc6:	e00a      	b.n	800dbde <icmp_input+0x1ea>
        goto icmperr;
 800dbc8:	bf00      	nop
 800dbca:	e004      	b.n	800dbd6 <icmp_input+0x1e2>
        goto icmperr;
 800dbcc:	bf00      	nop
 800dbce:	e002      	b.n	800dbd6 <icmp_input+0x1e2>
          goto icmperr;
 800dbd0:	bf00      	nop
 800dbd2:	e000      	b.n	800dbd6 <icmp_input+0x1e2>
          goto icmperr;
 800dbd4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f7fd fed2 	bl	800b980 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dbdc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800dbde:	3728      	adds	r7, #40	@ 0x28
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}
 800dbe4:	20009c9c 	.word	0x20009c9c
 800dbe8:	20009cb0 	.word	0x20009cb0
 800dbec:	08012364 	.word	0x08012364
 800dbf0:	0801239c 	.word	0x0801239c
 800dbf4:	080123d4 	.word	0x080123d4
 800dbf8:	080123fc 	.word	0x080123fc

0800dbfc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800dbfc:	b580      	push	{r7, lr}
 800dbfe:	b082      	sub	sp, #8
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	460b      	mov	r3, r1
 800dc06:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800dc08:	78fb      	ldrb	r3, [r7, #3]
 800dc0a:	461a      	mov	r2, r3
 800dc0c:	2103      	movs	r1, #3
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 f814 	bl	800dc3c <icmp_send_response>
}
 800dc14:	bf00      	nop
 800dc16:	3708      	adds	r7, #8
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}

0800dc1c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
 800dc24:	460b      	mov	r3, r1
 800dc26:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800dc28:	78fb      	ldrb	r3, [r7, #3]
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	210b      	movs	r1, #11
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f804 	bl	800dc3c <icmp_send_response>
}
 800dc34:	bf00      	nop
 800dc36:	3708      	adds	r7, #8
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b08c      	sub	sp, #48	@ 0x30
 800dc40:	af04      	add	r7, sp, #16
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	460b      	mov	r3, r1
 800dc46:	70fb      	strb	r3, [r7, #3]
 800dc48:	4613      	mov	r3, r2
 800dc4a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800dc4c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800dc50:	2124      	movs	r1, #36	@ 0x24
 800dc52:	2022      	movs	r0, #34	@ 0x22
 800dc54:	f7fd fbb2 	bl	800b3bc <pbuf_alloc>
 800dc58:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800dc5a:	69fb      	ldr	r3, [r7, #28]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d04c      	beq.n	800dcfa <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800dc60:	69fb      	ldr	r3, [r7, #28]
 800dc62:	895b      	ldrh	r3, [r3, #10]
 800dc64:	2b23      	cmp	r3, #35	@ 0x23
 800dc66:	d806      	bhi.n	800dc76 <icmp_send_response+0x3a>
 800dc68:	4b26      	ldr	r3, [pc, #152]	@ (800dd04 <icmp_send_response+0xc8>)
 800dc6a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800dc6e:	4926      	ldr	r1, [pc, #152]	@ (800dd08 <icmp_send_response+0xcc>)
 800dc70:	4826      	ldr	r0, [pc, #152]	@ (800dd0c <icmp_send_response+0xd0>)
 800dc72:	f001 fe3b 	bl	800f8ec <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	685b      	ldr	r3, [r3, #4]
 800dc7a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800dc7c:	69fb      	ldr	r3, [r7, #28]
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	78fa      	ldrb	r2, [r7, #3]
 800dc86:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800dc88:	697b      	ldr	r3, [r7, #20]
 800dc8a:	78ba      	ldrb	r2, [r7, #2]
 800dc8c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	2200      	movs	r2, #0
 800dc92:	711a      	strb	r2, [r3, #4]
 800dc94:	2200      	movs	r2, #0
 800dc96:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	719a      	strb	r2, [r3, #6]
 800dc9e:	2200      	movs	r2, #0
 800dca0:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800dca2:	69fb      	ldr	r3, [r7, #28]
 800dca4:	685b      	ldr	r3, [r3, #4]
 800dca6:	f103 0008 	add.w	r0, r3, #8
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	221c      	movs	r2, #28
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	f001 fef6 	bl	800faa2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800dcb6:	69bb      	ldr	r3, [r7, #24]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800dcbc:	f107 030c 	add.w	r3, r7, #12
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f000 f825 	bl	800dd10 <ip4_route>
 800dcc6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800dcc8:	693b      	ldr	r3, [r7, #16]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d011      	beq.n	800dcf2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	709a      	strb	r2, [r3, #2]
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800dcd8:	f107 020c 	add.w	r2, r7, #12
 800dcdc:	693b      	ldr	r3, [r7, #16]
 800dcde:	9302      	str	r3, [sp, #8]
 800dce0:	2301      	movs	r3, #1
 800dce2:	9301      	str	r3, [sp, #4]
 800dce4:	2300      	movs	r3, #0
 800dce6:	9300      	str	r3, [sp, #0]
 800dce8:	23ff      	movs	r3, #255	@ 0xff
 800dcea:	2100      	movs	r1, #0
 800dcec:	69f8      	ldr	r0, [r7, #28]
 800dcee:	f000 f9c3 	bl	800e078 <ip4_output_if>
  }
  pbuf_free(q);
 800dcf2:	69f8      	ldr	r0, [r7, #28]
 800dcf4:	f7fd fe44 	bl	800b980 <pbuf_free>
 800dcf8:	e000      	b.n	800dcfc <icmp_send_response+0xc0>
    return;
 800dcfa:	bf00      	nop
}
 800dcfc:	3720      	adds	r7, #32
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}
 800dd02:	bf00      	nop
 800dd04:	08012364 	.word	0x08012364
 800dd08:	08012430 	.word	0x08012430
 800dd0c:	080123d4 	.word	0x080123d4

0800dd10 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800dd10:	b480      	push	{r7}
 800dd12:	b085      	sub	sp, #20
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800dd18:	4b33      	ldr	r3, [pc, #204]	@ (800dde8 <ip4_route+0xd8>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	60fb      	str	r3, [r7, #12]
 800dd1e:	e036      	b.n	800dd8e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800dd26:	f003 0301 	and.w	r3, r3, #1
 800dd2a:	b2db      	uxtb	r3, r3
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d02b      	beq.n	800dd88 <ip4_route+0x78>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800dd36:	089b      	lsrs	r3, r3, #2
 800dd38:	f003 0301 	and.w	r3, r3, #1
 800dd3c:	b2db      	uxtb	r3, r3
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d022      	beq.n	800dd88 <ip4_route+0x78>
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	3304      	adds	r3, #4
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d01d      	beq.n	800dd88 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681a      	ldr	r2, [r3, #0]
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	3304      	adds	r3, #4
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	405a      	eors	r2, r3
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	3308      	adds	r3, #8
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	4013      	ands	r3, r2
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d101      	bne.n	800dd68 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	e038      	b.n	800ddda <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800dd6e:	f003 0302 	and.w	r3, r3, #2
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d108      	bne.n	800dd88 <ip4_route+0x78>
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681a      	ldr	r2, [r3, #0]
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	330c      	adds	r3, #12
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d101      	bne.n	800dd88 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	e028      	b.n	800ddda <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	60fb      	str	r3, [r7, #12]
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d1c5      	bne.n	800dd20 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800dd94:	4b15      	ldr	r3, [pc, #84]	@ (800ddec <ip4_route+0xdc>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d01a      	beq.n	800ddd2 <ip4_route+0xc2>
 800dd9c:	4b13      	ldr	r3, [pc, #76]	@ (800ddec <ip4_route+0xdc>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800dda4:	f003 0301 	and.w	r3, r3, #1
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d012      	beq.n	800ddd2 <ip4_route+0xc2>
 800ddac:	4b0f      	ldr	r3, [pc, #60]	@ (800ddec <ip4_route+0xdc>)
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ddb4:	f003 0304 	and.w	r3, r3, #4
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00a      	beq.n	800ddd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800ddbc:	4b0b      	ldr	r3, [pc, #44]	@ (800ddec <ip4_route+0xdc>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	3304      	adds	r3, #4
 800ddc2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d004      	beq.n	800ddd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	b2db      	uxtb	r3, r3
 800ddce:	2b7f      	cmp	r3, #127	@ 0x7f
 800ddd0:	d101      	bne.n	800ddd6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	e001      	b.n	800ddda <ip4_route+0xca>
  }

  return netif_default;
 800ddd6:	4b05      	ldr	r3, [pc, #20]	@ (800ddec <ip4_route+0xdc>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3714      	adds	r7, #20
 800ddde:	46bd      	mov	sp, r7
 800dde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde4:	4770      	bx	lr
 800dde6:	bf00      	nop
 800dde8:	2000ceb0 	.word	0x2000ceb0
 800ddec:	2000ceb4 	.word	0x2000ceb4

0800ddf0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b082      	sub	sp, #8
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ddfe:	f003 0301 	and.w	r3, r3, #1
 800de02:	b2db      	uxtb	r3, r3
 800de04:	2b00      	cmp	r3, #0
 800de06:	d016      	beq.n	800de36 <ip4_input_accept+0x46>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	3304      	adds	r3, #4
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d011      	beq.n	800de36 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800de12:	4b0b      	ldr	r3, [pc, #44]	@ (800de40 <ip4_input_accept+0x50>)
 800de14:	695a      	ldr	r2, [r3, #20]
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	3304      	adds	r3, #4
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d008      	beq.n	800de32 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800de20:	4b07      	ldr	r3, [pc, #28]	@ (800de40 <ip4_input_accept+0x50>)
 800de22:	695b      	ldr	r3, [r3, #20]
 800de24:	6879      	ldr	r1, [r7, #4]
 800de26:	4618      	mov	r0, r3
 800de28:	f000 f9fe 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800de2c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d001      	beq.n	800de36 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800de32:	2301      	movs	r3, #1
 800de34:	e000      	b.n	800de38 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800de36:	2300      	movs	r3, #0
}
 800de38:	4618      	mov	r0, r3
 800de3a:	3708      	adds	r7, #8
 800de3c:	46bd      	mov	sp, r7
 800de3e:	bd80      	pop	{r7, pc}
 800de40:	20009c9c 	.word	0x20009c9c

0800de44 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b086      	sub	sp, #24
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	091b      	lsrs	r3, r3, #4
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	2b04      	cmp	r3, #4
 800de5e:	d004      	beq.n	800de6a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800de60:	6878      	ldr	r0, [r7, #4]
 800de62:	f7fd fd8d 	bl	800b980 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800de66:	2300      	movs	r3, #0
 800de68:	e0fd      	b.n	800e066 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800de6a:	697b      	ldr	r3, [r7, #20]
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	f003 030f 	and.w	r3, r3, #15
 800de72:	b2db      	uxtb	r3, r3
 800de74:	009b      	lsls	r3, r3, #2
 800de76:	b2db      	uxtb	r3, r3
 800de78:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800de7a:	697b      	ldr	r3, [r7, #20]
 800de7c:	885b      	ldrh	r3, [r3, #2]
 800de7e:	b29b      	uxth	r3, r3
 800de80:	4618      	mov	r0, r3
 800de82:	f7fc f9ed 	bl	800a260 <lwip_htons>
 800de86:	4603      	mov	r3, r0
 800de88:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	891b      	ldrh	r3, [r3, #8]
 800de8e:	89ba      	ldrh	r2, [r7, #12]
 800de90:	429a      	cmp	r2, r3
 800de92:	d204      	bcs.n	800de9e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800de94:	89bb      	ldrh	r3, [r7, #12]
 800de96:	4619      	mov	r1, r3
 800de98:	6878      	ldr	r0, [r7, #4]
 800de9a:	f7fd fbeb 	bl	800b674 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	895b      	ldrh	r3, [r3, #10]
 800dea2:	89fa      	ldrh	r2, [r7, #14]
 800dea4:	429a      	cmp	r2, r3
 800dea6:	d807      	bhi.n	800deb8 <ip4_input+0x74>
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	891b      	ldrh	r3, [r3, #8]
 800deac:	89ba      	ldrh	r2, [r7, #12]
 800deae:	429a      	cmp	r2, r3
 800deb0:	d802      	bhi.n	800deb8 <ip4_input+0x74>
 800deb2:	89fb      	ldrh	r3, [r7, #14]
 800deb4:	2b13      	cmp	r3, #19
 800deb6:	d804      	bhi.n	800dec2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7fd fd61 	bl	800b980 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800debe:	2300      	movs	r3, #0
 800dec0:	e0d1      	b.n	800e066 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800dec2:	697b      	ldr	r3, [r7, #20]
 800dec4:	691b      	ldr	r3, [r3, #16]
 800dec6:	4a6a      	ldr	r2, [pc, #424]	@ (800e070 <ip4_input+0x22c>)
 800dec8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	68db      	ldr	r3, [r3, #12]
 800dece:	4a68      	ldr	r2, [pc, #416]	@ (800e070 <ip4_input+0x22c>)
 800ded0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800ded2:	4b67      	ldr	r3, [pc, #412]	@ (800e070 <ip4_input+0x22c>)
 800ded4:	695b      	ldr	r3, [r3, #20]
 800ded6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800deda:	2be0      	cmp	r3, #224	@ 0xe0
 800dedc:	d112      	bne.n	800df04 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800dee4:	f003 0301 	and.w	r3, r3, #1
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	2b00      	cmp	r3, #0
 800deec:	d007      	beq.n	800defe <ip4_input+0xba>
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	3304      	adds	r3, #4
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d002      	beq.n	800defe <ip4_input+0xba>
      netif = inp;
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	613b      	str	r3, [r7, #16]
 800defc:	e02a      	b.n	800df54 <ip4_input+0x110>
    } else {
      netif = NULL;
 800defe:	2300      	movs	r3, #0
 800df00:	613b      	str	r3, [r7, #16]
 800df02:	e027      	b.n	800df54 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800df04:	6838      	ldr	r0, [r7, #0]
 800df06:	f7ff ff73 	bl	800ddf0 <ip4_input_accept>
 800df0a:	4603      	mov	r3, r0
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d002      	beq.n	800df16 <ip4_input+0xd2>
      netif = inp;
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	613b      	str	r3, [r7, #16]
 800df14:	e01e      	b.n	800df54 <ip4_input+0x110>
    } else {
      netif = NULL;
 800df16:	2300      	movs	r3, #0
 800df18:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800df1a:	4b55      	ldr	r3, [pc, #340]	@ (800e070 <ip4_input+0x22c>)
 800df1c:	695b      	ldr	r3, [r3, #20]
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	2b7f      	cmp	r3, #127	@ 0x7f
 800df22:	d017      	beq.n	800df54 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800df24:	4b53      	ldr	r3, [pc, #332]	@ (800e074 <ip4_input+0x230>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	613b      	str	r3, [r7, #16]
 800df2a:	e00e      	b.n	800df4a <ip4_input+0x106>
          if (netif == inp) {
 800df2c:	693a      	ldr	r2, [r7, #16]
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	429a      	cmp	r2, r3
 800df32:	d006      	beq.n	800df42 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800df34:	6938      	ldr	r0, [r7, #16]
 800df36:	f7ff ff5b 	bl	800ddf0 <ip4_input_accept>
 800df3a:	4603      	mov	r3, r0
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d108      	bne.n	800df52 <ip4_input+0x10e>
 800df40:	e000      	b.n	800df44 <ip4_input+0x100>
            continue;
 800df42:	bf00      	nop
        NETIF_FOREACH(netif) {
 800df44:	693b      	ldr	r3, [r7, #16]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	613b      	str	r3, [r7, #16]
 800df4a:	693b      	ldr	r3, [r7, #16]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d1ed      	bne.n	800df2c <ip4_input+0xe8>
 800df50:	e000      	b.n	800df54 <ip4_input+0x110>
            break;
 800df52:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df54:	4b46      	ldr	r3, [pc, #280]	@ (800e070 <ip4_input+0x22c>)
 800df56:	691b      	ldr	r3, [r3, #16]
 800df58:	6839      	ldr	r1, [r7, #0]
 800df5a:	4618      	mov	r0, r3
 800df5c:	f000 f964 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800df60:	4603      	mov	r3, r0
 800df62:	2b00      	cmp	r3, #0
 800df64:	d105      	bne.n	800df72 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800df66:	4b42      	ldr	r3, [pc, #264]	@ (800e070 <ip4_input+0x22c>)
 800df68:	691b      	ldr	r3, [r3, #16]
 800df6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800df6e:	2be0      	cmp	r3, #224	@ 0xe0
 800df70:	d104      	bne.n	800df7c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f7fd fd04 	bl	800b980 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800df78:	2300      	movs	r3, #0
 800df7a:	e074      	b.n	800e066 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d104      	bne.n	800df8c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800df82:	6878      	ldr	r0, [r7, #4]
 800df84:	f7fd fcfc 	bl	800b980 <pbuf_free>
    return ERR_OK;
 800df88:	2300      	movs	r3, #0
 800df8a:	e06c      	b.n	800e066 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	88db      	ldrh	r3, [r3, #6]
 800df90:	b29b      	uxth	r3, r3
 800df92:	461a      	mov	r2, r3
 800df94:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800df98:	4013      	ands	r3, r2
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d00b      	beq.n	800dfb6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f000 fdc6 	bl	800eb30 <ip4_reass>
 800dfa4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d101      	bne.n	800dfb0 <ip4_input+0x16c>
      return ERR_OK;
 800dfac:	2300      	movs	r3, #0
 800dfae:	e05a      	b.n	800e066 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	685b      	ldr	r3, [r3, #4]
 800dfb4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800dfb6:	4a2e      	ldr	r2, [pc, #184]	@ (800e070 <ip4_input+0x22c>)
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800dfbc:	4a2c      	ldr	r2, [pc, #176]	@ (800e070 <ip4_input+0x22c>)
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800dfc2:	4a2b      	ldr	r2, [pc, #172]	@ (800e070 <ip4_input+0x22c>)
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	781b      	ldrb	r3, [r3, #0]
 800dfcc:	f003 030f 	and.w	r3, r3, #15
 800dfd0:	b2db      	uxtb	r3, r3
 800dfd2:	009b      	lsls	r3, r3, #2
 800dfd4:	b2db      	uxtb	r3, r3
 800dfd6:	461a      	mov	r2, r3
 800dfd8:	4b25      	ldr	r3, [pc, #148]	@ (800e070 <ip4_input+0x22c>)
 800dfda:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800dfdc:	89fb      	ldrh	r3, [r7, #14]
 800dfde:	4619      	mov	r1, r3
 800dfe0:	6878      	ldr	r0, [r7, #4]
 800dfe2:	f7fd fc47 	bl	800b874 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	7a5b      	ldrb	r3, [r3, #9]
 800dfea:	2b01      	cmp	r3, #1
 800dfec:	d006      	beq.n	800dffc <ip4_input+0x1b8>
 800dfee:	2b11      	cmp	r3, #17
 800dff0:	d109      	bne.n	800e006 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800dff2:	6839      	ldr	r1, [r7, #0]
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f7fe f975 	bl	800c2e4 <udp_input>
        break;
 800dffa:	e021      	b.n	800e040 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800dffc:	6839      	ldr	r1, [r7, #0]
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f7ff fcf8 	bl	800d9f4 <icmp_input>
        break;
 800e004:	e01c      	b.n	800e040 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e006:	4b1a      	ldr	r3, [pc, #104]	@ (800e070 <ip4_input+0x22c>)
 800e008:	695b      	ldr	r3, [r3, #20]
 800e00a:	6939      	ldr	r1, [r7, #16]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f000 f90b 	bl	800e228 <ip4_addr_isbroadcast_u32>
 800e012:	4603      	mov	r3, r0
 800e014:	2b00      	cmp	r3, #0
 800e016:	d10f      	bne.n	800e038 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e018:	4b15      	ldr	r3, [pc, #84]	@ (800e070 <ip4_input+0x22c>)
 800e01a:	695b      	ldr	r3, [r3, #20]
 800e01c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e020:	2be0      	cmp	r3, #224	@ 0xe0
 800e022:	d009      	beq.n	800e038 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800e024:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e028:	4619      	mov	r1, r3
 800e02a:	6878      	ldr	r0, [r7, #4]
 800e02c:	f7fd fc95 	bl	800b95a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e030:	2102      	movs	r1, #2
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f7ff fde2 	bl	800dbfc <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f7fd fca1 	bl	800b980 <pbuf_free>
        break;
 800e03e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e040:	4b0b      	ldr	r3, [pc, #44]	@ (800e070 <ip4_input+0x22c>)
 800e042:	2200      	movs	r2, #0
 800e044:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e046:	4b0a      	ldr	r3, [pc, #40]	@ (800e070 <ip4_input+0x22c>)
 800e048:	2200      	movs	r2, #0
 800e04a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800e04c:	4b08      	ldr	r3, [pc, #32]	@ (800e070 <ip4_input+0x22c>)
 800e04e:	2200      	movs	r2, #0
 800e050:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e052:	4b07      	ldr	r3, [pc, #28]	@ (800e070 <ip4_input+0x22c>)
 800e054:	2200      	movs	r2, #0
 800e056:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e058:	4b05      	ldr	r3, [pc, #20]	@ (800e070 <ip4_input+0x22c>)
 800e05a:	2200      	movs	r2, #0
 800e05c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e05e:	4b04      	ldr	r3, [pc, #16]	@ (800e070 <ip4_input+0x22c>)
 800e060:	2200      	movs	r2, #0
 800e062:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800e064:	2300      	movs	r3, #0
}
 800e066:	4618      	mov	r0, r3
 800e068:	3718      	adds	r7, #24
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}
 800e06e:	bf00      	nop
 800e070:	20009c9c 	.word	0x20009c9c
 800e074:	2000ceb0 	.word	0x2000ceb0

0800e078 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08a      	sub	sp, #40	@ 0x28
 800e07c:	af04      	add	r7, sp, #16
 800e07e:	60f8      	str	r0, [r7, #12]
 800e080:	60b9      	str	r1, [r7, #8]
 800e082:	607a      	str	r2, [r7, #4]
 800e084:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d009      	beq.n	800e0a4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800e090:	68bb      	ldr	r3, [r7, #8]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d003      	beq.n	800e09e <ip4_output_if+0x26>
 800e096:	68bb      	ldr	r3, [r7, #8]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d102      	bne.n	800e0a4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800e09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0a0:	3304      	adds	r3, #4
 800e0a2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e0a4:	78fa      	ldrb	r2, [r7, #3]
 800e0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0a8:	9302      	str	r3, [sp, #8]
 800e0aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e0ae:	9301      	str	r3, [sp, #4]
 800e0b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e0b4:	9300      	str	r3, [sp, #0]
 800e0b6:	4613      	mov	r3, r2
 800e0b8:	687a      	ldr	r2, [r7, #4]
 800e0ba:	6979      	ldr	r1, [r7, #20]
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f000 f805 	bl	800e0cc <ip4_output_if_src>
 800e0c2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3718      	adds	r7, #24
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}

0800e0cc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b088      	sub	sp, #32
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	60f8      	str	r0, [r7, #12]
 800e0d4:	60b9      	str	r1, [r7, #8]
 800e0d6:	607a      	str	r2, [r7, #4]
 800e0d8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	7b9b      	ldrb	r3, [r3, #14]
 800e0de:	2b01      	cmp	r3, #1
 800e0e0:	d006      	beq.n	800e0f0 <ip4_output_if_src+0x24>
 800e0e2:	4b4b      	ldr	r3, [pc, #300]	@ (800e210 <ip4_output_if_src+0x144>)
 800e0e4:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800e0e8:	494a      	ldr	r1, [pc, #296]	@ (800e214 <ip4_output_if_src+0x148>)
 800e0ea:	484b      	ldr	r0, [pc, #300]	@ (800e218 <ip4_output_if_src+0x14c>)
 800e0ec:	f001 fbfe 	bl	800f8ec <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d060      	beq.n	800e1b8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800e0f6:	2314      	movs	r3, #20
 800e0f8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800e0fa:	2114      	movs	r1, #20
 800e0fc:	68f8      	ldr	r0, [r7, #12]
 800e0fe:	f7fd fba9 	bl	800b854 <pbuf_add_header>
 800e102:	4603      	mov	r3, r0
 800e104:	2b00      	cmp	r3, #0
 800e106:	d002      	beq.n	800e10e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e108:	f06f 0301 	mvn.w	r3, #1
 800e10c:	e07c      	b.n	800e208 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	895b      	ldrh	r3, [r3, #10]
 800e118:	2b13      	cmp	r3, #19
 800e11a:	d806      	bhi.n	800e12a <ip4_output_if_src+0x5e>
 800e11c:	4b3c      	ldr	r3, [pc, #240]	@ (800e210 <ip4_output_if_src+0x144>)
 800e11e:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800e122:	493e      	ldr	r1, [pc, #248]	@ (800e21c <ip4_output_if_src+0x150>)
 800e124:	483c      	ldr	r0, [pc, #240]	@ (800e218 <ip4_output_if_src+0x14c>)
 800e126:	f001 fbe1 	bl	800f8ec <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800e12a:	69fb      	ldr	r3, [r7, #28]
 800e12c:	78fa      	ldrb	r2, [r7, #3]
 800e12e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800e130:	69fb      	ldr	r3, [r7, #28]
 800e132:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800e136:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	681a      	ldr	r2, [r3, #0]
 800e13c:	69fb      	ldr	r3, [r7, #28]
 800e13e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e140:	8b7b      	ldrh	r3, [r7, #26]
 800e142:	089b      	lsrs	r3, r3, #2
 800e144:	b29b      	uxth	r3, r3
 800e146:	b2db      	uxtb	r3, r3
 800e148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e14c:	b2da      	uxtb	r2, r3
 800e14e:	69fb      	ldr	r3, [r7, #28]
 800e150:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e158:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	891b      	ldrh	r3, [r3, #8]
 800e15e:	4618      	mov	r0, r3
 800e160:	f7fc f87e 	bl	800a260 <lwip_htons>
 800e164:	4603      	mov	r3, r0
 800e166:	461a      	mov	r2, r3
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e16c:	69fb      	ldr	r3, [r7, #28]
 800e16e:	2200      	movs	r2, #0
 800e170:	719a      	strb	r2, [r3, #6]
 800e172:	2200      	movs	r2, #0
 800e174:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e176:	4b2a      	ldr	r3, [pc, #168]	@ (800e220 <ip4_output_if_src+0x154>)
 800e178:	881b      	ldrh	r3, [r3, #0]
 800e17a:	4618      	mov	r0, r3
 800e17c:	f7fc f870 	bl	800a260 <lwip_htons>
 800e180:	4603      	mov	r3, r0
 800e182:	461a      	mov	r2, r3
 800e184:	69fb      	ldr	r3, [r7, #28]
 800e186:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e188:	4b25      	ldr	r3, [pc, #148]	@ (800e220 <ip4_output_if_src+0x154>)
 800e18a:	881b      	ldrh	r3, [r3, #0]
 800e18c:	3301      	adds	r3, #1
 800e18e:	b29a      	uxth	r2, r3
 800e190:	4b23      	ldr	r3, [pc, #140]	@ (800e220 <ip4_output_if_src+0x154>)
 800e192:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800e194:	68bb      	ldr	r3, [r7, #8]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d104      	bne.n	800e1a4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e19a:	4b22      	ldr	r3, [pc, #136]	@ (800e224 <ip4_output_if_src+0x158>)
 800e19c:	681a      	ldr	r2, [r3, #0]
 800e19e:	69fb      	ldr	r3, [r7, #28]
 800e1a0:	60da      	str	r2, [r3, #12]
 800e1a2:	e003      	b.n	800e1ac <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e1a4:	68bb      	ldr	r3, [r7, #8]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	69fb      	ldr	r3, [r7, #28]
 800e1aa:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	729a      	strb	r2, [r3, #10]
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	72da      	strb	r2, [r3, #11]
 800e1b6:	e00f      	b.n	800e1d8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	895b      	ldrh	r3, [r3, #10]
 800e1bc:	2b13      	cmp	r3, #19
 800e1be:	d802      	bhi.n	800e1c6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e1c0:	f06f 0301 	mvn.w	r3, #1
 800e1c4:	e020      	b.n	800e208 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	685b      	ldr	r3, [r3, #4]
 800e1ca:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e1cc:	69fb      	ldr	r3, [r7, #28]
 800e1ce:	691b      	ldr	r3, [r3, #16]
 800e1d0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800e1d2:	f107 0314 	add.w	r3, r7, #20
 800e1d6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00c      	beq.n	800e1fa <ip4_output_if_src+0x12e>
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	891a      	ldrh	r2, [r3, #8]
 800e1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d906      	bls.n	800e1fa <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e1f0:	68f8      	ldr	r0, [r7, #12]
 800e1f2:	f000 fe91 	bl	800ef18 <ip4_frag>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	e006      	b.n	800e208 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800e1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1fc:	695b      	ldr	r3, [r3, #20]
 800e1fe:	687a      	ldr	r2, [r7, #4]
 800e200:	68f9      	ldr	r1, [r7, #12]
 800e202:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e204:	4798      	blx	r3
 800e206:	4603      	mov	r3, r0
}
 800e208:	4618      	mov	r0, r3
 800e20a:	3720      	adds	r7, #32
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	0801245c 	.word	0x0801245c
 800e214:	08012490 	.word	0x08012490
 800e218:	0801249c 	.word	0x0801249c
 800e21c:	080124c4 	.word	0x080124c4
 800e220:	2000cfba 	.word	0x2000cfba
 800e224:	08012938 	.word	0x08012938

0800e228 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800e228:	b480      	push	{r7}
 800e22a:	b085      	sub	sp, #20
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23c:	d002      	beq.n	800e244 <ip4_addr_isbroadcast_u32+0x1c>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d101      	bne.n	800e248 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800e244:	2301      	movs	r3, #1
 800e246:	e02a      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e24e:	f003 0302 	and.w	r3, r3, #2
 800e252:	2b00      	cmp	r3, #0
 800e254:	d101      	bne.n	800e25a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800e256:	2300      	movs	r3, #0
 800e258:	e021      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	3304      	adds	r3, #4
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	687a      	ldr	r2, [r7, #4]
 800e262:	429a      	cmp	r2, r3
 800e264:	d101      	bne.n	800e26a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800e266:	2300      	movs	r3, #0
 800e268:	e019      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e26a:	68fa      	ldr	r2, [r7, #12]
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	3304      	adds	r3, #4
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	405a      	eors	r2, r3
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	3308      	adds	r3, #8
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4013      	ands	r3, r2
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d10d      	bne.n	800e29c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e280:	683b      	ldr	r3, [r7, #0]
 800e282:	3308      	adds	r3, #8
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	43da      	mvns	r2, r3
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	3308      	adds	r3, #8
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e294:	429a      	cmp	r2, r3
 800e296:	d101      	bne.n	800e29c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800e298:	2301      	movs	r3, #1
 800e29a:	e000      	b.n	800e29e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800e29c:	2300      	movs	r3, #0
  }
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3714      	adds	r7, #20
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a8:	4770      	bx	lr

0800e2aa <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 800e2aa:	b580      	push	{r7, lr}
 800e2ac:	b084      	sub	sp, #16
 800e2ae:	af00      	add	r7, sp, #0
 800e2b0:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 800e2b2:	f107 030c 	add.w	r3, r7, #12
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f000 f80b 	bl	800e2d4 <ip4addr_aton>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d001      	beq.n	800e2c8 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	e001      	b.n	800e2cc <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 800e2c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3710      	adds	r7, #16
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	b08a      	sub	sp, #40	@ 0x28
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	6078      	str	r0, [r7, #4]
 800e2dc:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 800e2de:	f107 030c 	add.w	r3, r7, #12
 800e2e2:	61fb      	str	r3, [r7, #28]

  c = *cp;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	781b      	ldrb	r3, [r3, #0]
 800e2e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 800e2ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	4a89      	ldr	r2, [pc, #548]	@ (800e518 <ip4addr_aton+0x244>)
 800e2f4:	4413      	add	r3, r2
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	f003 0304 	and.w	r3, r3, #4
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d101      	bne.n	800e304 <ip4addr_aton+0x30>
      return 0;
 800e300:	2300      	movs	r3, #0
 800e302:	e105      	b.n	800e510 <ip4addr_aton+0x23c>
    }
    val = 0;
 800e304:	2300      	movs	r3, #0
 800e306:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 800e308:	230a      	movs	r3, #10
 800e30a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 800e30e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e312:	2b30      	cmp	r3, #48	@ 0x30
 800e314:	d11c      	bne.n	800e350 <ip4addr_aton+0x7c>
      c = *++cp;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	3301      	adds	r3, #1
 800e31a:	607b      	str	r3, [r7, #4]
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 800e324:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e328:	2b78      	cmp	r3, #120	@ 0x78
 800e32a:	d003      	beq.n	800e334 <ip4addr_aton+0x60>
 800e32c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e330:	2b58      	cmp	r3, #88	@ 0x58
 800e332:	d10a      	bne.n	800e34a <ip4addr_aton+0x76>
        base = 16;
 800e334:	2310      	movs	r3, #16
 800e336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	3301      	adds	r3, #1
 800e33e:	607b      	str	r3, [r7, #4]
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e348:	e002      	b.n	800e350 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 800e34a:	2308      	movs	r3, #8
 800e34c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 800e350:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e354:	3301      	adds	r3, #1
 800e356:	4a70      	ldr	r2, [pc, #448]	@ (800e518 <ip4addr_aton+0x244>)
 800e358:	4413      	add	r3, r2
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	f003 0304 	and.w	r3, r3, #4
 800e360:	2b00      	cmp	r3, #0
 800e362:	d011      	beq.n	800e388 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 800e364:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e36a:	fb03 f202 	mul.w	r2, r3, r2
 800e36e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e372:	4413      	add	r3, r2
 800e374:	3b30      	subs	r3, #48	@ 0x30
 800e376:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	3301      	adds	r3, #1
 800e37c:	607b      	str	r3, [r7, #4]
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e386:	e7e3      	b.n	800e350 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 800e388:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e38c:	2b10      	cmp	r3, #16
 800e38e:	d127      	bne.n	800e3e0 <ip4addr_aton+0x10c>
 800e390:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e394:	3301      	adds	r3, #1
 800e396:	4a60      	ldr	r2, [pc, #384]	@ (800e518 <ip4addr_aton+0x244>)
 800e398:	4413      	add	r3, r2
 800e39a:	781b      	ldrb	r3, [r3, #0]
 800e39c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d01d      	beq.n	800e3e0 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 800e3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3a6:	011b      	lsls	r3, r3, #4
 800e3a8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800e3ac:	f102 010a 	add.w	r1, r2, #10
 800e3b0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800e3b4:	3201      	adds	r2, #1
 800e3b6:	4858      	ldr	r0, [pc, #352]	@ (800e518 <ip4addr_aton+0x244>)
 800e3b8:	4402      	add	r2, r0
 800e3ba:	7812      	ldrb	r2, [r2, #0]
 800e3bc:	f002 0203 	and.w	r2, r2, #3
 800e3c0:	2a02      	cmp	r2, #2
 800e3c2:	d101      	bne.n	800e3c8 <ip4addr_aton+0xf4>
 800e3c4:	2261      	movs	r2, #97	@ 0x61
 800e3c6:	e000      	b.n	800e3ca <ip4addr_aton+0xf6>
 800e3c8:	2241      	movs	r2, #65	@ 0x41
 800e3ca:	1a8a      	subs	r2, r1, r2
 800e3cc:	4313      	orrs	r3, r2
 800e3ce:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	607b      	str	r3, [r7, #4]
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	781b      	ldrb	r3, [r3, #0]
 800e3da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 800e3de:	e7b7      	b.n	800e350 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 800e3e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e3e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e3e6:	d114      	bne.n	800e412 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 800e3e8:	f107 030c 	add.w	r3, r7, #12
 800e3ec:	330c      	adds	r3, #12
 800e3ee:	69fa      	ldr	r2, [r7, #28]
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d301      	bcc.n	800e3f8 <ip4addr_aton+0x124>
        return 0;
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	e08b      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 800e3f8:	69fb      	ldr	r3, [r7, #28]
 800e3fa:	1d1a      	adds	r2, r3, #4
 800e3fc:	61fa      	str	r2, [r7, #28]
 800e3fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e400:	601a      	str	r2, [r3, #0]
      c = *++cp;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	3301      	adds	r3, #1
 800e406:	607b      	str	r3, [r7, #4]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 800e410:	e76c      	b.n	800e2ec <ip4addr_aton+0x18>
    } else {
      break;
 800e412:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 800e414:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d00b      	beq.n	800e434 <ip4addr_aton+0x160>
 800e41c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e420:	3301      	adds	r3, #1
 800e422:	4a3d      	ldr	r2, [pc, #244]	@ (800e518 <ip4addr_aton+0x244>)
 800e424:	4413      	add	r3, r2
 800e426:	781b      	ldrb	r3, [r3, #0]
 800e428:	f003 0308 	and.w	r3, r3, #8
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d101      	bne.n	800e434 <ip4addr_aton+0x160>
    return 0;
 800e430:	2300      	movs	r3, #0
 800e432:	e06d      	b.n	800e510 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 800e434:	f107 030c 	add.w	r3, r7, #12
 800e438:	69fa      	ldr	r2, [r7, #28]
 800e43a:	1ad3      	subs	r3, r2, r3
 800e43c:	109b      	asrs	r3, r3, #2
 800e43e:	3301      	adds	r3, #1
 800e440:	2b04      	cmp	r3, #4
 800e442:	d853      	bhi.n	800e4ec <ip4addr_aton+0x218>
 800e444:	a201      	add	r2, pc, #4	@ (adr r2, 800e44c <ip4addr_aton+0x178>)
 800e446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e44a:	bf00      	nop
 800e44c:	0800e461 	.word	0x0800e461
 800e450:	0800e4fb 	.word	0x0800e4fb
 800e454:	0800e465 	.word	0x0800e465
 800e458:	0800e487 	.word	0x0800e487
 800e45c:	0800e4b5 	.word	0x0800e4b5

    case 0:
      return 0;       /* initial nondigit */
 800e460:	2300      	movs	r3, #0
 800e462:	e055      	b.n	800e510 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 800e464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e46a:	d301      	bcc.n	800e470 <ip4addr_aton+0x19c>
        return 0;
 800e46c:	2300      	movs	r3, #0
 800e46e:	e04f      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2bff      	cmp	r3, #255	@ 0xff
 800e474:	d901      	bls.n	800e47a <ip4addr_aton+0x1a6>
        return 0;
 800e476:	2300      	movs	r3, #0
 800e478:	e04a      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	061b      	lsls	r3, r3, #24
 800e47e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e480:	4313      	orrs	r3, r2
 800e482:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e484:	e03a      	b.n	800e4fc <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 800e486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e48c:	d301      	bcc.n	800e492 <ip4addr_aton+0x1be>
        return 0;
 800e48e:	2300      	movs	r3, #0
 800e490:	e03e      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2bff      	cmp	r3, #255	@ 0xff
 800e496:	d802      	bhi.n	800e49e <ip4addr_aton+0x1ca>
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	2bff      	cmp	r3, #255	@ 0xff
 800e49c:	d901      	bls.n	800e4a2 <ip4addr_aton+0x1ce>
        return 0;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	e036      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	061a      	lsls	r2, r3, #24
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	041b      	lsls	r3, r3, #16
 800e4aa:	4313      	orrs	r3, r2
 800e4ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4ae:	4313      	orrs	r3, r2
 800e4b0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e4b2:	e023      	b.n	800e4fc <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 800e4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4b6:	2bff      	cmp	r3, #255	@ 0xff
 800e4b8:	d901      	bls.n	800e4be <ip4addr_aton+0x1ea>
        return 0;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	e028      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2bff      	cmp	r3, #255	@ 0xff
 800e4c2:	d805      	bhi.n	800e4d0 <ip4addr_aton+0x1fc>
 800e4c4:	693b      	ldr	r3, [r7, #16]
 800e4c6:	2bff      	cmp	r3, #255	@ 0xff
 800e4c8:	d802      	bhi.n	800e4d0 <ip4addr_aton+0x1fc>
 800e4ca:	697b      	ldr	r3, [r7, #20]
 800e4cc:	2bff      	cmp	r3, #255	@ 0xff
 800e4ce:	d901      	bls.n	800e4d4 <ip4addr_aton+0x200>
        return 0;
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	e01d      	b.n	800e510 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	061a      	lsls	r2, r3, #24
 800e4d8:	693b      	ldr	r3, [r7, #16]
 800e4da:	041b      	lsls	r3, r3, #16
 800e4dc:	431a      	orrs	r2, r3
 800e4de:	697b      	ldr	r3, [r7, #20]
 800e4e0:	021b      	lsls	r3, r3, #8
 800e4e2:	4313      	orrs	r3, r2
 800e4e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4e6:	4313      	orrs	r3, r2
 800e4e8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e4ea:	e007      	b.n	800e4fc <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 800e4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800e51c <ip4addr_aton+0x248>)
 800e4ee:	22f9      	movs	r2, #249	@ 0xf9
 800e4f0:	490b      	ldr	r1, [pc, #44]	@ (800e520 <ip4addr_aton+0x24c>)
 800e4f2:	480c      	ldr	r0, [pc, #48]	@ (800e524 <ip4addr_aton+0x250>)
 800e4f4:	f001 f9fa 	bl	800f8ec <iprintf>
      break;
 800e4f8:	e000      	b.n	800e4fc <ip4addr_aton+0x228>
      break;
 800e4fa:	bf00      	nop
  }
  if (addr) {
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d005      	beq.n	800e50e <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 800e502:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e504:	f7fb fec1 	bl	800a28a <lwip_htonl>
 800e508:	4602      	mov	r2, r0
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	601a      	str	r2, [r3, #0]
  }
  return 1;
 800e50e:	2301      	movs	r3, #1
}
 800e510:	4618      	mov	r0, r3
 800e512:	3728      	adds	r7, #40	@ 0x28
 800e514:	46bd      	mov	sp, r7
 800e516:	bd80      	pop	{r7, pc}
 800e518:	080129c3 	.word	0x080129c3
 800e51c:	080124f4 	.word	0x080124f4
 800e520:	08012530 	.word	0x08012530
 800e524:	0801253c 	.word	0x0801253c

0800e528 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b084      	sub	sp, #16
 800e52c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800e52e:	2300      	movs	r3, #0
 800e530:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800e532:	4b12      	ldr	r3, [pc, #72]	@ (800e57c <ip_reass_tmr+0x54>)
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800e538:	e018      	b.n	800e56c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	7fdb      	ldrb	r3, [r3, #31]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d00b      	beq.n	800e55a <ip_reass_tmr+0x32>
      r->timer--;
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	7fdb      	ldrb	r3, [r3, #31]
 800e546:	3b01      	subs	r3, #1
 800e548:	b2da      	uxtb	r2, r3
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	60fb      	str	r3, [r7, #12]
 800e558:	e008      	b.n	800e56c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800e564:	68b9      	ldr	r1, [r7, #8]
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 f80a 	bl	800e580 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d1e3      	bne.n	800e53a <ip_reass_tmr+0x12>
    }
  }
}
 800e572:	bf00      	nop
 800e574:	bf00      	nop
 800e576:	3710      	adds	r7, #16
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}
 800e57c:	2000cfbc 	.word	0x2000cfbc

0800e580 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b088      	sub	sp, #32
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800e58a:	2300      	movs	r3, #0
 800e58c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e58e:	683a      	ldr	r2, [r7, #0]
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	429a      	cmp	r2, r3
 800e594:	d105      	bne.n	800e5a2 <ip_reass_free_complete_datagram+0x22>
 800e596:	4b45      	ldr	r3, [pc, #276]	@ (800e6ac <ip_reass_free_complete_datagram+0x12c>)
 800e598:	22ab      	movs	r2, #171	@ 0xab
 800e59a:	4945      	ldr	r1, [pc, #276]	@ (800e6b0 <ip_reass_free_complete_datagram+0x130>)
 800e59c:	4845      	ldr	r0, [pc, #276]	@ (800e6b4 <ip_reass_free_complete_datagram+0x134>)
 800e59e:	f001 f9a5 	bl	800f8ec <iprintf>
  if (prev != NULL) {
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d00a      	beq.n	800e5be <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	429a      	cmp	r2, r3
 800e5b0:	d005      	beq.n	800e5be <ip_reass_free_complete_datagram+0x3e>
 800e5b2:	4b3e      	ldr	r3, [pc, #248]	@ (800e6ac <ip_reass_free_complete_datagram+0x12c>)
 800e5b4:	22ad      	movs	r2, #173	@ 0xad
 800e5b6:	4940      	ldr	r1, [pc, #256]	@ (800e6b8 <ip_reass_free_complete_datagram+0x138>)
 800e5b8:	483e      	ldr	r0, [pc, #248]	@ (800e6b4 <ip_reass_free_complete_datagram+0x134>)
 800e5ba:	f001 f997 	bl	800f8ec <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	685b      	ldr	r3, [r3, #4]
 800e5c2:	685b      	ldr	r3, [r3, #4]
 800e5c4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	889b      	ldrh	r3, [r3, #4]
 800e5ca:	b29b      	uxth	r3, r3
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d12a      	bne.n	800e626 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	685b      	ldr	r3, [r3, #4]
 800e5d4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	681a      	ldr	r2, [r3, #0]
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	6858      	ldr	r0, [r3, #4]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	3308      	adds	r3, #8
 800e5e6:	2214      	movs	r2, #20
 800e5e8:	4619      	mov	r1, r3
 800e5ea:	f001 fa5a 	bl	800faa2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800e5ee:	2101      	movs	r1, #1
 800e5f0:	69b8      	ldr	r0, [r7, #24]
 800e5f2:	f7ff fb13 	bl	800dc1c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800e5f6:	69b8      	ldr	r0, [r7, #24]
 800e5f8:	f7fd fa50 	bl	800ba9c <pbuf_clen>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e600:	8bfa      	ldrh	r2, [r7, #30]
 800e602:	8a7b      	ldrh	r3, [r7, #18]
 800e604:	4413      	add	r3, r2
 800e606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e60a:	db05      	blt.n	800e618 <ip_reass_free_complete_datagram+0x98>
 800e60c:	4b27      	ldr	r3, [pc, #156]	@ (800e6ac <ip_reass_free_complete_datagram+0x12c>)
 800e60e:	22bc      	movs	r2, #188	@ 0xbc
 800e610:	492a      	ldr	r1, [pc, #168]	@ (800e6bc <ip_reass_free_complete_datagram+0x13c>)
 800e612:	4828      	ldr	r0, [pc, #160]	@ (800e6b4 <ip_reass_free_complete_datagram+0x134>)
 800e614:	f001 f96a 	bl	800f8ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800e618:	8bfa      	ldrh	r2, [r7, #30]
 800e61a:	8a7b      	ldrh	r3, [r7, #18]
 800e61c:	4413      	add	r3, r2
 800e61e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800e620:	69b8      	ldr	r0, [r7, #24]
 800e622:	f7fd f9ad 	bl	800b980 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	685b      	ldr	r3, [r3, #4]
 800e62a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800e62c:	e01f      	b.n	800e66e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800e62e:	69bb      	ldr	r3, [r7, #24]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	617b      	str	r3, [r7, #20]
    pcur = p;
 800e634:	69bb      	ldr	r3, [r7, #24]
 800e636:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800e638:	697b      	ldr	r3, [r7, #20]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800e63e:	68f8      	ldr	r0, [r7, #12]
 800e640:	f7fd fa2c 	bl	800ba9c <pbuf_clen>
 800e644:	4603      	mov	r3, r0
 800e646:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e648:	8bfa      	ldrh	r2, [r7, #30]
 800e64a:	8a7b      	ldrh	r3, [r7, #18]
 800e64c:	4413      	add	r3, r2
 800e64e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e652:	db05      	blt.n	800e660 <ip_reass_free_complete_datagram+0xe0>
 800e654:	4b15      	ldr	r3, [pc, #84]	@ (800e6ac <ip_reass_free_complete_datagram+0x12c>)
 800e656:	22cc      	movs	r2, #204	@ 0xcc
 800e658:	4918      	ldr	r1, [pc, #96]	@ (800e6bc <ip_reass_free_complete_datagram+0x13c>)
 800e65a:	4816      	ldr	r0, [pc, #88]	@ (800e6b4 <ip_reass_free_complete_datagram+0x134>)
 800e65c:	f001 f946 	bl	800f8ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800e660:	8bfa      	ldrh	r2, [r7, #30]
 800e662:	8a7b      	ldrh	r3, [r7, #18]
 800e664:	4413      	add	r3, r2
 800e666:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800e668:	68f8      	ldr	r0, [r7, #12]
 800e66a:	f7fd f989 	bl	800b980 <pbuf_free>
  while (p != NULL) {
 800e66e:	69bb      	ldr	r3, [r7, #24]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d1dc      	bne.n	800e62e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800e674:	6839      	ldr	r1, [r7, #0]
 800e676:	6878      	ldr	r0, [r7, #4]
 800e678:	f000 f8c2 	bl	800e800 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800e67c:	4b10      	ldr	r3, [pc, #64]	@ (800e6c0 <ip_reass_free_complete_datagram+0x140>)
 800e67e:	881b      	ldrh	r3, [r3, #0]
 800e680:	8bfa      	ldrh	r2, [r7, #30]
 800e682:	429a      	cmp	r2, r3
 800e684:	d905      	bls.n	800e692 <ip_reass_free_complete_datagram+0x112>
 800e686:	4b09      	ldr	r3, [pc, #36]	@ (800e6ac <ip_reass_free_complete_datagram+0x12c>)
 800e688:	22d2      	movs	r2, #210	@ 0xd2
 800e68a:	490e      	ldr	r1, [pc, #56]	@ (800e6c4 <ip_reass_free_complete_datagram+0x144>)
 800e68c:	4809      	ldr	r0, [pc, #36]	@ (800e6b4 <ip_reass_free_complete_datagram+0x134>)
 800e68e:	f001 f92d 	bl	800f8ec <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800e692:	4b0b      	ldr	r3, [pc, #44]	@ (800e6c0 <ip_reass_free_complete_datagram+0x140>)
 800e694:	881a      	ldrh	r2, [r3, #0]
 800e696:	8bfb      	ldrh	r3, [r7, #30]
 800e698:	1ad3      	subs	r3, r2, r3
 800e69a:	b29a      	uxth	r2, r3
 800e69c:	4b08      	ldr	r3, [pc, #32]	@ (800e6c0 <ip_reass_free_complete_datagram+0x140>)
 800e69e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800e6a0:	8bfb      	ldrh	r3, [r7, #30]
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3720      	adds	r7, #32
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}
 800e6aa:	bf00      	nop
 800e6ac:	08012564 	.word	0x08012564
 800e6b0:	080125a0 	.word	0x080125a0
 800e6b4:	080125ac 	.word	0x080125ac
 800e6b8:	080125d4 	.word	0x080125d4
 800e6bc:	080125e8 	.word	0x080125e8
 800e6c0:	2000cfc0 	.word	0x2000cfc0
 800e6c4:	08012608 	.word	0x08012608

0800e6c8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b08a      	sub	sp, #40	@ 0x28
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800e6e6:	4b28      	ldr	r3, [pc, #160]	@ (800e788 <ip_reass_remove_oldest_datagram+0xc0>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800e6ec:	e030      	b.n	800e750 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800e6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f0:	695a      	ldr	r2, [r3, #20]
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	68db      	ldr	r3, [r3, #12]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d10c      	bne.n	800e714 <ip_reass_remove_oldest_datagram+0x4c>
 800e6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6fc:	699a      	ldr	r2, [r3, #24]
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	691b      	ldr	r3, [r3, #16]
 800e702:	429a      	cmp	r2, r3
 800e704:	d106      	bne.n	800e714 <ip_reass_remove_oldest_datagram+0x4c>
 800e706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e708:	899a      	ldrh	r2, [r3, #12]
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	889b      	ldrh	r3, [r3, #4]
 800e70e:	b29b      	uxth	r3, r3
 800e710:	429a      	cmp	r2, r3
 800e712:	d014      	beq.n	800e73e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800e714:	693b      	ldr	r3, [r7, #16]
 800e716:	3301      	adds	r3, #1
 800e718:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800e71a:	6a3b      	ldr	r3, [r7, #32]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d104      	bne.n	800e72a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800e720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e722:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e724:	69fb      	ldr	r3, [r7, #28]
 800e726:	61bb      	str	r3, [r7, #24]
 800e728:	e009      	b.n	800e73e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800e72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e72c:	7fda      	ldrb	r2, [r3, #31]
 800e72e:	6a3b      	ldr	r3, [r7, #32]
 800e730:	7fdb      	ldrb	r3, [r3, #31]
 800e732:	429a      	cmp	r2, r3
 800e734:	d803      	bhi.n	800e73e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800e736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e738:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800e73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d001      	beq.n	800e74a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800e746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e748:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800e74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800e750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e752:	2b00      	cmp	r3, #0
 800e754:	d1cb      	bne.n	800e6ee <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800e756:	6a3b      	ldr	r3, [r7, #32]
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d008      	beq.n	800e76e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800e75c:	69b9      	ldr	r1, [r7, #24]
 800e75e:	6a38      	ldr	r0, [r7, #32]
 800e760:	f7ff ff0e 	bl	800e580 <ip_reass_free_complete_datagram>
 800e764:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800e766:	697a      	ldr	r2, [r7, #20]
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	4413      	add	r3, r2
 800e76c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800e76e:	697a      	ldr	r2, [r7, #20]
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	429a      	cmp	r2, r3
 800e774:	da02      	bge.n	800e77c <ip_reass_remove_oldest_datagram+0xb4>
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	2b01      	cmp	r3, #1
 800e77a:	dcac      	bgt.n	800e6d6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800e77c:	697b      	ldr	r3, [r7, #20]
}
 800e77e:	4618      	mov	r0, r3
 800e780:	3728      	adds	r7, #40	@ 0x28
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}
 800e786:	bf00      	nop
 800e788:	2000cfbc 	.word	0x2000cfbc

0800e78c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b084      	sub	sp, #16
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
 800e794:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e796:	2001      	movs	r0, #1
 800e798:	f7fc fa38 	bl	800ac0c <memp_malloc>
 800e79c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d110      	bne.n	800e7c6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800e7a4:	6839      	ldr	r1, [r7, #0]
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f7ff ff8e 	bl	800e6c8 <ip_reass_remove_oldest_datagram>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	4293      	cmp	r3, r2
 800e7b2:	dc03      	bgt.n	800e7bc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800e7b4:	2001      	movs	r0, #1
 800e7b6:	f7fc fa29 	bl	800ac0c <memp_malloc>
 800e7ba:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d101      	bne.n	800e7c6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	e016      	b.n	800e7f4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800e7c6:	2220      	movs	r2, #32
 800e7c8:	2100      	movs	r1, #0
 800e7ca:	68f8      	ldr	r0, [r7, #12]
 800e7cc:	f001 f8f3 	bl	800f9b6 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	220f      	movs	r2, #15
 800e7d4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800e7d6:	4b09      	ldr	r3, [pc, #36]	@ (800e7fc <ip_reass_enqueue_new_datagram+0x70>)
 800e7d8:	681a      	ldr	r2, [r3, #0]
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800e7de:	4a07      	ldr	r2, [pc, #28]	@ (800e7fc <ip_reass_enqueue_new_datagram+0x70>)
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	3308      	adds	r3, #8
 800e7e8:	2214      	movs	r2, #20
 800e7ea:	6879      	ldr	r1, [r7, #4]
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f001 f958 	bl	800faa2 <memcpy>
  return ipr;
 800e7f2:	68fb      	ldr	r3, [r7, #12]
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3710      	adds	r7, #16
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}
 800e7fc:	2000cfbc 	.word	0x2000cfbc

0800e800 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b082      	sub	sp, #8
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
 800e808:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800e80a:	4b10      	ldr	r3, [pc, #64]	@ (800e84c <ip_reass_dequeue_datagram+0x4c>)
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	687a      	ldr	r2, [r7, #4]
 800e810:	429a      	cmp	r2, r3
 800e812:	d104      	bne.n	800e81e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	4a0c      	ldr	r2, [pc, #48]	@ (800e84c <ip_reass_dequeue_datagram+0x4c>)
 800e81a:	6013      	str	r3, [r2, #0]
 800e81c:	e00d      	b.n	800e83a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d106      	bne.n	800e832 <ip_reass_dequeue_datagram+0x32>
 800e824:	4b0a      	ldr	r3, [pc, #40]	@ (800e850 <ip_reass_dequeue_datagram+0x50>)
 800e826:	f240 1245 	movw	r2, #325	@ 0x145
 800e82a:	490a      	ldr	r1, [pc, #40]	@ (800e854 <ip_reass_dequeue_datagram+0x54>)
 800e82c:	480a      	ldr	r0, [pc, #40]	@ (800e858 <ip_reass_dequeue_datagram+0x58>)
 800e82e:	f001 f85d 	bl	800f8ec <iprintf>
    prev->next = ipr->next;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681a      	ldr	r2, [r3, #0]
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800e83a:	6879      	ldr	r1, [r7, #4]
 800e83c:	2001      	movs	r0, #1
 800e83e:	f7fc fa5b 	bl	800acf8 <memp_free>
}
 800e842:	bf00      	nop
 800e844:	3708      	adds	r7, #8
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}
 800e84a:	bf00      	nop
 800e84c:	2000cfbc 	.word	0x2000cfbc
 800e850:	08012564 	.word	0x08012564
 800e854:	0801262c 	.word	0x0801262c
 800e858:	080125ac 	.word	0x080125ac

0800e85c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b08c      	sub	sp, #48	@ 0x30
 800e860:	af00      	add	r7, sp, #0
 800e862:	60f8      	str	r0, [r7, #12]
 800e864:	60b9      	str	r1, [r7, #8]
 800e866:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800e868:	2300      	movs	r3, #0
 800e86a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800e86c:	2301      	movs	r3, #1
 800e86e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800e870:	68bb      	ldr	r3, [r7, #8]
 800e872:	685b      	ldr	r3, [r3, #4]
 800e874:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800e876:	69fb      	ldr	r3, [r7, #28]
 800e878:	885b      	ldrh	r3, [r3, #2]
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	4618      	mov	r0, r3
 800e87e:	f7fb fcef 	bl	800a260 <lwip_htons>
 800e882:	4603      	mov	r3, r0
 800e884:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800e886:	69fb      	ldr	r3, [r7, #28]
 800e888:	781b      	ldrb	r3, [r3, #0]
 800e88a:	f003 030f 	and.w	r3, r3, #15
 800e88e:	b2db      	uxtb	r3, r3
 800e890:	009b      	lsls	r3, r3, #2
 800e892:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800e894:	7e7b      	ldrb	r3, [r7, #25]
 800e896:	b29b      	uxth	r3, r3
 800e898:	8b7a      	ldrh	r2, [r7, #26]
 800e89a:	429a      	cmp	r2, r3
 800e89c:	d202      	bcs.n	800e8a4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e89e:	f04f 33ff 	mov.w	r3, #4294967295
 800e8a2:	e135      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800e8a4:	7e7b      	ldrb	r3, [r7, #25]
 800e8a6:	b29b      	uxth	r3, r3
 800e8a8:	8b7a      	ldrh	r2, [r7, #26]
 800e8aa:	1ad3      	subs	r3, r2, r3
 800e8ac:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800e8ae:	69fb      	ldr	r3, [r7, #28]
 800e8b0:	88db      	ldrh	r3, [r3, #6]
 800e8b2:	b29b      	uxth	r3, r3
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f7fb fcd3 	bl	800a260 <lwip_htons>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	00db      	lsls	r3, r3, #3
 800e8c4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	685b      	ldr	r3, [r3, #4]
 800e8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800e8cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	701a      	strb	r2, [r3, #0]
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	705a      	strb	r2, [r3, #1]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	709a      	strb	r2, [r3, #2]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800e8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8e0:	8afa      	ldrh	r2, [r7, #22]
 800e8e2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800e8e4:	8afa      	ldrh	r2, [r7, #22]
 800e8e6:	8b7b      	ldrh	r3, [r7, #26]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	b29a      	uxth	r2, r3
 800e8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8ee:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800e8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f2:	88db      	ldrh	r3, [r3, #6]
 800e8f4:	b29b      	uxth	r3, r3
 800e8f6:	8afa      	ldrh	r2, [r7, #22]
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	d902      	bls.n	800e902 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e8fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e900:	e106      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	627b      	str	r3, [r7, #36]	@ 0x24
 800e908:	e068      	b.n	800e9dc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800e90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90c:	685b      	ldr	r3, [r3, #4]
 800e90e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800e910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e912:	889b      	ldrh	r3, [r3, #4]
 800e914:	b29a      	uxth	r2, r3
 800e916:	693b      	ldr	r3, [r7, #16]
 800e918:	889b      	ldrh	r3, [r3, #4]
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	429a      	cmp	r2, r3
 800e91e:	d235      	bcs.n	800e98c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800e920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e924:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800e926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d020      	beq.n	800e96e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800e92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e92e:	889b      	ldrh	r3, [r3, #4]
 800e930:	b29a      	uxth	r2, r3
 800e932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e934:	88db      	ldrh	r3, [r3, #6]
 800e936:	b29b      	uxth	r3, r3
 800e938:	429a      	cmp	r2, r3
 800e93a:	d307      	bcc.n	800e94c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800e93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93e:	88db      	ldrh	r3, [r3, #6]
 800e940:	b29a      	uxth	r2, r3
 800e942:	693b      	ldr	r3, [r7, #16]
 800e944:	889b      	ldrh	r3, [r3, #4]
 800e946:	b29b      	uxth	r3, r3
 800e948:	429a      	cmp	r2, r3
 800e94a:	d902      	bls.n	800e952 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e94c:	f04f 33ff 	mov.w	r3, #4294967295
 800e950:	e0de      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800e952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e954:	68ba      	ldr	r2, [r7, #8]
 800e956:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800e958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e95a:	88db      	ldrh	r3, [r3, #6]
 800e95c:	b29a      	uxth	r2, r3
 800e95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e960:	889b      	ldrh	r3, [r3, #4]
 800e962:	b29b      	uxth	r3, r3
 800e964:	429a      	cmp	r2, r3
 800e966:	d03d      	beq.n	800e9e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e968:	2300      	movs	r3, #0
 800e96a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800e96c:	e03a      	b.n	800e9e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800e96e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e970:	88db      	ldrh	r3, [r3, #6]
 800e972:	b29a      	uxth	r2, r3
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	889b      	ldrh	r3, [r3, #4]
 800e978:	b29b      	uxth	r3, r3
 800e97a:	429a      	cmp	r2, r3
 800e97c:	d902      	bls.n	800e984 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e97e:	f04f 33ff 	mov.w	r3, #4294967295
 800e982:	e0c5      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	68ba      	ldr	r2, [r7, #8]
 800e988:	605a      	str	r2, [r3, #4]
      break;
 800e98a:	e02b      	b.n	800e9e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800e98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e98e:	889b      	ldrh	r3, [r3, #4]
 800e990:	b29a      	uxth	r2, r3
 800e992:	693b      	ldr	r3, [r7, #16]
 800e994:	889b      	ldrh	r3, [r3, #4]
 800e996:	b29b      	uxth	r3, r3
 800e998:	429a      	cmp	r2, r3
 800e99a:	d102      	bne.n	800e9a2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e99c:	f04f 33ff 	mov.w	r3, #4294967295
 800e9a0:	e0b6      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800e9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a4:	889b      	ldrh	r3, [r3, #4]
 800e9a6:	b29a      	uxth	r2, r3
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	88db      	ldrh	r3, [r3, #6]
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	429a      	cmp	r2, r3
 800e9b0:	d202      	bcs.n	800e9b8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800e9b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e9b6:	e0ab      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800e9b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d009      	beq.n	800e9d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800e9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c0:	88db      	ldrh	r3, [r3, #6]
 800e9c2:	b29a      	uxth	r2, r3
 800e9c4:	693b      	ldr	r3, [r7, #16]
 800e9c6:	889b      	ldrh	r3, [r3, #4]
 800e9c8:	b29b      	uxth	r3, r3
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	d001      	beq.n	800e9d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800e9d8:	693b      	ldr	r3, [r7, #16]
 800e9da:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800e9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d193      	bne.n	800e90a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800e9e2:	e000      	b.n	800e9e6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800e9e4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800e9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d12d      	bne.n	800ea48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800e9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d01c      	beq.n	800ea2c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800e9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9f4:	88db      	ldrh	r3, [r3, #6]
 800e9f6:	b29a      	uxth	r2, r3
 800e9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9fa:	889b      	ldrh	r3, [r3, #4]
 800e9fc:	b29b      	uxth	r3, r3
 800e9fe:	429a      	cmp	r2, r3
 800ea00:	d906      	bls.n	800ea10 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800ea02:	4b45      	ldr	r3, [pc, #276]	@ (800eb18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ea04:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800ea08:	4944      	ldr	r1, [pc, #272]	@ (800eb1c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ea0a:	4845      	ldr	r0, [pc, #276]	@ (800eb20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ea0c:	f000 ff6e 	bl	800f8ec <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800ea10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea12:	68ba      	ldr	r2, [r7, #8]
 800ea14:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800ea16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea18:	88db      	ldrh	r3, [r3, #6]
 800ea1a:	b29a      	uxth	r2, r3
 800ea1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea1e:	889b      	ldrh	r3, [r3, #4]
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	429a      	cmp	r2, r3
 800ea24:	d010      	beq.n	800ea48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800ea26:	2300      	movs	r3, #0
 800ea28:	623b      	str	r3, [r7, #32]
 800ea2a:	e00d      	b.n	800ea48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d006      	beq.n	800ea42 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800ea34:	4b38      	ldr	r3, [pc, #224]	@ (800eb18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ea36:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800ea3a:	493a      	ldr	r1, [pc, #232]	@ (800eb24 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ea3c:	4838      	ldr	r0, [pc, #224]	@ (800eb20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ea3e:	f000 ff55 	bl	800f8ec <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	68ba      	ldr	r2, [r7, #8]
 800ea46:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d105      	bne.n	800ea5a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	7f9b      	ldrb	r3, [r3, #30]
 800ea52:	f003 0301 	and.w	r3, r3, #1
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d059      	beq.n	800eb0e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800ea5a:	6a3b      	ldr	r3, [r7, #32]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d04f      	beq.n	800eb00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	685b      	ldr	r3, [r3, #4]
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d006      	beq.n	800ea76 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	685b      	ldr	r3, [r3, #4]
 800ea6c:	685b      	ldr	r3, [r3, #4]
 800ea6e:	889b      	ldrh	r3, [r3, #4]
 800ea70:	b29b      	uxth	r3, r3
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d002      	beq.n	800ea7c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800ea76:	2300      	movs	r3, #0
 800ea78:	623b      	str	r3, [r7, #32]
 800ea7a:	e041      	b.n	800eb00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800ea7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800ea80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800ea86:	e012      	b.n	800eaae <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800ea88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8a:	685b      	ldr	r3, [r3, #4]
 800ea8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800ea8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea90:	88db      	ldrh	r3, [r3, #6]
 800ea92:	b29a      	uxth	r2, r3
 800ea94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea96:	889b      	ldrh	r3, [r3, #4]
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	429a      	cmp	r2, r3
 800ea9c:	d002      	beq.n	800eaa4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	623b      	str	r3, [r7, #32]
            break;
 800eaa2:	e007      	b.n	800eab4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800eaa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800eaa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800eaae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d1e9      	bne.n	800ea88 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800eab4:	6a3b      	ldr	r3, [r7, #32]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d022      	beq.n	800eb00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d106      	bne.n	800ead0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800eac2:	4b15      	ldr	r3, [pc, #84]	@ (800eb18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800eac4:	f240 12df 	movw	r2, #479	@ 0x1df
 800eac8:	4917      	ldr	r1, [pc, #92]	@ (800eb28 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800eaca:	4815      	ldr	r0, [pc, #84]	@ (800eb20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800eacc:	f000 ff0e 	bl	800f8ec <iprintf>
          LWIP_ASSERT("sanity check",
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	685b      	ldr	r3, [r3, #4]
 800ead4:	685b      	ldr	r3, [r3, #4]
 800ead6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ead8:	429a      	cmp	r2, r3
 800eada:	d106      	bne.n	800eaea <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800eadc:	4b0e      	ldr	r3, [pc, #56]	@ (800eb18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800eade:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800eae2:	4911      	ldr	r1, [pc, #68]	@ (800eb28 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800eae4:	480e      	ldr	r0, [pc, #56]	@ (800eb20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800eae6:	f000 ff01 	bl	800f8ec <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800eaea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d006      	beq.n	800eb00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800eaf2:	4b09      	ldr	r3, [pc, #36]	@ (800eb18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800eaf4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800eaf8:	490c      	ldr	r1, [pc, #48]	@ (800eb2c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800eafa:	4809      	ldr	r0, [pc, #36]	@ (800eb20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800eafc:	f000 fef6 	bl	800f8ec <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800eb00:	6a3b      	ldr	r3, [r7, #32]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	bf14      	ite	ne
 800eb06:	2301      	movne	r3, #1
 800eb08:	2300      	moveq	r3, #0
 800eb0a:	b2db      	uxtb	r3, r3
 800eb0c:	e000      	b.n	800eb10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800eb0e:	2300      	movs	r3, #0
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	3730      	adds	r7, #48	@ 0x30
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}
 800eb18:	08012564 	.word	0x08012564
 800eb1c:	08012648 	.word	0x08012648
 800eb20:	080125ac 	.word	0x080125ac
 800eb24:	08012668 	.word	0x08012668
 800eb28:	080126a0 	.word	0x080126a0
 800eb2c:	080126b0 	.word	0x080126b0

0800eb30 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b08e      	sub	sp, #56	@ 0x38
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	685b      	ldr	r3, [r3, #4]
 800eb3c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800eb3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb40:	781b      	ldrb	r3, [r3, #0]
 800eb42:	f003 030f 	and.w	r3, r3, #15
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	009b      	lsls	r3, r3, #2
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b14      	cmp	r3, #20
 800eb4e:	f040 8171 	bne.w	800ee34 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800eb52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb54:	88db      	ldrh	r3, [r3, #6]
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	4618      	mov	r0, r3
 800eb5a:	f7fb fb81 	bl	800a260 <lwip_htons>
 800eb5e:	4603      	mov	r3, r0
 800eb60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	00db      	lsls	r3, r3, #3
 800eb68:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800eb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb6c:	885b      	ldrh	r3, [r3, #2]
 800eb6e:	b29b      	uxth	r3, r3
 800eb70:	4618      	mov	r0, r3
 800eb72:	f7fb fb75 	bl	800a260 <lwip_htons>
 800eb76:	4603      	mov	r3, r0
 800eb78:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800eb7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	f003 030f 	and.w	r3, r3, #15
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	009b      	lsls	r3, r3, #2
 800eb86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800eb8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800eb8e:	b29b      	uxth	r3, r3
 800eb90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800eb92:	429a      	cmp	r2, r3
 800eb94:	f0c0 8150 	bcc.w	800ee38 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800eb98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800eb9c:	b29b      	uxth	r3, r3
 800eb9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800eba0:	1ad3      	subs	r3, r2, r3
 800eba2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800eba4:	6878      	ldr	r0, [r7, #4]
 800eba6:	f7fc ff79 	bl	800ba9c <pbuf_clen>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800ebae:	4b8c      	ldr	r3, [pc, #560]	@ (800ede0 <ip4_reass+0x2b0>)
 800ebb0:	881b      	ldrh	r3, [r3, #0]
 800ebb2:	461a      	mov	r2, r3
 800ebb4:	8c3b      	ldrh	r3, [r7, #32]
 800ebb6:	4413      	add	r3, r2
 800ebb8:	2b0a      	cmp	r3, #10
 800ebba:	dd10      	ble.n	800ebde <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ebbc:	8c3b      	ldrh	r3, [r7, #32]
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ebc2:	f7ff fd81 	bl	800e6c8 <ip_reass_remove_oldest_datagram>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	f000 8137 	beq.w	800ee3c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800ebce:	4b84      	ldr	r3, [pc, #528]	@ (800ede0 <ip4_reass+0x2b0>)
 800ebd0:	881b      	ldrh	r3, [r3, #0]
 800ebd2:	461a      	mov	r2, r3
 800ebd4:	8c3b      	ldrh	r3, [r7, #32]
 800ebd6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ebd8:	2b0a      	cmp	r3, #10
 800ebda:	f300 812f 	bgt.w	800ee3c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800ebde:	4b81      	ldr	r3, [pc, #516]	@ (800ede4 <ip4_reass+0x2b4>)
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ebe4:	e015      	b.n	800ec12 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800ebe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebe8:	695a      	ldr	r2, [r3, #20]
 800ebea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebec:	68db      	ldr	r3, [r3, #12]
 800ebee:	429a      	cmp	r2, r3
 800ebf0:	d10c      	bne.n	800ec0c <ip4_reass+0xdc>
 800ebf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebf4:	699a      	ldr	r2, [r3, #24]
 800ebf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebf8:	691b      	ldr	r3, [r3, #16]
 800ebfa:	429a      	cmp	r2, r3
 800ebfc:	d106      	bne.n	800ec0c <ip4_reass+0xdc>
 800ebfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec00:	899a      	ldrh	r2, [r3, #12]
 800ec02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec04:	889b      	ldrh	r3, [r3, #4]
 800ec06:	b29b      	uxth	r3, r3
 800ec08:	429a      	cmp	r2, r3
 800ec0a:	d006      	beq.n	800ec1a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800ec0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d1e6      	bne.n	800ebe6 <ip4_reass+0xb6>
 800ec18:	e000      	b.n	800ec1c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800ec1a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800ec1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d109      	bne.n	800ec36 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800ec22:	8c3b      	ldrh	r3, [r7, #32]
 800ec24:	4619      	mov	r1, r3
 800ec26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ec28:	f7ff fdb0 	bl	800e78c <ip_reass_enqueue_new_datagram>
 800ec2c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800ec2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d11c      	bne.n	800ec6e <ip4_reass+0x13e>
      goto nullreturn;
 800ec34:	e105      	b.n	800ee42 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ec36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec38:	88db      	ldrh	r3, [r3, #6]
 800ec3a:	b29b      	uxth	r3, r3
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	f7fb fb0f 	bl	800a260 <lwip_htons>
 800ec42:	4603      	mov	r3, r0
 800ec44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d110      	bne.n	800ec6e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800ec4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec4e:	89db      	ldrh	r3, [r3, #14]
 800ec50:	4618      	mov	r0, r3
 800ec52:	f7fb fb05 	bl	800a260 <lwip_htons>
 800ec56:	4603      	mov	r3, r0
 800ec58:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d006      	beq.n	800ec6e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800ec60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec62:	3308      	adds	r3, #8
 800ec64:	2214      	movs	r2, #20
 800ec66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f000 ff1a 	bl	800faa2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800ec6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec70:	88db      	ldrh	r3, [r3, #6]
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	f003 0320 	and.w	r3, r3, #32
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	bf0c      	ite	eq
 800ec7c:	2301      	moveq	r3, #1
 800ec7e:	2300      	movne	r3, #0
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800ec84:	69fb      	ldr	r3, [r7, #28]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d00e      	beq.n	800eca8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800ec8a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ec8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ec8e:	4413      	add	r3, r2
 800ec90:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800ec92:	8b7a      	ldrh	r2, [r7, #26]
 800ec94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ec96:	429a      	cmp	r2, r3
 800ec98:	f0c0 80a0 	bcc.w	800eddc <ip4_reass+0x2ac>
 800ec9c:	8b7b      	ldrh	r3, [r7, #26]
 800ec9e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800eca2:	4293      	cmp	r3, r2
 800eca4:	f200 809a 	bhi.w	800eddc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800eca8:	69fa      	ldr	r2, [r7, #28]
 800ecaa:	6879      	ldr	r1, [r7, #4]
 800ecac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ecae:	f7ff fdd5 	bl	800e85c <ip_reass_chain_frag_into_datagram_and_validate>
 800ecb2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800ecb4:	697b      	ldr	r3, [r7, #20]
 800ecb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecba:	f000 809b 	beq.w	800edf4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800ecbe:	4b48      	ldr	r3, [pc, #288]	@ (800ede0 <ip4_reass+0x2b0>)
 800ecc0:	881a      	ldrh	r2, [r3, #0]
 800ecc2:	8c3b      	ldrh	r3, [r7, #32]
 800ecc4:	4413      	add	r3, r2
 800ecc6:	b29a      	uxth	r2, r3
 800ecc8:	4b45      	ldr	r3, [pc, #276]	@ (800ede0 <ip4_reass+0x2b0>)
 800ecca:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800eccc:	69fb      	ldr	r3, [r7, #28]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d00d      	beq.n	800ecee <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800ecd2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ecd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ecd6:	4413      	add	r3, r2
 800ecd8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800ecda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecdc:	8a7a      	ldrh	r2, [r7, #18]
 800ecde:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800ece0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ece2:	7f9b      	ldrb	r3, [r3, #30]
 800ece4:	f043 0301 	orr.w	r3, r3, #1
 800ece8:	b2da      	uxtb	r2, r3
 800ecea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecec:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	2b01      	cmp	r3, #1
 800ecf2:	d171      	bne.n	800edd8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800ecf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecf6:	8b9b      	ldrh	r3, [r3, #28]
 800ecf8:	3314      	adds	r3, #20
 800ecfa:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800ecfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecfe:	685b      	ldr	r3, [r3, #4]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800ed06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed08:	685b      	ldr	r3, [r3, #4]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800ed0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed10:	3308      	adds	r3, #8
 800ed12:	2214      	movs	r2, #20
 800ed14:	4619      	mov	r1, r3
 800ed16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed18:	f000 fec3 	bl	800faa2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800ed1c:	8a3b      	ldrh	r3, [r7, #16]
 800ed1e:	4618      	mov	r0, r3
 800ed20:	f7fb fa9e 	bl	800a260 <lwip_htons>
 800ed24:	4603      	mov	r3, r0
 800ed26:	461a      	mov	r2, r3
 800ed28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed2a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800ed2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed2e:	2200      	movs	r2, #0
 800ed30:	719a      	strb	r2, [r3, #6]
 800ed32:	2200      	movs	r2, #0
 800ed34:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800ed36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed38:	2200      	movs	r2, #0
 800ed3a:	729a      	strb	r2, [r3, #10]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800ed40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed42:	685b      	ldr	r3, [r3, #4]
 800ed44:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800ed46:	e00d      	b.n	800ed64 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800ed48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800ed4e:	2114      	movs	r1, #20
 800ed50:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ed52:	f7fc fd8f 	bl	800b874 <pbuf_remove_header>
      pbuf_cat(p, r);
 800ed56:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f7fc fedf 	bl	800bb1c <pbuf_cat>
      r = iprh->next_pbuf;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800ed64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d1ee      	bne.n	800ed48 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800ed6a:	4b1e      	ldr	r3, [pc, #120]	@ (800ede4 <ip4_reass+0x2b4>)
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed70:	429a      	cmp	r2, r3
 800ed72:	d102      	bne.n	800ed7a <ip4_reass+0x24a>
      ipr_prev = NULL;
 800ed74:	2300      	movs	r3, #0
 800ed76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed78:	e010      	b.n	800ed9c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800ed7a:	4b1a      	ldr	r3, [pc, #104]	@ (800ede4 <ip4_reass+0x2b4>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed80:	e007      	b.n	800ed92 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800ed82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed88:	429a      	cmp	r2, r3
 800ed8a:	d006      	beq.n	800ed9a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800ed8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ed92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d1f4      	bne.n	800ed82 <ip4_reass+0x252>
 800ed98:	e000      	b.n	800ed9c <ip4_reass+0x26c>
          break;
 800ed9a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800ed9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ed9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800eda0:	f7ff fd2e 	bl	800e800 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f7fc fe79 	bl	800ba9c <pbuf_clen>
 800edaa:	4603      	mov	r3, r0
 800edac:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800edae:	4b0c      	ldr	r3, [pc, #48]	@ (800ede0 <ip4_reass+0x2b0>)
 800edb0:	881b      	ldrh	r3, [r3, #0]
 800edb2:	8c3a      	ldrh	r2, [r7, #32]
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d906      	bls.n	800edc6 <ip4_reass+0x296>
 800edb8:	4b0b      	ldr	r3, [pc, #44]	@ (800ede8 <ip4_reass+0x2b8>)
 800edba:	f240 229b 	movw	r2, #667	@ 0x29b
 800edbe:	490b      	ldr	r1, [pc, #44]	@ (800edec <ip4_reass+0x2bc>)
 800edc0:	480b      	ldr	r0, [pc, #44]	@ (800edf0 <ip4_reass+0x2c0>)
 800edc2:	f000 fd93 	bl	800f8ec <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800edc6:	4b06      	ldr	r3, [pc, #24]	@ (800ede0 <ip4_reass+0x2b0>)
 800edc8:	881a      	ldrh	r2, [r3, #0]
 800edca:	8c3b      	ldrh	r3, [r7, #32]
 800edcc:	1ad3      	subs	r3, r2, r3
 800edce:	b29a      	uxth	r2, r3
 800edd0:	4b03      	ldr	r3, [pc, #12]	@ (800ede0 <ip4_reass+0x2b0>)
 800edd2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	e038      	b.n	800ee4a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800edd8:	2300      	movs	r3, #0
 800edda:	e036      	b.n	800ee4a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800eddc:	bf00      	nop
 800edde:	e00a      	b.n	800edf6 <ip4_reass+0x2c6>
 800ede0:	2000cfc0 	.word	0x2000cfc0
 800ede4:	2000cfbc 	.word	0x2000cfbc
 800ede8:	08012564 	.word	0x08012564
 800edec:	080126d4 	.word	0x080126d4
 800edf0:	080125ac 	.word	0x080125ac
    goto nullreturn_ipr;
 800edf4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800edf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d106      	bne.n	800ee0a <ip4_reass+0x2da>
 800edfc:	4b15      	ldr	r3, [pc, #84]	@ (800ee54 <ip4_reass+0x324>)
 800edfe:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800ee02:	4915      	ldr	r1, [pc, #84]	@ (800ee58 <ip4_reass+0x328>)
 800ee04:	4815      	ldr	r0, [pc, #84]	@ (800ee5c <ip4_reass+0x32c>)
 800ee06:	f000 fd71 	bl	800f8ec <iprintf>
  if (ipr->p == NULL) {
 800ee0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee0c:	685b      	ldr	r3, [r3, #4]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d116      	bne.n	800ee40 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800ee12:	4b13      	ldr	r3, [pc, #76]	@ (800ee60 <ip4_reass+0x330>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee18:	429a      	cmp	r2, r3
 800ee1a:	d006      	beq.n	800ee2a <ip4_reass+0x2fa>
 800ee1c:	4b0d      	ldr	r3, [pc, #52]	@ (800ee54 <ip4_reass+0x324>)
 800ee1e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800ee22:	4910      	ldr	r1, [pc, #64]	@ (800ee64 <ip4_reass+0x334>)
 800ee24:	480d      	ldr	r0, [pc, #52]	@ (800ee5c <ip4_reass+0x32c>)
 800ee26:	f000 fd61 	bl	800f8ec <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800ee2a:	2100      	movs	r1, #0
 800ee2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ee2e:	f7ff fce7 	bl	800e800 <ip_reass_dequeue_datagram>
 800ee32:	e006      	b.n	800ee42 <ip4_reass+0x312>
    goto nullreturn;
 800ee34:	bf00      	nop
 800ee36:	e004      	b.n	800ee42 <ip4_reass+0x312>
    goto nullreturn;
 800ee38:	bf00      	nop
 800ee3a:	e002      	b.n	800ee42 <ip4_reass+0x312>
      goto nullreturn;
 800ee3c:	bf00      	nop
 800ee3e:	e000      	b.n	800ee42 <ip4_reass+0x312>
  }

nullreturn:
 800ee40:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800ee42:	6878      	ldr	r0, [r7, #4]
 800ee44:	f7fc fd9c 	bl	800b980 <pbuf_free>
  return NULL;
 800ee48:	2300      	movs	r3, #0
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3738      	adds	r7, #56	@ 0x38
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}
 800ee52:	bf00      	nop
 800ee54:	08012564 	.word	0x08012564
 800ee58:	080126f0 	.word	0x080126f0
 800ee5c:	080125ac 	.word	0x080125ac
 800ee60:	2000cfbc 	.word	0x2000cfbc
 800ee64:	080126fc 	.word	0x080126fc

0800ee68 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800ee6c:	2002      	movs	r0, #2
 800ee6e:	f7fb fecd 	bl	800ac0c <memp_malloc>
 800ee72:	4603      	mov	r3, r0
}
 800ee74:	4618      	mov	r0, r3
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b082      	sub	sp, #8
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d106      	bne.n	800ee94 <ip_frag_free_pbuf_custom_ref+0x1c>
 800ee86:	4b07      	ldr	r3, [pc, #28]	@ (800eea4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800ee88:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800ee8c:	4906      	ldr	r1, [pc, #24]	@ (800eea8 <ip_frag_free_pbuf_custom_ref+0x30>)
 800ee8e:	4807      	ldr	r0, [pc, #28]	@ (800eeac <ip_frag_free_pbuf_custom_ref+0x34>)
 800ee90:	f000 fd2c 	bl	800f8ec <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800ee94:	6879      	ldr	r1, [r7, #4]
 800ee96:	2002      	movs	r0, #2
 800ee98:	f7fb ff2e 	bl	800acf8 <memp_free>
}
 800ee9c:	bf00      	nop
 800ee9e:	3708      	adds	r7, #8
 800eea0:	46bd      	mov	sp, r7
 800eea2:	bd80      	pop	{r7, pc}
 800eea4:	08012564 	.word	0x08012564
 800eea8:	0801271c 	.word	0x0801271c
 800eeac:	080125ac 	.word	0x080125ac

0800eeb0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b084      	sub	sp, #16
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d106      	bne.n	800eed0 <ipfrag_free_pbuf_custom+0x20>
 800eec2:	4b11      	ldr	r3, [pc, #68]	@ (800ef08 <ipfrag_free_pbuf_custom+0x58>)
 800eec4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800eec8:	4910      	ldr	r1, [pc, #64]	@ (800ef0c <ipfrag_free_pbuf_custom+0x5c>)
 800eeca:	4811      	ldr	r0, [pc, #68]	@ (800ef10 <ipfrag_free_pbuf_custom+0x60>)
 800eecc:	f000 fd0e 	bl	800f8ec <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800eed0:	68fa      	ldr	r2, [r7, #12]
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d006      	beq.n	800eee6 <ipfrag_free_pbuf_custom+0x36>
 800eed8:	4b0b      	ldr	r3, [pc, #44]	@ (800ef08 <ipfrag_free_pbuf_custom+0x58>)
 800eeda:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800eede:	490d      	ldr	r1, [pc, #52]	@ (800ef14 <ipfrag_free_pbuf_custom+0x64>)
 800eee0:	480b      	ldr	r0, [pc, #44]	@ (800ef10 <ipfrag_free_pbuf_custom+0x60>)
 800eee2:	f000 fd03 	bl	800f8ec <iprintf>
  if (pcr->original != NULL) {
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	695b      	ldr	r3, [r3, #20]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d004      	beq.n	800eef8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	695b      	ldr	r3, [r3, #20]
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7fc fd44 	bl	800b980 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800eef8:	68f8      	ldr	r0, [r7, #12]
 800eefa:	f7ff ffbd 	bl	800ee78 <ip_frag_free_pbuf_custom_ref>
}
 800eefe:	bf00      	nop
 800ef00:	3710      	adds	r7, #16
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}
 800ef06:	bf00      	nop
 800ef08:	08012564 	.word	0x08012564
 800ef0c:	08012728 	.word	0x08012728
 800ef10:	080125ac 	.word	0x080125ac
 800ef14:	08012734 	.word	0x08012734

0800ef18 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b094      	sub	sp, #80	@ 0x50
 800ef1c:	af02      	add	r7, sp, #8
 800ef1e:	60f8      	str	r0, [r7, #12]
 800ef20:	60b9      	str	r1, [r7, #8]
 800ef22:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800ef24:	2300      	movs	r3, #0
 800ef26:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ef2e:	3b14      	subs	r3, #20
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	da00      	bge.n	800ef36 <ip4_frag+0x1e>
 800ef34:	3307      	adds	r3, #7
 800ef36:	10db      	asrs	r3, r3, #3
 800ef38:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800ef3a:	2314      	movs	r3, #20
 800ef3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800ef44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef46:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800ef48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	f003 030f 	and.w	r3, r3, #15
 800ef50:	b2db      	uxtb	r3, r3
 800ef52:	009b      	lsls	r3, r3, #2
 800ef54:	b2db      	uxtb	r3, r3
 800ef56:	2b14      	cmp	r3, #20
 800ef58:	d002      	beq.n	800ef60 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800ef5a:	f06f 0305 	mvn.w	r3, #5
 800ef5e:	e110      	b.n	800f182 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	895b      	ldrh	r3, [r3, #10]
 800ef64:	2b13      	cmp	r3, #19
 800ef66:	d809      	bhi.n	800ef7c <ip4_frag+0x64>
 800ef68:	4b88      	ldr	r3, [pc, #544]	@ (800f18c <ip4_frag+0x274>)
 800ef6a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800ef6e:	4988      	ldr	r1, [pc, #544]	@ (800f190 <ip4_frag+0x278>)
 800ef70:	4888      	ldr	r0, [pc, #544]	@ (800f194 <ip4_frag+0x27c>)
 800ef72:	f000 fcbb 	bl	800f8ec <iprintf>
 800ef76:	f06f 0305 	mvn.w	r3, #5
 800ef7a:	e102      	b.n	800f182 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800ef7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef7e:	88db      	ldrh	r3, [r3, #6]
 800ef80:	b29b      	uxth	r3, r3
 800ef82:	4618      	mov	r0, r3
 800ef84:	f7fb f96c 	bl	800a260 <lwip_htons>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800ef8c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ef8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ef92:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800ef96:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ef98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	891b      	ldrh	r3, [r3, #8]
 800efa2:	3b14      	subs	r3, #20
 800efa4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800efa8:	e0e1      	b.n	800f16e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800efaa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800efac:	00db      	lsls	r3, r3, #3
 800efae:	b29b      	uxth	r3, r3
 800efb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800efb4:	4293      	cmp	r3, r2
 800efb6:	bf28      	it	cs
 800efb8:	4613      	movcs	r3, r2
 800efba:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800efbc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800efc0:	2114      	movs	r1, #20
 800efc2:	200e      	movs	r0, #14
 800efc4:	f7fc f9fa 	bl	800b3bc <pbuf_alloc>
 800efc8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800efca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efcc:	2b00      	cmp	r3, #0
 800efce:	f000 80d5 	beq.w	800f17c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800efd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efd4:	895b      	ldrh	r3, [r3, #10]
 800efd6:	2b13      	cmp	r3, #19
 800efd8:	d806      	bhi.n	800efe8 <ip4_frag+0xd0>
 800efda:	4b6c      	ldr	r3, [pc, #432]	@ (800f18c <ip4_frag+0x274>)
 800efdc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800efe0:	496d      	ldr	r1, [pc, #436]	@ (800f198 <ip4_frag+0x280>)
 800efe2:	486c      	ldr	r0, [pc, #432]	@ (800f194 <ip4_frag+0x27c>)
 800efe4:	f000 fc82 	bl	800f8ec <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800efe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efea:	685b      	ldr	r3, [r3, #4]
 800efec:	2214      	movs	r2, #20
 800efee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800eff0:	4618      	mov	r0, r3
 800eff2:	f000 fd56 	bl	800faa2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800eff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eff8:	685b      	ldr	r3, [r3, #4]
 800effa:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800effc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800effe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800f002:	e064      	b.n	800f0ce <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	895a      	ldrh	r2, [r3, #10]
 800f008:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f00a:	1ad3      	subs	r3, r2, r3
 800f00c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	895b      	ldrh	r3, [r3, #10]
 800f012:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f014:	429a      	cmp	r2, r3
 800f016:	d906      	bls.n	800f026 <ip4_frag+0x10e>
 800f018:	4b5c      	ldr	r3, [pc, #368]	@ (800f18c <ip4_frag+0x274>)
 800f01a:	f240 322d 	movw	r2, #813	@ 0x32d
 800f01e:	495f      	ldr	r1, [pc, #380]	@ (800f19c <ip4_frag+0x284>)
 800f020:	485c      	ldr	r0, [pc, #368]	@ (800f194 <ip4_frag+0x27c>)
 800f022:	f000 fc63 	bl	800f8ec <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800f026:	8bfa      	ldrh	r2, [r7, #30]
 800f028:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f02c:	4293      	cmp	r3, r2
 800f02e:	bf28      	it	cs
 800f030:	4613      	movcs	r3, r2
 800f032:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800f036:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d105      	bne.n	800f04a <ip4_frag+0x132>
        poff = 0;
 800f03e:	2300      	movs	r3, #0
 800f040:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	60fb      	str	r3, [r7, #12]
        continue;
 800f048:	e041      	b.n	800f0ce <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800f04a:	f7ff ff0d 	bl	800ee68 <ip_frag_alloc_pbuf_custom_ref>
 800f04e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800f050:	69bb      	ldr	r3, [r7, #24]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d103      	bne.n	800f05e <ip4_frag+0x146>
        pbuf_free(rambuf);
 800f056:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f058:	f7fc fc92 	bl	800b980 <pbuf_free>
        goto memerr;
 800f05c:	e08f      	b.n	800f17e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f05e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f064:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f066:	4413      	add	r3, r2
 800f068:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800f06c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800f070:	9201      	str	r2, [sp, #4]
 800f072:	9300      	str	r3, [sp, #0]
 800f074:	4603      	mov	r3, r0
 800f076:	2241      	movs	r2, #65	@ 0x41
 800f078:	2000      	movs	r0, #0
 800f07a:	f7fc fac7 	bl	800b60c <pbuf_alloced_custom>
 800f07e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d106      	bne.n	800f094 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800f086:	69b8      	ldr	r0, [r7, #24]
 800f088:	f7ff fef6 	bl	800ee78 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800f08c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f08e:	f7fc fc77 	bl	800b980 <pbuf_free>
        goto memerr;
 800f092:	e074      	b.n	800f17e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800f094:	68f8      	ldr	r0, [r7, #12]
 800f096:	f7fc fd19 	bl	800bacc <pbuf_ref>
      pcr->original = p;
 800f09a:	69bb      	ldr	r3, [r7, #24]
 800f09c:	68fa      	ldr	r2, [r7, #12]
 800f09e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800f0a0:	69bb      	ldr	r3, [r7, #24]
 800f0a2:	4a3f      	ldr	r2, [pc, #252]	@ (800f1a0 <ip4_frag+0x288>)
 800f0a4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800f0a6:	6979      	ldr	r1, [r7, #20]
 800f0a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f0aa:	f7fc fd37 	bl	800bb1c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800f0ae:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f0b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f0b6:	1ad3      	subs	r3, r2, r3
 800f0b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800f0bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d004      	beq.n	800f0ce <ip4_frag+0x1b6>
        poff = 0;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800f0ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d196      	bne.n	800f004 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800f0d6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f0d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f0dc:	4413      	add	r3, r2
 800f0de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f0e4:	f1a3 0213 	sub.w	r2, r3, #19
 800f0e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	bfcc      	ite	gt
 800f0f0:	2301      	movgt	r3, #1
 800f0f2:	2300      	movle	r3, #0
 800f0f4:	b2db      	uxtb	r3, r3
 800f0f6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800f0f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f0fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f100:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800f102:	6a3b      	ldr	r3, [r7, #32]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d002      	beq.n	800f10e <ip4_frag+0x1f6>
 800f108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d003      	beq.n	800f116 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800f10e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f110:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f114:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800f116:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f118:	4618      	mov	r0, r3
 800f11a:	f7fb f8a1 	bl	800a260 <lwip_htons>
 800f11e:	4603      	mov	r3, r0
 800f120:	461a      	mov	r2, r3
 800f122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f124:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800f126:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f128:	3314      	adds	r3, #20
 800f12a:	b29b      	uxth	r3, r3
 800f12c:	4618      	mov	r0, r3
 800f12e:	f7fb f897 	bl	800a260 <lwip_htons>
 800f132:	4603      	mov	r3, r0
 800f134:	461a      	mov	r2, r3
 800f136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f138:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800f13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f13c:	2200      	movs	r2, #0
 800f13e:	729a      	strb	r2, [r3, #10]
 800f140:	2200      	movs	r2, #0
 800f142:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	695b      	ldr	r3, [r3, #20]
 800f148:	687a      	ldr	r2, [r7, #4]
 800f14a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f14c:	68b8      	ldr	r0, [r7, #8]
 800f14e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800f150:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f152:	f7fc fc15 	bl	800b980 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800f156:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f15a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f15c:	1ad3      	subs	r3, r2, r3
 800f15e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800f162:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800f166:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f168:	4413      	add	r3, r2
 800f16a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800f16e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f172:	2b00      	cmp	r3, #0
 800f174:	f47f af19 	bne.w	800efaa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800f178:	2300      	movs	r3, #0
 800f17a:	e002      	b.n	800f182 <ip4_frag+0x26a>
      goto memerr;
 800f17c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800f17e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f182:	4618      	mov	r0, r3
 800f184:	3748      	adds	r7, #72	@ 0x48
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	08012564 	.word	0x08012564
 800f190:	08012740 	.word	0x08012740
 800f194:	080125ac 	.word	0x080125ac
 800f198:	0801275c 	.word	0x0801275c
 800f19c:	0801277c 	.word	0x0801277c
 800f1a0:	0800eeb1 	.word	0x0800eeb1

0800f1a4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b086      	sub	sp, #24
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
 800f1ac:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800f1ae:	230e      	movs	r3, #14
 800f1b0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	895b      	ldrh	r3, [r3, #10]
 800f1b6:	2b0e      	cmp	r3, #14
 800f1b8:	d96e      	bls.n	800f298 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	7bdb      	ldrb	r3, [r3, #15]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d106      	bne.n	800f1d0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	b2da      	uxtb	r2, r3
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	685b      	ldr	r3, [r3, #4]
 800f1d4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800f1d6:	693b      	ldr	r3, [r7, #16]
 800f1d8:	7b1a      	ldrb	r2, [r3, #12]
 800f1da:	7b5b      	ldrb	r3, [r3, #13]
 800f1dc:	021b      	lsls	r3, r3, #8
 800f1de:	4313      	orrs	r3, r2
 800f1e0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f1e2:	693b      	ldr	r3, [r7, #16]
 800f1e4:	781b      	ldrb	r3, [r3, #0]
 800f1e6:	f003 0301 	and.w	r3, r3, #1
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d023      	beq.n	800f236 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	2b01      	cmp	r3, #1
 800f1f4:	d10f      	bne.n	800f216 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	785b      	ldrb	r3, [r3, #1]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d11b      	bne.n	800f236 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800f1fe:	693b      	ldr	r3, [r7, #16]
 800f200:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f202:	2b5e      	cmp	r3, #94	@ 0x5e
 800f204:	d117      	bne.n	800f236 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	7b5b      	ldrb	r3, [r3, #13]
 800f20a:	f043 0310 	orr.w	r3, r3, #16
 800f20e:	b2da      	uxtb	r2, r3
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	735a      	strb	r2, [r3, #13]
 800f214:	e00f      	b.n	800f236 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f216:	693b      	ldr	r3, [r7, #16]
 800f218:	2206      	movs	r2, #6
 800f21a:	4928      	ldr	r1, [pc, #160]	@ (800f2bc <ethernet_input+0x118>)
 800f21c:	4618      	mov	r0, r3
 800f21e:	f000 fbba 	bl	800f996 <memcmp>
 800f222:	4603      	mov	r3, r0
 800f224:	2b00      	cmp	r3, #0
 800f226:	d106      	bne.n	800f236 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	7b5b      	ldrb	r3, [r3, #13]
 800f22c:	f043 0308 	orr.w	r3, r3, #8
 800f230:	b2da      	uxtb	r2, r3
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800f236:	89fb      	ldrh	r3, [r7, #14]
 800f238:	2b08      	cmp	r3, #8
 800f23a:	d003      	beq.n	800f244 <ethernet_input+0xa0>
 800f23c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800f240:	d014      	beq.n	800f26c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800f242:	e032      	b.n	800f2aa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f24a:	f003 0308 	and.w	r3, r3, #8
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d024      	beq.n	800f29c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f252:	8afb      	ldrh	r3, [r7, #22]
 800f254:	4619      	mov	r1, r3
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	f7fc fb0c 	bl	800b874 <pbuf_remove_header>
 800f25c:	4603      	mov	r3, r0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d11e      	bne.n	800f2a0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	6878      	ldr	r0, [r7, #4]
 800f266:	f7fe fded 	bl	800de44 <ip4_input>
      break;
 800f26a:	e013      	b.n	800f294 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f272:	f003 0308 	and.w	r3, r3, #8
 800f276:	2b00      	cmp	r3, #0
 800f278:	d014      	beq.n	800f2a4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f27a:	8afb      	ldrh	r3, [r7, #22]
 800f27c:	4619      	mov	r1, r3
 800f27e:	6878      	ldr	r0, [r7, #4]
 800f280:	f7fc faf8 	bl	800b874 <pbuf_remove_header>
 800f284:	4603      	mov	r3, r0
 800f286:	2b00      	cmp	r3, #0
 800f288:	d10e      	bne.n	800f2a8 <ethernet_input+0x104>
        etharp_input(p, netif);
 800f28a:	6839      	ldr	r1, [r7, #0]
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f7fd ff8d 	bl	800d1ac <etharp_input>
      break;
 800f292:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800f294:	2300      	movs	r3, #0
 800f296:	e00c      	b.n	800f2b2 <ethernet_input+0x10e>
    goto free_and_return;
 800f298:	bf00      	nop
 800f29a:	e006      	b.n	800f2aa <ethernet_input+0x106>
        goto free_and_return;
 800f29c:	bf00      	nop
 800f29e:	e004      	b.n	800f2aa <ethernet_input+0x106>
        goto free_and_return;
 800f2a0:	bf00      	nop
 800f2a2:	e002      	b.n	800f2aa <ethernet_input+0x106>
        goto free_and_return;
 800f2a4:	bf00      	nop
 800f2a6:	e000      	b.n	800f2aa <ethernet_input+0x106>
        goto free_and_return;
 800f2a8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f7fc fb68 	bl	800b980 <pbuf_free>
  return ERR_OK;
 800f2b0:	2300      	movs	r3, #0
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3718      	adds	r7, #24
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	0801293c 	.word	0x0801293c

0800f2c0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b086      	sub	sp, #24
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
 800f2cc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800f2ce:	8c3b      	ldrh	r3, [r7, #32]
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f7fa ffc5 	bl	800a260 <lwip_htons>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800f2da:	210e      	movs	r1, #14
 800f2dc:	68b8      	ldr	r0, [r7, #8]
 800f2de:	f7fc fab9 	bl	800b854 <pbuf_add_header>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d125      	bne.n	800f334 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	685b      	ldr	r3, [r3, #4]
 800f2ec:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800f2ee:	693b      	ldr	r3, [r7, #16]
 800f2f0:	8afa      	ldrh	r2, [r7, #22]
 800f2f2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800f2f4:	693b      	ldr	r3, [r7, #16]
 800f2f6:	2206      	movs	r2, #6
 800f2f8:	6839      	ldr	r1, [r7, #0]
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f000 fbd1 	bl	800faa2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800f300:	693b      	ldr	r3, [r7, #16]
 800f302:	3306      	adds	r3, #6
 800f304:	2206      	movs	r2, #6
 800f306:	6879      	ldr	r1, [r7, #4]
 800f308:	4618      	mov	r0, r3
 800f30a:	f000 fbca 	bl	800faa2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f314:	2b06      	cmp	r3, #6
 800f316:	d006      	beq.n	800f326 <ethernet_output+0x66>
 800f318:	4b0a      	ldr	r3, [pc, #40]	@ (800f344 <ethernet_output+0x84>)
 800f31a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800f31e:	490a      	ldr	r1, [pc, #40]	@ (800f348 <ethernet_output+0x88>)
 800f320:	480a      	ldr	r0, [pc, #40]	@ (800f34c <ethernet_output+0x8c>)
 800f322:	f000 fae3 	bl	800f8ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	699b      	ldr	r3, [r3, #24]
 800f32a:	68b9      	ldr	r1, [r7, #8]
 800f32c:	68f8      	ldr	r0, [r7, #12]
 800f32e:	4798      	blx	r3
 800f330:	4603      	mov	r3, r0
 800f332:	e002      	b.n	800f33a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800f334:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800f336:	f06f 0301 	mvn.w	r3, #1
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3718      	adds	r7, #24
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}
 800f342:	bf00      	nop
 800f344:	0801278c 	.word	0x0801278c
 800f348:	080127c4 	.word	0x080127c4
 800f34c:	080127f8 	.word	0x080127f8

0800f350 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b086      	sub	sp, #24
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
 800f358:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 800f35a:	683b      	ldr	r3, [r7, #0]
 800f35c:	60bb      	str	r3, [r7, #8]
 800f35e:	2304      	movs	r3, #4
 800f360:	60fb      	str	r3, [r7, #12]
 800f362:	2300      	movs	r3, #0
 800f364:	613b      	str	r3, [r7, #16]
 800f366:	2300      	movs	r3, #0
 800f368:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800f36a:	f107 0308 	add.w	r3, r7, #8
 800f36e:	2100      	movs	r1, #0
 800f370:	4618      	mov	r0, r3
 800f372:	f7f6 fbf4 	bl	8005b5e <osMessageCreate>
 800f376:	4602      	mov	r2, r0
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d102      	bne.n	800f38a <sys_mbox_new+0x3a>
    return ERR_MEM;
 800f384:	f04f 33ff 	mov.w	r3, #4294967295
 800f388:	e000      	b.n	800f38c <sys_mbox_new+0x3c>

  return ERR_OK;
 800f38a:	2300      	movs	r3, #0
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3718      	adds	r7, #24
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}

0800f394 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b082      	sub	sp, #8
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	f7f6 fcb9 	bl	8005d18 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7f6 fcca 	bl	8005d44 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 800f3b0:	bf00      	nop
 800f3b2:	3708      	adds	r7, #8
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}

0800f3b8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b084      	sub	sp, #16
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
 800f3c0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	6839      	ldr	r1, [r7, #0]
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7f6 fbf0 	bl	8005bb0 <osMessagePut>
 800f3d0:	4603      	mov	r3, r0
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d102      	bne.n	800f3dc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	73fb      	strb	r3, [r7, #15]
 800f3da:	e001      	b.n	800f3e0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 800f3dc:	23ff      	movs	r3, #255	@ 0xff
 800f3de:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 800f3e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	3710      	adds	r7, #16
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd80      	pop	{r7, pc}

0800f3ec <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b08c      	sub	sp, #48	@ 0x30
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	61f8      	str	r0, [r7, #28]
 800f3f4:	61b9      	str	r1, [r7, #24]
 800f3f6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 800f3f8:	f7f6 f9cf 	bl	800579a <osKernelSysTick>
 800f3fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 800f3fe:	697b      	ldr	r3, [r7, #20]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d017      	beq.n	800f434 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 800f404:	69fb      	ldr	r3, [r7, #28]
 800f406:	6819      	ldr	r1, [r3, #0]
 800f408:	f107 0320 	add.w	r3, r7, #32
 800f40c:	697a      	ldr	r2, [r7, #20]
 800f40e:	4618      	mov	r0, r3
 800f410:	f7f6 fc0e 	bl	8005c30 <osMessageGet>

    if(event.status == osEventMessage)
 800f414:	6a3b      	ldr	r3, [r7, #32]
 800f416:	2b10      	cmp	r3, #16
 800f418:	d109      	bne.n	800f42e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 800f41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41c:	461a      	mov	r2, r3
 800f41e:	69bb      	ldr	r3, [r7, #24]
 800f420:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 800f422:	f7f6 f9ba 	bl	800579a <osKernelSysTick>
 800f426:	4602      	mov	r2, r0
 800f428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f42a:	1ad3      	subs	r3, r2, r3
 800f42c:	e019      	b.n	800f462 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 800f42e:	f04f 33ff 	mov.w	r3, #4294967295
 800f432:	e016      	b.n	800f462 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 800f434:	69fb      	ldr	r3, [r7, #28]
 800f436:	6819      	ldr	r1, [r3, #0]
 800f438:	463b      	mov	r3, r7
 800f43a:	f04f 32ff 	mov.w	r2, #4294967295
 800f43e:	4618      	mov	r0, r3
 800f440:	f7f6 fbf6 	bl	8005c30 <osMessageGet>
 800f444:	f107 0320 	add.w	r3, r7, #32
 800f448:	463a      	mov	r2, r7
 800f44a:	ca07      	ldmia	r2, {r0, r1, r2}
 800f44c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 800f450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f452:	461a      	mov	r2, r3
 800f454:	69bb      	ldr	r3, [r7, #24]
 800f456:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 800f458:	f7f6 f99f 	bl	800579a <osKernelSysTick>
 800f45c:	4602      	mov	r2, r0
 800f45e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f460:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 800f462:	4618      	mov	r0, r3
 800f464:	3730      	adds	r7, #48	@ 0x30
 800f466:	46bd      	mov	sp, r7
 800f468:	bd80      	pop	{r7, pc}

0800f46a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 800f46a:	b580      	push	{r7, lr}
 800f46c:	b086      	sub	sp, #24
 800f46e:	af00      	add	r7, sp, #0
 800f470:	6078      	str	r0, [r7, #4]
 800f472:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	6819      	ldr	r1, [r3, #0]
 800f478:	f107 030c 	add.w	r3, r7, #12
 800f47c:	2200      	movs	r2, #0
 800f47e:	4618      	mov	r0, r3
 800f480:	f7f6 fbd6 	bl	8005c30 <osMessageGet>

  if(event.status == osEventMessage)
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2b10      	cmp	r3, #16
 800f488:	d105      	bne.n	800f496 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 800f48a:	693b      	ldr	r3, [r7, #16]
 800f48c:	461a      	mov	r2, r3
 800f48e:	683b      	ldr	r3, [r7, #0]
 800f490:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 800f492:	2300      	movs	r3, #0
 800f494:	e001      	b.n	800f49a <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 800f496:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3718      	adds	r7, #24
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}

0800f4a2 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 800f4a2:	b480      	push	{r7}
 800f4a4:	b083      	sub	sp, #12
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d101      	bne.n	800f4b6 <sys_mbox_valid+0x14>
    return 0;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	e000      	b.n	800f4b8 <sys_mbox_valid+0x16>
  else
    return 1;
 800f4b6:	2301      	movs	r3, #1
}
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	370c      	adds	r7, #12
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c2:	4770      	bx	lr

0800f4c4 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b083      	sub	sp, #12
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	601a      	str	r2, [r3, #0]
}
 800f4d2:	bf00      	nop
 800f4d4:	370c      	adds	r7, #12
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4dc:	4770      	bx	lr

0800f4de <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b084      	sub	sp, #16
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
 800f4e6:	460b      	mov	r3, r1
 800f4e8:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	60bb      	str	r3, [r7, #8]
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 800f4f2:	f107 0308 	add.w	r3, r7, #8
 800f4f6:	2101      	movs	r1, #1
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	f7f6 fa67 	bl	80059cc <osSemaphoreCreate>
 800f4fe:	4602      	mov	r2, r0
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d102      	bne.n	800f512 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800f50c:	f04f 33ff 	mov.w	r3, #4294967295
 800f510:	e009      	b.n	800f526 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 800f512:	78fb      	ldrb	r3, [r7, #3]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d105      	bne.n	800f524 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	2100      	movs	r1, #0
 800f51e:	4618      	mov	r0, r3
 800f520:	f7f6 fa86 	bl	8005a30 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 800f524:	2300      	movs	r3, #0
}
 800f526:	4618      	mov	r0, r3
 800f528:	3710      	adds	r7, #16
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}

0800f52e <sys_sem_signal>:
}

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 800f52e:	b580      	push	{r7, lr}
 800f530:	b082      	sub	sp, #8
 800f532:	af00      	add	r7, sp, #0
 800f534:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	4618      	mov	r0, r3
 800f53c:	f7f6 fac6 	bl	8005acc <osSemaphoreRelease>
}
 800f540:	bf00      	nop
 800f542:	3708      	adds	r7, #8
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}

0800f548 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b082      	sub	sp, #8
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	4618      	mov	r0, r3
 800f556:	f7f6 faef 	bl	8005b38 <osSemaphoreDelete>
}
 800f55a:	bf00      	nop
 800f55c:	3708      	adds	r7, #8
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}

0800f562 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 800f562:	b480      	push	{r7}
 800f564:	b083      	sub	sp, #12
 800f566:	af00      	add	r7, sp, #0
 800f568:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d101      	bne.n	800f576 <sys_sem_valid+0x14>
    return 0;
 800f572:	2300      	movs	r3, #0
 800f574:	e000      	b.n	800f578 <sys_sem_valid+0x16>
  else
    return 1;
 800f576:	2301      	movs	r3, #1
}
 800f578:	4618      	mov	r0, r3
 800f57a:	370c      	adds	r7, #12
 800f57c:	46bd      	mov	sp, r7
 800f57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f582:	4770      	bx	lr

0800f584 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 800f584:	b480      	push	{r7}
 800f586:	b083      	sub	sp, #12
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	2200      	movs	r2, #0
 800f590:	601a      	str	r2, [r3, #0]
}
 800f592:	bf00      	nop
 800f594:	370c      	adds	r7, #12
 800f596:	46bd      	mov	sp, r7
 800f598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59c:	4770      	bx	lr
	...

0800f5a0 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 800f5a4:	4803      	ldr	r0, [pc, #12]	@ (800f5b4 <sys_init+0x14>)
 800f5a6:	f7f6 f974 	bl	8005892 <osMutexCreate>
 800f5aa:	4603      	mov	r3, r0
 800f5ac:	4a02      	ldr	r2, [pc, #8]	@ (800f5b8 <sys_init+0x18>)
 800f5ae:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 800f5b0:	bf00      	nop
 800f5b2:	bd80      	pop	{r7, pc}
 800f5b4:	0801294c 	.word	0x0801294c
 800f5b8:	2000cfc8 	.word	0x2000cfc8

0800f5bc <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b084      	sub	sp, #16
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	60bb      	str	r3, [r7, #8]
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 800f5cc:	f107 0308 	add.w	r3, r7, #8
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	f7f6 f95e 	bl	8005892 <osMutexCreate>
 800f5d6:	4602      	mov	r2, r0
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d102      	bne.n	800f5ea <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800f5e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f5e8:	e000      	b.n	800f5ec <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 800f5ea:	2300      	movs	r3, #0
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	3710      	adds	r7, #16
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}

0800f5f4 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b082      	sub	sp, #8
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	f04f 31ff 	mov.w	r1, #4294967295
 800f604:	4618      	mov	r0, r3
 800f606:	f7f6 f95d 	bl	80058c4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 800f60a:	bf00      	nop
 800f60c:	3708      	adds	r7, #8
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd80      	pop	{r7, pc}

0800f612 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 800f612:	b580      	push	{r7, lr}
 800f614:	b082      	sub	sp, #8
 800f616:	af00      	add	r7, sp, #0
 800f618:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	4618      	mov	r0, r3
 800f620:	f7f6 f99e 	bl	8005960 <osMutexRelease>
}
 800f624:	bf00      	nop
 800f626:	3708      	adds	r7, #8
 800f628:	46bd      	mov	sp, r7
 800f62a:	bd80      	pop	{r7, pc}

0800f62c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08c      	sub	sp, #48	@ 0x30
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
 800f638:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800f63a:	f107 0314 	add.w	r3, r7, #20
 800f63e:	2200      	movs	r2, #0
 800f640:	601a      	str	r2, [r3, #0]
 800f642:	605a      	str	r2, [r3, #4]
 800f644:	609a      	str	r2, [r3, #8]
 800f646:	60da      	str	r2, [r3, #12]
 800f648:	611a      	str	r2, [r3, #16]
 800f64a:	615a      	str	r2, [r3, #20]
 800f64c:	619a      	str	r2, [r3, #24]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	617b      	str	r3, [r7, #20]
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	61bb      	str	r3, [r7, #24]
 800f656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f658:	b21b      	sxth	r3, r3
 800f65a:	83bb      	strh	r3, [r7, #28]
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 800f660:	f107 0314 	add.w	r3, r7, #20
 800f664:	6879      	ldr	r1, [r7, #4]
 800f666:	4618      	mov	r0, r3
 800f668:	f7f6 f8a7 	bl	80057ba <osThreadCreate>
 800f66c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 800f66e:	4618      	mov	r0, r3
 800f670:	3730      	adds	r7, #48	@ 0x30
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}
	...

0800f678 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800f678:	b580      	push	{r7, lr}
 800f67a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 800f67c:	4b04      	ldr	r3, [pc, #16]	@ (800f690 <sys_arch_protect+0x18>)
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f04f 31ff 	mov.w	r1, #4294967295
 800f684:	4618      	mov	r0, r3
 800f686:	f7f6 f91d 	bl	80058c4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 800f68a:	2301      	movs	r3, #1
}
 800f68c:	4618      	mov	r0, r3
 800f68e:	bd80      	pop	{r7, pc}
 800f690:	2000cfc8 	.word	0x2000cfc8

0800f694 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b082      	sub	sp, #8
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800f69c:	4b04      	ldr	r3, [pc, #16]	@ (800f6b0 <sys_arch_unprotect+0x1c>)
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	f7f6 f95d 	bl	8005960 <osMutexRelease>
}
 800f6a6:	bf00      	nop
 800f6a8:	3708      	adds	r7, #8
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	bd80      	pop	{r7, pc}
 800f6ae:	bf00      	nop
 800f6b0:	2000cfc8 	.word	0x2000cfc8

0800f6b4 <Robomaster_InitZero>:
 *      Author: Haruto HAGIWARA
 */

#include "robomaster.h"

void Robomaster_InitZero(RobomasterTypedef *Robomaster) {
 800f6b4:	b480      	push	{r7}
 800f6b6:	b083      	sub	sp, #12
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
	// Input torque target
	Robomaster->TargetTorque = 0;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2200      	movs	r2, #0
 800f6c0:	801a      	strh	r2, [r3, #0]
	// Current angle
	Robomaster->Angle = 0;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2200      	movs	r2, #0
 800f6c6:	805a      	strh	r2, [r3, #2]
	// Current angular velocity
	Robomaster->AngularVelocity = 0;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	809a      	strh	r2, [r3, #4]
	// Input torque feedback
	Robomaster->FeedbackTorque = 0;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	80da      	strh	r2, [r3, #6]
	// Motor Temperature
	Robomaster->MotorTemperature = 0;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	721a      	strb	r2, [r3, #8]
	// Update Check
	Robomaster->Event = 0;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	2200      	movs	r2, #0
 800f6de:	60da      	str	r2, [r3, #12]
}
 800f6e0:	bf00      	nop
 800f6e2:	370c      	adds	r7, #12
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ea:	4770      	bx	lr

0800f6ec <rand>:
 800f6ec:	4b16      	ldr	r3, [pc, #88]	@ (800f748 <rand+0x5c>)
 800f6ee:	b510      	push	{r4, lr}
 800f6f0:	681c      	ldr	r4, [r3, #0]
 800f6f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800f6f4:	b9b3      	cbnz	r3, 800f724 <rand+0x38>
 800f6f6:	2018      	movs	r0, #24
 800f6f8:	f000 fa00 	bl	800fafc <malloc>
 800f6fc:	4602      	mov	r2, r0
 800f6fe:	6320      	str	r0, [r4, #48]	@ 0x30
 800f700:	b920      	cbnz	r0, 800f70c <rand+0x20>
 800f702:	4b12      	ldr	r3, [pc, #72]	@ (800f74c <rand+0x60>)
 800f704:	4812      	ldr	r0, [pc, #72]	@ (800f750 <rand+0x64>)
 800f706:	2152      	movs	r1, #82	@ 0x52
 800f708:	f000 f9da 	bl	800fac0 <__assert_func>
 800f70c:	4911      	ldr	r1, [pc, #68]	@ (800f754 <rand+0x68>)
 800f70e:	4b12      	ldr	r3, [pc, #72]	@ (800f758 <rand+0x6c>)
 800f710:	e9c0 1300 	strd	r1, r3, [r0]
 800f714:	4b11      	ldr	r3, [pc, #68]	@ (800f75c <rand+0x70>)
 800f716:	6083      	str	r3, [r0, #8]
 800f718:	230b      	movs	r3, #11
 800f71a:	8183      	strh	r3, [r0, #12]
 800f71c:	2100      	movs	r1, #0
 800f71e:	2001      	movs	r0, #1
 800f720:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f724:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f726:	480e      	ldr	r0, [pc, #56]	@ (800f760 <rand+0x74>)
 800f728:	690b      	ldr	r3, [r1, #16]
 800f72a:	694c      	ldr	r4, [r1, #20]
 800f72c:	4a0d      	ldr	r2, [pc, #52]	@ (800f764 <rand+0x78>)
 800f72e:	4358      	muls	r0, r3
 800f730:	fb02 0004 	mla	r0, r2, r4, r0
 800f734:	fba3 3202 	umull	r3, r2, r3, r2
 800f738:	3301      	adds	r3, #1
 800f73a:	eb40 0002 	adc.w	r0, r0, r2
 800f73e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800f742:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800f746:	bd10      	pop	{r4, pc}
 800f748:	20000034 	.word	0x20000034
 800f74c:	08012954 	.word	0x08012954
 800f750:	0801296b 	.word	0x0801296b
 800f754:	abcd330e 	.word	0xabcd330e
 800f758:	e66d1234 	.word	0xe66d1234
 800f75c:	0005deec 	.word	0x0005deec
 800f760:	5851f42d 	.word	0x5851f42d
 800f764:	4c957f2d 	.word	0x4c957f2d

0800f768 <std>:
 800f768:	2300      	movs	r3, #0
 800f76a:	b510      	push	{r4, lr}
 800f76c:	4604      	mov	r4, r0
 800f76e:	e9c0 3300 	strd	r3, r3, [r0]
 800f772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f776:	6083      	str	r3, [r0, #8]
 800f778:	8181      	strh	r1, [r0, #12]
 800f77a:	6643      	str	r3, [r0, #100]	@ 0x64
 800f77c:	81c2      	strh	r2, [r0, #14]
 800f77e:	6183      	str	r3, [r0, #24]
 800f780:	4619      	mov	r1, r3
 800f782:	2208      	movs	r2, #8
 800f784:	305c      	adds	r0, #92	@ 0x5c
 800f786:	f000 f916 	bl	800f9b6 <memset>
 800f78a:	4b0d      	ldr	r3, [pc, #52]	@ (800f7c0 <std+0x58>)
 800f78c:	6263      	str	r3, [r4, #36]	@ 0x24
 800f78e:	4b0d      	ldr	r3, [pc, #52]	@ (800f7c4 <std+0x5c>)
 800f790:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f792:	4b0d      	ldr	r3, [pc, #52]	@ (800f7c8 <std+0x60>)
 800f794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f796:	4b0d      	ldr	r3, [pc, #52]	@ (800f7cc <std+0x64>)
 800f798:	6323      	str	r3, [r4, #48]	@ 0x30
 800f79a:	4b0d      	ldr	r3, [pc, #52]	@ (800f7d0 <std+0x68>)
 800f79c:	6224      	str	r4, [r4, #32]
 800f79e:	429c      	cmp	r4, r3
 800f7a0:	d006      	beq.n	800f7b0 <std+0x48>
 800f7a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f7a6:	4294      	cmp	r4, r2
 800f7a8:	d002      	beq.n	800f7b0 <std+0x48>
 800f7aa:	33d0      	adds	r3, #208	@ 0xd0
 800f7ac:	429c      	cmp	r4, r3
 800f7ae:	d105      	bne.n	800f7bc <std+0x54>
 800f7b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f7b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7b8:	f000 b970 	b.w	800fa9c <__retarget_lock_init_recursive>
 800f7bc:	bd10      	pop	{r4, pc}
 800f7be:	bf00      	nop
 800f7c0:	0800f911 	.word	0x0800f911
 800f7c4:	0800f933 	.word	0x0800f933
 800f7c8:	0800f96b 	.word	0x0800f96b
 800f7cc:	0800f98f 	.word	0x0800f98f
 800f7d0:	2000cfcc 	.word	0x2000cfcc

0800f7d4 <stdio_exit_handler>:
 800f7d4:	4a02      	ldr	r2, [pc, #8]	@ (800f7e0 <stdio_exit_handler+0xc>)
 800f7d6:	4903      	ldr	r1, [pc, #12]	@ (800f7e4 <stdio_exit_handler+0x10>)
 800f7d8:	4803      	ldr	r0, [pc, #12]	@ (800f7e8 <stdio_exit_handler+0x14>)
 800f7da:	f000 b869 	b.w	800f8b0 <_fwalk_sglue>
 800f7de:	bf00      	nop
 800f7e0:	20000028 	.word	0x20000028
 800f7e4:	08010311 	.word	0x08010311
 800f7e8:	20000038 	.word	0x20000038

0800f7ec <cleanup_stdio>:
 800f7ec:	6841      	ldr	r1, [r0, #4]
 800f7ee:	4b0c      	ldr	r3, [pc, #48]	@ (800f820 <cleanup_stdio+0x34>)
 800f7f0:	4299      	cmp	r1, r3
 800f7f2:	b510      	push	{r4, lr}
 800f7f4:	4604      	mov	r4, r0
 800f7f6:	d001      	beq.n	800f7fc <cleanup_stdio+0x10>
 800f7f8:	f000 fd8a 	bl	8010310 <_fflush_r>
 800f7fc:	68a1      	ldr	r1, [r4, #8]
 800f7fe:	4b09      	ldr	r3, [pc, #36]	@ (800f824 <cleanup_stdio+0x38>)
 800f800:	4299      	cmp	r1, r3
 800f802:	d002      	beq.n	800f80a <cleanup_stdio+0x1e>
 800f804:	4620      	mov	r0, r4
 800f806:	f000 fd83 	bl	8010310 <_fflush_r>
 800f80a:	68e1      	ldr	r1, [r4, #12]
 800f80c:	4b06      	ldr	r3, [pc, #24]	@ (800f828 <cleanup_stdio+0x3c>)
 800f80e:	4299      	cmp	r1, r3
 800f810:	d004      	beq.n	800f81c <cleanup_stdio+0x30>
 800f812:	4620      	mov	r0, r4
 800f814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f818:	f000 bd7a 	b.w	8010310 <_fflush_r>
 800f81c:	bd10      	pop	{r4, pc}
 800f81e:	bf00      	nop
 800f820:	2000cfcc 	.word	0x2000cfcc
 800f824:	2000d034 	.word	0x2000d034
 800f828:	2000d09c 	.word	0x2000d09c

0800f82c <global_stdio_init.part.0>:
 800f82c:	b510      	push	{r4, lr}
 800f82e:	4b0b      	ldr	r3, [pc, #44]	@ (800f85c <global_stdio_init.part.0+0x30>)
 800f830:	4c0b      	ldr	r4, [pc, #44]	@ (800f860 <global_stdio_init.part.0+0x34>)
 800f832:	4a0c      	ldr	r2, [pc, #48]	@ (800f864 <global_stdio_init.part.0+0x38>)
 800f834:	601a      	str	r2, [r3, #0]
 800f836:	4620      	mov	r0, r4
 800f838:	2200      	movs	r2, #0
 800f83a:	2104      	movs	r1, #4
 800f83c:	f7ff ff94 	bl	800f768 <std>
 800f840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f844:	2201      	movs	r2, #1
 800f846:	2109      	movs	r1, #9
 800f848:	f7ff ff8e 	bl	800f768 <std>
 800f84c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f850:	2202      	movs	r2, #2
 800f852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f856:	2112      	movs	r1, #18
 800f858:	f7ff bf86 	b.w	800f768 <std>
 800f85c:	2000d104 	.word	0x2000d104
 800f860:	2000cfcc 	.word	0x2000cfcc
 800f864:	0800f7d5 	.word	0x0800f7d5

0800f868 <__sfp_lock_acquire>:
 800f868:	4801      	ldr	r0, [pc, #4]	@ (800f870 <__sfp_lock_acquire+0x8>)
 800f86a:	f000 b918 	b.w	800fa9e <__retarget_lock_acquire_recursive>
 800f86e:	bf00      	nop
 800f870:	2000d109 	.word	0x2000d109

0800f874 <__sfp_lock_release>:
 800f874:	4801      	ldr	r0, [pc, #4]	@ (800f87c <__sfp_lock_release+0x8>)
 800f876:	f000 b913 	b.w	800faa0 <__retarget_lock_release_recursive>
 800f87a:	bf00      	nop
 800f87c:	2000d109 	.word	0x2000d109

0800f880 <__sinit>:
 800f880:	b510      	push	{r4, lr}
 800f882:	4604      	mov	r4, r0
 800f884:	f7ff fff0 	bl	800f868 <__sfp_lock_acquire>
 800f888:	6a23      	ldr	r3, [r4, #32]
 800f88a:	b11b      	cbz	r3, 800f894 <__sinit+0x14>
 800f88c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f890:	f7ff bff0 	b.w	800f874 <__sfp_lock_release>
 800f894:	4b04      	ldr	r3, [pc, #16]	@ (800f8a8 <__sinit+0x28>)
 800f896:	6223      	str	r3, [r4, #32]
 800f898:	4b04      	ldr	r3, [pc, #16]	@ (800f8ac <__sinit+0x2c>)
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d1f5      	bne.n	800f88c <__sinit+0xc>
 800f8a0:	f7ff ffc4 	bl	800f82c <global_stdio_init.part.0>
 800f8a4:	e7f2      	b.n	800f88c <__sinit+0xc>
 800f8a6:	bf00      	nop
 800f8a8:	0800f7ed 	.word	0x0800f7ed
 800f8ac:	2000d104 	.word	0x2000d104

0800f8b0 <_fwalk_sglue>:
 800f8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8b4:	4607      	mov	r7, r0
 800f8b6:	4688      	mov	r8, r1
 800f8b8:	4614      	mov	r4, r2
 800f8ba:	2600      	movs	r6, #0
 800f8bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8c0:	f1b9 0901 	subs.w	r9, r9, #1
 800f8c4:	d505      	bpl.n	800f8d2 <_fwalk_sglue+0x22>
 800f8c6:	6824      	ldr	r4, [r4, #0]
 800f8c8:	2c00      	cmp	r4, #0
 800f8ca:	d1f7      	bne.n	800f8bc <_fwalk_sglue+0xc>
 800f8cc:	4630      	mov	r0, r6
 800f8ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8d2:	89ab      	ldrh	r3, [r5, #12]
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	d907      	bls.n	800f8e8 <_fwalk_sglue+0x38>
 800f8d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f8dc:	3301      	adds	r3, #1
 800f8de:	d003      	beq.n	800f8e8 <_fwalk_sglue+0x38>
 800f8e0:	4629      	mov	r1, r5
 800f8e2:	4638      	mov	r0, r7
 800f8e4:	47c0      	blx	r8
 800f8e6:	4306      	orrs	r6, r0
 800f8e8:	3568      	adds	r5, #104	@ 0x68
 800f8ea:	e7e9      	b.n	800f8c0 <_fwalk_sglue+0x10>

0800f8ec <iprintf>:
 800f8ec:	b40f      	push	{r0, r1, r2, r3}
 800f8ee:	b507      	push	{r0, r1, r2, lr}
 800f8f0:	4906      	ldr	r1, [pc, #24]	@ (800f90c <iprintf+0x20>)
 800f8f2:	ab04      	add	r3, sp, #16
 800f8f4:	6808      	ldr	r0, [r1, #0]
 800f8f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8fa:	6881      	ldr	r1, [r0, #8]
 800f8fc:	9301      	str	r3, [sp, #4]
 800f8fe:	f000 f9dd 	bl	800fcbc <_vfiprintf_r>
 800f902:	b003      	add	sp, #12
 800f904:	f85d eb04 	ldr.w	lr, [sp], #4
 800f908:	b004      	add	sp, #16
 800f90a:	4770      	bx	lr
 800f90c:	20000034 	.word	0x20000034

0800f910 <__sread>:
 800f910:	b510      	push	{r4, lr}
 800f912:	460c      	mov	r4, r1
 800f914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f918:	f000 f878 	bl	800fa0c <_read_r>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	bfab      	itete	ge
 800f920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f922:	89a3      	ldrhlt	r3, [r4, #12]
 800f924:	181b      	addge	r3, r3, r0
 800f926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f92a:	bfac      	ite	ge
 800f92c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f92e:	81a3      	strhlt	r3, [r4, #12]
 800f930:	bd10      	pop	{r4, pc}

0800f932 <__swrite>:
 800f932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f936:	461f      	mov	r7, r3
 800f938:	898b      	ldrh	r3, [r1, #12]
 800f93a:	05db      	lsls	r3, r3, #23
 800f93c:	4605      	mov	r5, r0
 800f93e:	460c      	mov	r4, r1
 800f940:	4616      	mov	r6, r2
 800f942:	d505      	bpl.n	800f950 <__swrite+0x1e>
 800f944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f948:	2302      	movs	r3, #2
 800f94a:	2200      	movs	r2, #0
 800f94c:	f000 f84c 	bl	800f9e8 <_lseek_r>
 800f950:	89a3      	ldrh	r3, [r4, #12]
 800f952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f95a:	81a3      	strh	r3, [r4, #12]
 800f95c:	4632      	mov	r2, r6
 800f95e:	463b      	mov	r3, r7
 800f960:	4628      	mov	r0, r5
 800f962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f966:	f000 b863 	b.w	800fa30 <_write_r>

0800f96a <__sseek>:
 800f96a:	b510      	push	{r4, lr}
 800f96c:	460c      	mov	r4, r1
 800f96e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f972:	f000 f839 	bl	800f9e8 <_lseek_r>
 800f976:	1c43      	adds	r3, r0, #1
 800f978:	89a3      	ldrh	r3, [r4, #12]
 800f97a:	bf15      	itete	ne
 800f97c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f97e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f982:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f986:	81a3      	strheq	r3, [r4, #12]
 800f988:	bf18      	it	ne
 800f98a:	81a3      	strhne	r3, [r4, #12]
 800f98c:	bd10      	pop	{r4, pc}

0800f98e <__sclose>:
 800f98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f992:	f000 b819 	b.w	800f9c8 <_close_r>

0800f996 <memcmp>:
 800f996:	b510      	push	{r4, lr}
 800f998:	3901      	subs	r1, #1
 800f99a:	4402      	add	r2, r0
 800f99c:	4290      	cmp	r0, r2
 800f99e:	d101      	bne.n	800f9a4 <memcmp+0xe>
 800f9a0:	2000      	movs	r0, #0
 800f9a2:	e005      	b.n	800f9b0 <memcmp+0x1a>
 800f9a4:	7803      	ldrb	r3, [r0, #0]
 800f9a6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f9aa:	42a3      	cmp	r3, r4
 800f9ac:	d001      	beq.n	800f9b2 <memcmp+0x1c>
 800f9ae:	1b18      	subs	r0, r3, r4
 800f9b0:	bd10      	pop	{r4, pc}
 800f9b2:	3001      	adds	r0, #1
 800f9b4:	e7f2      	b.n	800f99c <memcmp+0x6>

0800f9b6 <memset>:
 800f9b6:	4402      	add	r2, r0
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	d100      	bne.n	800f9c0 <memset+0xa>
 800f9be:	4770      	bx	lr
 800f9c0:	f803 1b01 	strb.w	r1, [r3], #1
 800f9c4:	e7f9      	b.n	800f9ba <memset+0x4>
	...

0800f9c8 <_close_r>:
 800f9c8:	b538      	push	{r3, r4, r5, lr}
 800f9ca:	4d06      	ldr	r5, [pc, #24]	@ (800f9e4 <_close_r+0x1c>)
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	4604      	mov	r4, r0
 800f9d0:	4608      	mov	r0, r1
 800f9d2:	602b      	str	r3, [r5, #0]
 800f9d4:	f7f1 fb52 	bl	800107c <_close>
 800f9d8:	1c43      	adds	r3, r0, #1
 800f9da:	d102      	bne.n	800f9e2 <_close_r+0x1a>
 800f9dc:	682b      	ldr	r3, [r5, #0]
 800f9de:	b103      	cbz	r3, 800f9e2 <_close_r+0x1a>
 800f9e0:	6023      	str	r3, [r4, #0]
 800f9e2:	bd38      	pop	{r3, r4, r5, pc}
 800f9e4:	2000cfc4 	.word	0x2000cfc4

0800f9e8 <_lseek_r>:
 800f9e8:	b538      	push	{r3, r4, r5, lr}
 800f9ea:	4d07      	ldr	r5, [pc, #28]	@ (800fa08 <_lseek_r+0x20>)
 800f9ec:	4604      	mov	r4, r0
 800f9ee:	4608      	mov	r0, r1
 800f9f0:	4611      	mov	r1, r2
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	602a      	str	r2, [r5, #0]
 800f9f6:	461a      	mov	r2, r3
 800f9f8:	f7f1 fb67 	bl	80010ca <_lseek>
 800f9fc:	1c43      	adds	r3, r0, #1
 800f9fe:	d102      	bne.n	800fa06 <_lseek_r+0x1e>
 800fa00:	682b      	ldr	r3, [r5, #0]
 800fa02:	b103      	cbz	r3, 800fa06 <_lseek_r+0x1e>
 800fa04:	6023      	str	r3, [r4, #0]
 800fa06:	bd38      	pop	{r3, r4, r5, pc}
 800fa08:	2000cfc4 	.word	0x2000cfc4

0800fa0c <_read_r>:
 800fa0c:	b538      	push	{r3, r4, r5, lr}
 800fa0e:	4d07      	ldr	r5, [pc, #28]	@ (800fa2c <_read_r+0x20>)
 800fa10:	4604      	mov	r4, r0
 800fa12:	4608      	mov	r0, r1
 800fa14:	4611      	mov	r1, r2
 800fa16:	2200      	movs	r2, #0
 800fa18:	602a      	str	r2, [r5, #0]
 800fa1a:	461a      	mov	r2, r3
 800fa1c:	f7f1 faf5 	bl	800100a <_read>
 800fa20:	1c43      	adds	r3, r0, #1
 800fa22:	d102      	bne.n	800fa2a <_read_r+0x1e>
 800fa24:	682b      	ldr	r3, [r5, #0]
 800fa26:	b103      	cbz	r3, 800fa2a <_read_r+0x1e>
 800fa28:	6023      	str	r3, [r4, #0]
 800fa2a:	bd38      	pop	{r3, r4, r5, pc}
 800fa2c:	2000cfc4 	.word	0x2000cfc4

0800fa30 <_write_r>:
 800fa30:	b538      	push	{r3, r4, r5, lr}
 800fa32:	4d07      	ldr	r5, [pc, #28]	@ (800fa50 <_write_r+0x20>)
 800fa34:	4604      	mov	r4, r0
 800fa36:	4608      	mov	r0, r1
 800fa38:	4611      	mov	r1, r2
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	602a      	str	r2, [r5, #0]
 800fa3e:	461a      	mov	r2, r3
 800fa40:	f7f1 fb00 	bl	8001044 <_write>
 800fa44:	1c43      	adds	r3, r0, #1
 800fa46:	d102      	bne.n	800fa4e <_write_r+0x1e>
 800fa48:	682b      	ldr	r3, [r5, #0]
 800fa4a:	b103      	cbz	r3, 800fa4e <_write_r+0x1e>
 800fa4c:	6023      	str	r3, [r4, #0]
 800fa4e:	bd38      	pop	{r3, r4, r5, pc}
 800fa50:	2000cfc4 	.word	0x2000cfc4

0800fa54 <__libc_init_array>:
 800fa54:	b570      	push	{r4, r5, r6, lr}
 800fa56:	4d0d      	ldr	r5, [pc, #52]	@ (800fa8c <__libc_init_array+0x38>)
 800fa58:	4c0d      	ldr	r4, [pc, #52]	@ (800fa90 <__libc_init_array+0x3c>)
 800fa5a:	1b64      	subs	r4, r4, r5
 800fa5c:	10a4      	asrs	r4, r4, #2
 800fa5e:	2600      	movs	r6, #0
 800fa60:	42a6      	cmp	r6, r4
 800fa62:	d109      	bne.n	800fa78 <__libc_init_array+0x24>
 800fa64:	4d0b      	ldr	r5, [pc, #44]	@ (800fa94 <__libc_init_array+0x40>)
 800fa66:	4c0c      	ldr	r4, [pc, #48]	@ (800fa98 <__libc_init_array+0x44>)
 800fa68:	f000 fe4a 	bl	8010700 <_init>
 800fa6c:	1b64      	subs	r4, r4, r5
 800fa6e:	10a4      	asrs	r4, r4, #2
 800fa70:	2600      	movs	r6, #0
 800fa72:	42a6      	cmp	r6, r4
 800fa74:	d105      	bne.n	800fa82 <__libc_init_array+0x2e>
 800fa76:	bd70      	pop	{r4, r5, r6, pc}
 800fa78:	f855 3b04 	ldr.w	r3, [r5], #4
 800fa7c:	4798      	blx	r3
 800fa7e:	3601      	adds	r6, #1
 800fa80:	e7ee      	b.n	800fa60 <__libc_init_array+0xc>
 800fa82:	f855 3b04 	ldr.w	r3, [r5], #4
 800fa86:	4798      	blx	r3
 800fa88:	3601      	adds	r6, #1
 800fa8a:	e7f2      	b.n	800fa72 <__libc_init_array+0x1e>
 800fa8c:	08012b3c 	.word	0x08012b3c
 800fa90:	08012b3c 	.word	0x08012b3c
 800fa94:	08012b3c 	.word	0x08012b3c
 800fa98:	08012b40 	.word	0x08012b40

0800fa9c <__retarget_lock_init_recursive>:
 800fa9c:	4770      	bx	lr

0800fa9e <__retarget_lock_acquire_recursive>:
 800fa9e:	4770      	bx	lr

0800faa0 <__retarget_lock_release_recursive>:
 800faa0:	4770      	bx	lr

0800faa2 <memcpy>:
 800faa2:	440a      	add	r2, r1
 800faa4:	4291      	cmp	r1, r2
 800faa6:	f100 33ff 	add.w	r3, r0, #4294967295
 800faaa:	d100      	bne.n	800faae <memcpy+0xc>
 800faac:	4770      	bx	lr
 800faae:	b510      	push	{r4, lr}
 800fab0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fab4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fab8:	4291      	cmp	r1, r2
 800faba:	d1f9      	bne.n	800fab0 <memcpy+0xe>
 800fabc:	bd10      	pop	{r4, pc}
	...

0800fac0 <__assert_func>:
 800fac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fac2:	4614      	mov	r4, r2
 800fac4:	461a      	mov	r2, r3
 800fac6:	4b09      	ldr	r3, [pc, #36]	@ (800faec <__assert_func+0x2c>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	4605      	mov	r5, r0
 800facc:	68d8      	ldr	r0, [r3, #12]
 800face:	b954      	cbnz	r4, 800fae6 <__assert_func+0x26>
 800fad0:	4b07      	ldr	r3, [pc, #28]	@ (800faf0 <__assert_func+0x30>)
 800fad2:	461c      	mov	r4, r3
 800fad4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fad8:	9100      	str	r1, [sp, #0]
 800fada:	462b      	mov	r3, r5
 800fadc:	4905      	ldr	r1, [pc, #20]	@ (800faf4 <__assert_func+0x34>)
 800fade:	f000 fc3f 	bl	8010360 <fiprintf>
 800fae2:	f000 fcf3 	bl	80104cc <abort>
 800fae6:	4b04      	ldr	r3, [pc, #16]	@ (800faf8 <__assert_func+0x38>)
 800fae8:	e7f4      	b.n	800fad4 <__assert_func+0x14>
 800faea:	bf00      	nop
 800faec:	20000034 	.word	0x20000034
 800faf0:	08012aff 	.word	0x08012aff
 800faf4:	08012ad1 	.word	0x08012ad1
 800faf8:	08012ac4 	.word	0x08012ac4

0800fafc <malloc>:
 800fafc:	4b02      	ldr	r3, [pc, #8]	@ (800fb08 <malloc+0xc>)
 800fafe:	4601      	mov	r1, r0
 800fb00:	6818      	ldr	r0, [r3, #0]
 800fb02:	f000 b825 	b.w	800fb50 <_malloc_r>
 800fb06:	bf00      	nop
 800fb08:	20000034 	.word	0x20000034

0800fb0c <sbrk_aligned>:
 800fb0c:	b570      	push	{r4, r5, r6, lr}
 800fb0e:	4e0f      	ldr	r6, [pc, #60]	@ (800fb4c <sbrk_aligned+0x40>)
 800fb10:	460c      	mov	r4, r1
 800fb12:	6831      	ldr	r1, [r6, #0]
 800fb14:	4605      	mov	r5, r0
 800fb16:	b911      	cbnz	r1, 800fb1e <sbrk_aligned+0x12>
 800fb18:	f000 fcc8 	bl	80104ac <_sbrk_r>
 800fb1c:	6030      	str	r0, [r6, #0]
 800fb1e:	4621      	mov	r1, r4
 800fb20:	4628      	mov	r0, r5
 800fb22:	f000 fcc3 	bl	80104ac <_sbrk_r>
 800fb26:	1c43      	adds	r3, r0, #1
 800fb28:	d103      	bne.n	800fb32 <sbrk_aligned+0x26>
 800fb2a:	f04f 34ff 	mov.w	r4, #4294967295
 800fb2e:	4620      	mov	r0, r4
 800fb30:	bd70      	pop	{r4, r5, r6, pc}
 800fb32:	1cc4      	adds	r4, r0, #3
 800fb34:	f024 0403 	bic.w	r4, r4, #3
 800fb38:	42a0      	cmp	r0, r4
 800fb3a:	d0f8      	beq.n	800fb2e <sbrk_aligned+0x22>
 800fb3c:	1a21      	subs	r1, r4, r0
 800fb3e:	4628      	mov	r0, r5
 800fb40:	f000 fcb4 	bl	80104ac <_sbrk_r>
 800fb44:	3001      	adds	r0, #1
 800fb46:	d1f2      	bne.n	800fb2e <sbrk_aligned+0x22>
 800fb48:	e7ef      	b.n	800fb2a <sbrk_aligned+0x1e>
 800fb4a:	bf00      	nop
 800fb4c:	2000d10c 	.word	0x2000d10c

0800fb50 <_malloc_r>:
 800fb50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb54:	1ccd      	adds	r5, r1, #3
 800fb56:	f025 0503 	bic.w	r5, r5, #3
 800fb5a:	3508      	adds	r5, #8
 800fb5c:	2d0c      	cmp	r5, #12
 800fb5e:	bf38      	it	cc
 800fb60:	250c      	movcc	r5, #12
 800fb62:	2d00      	cmp	r5, #0
 800fb64:	4606      	mov	r6, r0
 800fb66:	db01      	blt.n	800fb6c <_malloc_r+0x1c>
 800fb68:	42a9      	cmp	r1, r5
 800fb6a:	d904      	bls.n	800fb76 <_malloc_r+0x26>
 800fb6c:	230c      	movs	r3, #12
 800fb6e:	6033      	str	r3, [r6, #0]
 800fb70:	2000      	movs	r0, #0
 800fb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fc4c <_malloc_r+0xfc>
 800fb7a:	f000 f869 	bl	800fc50 <__malloc_lock>
 800fb7e:	f8d8 3000 	ldr.w	r3, [r8]
 800fb82:	461c      	mov	r4, r3
 800fb84:	bb44      	cbnz	r4, 800fbd8 <_malloc_r+0x88>
 800fb86:	4629      	mov	r1, r5
 800fb88:	4630      	mov	r0, r6
 800fb8a:	f7ff ffbf 	bl	800fb0c <sbrk_aligned>
 800fb8e:	1c43      	adds	r3, r0, #1
 800fb90:	4604      	mov	r4, r0
 800fb92:	d158      	bne.n	800fc46 <_malloc_r+0xf6>
 800fb94:	f8d8 4000 	ldr.w	r4, [r8]
 800fb98:	4627      	mov	r7, r4
 800fb9a:	2f00      	cmp	r7, #0
 800fb9c:	d143      	bne.n	800fc26 <_malloc_r+0xd6>
 800fb9e:	2c00      	cmp	r4, #0
 800fba0:	d04b      	beq.n	800fc3a <_malloc_r+0xea>
 800fba2:	6823      	ldr	r3, [r4, #0]
 800fba4:	4639      	mov	r1, r7
 800fba6:	4630      	mov	r0, r6
 800fba8:	eb04 0903 	add.w	r9, r4, r3
 800fbac:	f000 fc7e 	bl	80104ac <_sbrk_r>
 800fbb0:	4581      	cmp	r9, r0
 800fbb2:	d142      	bne.n	800fc3a <_malloc_r+0xea>
 800fbb4:	6821      	ldr	r1, [r4, #0]
 800fbb6:	1a6d      	subs	r5, r5, r1
 800fbb8:	4629      	mov	r1, r5
 800fbba:	4630      	mov	r0, r6
 800fbbc:	f7ff ffa6 	bl	800fb0c <sbrk_aligned>
 800fbc0:	3001      	adds	r0, #1
 800fbc2:	d03a      	beq.n	800fc3a <_malloc_r+0xea>
 800fbc4:	6823      	ldr	r3, [r4, #0]
 800fbc6:	442b      	add	r3, r5
 800fbc8:	6023      	str	r3, [r4, #0]
 800fbca:	f8d8 3000 	ldr.w	r3, [r8]
 800fbce:	685a      	ldr	r2, [r3, #4]
 800fbd0:	bb62      	cbnz	r2, 800fc2c <_malloc_r+0xdc>
 800fbd2:	f8c8 7000 	str.w	r7, [r8]
 800fbd6:	e00f      	b.n	800fbf8 <_malloc_r+0xa8>
 800fbd8:	6822      	ldr	r2, [r4, #0]
 800fbda:	1b52      	subs	r2, r2, r5
 800fbdc:	d420      	bmi.n	800fc20 <_malloc_r+0xd0>
 800fbde:	2a0b      	cmp	r2, #11
 800fbe0:	d917      	bls.n	800fc12 <_malloc_r+0xc2>
 800fbe2:	1961      	adds	r1, r4, r5
 800fbe4:	42a3      	cmp	r3, r4
 800fbe6:	6025      	str	r5, [r4, #0]
 800fbe8:	bf18      	it	ne
 800fbea:	6059      	strne	r1, [r3, #4]
 800fbec:	6863      	ldr	r3, [r4, #4]
 800fbee:	bf08      	it	eq
 800fbf0:	f8c8 1000 	streq.w	r1, [r8]
 800fbf4:	5162      	str	r2, [r4, r5]
 800fbf6:	604b      	str	r3, [r1, #4]
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f000 f82f 	bl	800fc5c <__malloc_unlock>
 800fbfe:	f104 000b 	add.w	r0, r4, #11
 800fc02:	1d23      	adds	r3, r4, #4
 800fc04:	f020 0007 	bic.w	r0, r0, #7
 800fc08:	1ac2      	subs	r2, r0, r3
 800fc0a:	bf1c      	itt	ne
 800fc0c:	1a1b      	subne	r3, r3, r0
 800fc0e:	50a3      	strne	r3, [r4, r2]
 800fc10:	e7af      	b.n	800fb72 <_malloc_r+0x22>
 800fc12:	6862      	ldr	r2, [r4, #4]
 800fc14:	42a3      	cmp	r3, r4
 800fc16:	bf0c      	ite	eq
 800fc18:	f8c8 2000 	streq.w	r2, [r8]
 800fc1c:	605a      	strne	r2, [r3, #4]
 800fc1e:	e7eb      	b.n	800fbf8 <_malloc_r+0xa8>
 800fc20:	4623      	mov	r3, r4
 800fc22:	6864      	ldr	r4, [r4, #4]
 800fc24:	e7ae      	b.n	800fb84 <_malloc_r+0x34>
 800fc26:	463c      	mov	r4, r7
 800fc28:	687f      	ldr	r7, [r7, #4]
 800fc2a:	e7b6      	b.n	800fb9a <_malloc_r+0x4a>
 800fc2c:	461a      	mov	r2, r3
 800fc2e:	685b      	ldr	r3, [r3, #4]
 800fc30:	42a3      	cmp	r3, r4
 800fc32:	d1fb      	bne.n	800fc2c <_malloc_r+0xdc>
 800fc34:	2300      	movs	r3, #0
 800fc36:	6053      	str	r3, [r2, #4]
 800fc38:	e7de      	b.n	800fbf8 <_malloc_r+0xa8>
 800fc3a:	230c      	movs	r3, #12
 800fc3c:	6033      	str	r3, [r6, #0]
 800fc3e:	4630      	mov	r0, r6
 800fc40:	f000 f80c 	bl	800fc5c <__malloc_unlock>
 800fc44:	e794      	b.n	800fb70 <_malloc_r+0x20>
 800fc46:	6005      	str	r5, [r0, #0]
 800fc48:	e7d6      	b.n	800fbf8 <_malloc_r+0xa8>
 800fc4a:	bf00      	nop
 800fc4c:	2000d110 	.word	0x2000d110

0800fc50 <__malloc_lock>:
 800fc50:	4801      	ldr	r0, [pc, #4]	@ (800fc58 <__malloc_lock+0x8>)
 800fc52:	f7ff bf24 	b.w	800fa9e <__retarget_lock_acquire_recursive>
 800fc56:	bf00      	nop
 800fc58:	2000d108 	.word	0x2000d108

0800fc5c <__malloc_unlock>:
 800fc5c:	4801      	ldr	r0, [pc, #4]	@ (800fc64 <__malloc_unlock+0x8>)
 800fc5e:	f7ff bf1f 	b.w	800faa0 <__retarget_lock_release_recursive>
 800fc62:	bf00      	nop
 800fc64:	2000d108 	.word	0x2000d108

0800fc68 <__sfputc_r>:
 800fc68:	6893      	ldr	r3, [r2, #8]
 800fc6a:	3b01      	subs	r3, #1
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	b410      	push	{r4}
 800fc70:	6093      	str	r3, [r2, #8]
 800fc72:	da08      	bge.n	800fc86 <__sfputc_r+0x1e>
 800fc74:	6994      	ldr	r4, [r2, #24]
 800fc76:	42a3      	cmp	r3, r4
 800fc78:	db01      	blt.n	800fc7e <__sfputc_r+0x16>
 800fc7a:	290a      	cmp	r1, #10
 800fc7c:	d103      	bne.n	800fc86 <__sfputc_r+0x1e>
 800fc7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc82:	f000 bb7f 	b.w	8010384 <__swbuf_r>
 800fc86:	6813      	ldr	r3, [r2, #0]
 800fc88:	1c58      	adds	r0, r3, #1
 800fc8a:	6010      	str	r0, [r2, #0]
 800fc8c:	7019      	strb	r1, [r3, #0]
 800fc8e:	4608      	mov	r0, r1
 800fc90:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc94:	4770      	bx	lr

0800fc96 <__sfputs_r>:
 800fc96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc98:	4606      	mov	r6, r0
 800fc9a:	460f      	mov	r7, r1
 800fc9c:	4614      	mov	r4, r2
 800fc9e:	18d5      	adds	r5, r2, r3
 800fca0:	42ac      	cmp	r4, r5
 800fca2:	d101      	bne.n	800fca8 <__sfputs_r+0x12>
 800fca4:	2000      	movs	r0, #0
 800fca6:	e007      	b.n	800fcb8 <__sfputs_r+0x22>
 800fca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcac:	463a      	mov	r2, r7
 800fcae:	4630      	mov	r0, r6
 800fcb0:	f7ff ffda 	bl	800fc68 <__sfputc_r>
 800fcb4:	1c43      	adds	r3, r0, #1
 800fcb6:	d1f3      	bne.n	800fca0 <__sfputs_r+0xa>
 800fcb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fcbc <_vfiprintf_r>:
 800fcbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcc0:	460d      	mov	r5, r1
 800fcc2:	b09d      	sub	sp, #116	@ 0x74
 800fcc4:	4614      	mov	r4, r2
 800fcc6:	4698      	mov	r8, r3
 800fcc8:	4606      	mov	r6, r0
 800fcca:	b118      	cbz	r0, 800fcd4 <_vfiprintf_r+0x18>
 800fccc:	6a03      	ldr	r3, [r0, #32]
 800fcce:	b90b      	cbnz	r3, 800fcd4 <_vfiprintf_r+0x18>
 800fcd0:	f7ff fdd6 	bl	800f880 <__sinit>
 800fcd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fcd6:	07d9      	lsls	r1, r3, #31
 800fcd8:	d405      	bmi.n	800fce6 <_vfiprintf_r+0x2a>
 800fcda:	89ab      	ldrh	r3, [r5, #12]
 800fcdc:	059a      	lsls	r2, r3, #22
 800fcde:	d402      	bmi.n	800fce6 <_vfiprintf_r+0x2a>
 800fce0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fce2:	f7ff fedc 	bl	800fa9e <__retarget_lock_acquire_recursive>
 800fce6:	89ab      	ldrh	r3, [r5, #12]
 800fce8:	071b      	lsls	r3, r3, #28
 800fcea:	d501      	bpl.n	800fcf0 <_vfiprintf_r+0x34>
 800fcec:	692b      	ldr	r3, [r5, #16]
 800fcee:	b99b      	cbnz	r3, 800fd18 <_vfiprintf_r+0x5c>
 800fcf0:	4629      	mov	r1, r5
 800fcf2:	4630      	mov	r0, r6
 800fcf4:	f000 fb84 	bl	8010400 <__swsetup_r>
 800fcf8:	b170      	cbz	r0, 800fd18 <_vfiprintf_r+0x5c>
 800fcfa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fcfc:	07dc      	lsls	r4, r3, #31
 800fcfe:	d504      	bpl.n	800fd0a <_vfiprintf_r+0x4e>
 800fd00:	f04f 30ff 	mov.w	r0, #4294967295
 800fd04:	b01d      	add	sp, #116	@ 0x74
 800fd06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd0a:	89ab      	ldrh	r3, [r5, #12]
 800fd0c:	0598      	lsls	r0, r3, #22
 800fd0e:	d4f7      	bmi.n	800fd00 <_vfiprintf_r+0x44>
 800fd10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd12:	f7ff fec5 	bl	800faa0 <__retarget_lock_release_recursive>
 800fd16:	e7f3      	b.n	800fd00 <_vfiprintf_r+0x44>
 800fd18:	2300      	movs	r3, #0
 800fd1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd1c:	2320      	movs	r3, #32
 800fd1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd22:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd26:	2330      	movs	r3, #48	@ 0x30
 800fd28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fed8 <_vfiprintf_r+0x21c>
 800fd2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fd30:	f04f 0901 	mov.w	r9, #1
 800fd34:	4623      	mov	r3, r4
 800fd36:	469a      	mov	sl, r3
 800fd38:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd3c:	b10a      	cbz	r2, 800fd42 <_vfiprintf_r+0x86>
 800fd3e:	2a25      	cmp	r2, #37	@ 0x25
 800fd40:	d1f9      	bne.n	800fd36 <_vfiprintf_r+0x7a>
 800fd42:	ebba 0b04 	subs.w	fp, sl, r4
 800fd46:	d00b      	beq.n	800fd60 <_vfiprintf_r+0xa4>
 800fd48:	465b      	mov	r3, fp
 800fd4a:	4622      	mov	r2, r4
 800fd4c:	4629      	mov	r1, r5
 800fd4e:	4630      	mov	r0, r6
 800fd50:	f7ff ffa1 	bl	800fc96 <__sfputs_r>
 800fd54:	3001      	adds	r0, #1
 800fd56:	f000 80a7 	beq.w	800fea8 <_vfiprintf_r+0x1ec>
 800fd5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd5c:	445a      	add	r2, fp
 800fd5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd60:	f89a 3000 	ldrb.w	r3, [sl]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	f000 809f 	beq.w	800fea8 <_vfiprintf_r+0x1ec>
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	f04f 32ff 	mov.w	r2, #4294967295
 800fd70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd74:	f10a 0a01 	add.w	sl, sl, #1
 800fd78:	9304      	str	r3, [sp, #16]
 800fd7a:	9307      	str	r3, [sp, #28]
 800fd7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fd80:	931a      	str	r3, [sp, #104]	@ 0x68
 800fd82:	4654      	mov	r4, sl
 800fd84:	2205      	movs	r2, #5
 800fd86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd8a:	4853      	ldr	r0, [pc, #332]	@ (800fed8 <_vfiprintf_r+0x21c>)
 800fd8c:	f7f0 fa58 	bl	8000240 <memchr>
 800fd90:	9a04      	ldr	r2, [sp, #16]
 800fd92:	b9d8      	cbnz	r0, 800fdcc <_vfiprintf_r+0x110>
 800fd94:	06d1      	lsls	r1, r2, #27
 800fd96:	bf44      	itt	mi
 800fd98:	2320      	movmi	r3, #32
 800fd9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd9e:	0713      	lsls	r3, r2, #28
 800fda0:	bf44      	itt	mi
 800fda2:	232b      	movmi	r3, #43	@ 0x2b
 800fda4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fda8:	f89a 3000 	ldrb.w	r3, [sl]
 800fdac:	2b2a      	cmp	r3, #42	@ 0x2a
 800fdae:	d015      	beq.n	800fddc <_vfiprintf_r+0x120>
 800fdb0:	9a07      	ldr	r2, [sp, #28]
 800fdb2:	4654      	mov	r4, sl
 800fdb4:	2000      	movs	r0, #0
 800fdb6:	f04f 0c0a 	mov.w	ip, #10
 800fdba:	4621      	mov	r1, r4
 800fdbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fdc0:	3b30      	subs	r3, #48	@ 0x30
 800fdc2:	2b09      	cmp	r3, #9
 800fdc4:	d94b      	bls.n	800fe5e <_vfiprintf_r+0x1a2>
 800fdc6:	b1b0      	cbz	r0, 800fdf6 <_vfiprintf_r+0x13a>
 800fdc8:	9207      	str	r2, [sp, #28]
 800fdca:	e014      	b.n	800fdf6 <_vfiprintf_r+0x13a>
 800fdcc:	eba0 0308 	sub.w	r3, r0, r8
 800fdd0:	fa09 f303 	lsl.w	r3, r9, r3
 800fdd4:	4313      	orrs	r3, r2
 800fdd6:	9304      	str	r3, [sp, #16]
 800fdd8:	46a2      	mov	sl, r4
 800fdda:	e7d2      	b.n	800fd82 <_vfiprintf_r+0xc6>
 800fddc:	9b03      	ldr	r3, [sp, #12]
 800fdde:	1d19      	adds	r1, r3, #4
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	9103      	str	r1, [sp, #12]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	bfbb      	ittet	lt
 800fde8:	425b      	neglt	r3, r3
 800fdea:	f042 0202 	orrlt.w	r2, r2, #2
 800fdee:	9307      	strge	r3, [sp, #28]
 800fdf0:	9307      	strlt	r3, [sp, #28]
 800fdf2:	bfb8      	it	lt
 800fdf4:	9204      	strlt	r2, [sp, #16]
 800fdf6:	7823      	ldrb	r3, [r4, #0]
 800fdf8:	2b2e      	cmp	r3, #46	@ 0x2e
 800fdfa:	d10a      	bne.n	800fe12 <_vfiprintf_r+0x156>
 800fdfc:	7863      	ldrb	r3, [r4, #1]
 800fdfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe00:	d132      	bne.n	800fe68 <_vfiprintf_r+0x1ac>
 800fe02:	9b03      	ldr	r3, [sp, #12]
 800fe04:	1d1a      	adds	r2, r3, #4
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	9203      	str	r2, [sp, #12]
 800fe0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe0e:	3402      	adds	r4, #2
 800fe10:	9305      	str	r3, [sp, #20]
 800fe12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fee8 <_vfiprintf_r+0x22c>
 800fe16:	7821      	ldrb	r1, [r4, #0]
 800fe18:	2203      	movs	r2, #3
 800fe1a:	4650      	mov	r0, sl
 800fe1c:	f7f0 fa10 	bl	8000240 <memchr>
 800fe20:	b138      	cbz	r0, 800fe32 <_vfiprintf_r+0x176>
 800fe22:	9b04      	ldr	r3, [sp, #16]
 800fe24:	eba0 000a 	sub.w	r0, r0, sl
 800fe28:	2240      	movs	r2, #64	@ 0x40
 800fe2a:	4082      	lsls	r2, r0
 800fe2c:	4313      	orrs	r3, r2
 800fe2e:	3401      	adds	r4, #1
 800fe30:	9304      	str	r3, [sp, #16]
 800fe32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe36:	4829      	ldr	r0, [pc, #164]	@ (800fedc <_vfiprintf_r+0x220>)
 800fe38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fe3c:	2206      	movs	r2, #6
 800fe3e:	f7f0 f9ff 	bl	8000240 <memchr>
 800fe42:	2800      	cmp	r0, #0
 800fe44:	d03f      	beq.n	800fec6 <_vfiprintf_r+0x20a>
 800fe46:	4b26      	ldr	r3, [pc, #152]	@ (800fee0 <_vfiprintf_r+0x224>)
 800fe48:	bb1b      	cbnz	r3, 800fe92 <_vfiprintf_r+0x1d6>
 800fe4a:	9b03      	ldr	r3, [sp, #12]
 800fe4c:	3307      	adds	r3, #7
 800fe4e:	f023 0307 	bic.w	r3, r3, #7
 800fe52:	3308      	adds	r3, #8
 800fe54:	9303      	str	r3, [sp, #12]
 800fe56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe58:	443b      	add	r3, r7
 800fe5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe5c:	e76a      	b.n	800fd34 <_vfiprintf_r+0x78>
 800fe5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe62:	460c      	mov	r4, r1
 800fe64:	2001      	movs	r0, #1
 800fe66:	e7a8      	b.n	800fdba <_vfiprintf_r+0xfe>
 800fe68:	2300      	movs	r3, #0
 800fe6a:	3401      	adds	r4, #1
 800fe6c:	9305      	str	r3, [sp, #20]
 800fe6e:	4619      	mov	r1, r3
 800fe70:	f04f 0c0a 	mov.w	ip, #10
 800fe74:	4620      	mov	r0, r4
 800fe76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe7a:	3a30      	subs	r2, #48	@ 0x30
 800fe7c:	2a09      	cmp	r2, #9
 800fe7e:	d903      	bls.n	800fe88 <_vfiprintf_r+0x1cc>
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d0c6      	beq.n	800fe12 <_vfiprintf_r+0x156>
 800fe84:	9105      	str	r1, [sp, #20]
 800fe86:	e7c4      	b.n	800fe12 <_vfiprintf_r+0x156>
 800fe88:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe8c:	4604      	mov	r4, r0
 800fe8e:	2301      	movs	r3, #1
 800fe90:	e7f0      	b.n	800fe74 <_vfiprintf_r+0x1b8>
 800fe92:	ab03      	add	r3, sp, #12
 800fe94:	9300      	str	r3, [sp, #0]
 800fe96:	462a      	mov	r2, r5
 800fe98:	4b12      	ldr	r3, [pc, #72]	@ (800fee4 <_vfiprintf_r+0x228>)
 800fe9a:	a904      	add	r1, sp, #16
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f3af 8000 	nop.w
 800fea2:	4607      	mov	r7, r0
 800fea4:	1c78      	adds	r0, r7, #1
 800fea6:	d1d6      	bne.n	800fe56 <_vfiprintf_r+0x19a>
 800fea8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800feaa:	07d9      	lsls	r1, r3, #31
 800feac:	d405      	bmi.n	800feba <_vfiprintf_r+0x1fe>
 800feae:	89ab      	ldrh	r3, [r5, #12]
 800feb0:	059a      	lsls	r2, r3, #22
 800feb2:	d402      	bmi.n	800feba <_vfiprintf_r+0x1fe>
 800feb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800feb6:	f7ff fdf3 	bl	800faa0 <__retarget_lock_release_recursive>
 800feba:	89ab      	ldrh	r3, [r5, #12]
 800febc:	065b      	lsls	r3, r3, #25
 800febe:	f53f af1f 	bmi.w	800fd00 <_vfiprintf_r+0x44>
 800fec2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fec4:	e71e      	b.n	800fd04 <_vfiprintf_r+0x48>
 800fec6:	ab03      	add	r3, sp, #12
 800fec8:	9300      	str	r3, [sp, #0]
 800feca:	462a      	mov	r2, r5
 800fecc:	4b05      	ldr	r3, [pc, #20]	@ (800fee4 <_vfiprintf_r+0x228>)
 800fece:	a904      	add	r1, sp, #16
 800fed0:	4630      	mov	r0, r6
 800fed2:	f000 f879 	bl	800ffc8 <_printf_i>
 800fed6:	e7e4      	b.n	800fea2 <_vfiprintf_r+0x1e6>
 800fed8:	08012b00 	.word	0x08012b00
 800fedc:	08012b0a 	.word	0x08012b0a
 800fee0:	00000000 	.word	0x00000000
 800fee4:	0800fc97 	.word	0x0800fc97
 800fee8:	08012b06 	.word	0x08012b06

0800feec <_printf_common>:
 800feec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fef0:	4616      	mov	r6, r2
 800fef2:	4698      	mov	r8, r3
 800fef4:	688a      	ldr	r2, [r1, #8]
 800fef6:	690b      	ldr	r3, [r1, #16]
 800fef8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fefc:	4293      	cmp	r3, r2
 800fefe:	bfb8      	it	lt
 800ff00:	4613      	movlt	r3, r2
 800ff02:	6033      	str	r3, [r6, #0]
 800ff04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ff08:	4607      	mov	r7, r0
 800ff0a:	460c      	mov	r4, r1
 800ff0c:	b10a      	cbz	r2, 800ff12 <_printf_common+0x26>
 800ff0e:	3301      	adds	r3, #1
 800ff10:	6033      	str	r3, [r6, #0]
 800ff12:	6823      	ldr	r3, [r4, #0]
 800ff14:	0699      	lsls	r1, r3, #26
 800ff16:	bf42      	ittt	mi
 800ff18:	6833      	ldrmi	r3, [r6, #0]
 800ff1a:	3302      	addmi	r3, #2
 800ff1c:	6033      	strmi	r3, [r6, #0]
 800ff1e:	6825      	ldr	r5, [r4, #0]
 800ff20:	f015 0506 	ands.w	r5, r5, #6
 800ff24:	d106      	bne.n	800ff34 <_printf_common+0x48>
 800ff26:	f104 0a19 	add.w	sl, r4, #25
 800ff2a:	68e3      	ldr	r3, [r4, #12]
 800ff2c:	6832      	ldr	r2, [r6, #0]
 800ff2e:	1a9b      	subs	r3, r3, r2
 800ff30:	42ab      	cmp	r3, r5
 800ff32:	dc26      	bgt.n	800ff82 <_printf_common+0x96>
 800ff34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ff38:	6822      	ldr	r2, [r4, #0]
 800ff3a:	3b00      	subs	r3, #0
 800ff3c:	bf18      	it	ne
 800ff3e:	2301      	movne	r3, #1
 800ff40:	0692      	lsls	r2, r2, #26
 800ff42:	d42b      	bmi.n	800ff9c <_printf_common+0xb0>
 800ff44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ff48:	4641      	mov	r1, r8
 800ff4a:	4638      	mov	r0, r7
 800ff4c:	47c8      	blx	r9
 800ff4e:	3001      	adds	r0, #1
 800ff50:	d01e      	beq.n	800ff90 <_printf_common+0xa4>
 800ff52:	6823      	ldr	r3, [r4, #0]
 800ff54:	6922      	ldr	r2, [r4, #16]
 800ff56:	f003 0306 	and.w	r3, r3, #6
 800ff5a:	2b04      	cmp	r3, #4
 800ff5c:	bf02      	ittt	eq
 800ff5e:	68e5      	ldreq	r5, [r4, #12]
 800ff60:	6833      	ldreq	r3, [r6, #0]
 800ff62:	1aed      	subeq	r5, r5, r3
 800ff64:	68a3      	ldr	r3, [r4, #8]
 800ff66:	bf0c      	ite	eq
 800ff68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ff6c:	2500      	movne	r5, #0
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	bfc4      	itt	gt
 800ff72:	1a9b      	subgt	r3, r3, r2
 800ff74:	18ed      	addgt	r5, r5, r3
 800ff76:	2600      	movs	r6, #0
 800ff78:	341a      	adds	r4, #26
 800ff7a:	42b5      	cmp	r5, r6
 800ff7c:	d11a      	bne.n	800ffb4 <_printf_common+0xc8>
 800ff7e:	2000      	movs	r0, #0
 800ff80:	e008      	b.n	800ff94 <_printf_common+0xa8>
 800ff82:	2301      	movs	r3, #1
 800ff84:	4652      	mov	r2, sl
 800ff86:	4641      	mov	r1, r8
 800ff88:	4638      	mov	r0, r7
 800ff8a:	47c8      	blx	r9
 800ff8c:	3001      	adds	r0, #1
 800ff8e:	d103      	bne.n	800ff98 <_printf_common+0xac>
 800ff90:	f04f 30ff 	mov.w	r0, #4294967295
 800ff94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff98:	3501      	adds	r5, #1
 800ff9a:	e7c6      	b.n	800ff2a <_printf_common+0x3e>
 800ff9c:	18e1      	adds	r1, r4, r3
 800ff9e:	1c5a      	adds	r2, r3, #1
 800ffa0:	2030      	movs	r0, #48	@ 0x30
 800ffa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ffa6:	4422      	add	r2, r4
 800ffa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ffac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ffb0:	3302      	adds	r3, #2
 800ffb2:	e7c7      	b.n	800ff44 <_printf_common+0x58>
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	4622      	mov	r2, r4
 800ffb8:	4641      	mov	r1, r8
 800ffba:	4638      	mov	r0, r7
 800ffbc:	47c8      	blx	r9
 800ffbe:	3001      	adds	r0, #1
 800ffc0:	d0e6      	beq.n	800ff90 <_printf_common+0xa4>
 800ffc2:	3601      	adds	r6, #1
 800ffc4:	e7d9      	b.n	800ff7a <_printf_common+0x8e>
	...

0800ffc8 <_printf_i>:
 800ffc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffcc:	7e0f      	ldrb	r7, [r1, #24]
 800ffce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ffd0:	2f78      	cmp	r7, #120	@ 0x78
 800ffd2:	4691      	mov	r9, r2
 800ffd4:	4680      	mov	r8, r0
 800ffd6:	460c      	mov	r4, r1
 800ffd8:	469a      	mov	sl, r3
 800ffda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ffde:	d807      	bhi.n	800fff0 <_printf_i+0x28>
 800ffe0:	2f62      	cmp	r7, #98	@ 0x62
 800ffe2:	d80a      	bhi.n	800fffa <_printf_i+0x32>
 800ffe4:	2f00      	cmp	r7, #0
 800ffe6:	f000 80d2 	beq.w	801018e <_printf_i+0x1c6>
 800ffea:	2f58      	cmp	r7, #88	@ 0x58
 800ffec:	f000 80b9 	beq.w	8010162 <_printf_i+0x19a>
 800fff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fff4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fff8:	e03a      	b.n	8010070 <_printf_i+0xa8>
 800fffa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fffe:	2b15      	cmp	r3, #21
 8010000:	d8f6      	bhi.n	800fff0 <_printf_i+0x28>
 8010002:	a101      	add	r1, pc, #4	@ (adr r1, 8010008 <_printf_i+0x40>)
 8010004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010008:	08010061 	.word	0x08010061
 801000c:	08010075 	.word	0x08010075
 8010010:	0800fff1 	.word	0x0800fff1
 8010014:	0800fff1 	.word	0x0800fff1
 8010018:	0800fff1 	.word	0x0800fff1
 801001c:	0800fff1 	.word	0x0800fff1
 8010020:	08010075 	.word	0x08010075
 8010024:	0800fff1 	.word	0x0800fff1
 8010028:	0800fff1 	.word	0x0800fff1
 801002c:	0800fff1 	.word	0x0800fff1
 8010030:	0800fff1 	.word	0x0800fff1
 8010034:	08010175 	.word	0x08010175
 8010038:	0801009f 	.word	0x0801009f
 801003c:	0801012f 	.word	0x0801012f
 8010040:	0800fff1 	.word	0x0800fff1
 8010044:	0800fff1 	.word	0x0800fff1
 8010048:	08010197 	.word	0x08010197
 801004c:	0800fff1 	.word	0x0800fff1
 8010050:	0801009f 	.word	0x0801009f
 8010054:	0800fff1 	.word	0x0800fff1
 8010058:	0800fff1 	.word	0x0800fff1
 801005c:	08010137 	.word	0x08010137
 8010060:	6833      	ldr	r3, [r6, #0]
 8010062:	1d1a      	adds	r2, r3, #4
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	6032      	str	r2, [r6, #0]
 8010068:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801006c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010070:	2301      	movs	r3, #1
 8010072:	e09d      	b.n	80101b0 <_printf_i+0x1e8>
 8010074:	6833      	ldr	r3, [r6, #0]
 8010076:	6820      	ldr	r0, [r4, #0]
 8010078:	1d19      	adds	r1, r3, #4
 801007a:	6031      	str	r1, [r6, #0]
 801007c:	0606      	lsls	r6, r0, #24
 801007e:	d501      	bpl.n	8010084 <_printf_i+0xbc>
 8010080:	681d      	ldr	r5, [r3, #0]
 8010082:	e003      	b.n	801008c <_printf_i+0xc4>
 8010084:	0645      	lsls	r5, r0, #25
 8010086:	d5fb      	bpl.n	8010080 <_printf_i+0xb8>
 8010088:	f9b3 5000 	ldrsh.w	r5, [r3]
 801008c:	2d00      	cmp	r5, #0
 801008e:	da03      	bge.n	8010098 <_printf_i+0xd0>
 8010090:	232d      	movs	r3, #45	@ 0x2d
 8010092:	426d      	negs	r5, r5
 8010094:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010098:	4859      	ldr	r0, [pc, #356]	@ (8010200 <_printf_i+0x238>)
 801009a:	230a      	movs	r3, #10
 801009c:	e011      	b.n	80100c2 <_printf_i+0xfa>
 801009e:	6821      	ldr	r1, [r4, #0]
 80100a0:	6833      	ldr	r3, [r6, #0]
 80100a2:	0608      	lsls	r0, r1, #24
 80100a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80100a8:	d402      	bmi.n	80100b0 <_printf_i+0xe8>
 80100aa:	0649      	lsls	r1, r1, #25
 80100ac:	bf48      	it	mi
 80100ae:	b2ad      	uxthmi	r5, r5
 80100b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80100b2:	4853      	ldr	r0, [pc, #332]	@ (8010200 <_printf_i+0x238>)
 80100b4:	6033      	str	r3, [r6, #0]
 80100b6:	bf14      	ite	ne
 80100b8:	230a      	movne	r3, #10
 80100ba:	2308      	moveq	r3, #8
 80100bc:	2100      	movs	r1, #0
 80100be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80100c2:	6866      	ldr	r6, [r4, #4]
 80100c4:	60a6      	str	r6, [r4, #8]
 80100c6:	2e00      	cmp	r6, #0
 80100c8:	bfa2      	ittt	ge
 80100ca:	6821      	ldrge	r1, [r4, #0]
 80100cc:	f021 0104 	bicge.w	r1, r1, #4
 80100d0:	6021      	strge	r1, [r4, #0]
 80100d2:	b90d      	cbnz	r5, 80100d8 <_printf_i+0x110>
 80100d4:	2e00      	cmp	r6, #0
 80100d6:	d04b      	beq.n	8010170 <_printf_i+0x1a8>
 80100d8:	4616      	mov	r6, r2
 80100da:	fbb5 f1f3 	udiv	r1, r5, r3
 80100de:	fb03 5711 	mls	r7, r3, r1, r5
 80100e2:	5dc7      	ldrb	r7, [r0, r7]
 80100e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80100e8:	462f      	mov	r7, r5
 80100ea:	42bb      	cmp	r3, r7
 80100ec:	460d      	mov	r5, r1
 80100ee:	d9f4      	bls.n	80100da <_printf_i+0x112>
 80100f0:	2b08      	cmp	r3, #8
 80100f2:	d10b      	bne.n	801010c <_printf_i+0x144>
 80100f4:	6823      	ldr	r3, [r4, #0]
 80100f6:	07df      	lsls	r7, r3, #31
 80100f8:	d508      	bpl.n	801010c <_printf_i+0x144>
 80100fa:	6923      	ldr	r3, [r4, #16]
 80100fc:	6861      	ldr	r1, [r4, #4]
 80100fe:	4299      	cmp	r1, r3
 8010100:	bfde      	ittt	le
 8010102:	2330      	movle	r3, #48	@ 0x30
 8010104:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010108:	f106 36ff 	addle.w	r6, r6, #4294967295
 801010c:	1b92      	subs	r2, r2, r6
 801010e:	6122      	str	r2, [r4, #16]
 8010110:	f8cd a000 	str.w	sl, [sp]
 8010114:	464b      	mov	r3, r9
 8010116:	aa03      	add	r2, sp, #12
 8010118:	4621      	mov	r1, r4
 801011a:	4640      	mov	r0, r8
 801011c:	f7ff fee6 	bl	800feec <_printf_common>
 8010120:	3001      	adds	r0, #1
 8010122:	d14a      	bne.n	80101ba <_printf_i+0x1f2>
 8010124:	f04f 30ff 	mov.w	r0, #4294967295
 8010128:	b004      	add	sp, #16
 801012a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801012e:	6823      	ldr	r3, [r4, #0]
 8010130:	f043 0320 	orr.w	r3, r3, #32
 8010134:	6023      	str	r3, [r4, #0]
 8010136:	4833      	ldr	r0, [pc, #204]	@ (8010204 <_printf_i+0x23c>)
 8010138:	2778      	movs	r7, #120	@ 0x78
 801013a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801013e:	6823      	ldr	r3, [r4, #0]
 8010140:	6831      	ldr	r1, [r6, #0]
 8010142:	061f      	lsls	r7, r3, #24
 8010144:	f851 5b04 	ldr.w	r5, [r1], #4
 8010148:	d402      	bmi.n	8010150 <_printf_i+0x188>
 801014a:	065f      	lsls	r7, r3, #25
 801014c:	bf48      	it	mi
 801014e:	b2ad      	uxthmi	r5, r5
 8010150:	6031      	str	r1, [r6, #0]
 8010152:	07d9      	lsls	r1, r3, #31
 8010154:	bf44      	itt	mi
 8010156:	f043 0320 	orrmi.w	r3, r3, #32
 801015a:	6023      	strmi	r3, [r4, #0]
 801015c:	b11d      	cbz	r5, 8010166 <_printf_i+0x19e>
 801015e:	2310      	movs	r3, #16
 8010160:	e7ac      	b.n	80100bc <_printf_i+0xf4>
 8010162:	4827      	ldr	r0, [pc, #156]	@ (8010200 <_printf_i+0x238>)
 8010164:	e7e9      	b.n	801013a <_printf_i+0x172>
 8010166:	6823      	ldr	r3, [r4, #0]
 8010168:	f023 0320 	bic.w	r3, r3, #32
 801016c:	6023      	str	r3, [r4, #0]
 801016e:	e7f6      	b.n	801015e <_printf_i+0x196>
 8010170:	4616      	mov	r6, r2
 8010172:	e7bd      	b.n	80100f0 <_printf_i+0x128>
 8010174:	6833      	ldr	r3, [r6, #0]
 8010176:	6825      	ldr	r5, [r4, #0]
 8010178:	6961      	ldr	r1, [r4, #20]
 801017a:	1d18      	adds	r0, r3, #4
 801017c:	6030      	str	r0, [r6, #0]
 801017e:	062e      	lsls	r6, r5, #24
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	d501      	bpl.n	8010188 <_printf_i+0x1c0>
 8010184:	6019      	str	r1, [r3, #0]
 8010186:	e002      	b.n	801018e <_printf_i+0x1c6>
 8010188:	0668      	lsls	r0, r5, #25
 801018a:	d5fb      	bpl.n	8010184 <_printf_i+0x1bc>
 801018c:	8019      	strh	r1, [r3, #0]
 801018e:	2300      	movs	r3, #0
 8010190:	6123      	str	r3, [r4, #16]
 8010192:	4616      	mov	r6, r2
 8010194:	e7bc      	b.n	8010110 <_printf_i+0x148>
 8010196:	6833      	ldr	r3, [r6, #0]
 8010198:	1d1a      	adds	r2, r3, #4
 801019a:	6032      	str	r2, [r6, #0]
 801019c:	681e      	ldr	r6, [r3, #0]
 801019e:	6862      	ldr	r2, [r4, #4]
 80101a0:	2100      	movs	r1, #0
 80101a2:	4630      	mov	r0, r6
 80101a4:	f7f0 f84c 	bl	8000240 <memchr>
 80101a8:	b108      	cbz	r0, 80101ae <_printf_i+0x1e6>
 80101aa:	1b80      	subs	r0, r0, r6
 80101ac:	6060      	str	r0, [r4, #4]
 80101ae:	6863      	ldr	r3, [r4, #4]
 80101b0:	6123      	str	r3, [r4, #16]
 80101b2:	2300      	movs	r3, #0
 80101b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80101b8:	e7aa      	b.n	8010110 <_printf_i+0x148>
 80101ba:	6923      	ldr	r3, [r4, #16]
 80101bc:	4632      	mov	r2, r6
 80101be:	4649      	mov	r1, r9
 80101c0:	4640      	mov	r0, r8
 80101c2:	47d0      	blx	sl
 80101c4:	3001      	adds	r0, #1
 80101c6:	d0ad      	beq.n	8010124 <_printf_i+0x15c>
 80101c8:	6823      	ldr	r3, [r4, #0]
 80101ca:	079b      	lsls	r3, r3, #30
 80101cc:	d413      	bmi.n	80101f6 <_printf_i+0x22e>
 80101ce:	68e0      	ldr	r0, [r4, #12]
 80101d0:	9b03      	ldr	r3, [sp, #12]
 80101d2:	4298      	cmp	r0, r3
 80101d4:	bfb8      	it	lt
 80101d6:	4618      	movlt	r0, r3
 80101d8:	e7a6      	b.n	8010128 <_printf_i+0x160>
 80101da:	2301      	movs	r3, #1
 80101dc:	4632      	mov	r2, r6
 80101de:	4649      	mov	r1, r9
 80101e0:	4640      	mov	r0, r8
 80101e2:	47d0      	blx	sl
 80101e4:	3001      	adds	r0, #1
 80101e6:	d09d      	beq.n	8010124 <_printf_i+0x15c>
 80101e8:	3501      	adds	r5, #1
 80101ea:	68e3      	ldr	r3, [r4, #12]
 80101ec:	9903      	ldr	r1, [sp, #12]
 80101ee:	1a5b      	subs	r3, r3, r1
 80101f0:	42ab      	cmp	r3, r5
 80101f2:	dcf2      	bgt.n	80101da <_printf_i+0x212>
 80101f4:	e7eb      	b.n	80101ce <_printf_i+0x206>
 80101f6:	2500      	movs	r5, #0
 80101f8:	f104 0619 	add.w	r6, r4, #25
 80101fc:	e7f5      	b.n	80101ea <_printf_i+0x222>
 80101fe:	bf00      	nop
 8010200:	08012b11 	.word	0x08012b11
 8010204:	08012b22 	.word	0x08012b22

08010208 <__sflush_r>:
 8010208:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010210:	0716      	lsls	r6, r2, #28
 8010212:	4605      	mov	r5, r0
 8010214:	460c      	mov	r4, r1
 8010216:	d454      	bmi.n	80102c2 <__sflush_r+0xba>
 8010218:	684b      	ldr	r3, [r1, #4]
 801021a:	2b00      	cmp	r3, #0
 801021c:	dc02      	bgt.n	8010224 <__sflush_r+0x1c>
 801021e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010220:	2b00      	cmp	r3, #0
 8010222:	dd48      	ble.n	80102b6 <__sflush_r+0xae>
 8010224:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010226:	2e00      	cmp	r6, #0
 8010228:	d045      	beq.n	80102b6 <__sflush_r+0xae>
 801022a:	2300      	movs	r3, #0
 801022c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010230:	682f      	ldr	r7, [r5, #0]
 8010232:	6a21      	ldr	r1, [r4, #32]
 8010234:	602b      	str	r3, [r5, #0]
 8010236:	d030      	beq.n	801029a <__sflush_r+0x92>
 8010238:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801023a:	89a3      	ldrh	r3, [r4, #12]
 801023c:	0759      	lsls	r1, r3, #29
 801023e:	d505      	bpl.n	801024c <__sflush_r+0x44>
 8010240:	6863      	ldr	r3, [r4, #4]
 8010242:	1ad2      	subs	r2, r2, r3
 8010244:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010246:	b10b      	cbz	r3, 801024c <__sflush_r+0x44>
 8010248:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801024a:	1ad2      	subs	r2, r2, r3
 801024c:	2300      	movs	r3, #0
 801024e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010250:	6a21      	ldr	r1, [r4, #32]
 8010252:	4628      	mov	r0, r5
 8010254:	47b0      	blx	r6
 8010256:	1c43      	adds	r3, r0, #1
 8010258:	89a3      	ldrh	r3, [r4, #12]
 801025a:	d106      	bne.n	801026a <__sflush_r+0x62>
 801025c:	6829      	ldr	r1, [r5, #0]
 801025e:	291d      	cmp	r1, #29
 8010260:	d82b      	bhi.n	80102ba <__sflush_r+0xb2>
 8010262:	4a2a      	ldr	r2, [pc, #168]	@ (801030c <__sflush_r+0x104>)
 8010264:	410a      	asrs	r2, r1
 8010266:	07d6      	lsls	r6, r2, #31
 8010268:	d427      	bmi.n	80102ba <__sflush_r+0xb2>
 801026a:	2200      	movs	r2, #0
 801026c:	6062      	str	r2, [r4, #4]
 801026e:	04d9      	lsls	r1, r3, #19
 8010270:	6922      	ldr	r2, [r4, #16]
 8010272:	6022      	str	r2, [r4, #0]
 8010274:	d504      	bpl.n	8010280 <__sflush_r+0x78>
 8010276:	1c42      	adds	r2, r0, #1
 8010278:	d101      	bne.n	801027e <__sflush_r+0x76>
 801027a:	682b      	ldr	r3, [r5, #0]
 801027c:	b903      	cbnz	r3, 8010280 <__sflush_r+0x78>
 801027e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010280:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010282:	602f      	str	r7, [r5, #0]
 8010284:	b1b9      	cbz	r1, 80102b6 <__sflush_r+0xae>
 8010286:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801028a:	4299      	cmp	r1, r3
 801028c:	d002      	beq.n	8010294 <__sflush_r+0x8c>
 801028e:	4628      	mov	r0, r5
 8010290:	f000 f924 	bl	80104dc <_free_r>
 8010294:	2300      	movs	r3, #0
 8010296:	6363      	str	r3, [r4, #52]	@ 0x34
 8010298:	e00d      	b.n	80102b6 <__sflush_r+0xae>
 801029a:	2301      	movs	r3, #1
 801029c:	4628      	mov	r0, r5
 801029e:	47b0      	blx	r6
 80102a0:	4602      	mov	r2, r0
 80102a2:	1c50      	adds	r0, r2, #1
 80102a4:	d1c9      	bne.n	801023a <__sflush_r+0x32>
 80102a6:	682b      	ldr	r3, [r5, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d0c6      	beq.n	801023a <__sflush_r+0x32>
 80102ac:	2b1d      	cmp	r3, #29
 80102ae:	d001      	beq.n	80102b4 <__sflush_r+0xac>
 80102b0:	2b16      	cmp	r3, #22
 80102b2:	d11e      	bne.n	80102f2 <__sflush_r+0xea>
 80102b4:	602f      	str	r7, [r5, #0]
 80102b6:	2000      	movs	r0, #0
 80102b8:	e022      	b.n	8010300 <__sflush_r+0xf8>
 80102ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102be:	b21b      	sxth	r3, r3
 80102c0:	e01b      	b.n	80102fa <__sflush_r+0xf2>
 80102c2:	690f      	ldr	r7, [r1, #16]
 80102c4:	2f00      	cmp	r7, #0
 80102c6:	d0f6      	beq.n	80102b6 <__sflush_r+0xae>
 80102c8:	0793      	lsls	r3, r2, #30
 80102ca:	680e      	ldr	r6, [r1, #0]
 80102cc:	bf08      	it	eq
 80102ce:	694b      	ldreq	r3, [r1, #20]
 80102d0:	600f      	str	r7, [r1, #0]
 80102d2:	bf18      	it	ne
 80102d4:	2300      	movne	r3, #0
 80102d6:	eba6 0807 	sub.w	r8, r6, r7
 80102da:	608b      	str	r3, [r1, #8]
 80102dc:	f1b8 0f00 	cmp.w	r8, #0
 80102e0:	dde9      	ble.n	80102b6 <__sflush_r+0xae>
 80102e2:	6a21      	ldr	r1, [r4, #32]
 80102e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80102e6:	4643      	mov	r3, r8
 80102e8:	463a      	mov	r2, r7
 80102ea:	4628      	mov	r0, r5
 80102ec:	47b0      	blx	r6
 80102ee:	2800      	cmp	r0, #0
 80102f0:	dc08      	bgt.n	8010304 <__sflush_r+0xfc>
 80102f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102fa:	81a3      	strh	r3, [r4, #12]
 80102fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010304:	4407      	add	r7, r0
 8010306:	eba8 0800 	sub.w	r8, r8, r0
 801030a:	e7e7      	b.n	80102dc <__sflush_r+0xd4>
 801030c:	dfbffffe 	.word	0xdfbffffe

08010310 <_fflush_r>:
 8010310:	b538      	push	{r3, r4, r5, lr}
 8010312:	690b      	ldr	r3, [r1, #16]
 8010314:	4605      	mov	r5, r0
 8010316:	460c      	mov	r4, r1
 8010318:	b913      	cbnz	r3, 8010320 <_fflush_r+0x10>
 801031a:	2500      	movs	r5, #0
 801031c:	4628      	mov	r0, r5
 801031e:	bd38      	pop	{r3, r4, r5, pc}
 8010320:	b118      	cbz	r0, 801032a <_fflush_r+0x1a>
 8010322:	6a03      	ldr	r3, [r0, #32]
 8010324:	b90b      	cbnz	r3, 801032a <_fflush_r+0x1a>
 8010326:	f7ff faab 	bl	800f880 <__sinit>
 801032a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d0f3      	beq.n	801031a <_fflush_r+0xa>
 8010332:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010334:	07d0      	lsls	r0, r2, #31
 8010336:	d404      	bmi.n	8010342 <_fflush_r+0x32>
 8010338:	0599      	lsls	r1, r3, #22
 801033a:	d402      	bmi.n	8010342 <_fflush_r+0x32>
 801033c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801033e:	f7ff fbae 	bl	800fa9e <__retarget_lock_acquire_recursive>
 8010342:	4628      	mov	r0, r5
 8010344:	4621      	mov	r1, r4
 8010346:	f7ff ff5f 	bl	8010208 <__sflush_r>
 801034a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801034c:	07da      	lsls	r2, r3, #31
 801034e:	4605      	mov	r5, r0
 8010350:	d4e4      	bmi.n	801031c <_fflush_r+0xc>
 8010352:	89a3      	ldrh	r3, [r4, #12]
 8010354:	059b      	lsls	r3, r3, #22
 8010356:	d4e1      	bmi.n	801031c <_fflush_r+0xc>
 8010358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801035a:	f7ff fba1 	bl	800faa0 <__retarget_lock_release_recursive>
 801035e:	e7dd      	b.n	801031c <_fflush_r+0xc>

08010360 <fiprintf>:
 8010360:	b40e      	push	{r1, r2, r3}
 8010362:	b503      	push	{r0, r1, lr}
 8010364:	4601      	mov	r1, r0
 8010366:	ab03      	add	r3, sp, #12
 8010368:	4805      	ldr	r0, [pc, #20]	@ (8010380 <fiprintf+0x20>)
 801036a:	f853 2b04 	ldr.w	r2, [r3], #4
 801036e:	6800      	ldr	r0, [r0, #0]
 8010370:	9301      	str	r3, [sp, #4]
 8010372:	f7ff fca3 	bl	800fcbc <_vfiprintf_r>
 8010376:	b002      	add	sp, #8
 8010378:	f85d eb04 	ldr.w	lr, [sp], #4
 801037c:	b003      	add	sp, #12
 801037e:	4770      	bx	lr
 8010380:	20000034 	.word	0x20000034

08010384 <__swbuf_r>:
 8010384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010386:	460e      	mov	r6, r1
 8010388:	4614      	mov	r4, r2
 801038a:	4605      	mov	r5, r0
 801038c:	b118      	cbz	r0, 8010396 <__swbuf_r+0x12>
 801038e:	6a03      	ldr	r3, [r0, #32]
 8010390:	b90b      	cbnz	r3, 8010396 <__swbuf_r+0x12>
 8010392:	f7ff fa75 	bl	800f880 <__sinit>
 8010396:	69a3      	ldr	r3, [r4, #24]
 8010398:	60a3      	str	r3, [r4, #8]
 801039a:	89a3      	ldrh	r3, [r4, #12]
 801039c:	071a      	lsls	r2, r3, #28
 801039e:	d501      	bpl.n	80103a4 <__swbuf_r+0x20>
 80103a0:	6923      	ldr	r3, [r4, #16]
 80103a2:	b943      	cbnz	r3, 80103b6 <__swbuf_r+0x32>
 80103a4:	4621      	mov	r1, r4
 80103a6:	4628      	mov	r0, r5
 80103a8:	f000 f82a 	bl	8010400 <__swsetup_r>
 80103ac:	b118      	cbz	r0, 80103b6 <__swbuf_r+0x32>
 80103ae:	f04f 37ff 	mov.w	r7, #4294967295
 80103b2:	4638      	mov	r0, r7
 80103b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103b6:	6823      	ldr	r3, [r4, #0]
 80103b8:	6922      	ldr	r2, [r4, #16]
 80103ba:	1a98      	subs	r0, r3, r2
 80103bc:	6963      	ldr	r3, [r4, #20]
 80103be:	b2f6      	uxtb	r6, r6
 80103c0:	4283      	cmp	r3, r0
 80103c2:	4637      	mov	r7, r6
 80103c4:	dc05      	bgt.n	80103d2 <__swbuf_r+0x4e>
 80103c6:	4621      	mov	r1, r4
 80103c8:	4628      	mov	r0, r5
 80103ca:	f7ff ffa1 	bl	8010310 <_fflush_r>
 80103ce:	2800      	cmp	r0, #0
 80103d0:	d1ed      	bne.n	80103ae <__swbuf_r+0x2a>
 80103d2:	68a3      	ldr	r3, [r4, #8]
 80103d4:	3b01      	subs	r3, #1
 80103d6:	60a3      	str	r3, [r4, #8]
 80103d8:	6823      	ldr	r3, [r4, #0]
 80103da:	1c5a      	adds	r2, r3, #1
 80103dc:	6022      	str	r2, [r4, #0]
 80103de:	701e      	strb	r6, [r3, #0]
 80103e0:	6962      	ldr	r2, [r4, #20]
 80103e2:	1c43      	adds	r3, r0, #1
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d004      	beq.n	80103f2 <__swbuf_r+0x6e>
 80103e8:	89a3      	ldrh	r3, [r4, #12]
 80103ea:	07db      	lsls	r3, r3, #31
 80103ec:	d5e1      	bpl.n	80103b2 <__swbuf_r+0x2e>
 80103ee:	2e0a      	cmp	r6, #10
 80103f0:	d1df      	bne.n	80103b2 <__swbuf_r+0x2e>
 80103f2:	4621      	mov	r1, r4
 80103f4:	4628      	mov	r0, r5
 80103f6:	f7ff ff8b 	bl	8010310 <_fflush_r>
 80103fa:	2800      	cmp	r0, #0
 80103fc:	d0d9      	beq.n	80103b2 <__swbuf_r+0x2e>
 80103fe:	e7d6      	b.n	80103ae <__swbuf_r+0x2a>

08010400 <__swsetup_r>:
 8010400:	b538      	push	{r3, r4, r5, lr}
 8010402:	4b29      	ldr	r3, [pc, #164]	@ (80104a8 <__swsetup_r+0xa8>)
 8010404:	4605      	mov	r5, r0
 8010406:	6818      	ldr	r0, [r3, #0]
 8010408:	460c      	mov	r4, r1
 801040a:	b118      	cbz	r0, 8010414 <__swsetup_r+0x14>
 801040c:	6a03      	ldr	r3, [r0, #32]
 801040e:	b90b      	cbnz	r3, 8010414 <__swsetup_r+0x14>
 8010410:	f7ff fa36 	bl	800f880 <__sinit>
 8010414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010418:	0719      	lsls	r1, r3, #28
 801041a:	d422      	bmi.n	8010462 <__swsetup_r+0x62>
 801041c:	06da      	lsls	r2, r3, #27
 801041e:	d407      	bmi.n	8010430 <__swsetup_r+0x30>
 8010420:	2209      	movs	r2, #9
 8010422:	602a      	str	r2, [r5, #0]
 8010424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010428:	81a3      	strh	r3, [r4, #12]
 801042a:	f04f 30ff 	mov.w	r0, #4294967295
 801042e:	e033      	b.n	8010498 <__swsetup_r+0x98>
 8010430:	0758      	lsls	r0, r3, #29
 8010432:	d512      	bpl.n	801045a <__swsetup_r+0x5a>
 8010434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010436:	b141      	cbz	r1, 801044a <__swsetup_r+0x4a>
 8010438:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801043c:	4299      	cmp	r1, r3
 801043e:	d002      	beq.n	8010446 <__swsetup_r+0x46>
 8010440:	4628      	mov	r0, r5
 8010442:	f000 f84b 	bl	80104dc <_free_r>
 8010446:	2300      	movs	r3, #0
 8010448:	6363      	str	r3, [r4, #52]	@ 0x34
 801044a:	89a3      	ldrh	r3, [r4, #12]
 801044c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010450:	81a3      	strh	r3, [r4, #12]
 8010452:	2300      	movs	r3, #0
 8010454:	6063      	str	r3, [r4, #4]
 8010456:	6923      	ldr	r3, [r4, #16]
 8010458:	6023      	str	r3, [r4, #0]
 801045a:	89a3      	ldrh	r3, [r4, #12]
 801045c:	f043 0308 	orr.w	r3, r3, #8
 8010460:	81a3      	strh	r3, [r4, #12]
 8010462:	6923      	ldr	r3, [r4, #16]
 8010464:	b94b      	cbnz	r3, 801047a <__swsetup_r+0x7a>
 8010466:	89a3      	ldrh	r3, [r4, #12]
 8010468:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801046c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010470:	d003      	beq.n	801047a <__swsetup_r+0x7a>
 8010472:	4621      	mov	r1, r4
 8010474:	4628      	mov	r0, r5
 8010476:	f000 f8a1 	bl	80105bc <__smakebuf_r>
 801047a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801047e:	f013 0201 	ands.w	r2, r3, #1
 8010482:	d00a      	beq.n	801049a <__swsetup_r+0x9a>
 8010484:	2200      	movs	r2, #0
 8010486:	60a2      	str	r2, [r4, #8]
 8010488:	6962      	ldr	r2, [r4, #20]
 801048a:	4252      	negs	r2, r2
 801048c:	61a2      	str	r2, [r4, #24]
 801048e:	6922      	ldr	r2, [r4, #16]
 8010490:	b942      	cbnz	r2, 80104a4 <__swsetup_r+0xa4>
 8010492:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010496:	d1c5      	bne.n	8010424 <__swsetup_r+0x24>
 8010498:	bd38      	pop	{r3, r4, r5, pc}
 801049a:	0799      	lsls	r1, r3, #30
 801049c:	bf58      	it	pl
 801049e:	6962      	ldrpl	r2, [r4, #20]
 80104a0:	60a2      	str	r2, [r4, #8]
 80104a2:	e7f4      	b.n	801048e <__swsetup_r+0x8e>
 80104a4:	2000      	movs	r0, #0
 80104a6:	e7f7      	b.n	8010498 <__swsetup_r+0x98>
 80104a8:	20000034 	.word	0x20000034

080104ac <_sbrk_r>:
 80104ac:	b538      	push	{r3, r4, r5, lr}
 80104ae:	4d06      	ldr	r5, [pc, #24]	@ (80104c8 <_sbrk_r+0x1c>)
 80104b0:	2300      	movs	r3, #0
 80104b2:	4604      	mov	r4, r0
 80104b4:	4608      	mov	r0, r1
 80104b6:	602b      	str	r3, [r5, #0]
 80104b8:	f7f0 fe14 	bl	80010e4 <_sbrk>
 80104bc:	1c43      	adds	r3, r0, #1
 80104be:	d102      	bne.n	80104c6 <_sbrk_r+0x1a>
 80104c0:	682b      	ldr	r3, [r5, #0]
 80104c2:	b103      	cbz	r3, 80104c6 <_sbrk_r+0x1a>
 80104c4:	6023      	str	r3, [r4, #0]
 80104c6:	bd38      	pop	{r3, r4, r5, pc}
 80104c8:	2000cfc4 	.word	0x2000cfc4

080104cc <abort>:
 80104cc:	b508      	push	{r3, lr}
 80104ce:	2006      	movs	r0, #6
 80104d0:	f000 f8d8 	bl	8010684 <raise>
 80104d4:	2001      	movs	r0, #1
 80104d6:	f7f0 fd8d 	bl	8000ff4 <_exit>
	...

080104dc <_free_r>:
 80104dc:	b538      	push	{r3, r4, r5, lr}
 80104de:	4605      	mov	r5, r0
 80104e0:	2900      	cmp	r1, #0
 80104e2:	d041      	beq.n	8010568 <_free_r+0x8c>
 80104e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104e8:	1f0c      	subs	r4, r1, #4
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	bfb8      	it	lt
 80104ee:	18e4      	addlt	r4, r4, r3
 80104f0:	f7ff fbae 	bl	800fc50 <__malloc_lock>
 80104f4:	4a1d      	ldr	r2, [pc, #116]	@ (801056c <_free_r+0x90>)
 80104f6:	6813      	ldr	r3, [r2, #0]
 80104f8:	b933      	cbnz	r3, 8010508 <_free_r+0x2c>
 80104fa:	6063      	str	r3, [r4, #4]
 80104fc:	6014      	str	r4, [r2, #0]
 80104fe:	4628      	mov	r0, r5
 8010500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010504:	f7ff bbaa 	b.w	800fc5c <__malloc_unlock>
 8010508:	42a3      	cmp	r3, r4
 801050a:	d908      	bls.n	801051e <_free_r+0x42>
 801050c:	6820      	ldr	r0, [r4, #0]
 801050e:	1821      	adds	r1, r4, r0
 8010510:	428b      	cmp	r3, r1
 8010512:	bf01      	itttt	eq
 8010514:	6819      	ldreq	r1, [r3, #0]
 8010516:	685b      	ldreq	r3, [r3, #4]
 8010518:	1809      	addeq	r1, r1, r0
 801051a:	6021      	streq	r1, [r4, #0]
 801051c:	e7ed      	b.n	80104fa <_free_r+0x1e>
 801051e:	461a      	mov	r2, r3
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	b10b      	cbz	r3, 8010528 <_free_r+0x4c>
 8010524:	42a3      	cmp	r3, r4
 8010526:	d9fa      	bls.n	801051e <_free_r+0x42>
 8010528:	6811      	ldr	r1, [r2, #0]
 801052a:	1850      	adds	r0, r2, r1
 801052c:	42a0      	cmp	r0, r4
 801052e:	d10b      	bne.n	8010548 <_free_r+0x6c>
 8010530:	6820      	ldr	r0, [r4, #0]
 8010532:	4401      	add	r1, r0
 8010534:	1850      	adds	r0, r2, r1
 8010536:	4283      	cmp	r3, r0
 8010538:	6011      	str	r1, [r2, #0]
 801053a:	d1e0      	bne.n	80104fe <_free_r+0x22>
 801053c:	6818      	ldr	r0, [r3, #0]
 801053e:	685b      	ldr	r3, [r3, #4]
 8010540:	6053      	str	r3, [r2, #4]
 8010542:	4408      	add	r0, r1
 8010544:	6010      	str	r0, [r2, #0]
 8010546:	e7da      	b.n	80104fe <_free_r+0x22>
 8010548:	d902      	bls.n	8010550 <_free_r+0x74>
 801054a:	230c      	movs	r3, #12
 801054c:	602b      	str	r3, [r5, #0]
 801054e:	e7d6      	b.n	80104fe <_free_r+0x22>
 8010550:	6820      	ldr	r0, [r4, #0]
 8010552:	1821      	adds	r1, r4, r0
 8010554:	428b      	cmp	r3, r1
 8010556:	bf04      	itt	eq
 8010558:	6819      	ldreq	r1, [r3, #0]
 801055a:	685b      	ldreq	r3, [r3, #4]
 801055c:	6063      	str	r3, [r4, #4]
 801055e:	bf04      	itt	eq
 8010560:	1809      	addeq	r1, r1, r0
 8010562:	6021      	streq	r1, [r4, #0]
 8010564:	6054      	str	r4, [r2, #4]
 8010566:	e7ca      	b.n	80104fe <_free_r+0x22>
 8010568:	bd38      	pop	{r3, r4, r5, pc}
 801056a:	bf00      	nop
 801056c:	2000d110 	.word	0x2000d110

08010570 <__swhatbuf_r>:
 8010570:	b570      	push	{r4, r5, r6, lr}
 8010572:	460c      	mov	r4, r1
 8010574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010578:	2900      	cmp	r1, #0
 801057a:	b096      	sub	sp, #88	@ 0x58
 801057c:	4615      	mov	r5, r2
 801057e:	461e      	mov	r6, r3
 8010580:	da0d      	bge.n	801059e <__swhatbuf_r+0x2e>
 8010582:	89a3      	ldrh	r3, [r4, #12]
 8010584:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010588:	f04f 0100 	mov.w	r1, #0
 801058c:	bf14      	ite	ne
 801058e:	2340      	movne	r3, #64	@ 0x40
 8010590:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010594:	2000      	movs	r0, #0
 8010596:	6031      	str	r1, [r6, #0]
 8010598:	602b      	str	r3, [r5, #0]
 801059a:	b016      	add	sp, #88	@ 0x58
 801059c:	bd70      	pop	{r4, r5, r6, pc}
 801059e:	466a      	mov	r2, sp
 80105a0:	f000 f878 	bl	8010694 <_fstat_r>
 80105a4:	2800      	cmp	r0, #0
 80105a6:	dbec      	blt.n	8010582 <__swhatbuf_r+0x12>
 80105a8:	9901      	ldr	r1, [sp, #4]
 80105aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80105ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80105b2:	4259      	negs	r1, r3
 80105b4:	4159      	adcs	r1, r3
 80105b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80105ba:	e7eb      	b.n	8010594 <__swhatbuf_r+0x24>

080105bc <__smakebuf_r>:
 80105bc:	898b      	ldrh	r3, [r1, #12]
 80105be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105c0:	079d      	lsls	r5, r3, #30
 80105c2:	4606      	mov	r6, r0
 80105c4:	460c      	mov	r4, r1
 80105c6:	d507      	bpl.n	80105d8 <__smakebuf_r+0x1c>
 80105c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80105cc:	6023      	str	r3, [r4, #0]
 80105ce:	6123      	str	r3, [r4, #16]
 80105d0:	2301      	movs	r3, #1
 80105d2:	6163      	str	r3, [r4, #20]
 80105d4:	b003      	add	sp, #12
 80105d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105d8:	ab01      	add	r3, sp, #4
 80105da:	466a      	mov	r2, sp
 80105dc:	f7ff ffc8 	bl	8010570 <__swhatbuf_r>
 80105e0:	9f00      	ldr	r7, [sp, #0]
 80105e2:	4605      	mov	r5, r0
 80105e4:	4639      	mov	r1, r7
 80105e6:	4630      	mov	r0, r6
 80105e8:	f7ff fab2 	bl	800fb50 <_malloc_r>
 80105ec:	b948      	cbnz	r0, 8010602 <__smakebuf_r+0x46>
 80105ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105f2:	059a      	lsls	r2, r3, #22
 80105f4:	d4ee      	bmi.n	80105d4 <__smakebuf_r+0x18>
 80105f6:	f023 0303 	bic.w	r3, r3, #3
 80105fa:	f043 0302 	orr.w	r3, r3, #2
 80105fe:	81a3      	strh	r3, [r4, #12]
 8010600:	e7e2      	b.n	80105c8 <__smakebuf_r+0xc>
 8010602:	89a3      	ldrh	r3, [r4, #12]
 8010604:	6020      	str	r0, [r4, #0]
 8010606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801060a:	81a3      	strh	r3, [r4, #12]
 801060c:	9b01      	ldr	r3, [sp, #4]
 801060e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010612:	b15b      	cbz	r3, 801062c <__smakebuf_r+0x70>
 8010614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010618:	4630      	mov	r0, r6
 801061a:	f000 f84d 	bl	80106b8 <_isatty_r>
 801061e:	b128      	cbz	r0, 801062c <__smakebuf_r+0x70>
 8010620:	89a3      	ldrh	r3, [r4, #12]
 8010622:	f023 0303 	bic.w	r3, r3, #3
 8010626:	f043 0301 	orr.w	r3, r3, #1
 801062a:	81a3      	strh	r3, [r4, #12]
 801062c:	89a3      	ldrh	r3, [r4, #12]
 801062e:	431d      	orrs	r5, r3
 8010630:	81a5      	strh	r5, [r4, #12]
 8010632:	e7cf      	b.n	80105d4 <__smakebuf_r+0x18>

08010634 <_raise_r>:
 8010634:	291f      	cmp	r1, #31
 8010636:	b538      	push	{r3, r4, r5, lr}
 8010638:	4605      	mov	r5, r0
 801063a:	460c      	mov	r4, r1
 801063c:	d904      	bls.n	8010648 <_raise_r+0x14>
 801063e:	2316      	movs	r3, #22
 8010640:	6003      	str	r3, [r0, #0]
 8010642:	f04f 30ff 	mov.w	r0, #4294967295
 8010646:	bd38      	pop	{r3, r4, r5, pc}
 8010648:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801064a:	b112      	cbz	r2, 8010652 <_raise_r+0x1e>
 801064c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010650:	b94b      	cbnz	r3, 8010666 <_raise_r+0x32>
 8010652:	4628      	mov	r0, r5
 8010654:	f000 f852 	bl	80106fc <_getpid_r>
 8010658:	4622      	mov	r2, r4
 801065a:	4601      	mov	r1, r0
 801065c:	4628      	mov	r0, r5
 801065e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010662:	f000 b839 	b.w	80106d8 <_kill_r>
 8010666:	2b01      	cmp	r3, #1
 8010668:	d00a      	beq.n	8010680 <_raise_r+0x4c>
 801066a:	1c59      	adds	r1, r3, #1
 801066c:	d103      	bne.n	8010676 <_raise_r+0x42>
 801066e:	2316      	movs	r3, #22
 8010670:	6003      	str	r3, [r0, #0]
 8010672:	2001      	movs	r0, #1
 8010674:	e7e7      	b.n	8010646 <_raise_r+0x12>
 8010676:	2100      	movs	r1, #0
 8010678:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801067c:	4620      	mov	r0, r4
 801067e:	4798      	blx	r3
 8010680:	2000      	movs	r0, #0
 8010682:	e7e0      	b.n	8010646 <_raise_r+0x12>

08010684 <raise>:
 8010684:	4b02      	ldr	r3, [pc, #8]	@ (8010690 <raise+0xc>)
 8010686:	4601      	mov	r1, r0
 8010688:	6818      	ldr	r0, [r3, #0]
 801068a:	f7ff bfd3 	b.w	8010634 <_raise_r>
 801068e:	bf00      	nop
 8010690:	20000034 	.word	0x20000034

08010694 <_fstat_r>:
 8010694:	b538      	push	{r3, r4, r5, lr}
 8010696:	4d07      	ldr	r5, [pc, #28]	@ (80106b4 <_fstat_r+0x20>)
 8010698:	2300      	movs	r3, #0
 801069a:	4604      	mov	r4, r0
 801069c:	4608      	mov	r0, r1
 801069e:	4611      	mov	r1, r2
 80106a0:	602b      	str	r3, [r5, #0]
 80106a2:	f7f0 fcf7 	bl	8001094 <_fstat>
 80106a6:	1c43      	adds	r3, r0, #1
 80106a8:	d102      	bne.n	80106b0 <_fstat_r+0x1c>
 80106aa:	682b      	ldr	r3, [r5, #0]
 80106ac:	b103      	cbz	r3, 80106b0 <_fstat_r+0x1c>
 80106ae:	6023      	str	r3, [r4, #0]
 80106b0:	bd38      	pop	{r3, r4, r5, pc}
 80106b2:	bf00      	nop
 80106b4:	2000cfc4 	.word	0x2000cfc4

080106b8 <_isatty_r>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	4d06      	ldr	r5, [pc, #24]	@ (80106d4 <_isatty_r+0x1c>)
 80106bc:	2300      	movs	r3, #0
 80106be:	4604      	mov	r4, r0
 80106c0:	4608      	mov	r0, r1
 80106c2:	602b      	str	r3, [r5, #0]
 80106c4:	f7f0 fcf6 	bl	80010b4 <_isatty>
 80106c8:	1c43      	adds	r3, r0, #1
 80106ca:	d102      	bne.n	80106d2 <_isatty_r+0x1a>
 80106cc:	682b      	ldr	r3, [r5, #0]
 80106ce:	b103      	cbz	r3, 80106d2 <_isatty_r+0x1a>
 80106d0:	6023      	str	r3, [r4, #0]
 80106d2:	bd38      	pop	{r3, r4, r5, pc}
 80106d4:	2000cfc4 	.word	0x2000cfc4

080106d8 <_kill_r>:
 80106d8:	b538      	push	{r3, r4, r5, lr}
 80106da:	4d07      	ldr	r5, [pc, #28]	@ (80106f8 <_kill_r+0x20>)
 80106dc:	2300      	movs	r3, #0
 80106de:	4604      	mov	r4, r0
 80106e0:	4608      	mov	r0, r1
 80106e2:	4611      	mov	r1, r2
 80106e4:	602b      	str	r3, [r5, #0]
 80106e6:	f7f0 fc73 	bl	8000fd0 <_kill>
 80106ea:	1c43      	adds	r3, r0, #1
 80106ec:	d102      	bne.n	80106f4 <_kill_r+0x1c>
 80106ee:	682b      	ldr	r3, [r5, #0]
 80106f0:	b103      	cbz	r3, 80106f4 <_kill_r+0x1c>
 80106f2:	6023      	str	r3, [r4, #0]
 80106f4:	bd38      	pop	{r3, r4, r5, pc}
 80106f6:	bf00      	nop
 80106f8:	2000cfc4 	.word	0x2000cfc4

080106fc <_getpid_r>:
 80106fc:	f7f0 bc60 	b.w	8000fc0 <_getpid>

08010700 <_init>:
 8010700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010702:	bf00      	nop
 8010704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010706:	bc08      	pop	{r3}
 8010708:	469e      	mov	lr, r3
 801070a:	4770      	bx	lr

0801070c <_fini>:
 801070c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801070e:	bf00      	nop
 8010710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010712:	bc08      	pop	{r3}
 8010714:	469e      	mov	lr, r3
 8010716:	4770      	bx	lr
