bool F_1 ( struct V_1 * V_2 )
{
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_1 V_5 , V_6 , V_7 , V_8 , V_9 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) )
return true ;
V_5 = F_3 ( V_4 , 0x0e ) ;
V_6 = F_3 ( V_4 , 0x0f ) ;
V_7 = F_3 ( V_4 , 0xea ) ;
V_8 = F_3 ( V_4 , 0xeb ) ;
V_9 = F_3 ( V_4 , 0x156 ) ;
if ( ( V_5 == 0 ) && ( V_6 == 0x4000 ) && ( V_7 == 0x1fe0 ) &&
( V_8 == 0 ) && ( V_9 == 0 ) )
return true ;
return false ;
}
static void F_4 ( struct V_3 * V_4 )
{
T_2 V_12 , V_13 ;
V_13 = 0x1e1f ;
for ( V_12 = ( V_14 + V_15 ) ;
V_12 <= ( V_14 + V_16 ) ; V_12 ++ ) {
F_5 ( V_4 , V_12 , V_13 ) ;
if ( V_12 == ( V_14 + 0x97 ) )
V_13 = 0x3e3f ;
else
V_13 -= 0x0202 ;
}
F_5 ( V_4 , V_14 + V_17 , 0x668 ) ;
}
void
F_6 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , const void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_7 ( V_4 , & V_24 ) ;
}
void
F_8 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_9 ( V_4 , & V_24 ) ;
}
static void
F_10 ( struct V_3 * V_4 )
{
T_3 V_30 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) ) {
for ( V_30 = 0 ; V_30 < V_31 ; V_30 ++ )
F_7 ( V_4 ,
& V_32 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < V_33 ; V_30 ++ )
F_7 ( V_4 ,
& V_34 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_35 ; V_30 ++ )
F_7 ( V_4 ,
& V_36 [ V_30 ] ) ;
} else {
for ( V_30 = 0 ; V_30 < V_37 ; V_30 ++ )
F_7 ( V_4 ,
& V_38 [ V_30 ] ) ;
}
}
static void F_11 ( struct V_3 * V_4 )
{
T_3 V_30 = 0 ;
T_4 V_39 ;
if ( V_4 -> V_40 )
F_10 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_39 = F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 : V_4 -> V_43 .
V_39 ;
switch ( V_39 ) {
case 0 :
break;
case 1 :
if ( V_4 -> V_44 == 7 )
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_46 [ 0 ] ) ;
else
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_47
[ 0 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_47 [ 2 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_47 [ 4 ] ) ;
break;
case 2 :
F_6 (
V_4 , V_45 ,
2 , 0x1 , 8 ,
& V_48 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x5 , 8 ,
& V_48 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x9 , 8 ,
& V_48 [ 4 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x21 , 8 ,
& V_49 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_49 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_49 [ 4 ] ) ;
break;
default:
break;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_50 ; V_30 ++ ) {
if ( V_30 == V_51 ) {
V_39 =
F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 :
V_4 -> V_43 . V_39 ;
switch ( V_39 ) {
case 0 :
F_7 (
V_4 ,
& V_52
[ V_30 ] ) ;
break;
case 1 :
F_7 (
V_4 ,
& V_53
[ V_30 ] ) ;
break;
case 2 :
F_7 (
V_4 ,
& V_54
[ V_30 ] ) ;
break;
case 3 :
F_7 (
V_4 ,
& V_55
[ V_30 ] ) ;
break;
default:
break;
}
} else {
F_7 (
V_4 ,
& V_52 [ V_30 ] ) ;
}
}
} else {
for ( V_30 = 0 ; V_30 < V_56 ; V_30 ++ )
F_7 ( V_4 ,
& V_57
[ V_30 ] ) ;
}
}
static void
F_13 ( struct V_3 * V_4 , T_2 V_58 , T_2 V_59 )
{
F_5 ( V_4 , 0x77 , V_58 ) ;
F_5 ( V_4 , 0xb4 , V_59 ) ;
}
void F_14 ( struct V_3 * V_4 , T_4 V_60 )
{
T_2 V_58 , V_59 ;
if ( V_60 ) {
V_58 = 0x10 ;
V_59 = 0x258 ;
} else {
V_58 = 0x15 ;
V_59 = 0x320 ;
}
F_13 ( V_4 , V_58 , V_59 ) ;
if ( V_4 -> V_61 && ( V_4 -> V_61 -> V_62 != V_60 ) )
V_4 -> V_61 -> V_62 = V_60 ;
}
static void F_15 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_63 = V_64 ;
V_4 -> V_65 = true ;
return;
}
V_4 -> V_63 = V_66 ;
V_4 -> V_65 = false ;
if ( ( V_4 -> V_61 -> V_67 & V_68 ) &&
F_2 ( V_4 -> V_10 . V_11 , 2 ) && ( V_4 -> V_61 -> V_69 >= 4 ) )
V_4 -> V_63 = V_64 ;
else if ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ( V_4 -> V_61 -> V_67 & V_70 ) )
V_4 -> V_65 = true ;
}
static void F_16 ( struct V_3 * V_4 )
{
T_2 V_71 , V_72 , V_73 , V_74 ;
T_3 V_75 ;
struct V_76 * V_77 = & V_4 -> V_78 -> V_79 -> V_77 ;
if ( V_4 -> V_61 -> V_69 >= 9 )
return;
V_71 = V_77 -> V_71 ;
V_4 -> V_80 = V_71 & 0xf ;
V_4 -> V_81 = ( V_71 & 0xf0 ) >> 4 ;
V_4 -> V_82 = ( V_71 & 0xf00 ) >> 8 ;
V_4 -> V_83 = ( V_71 & 0xf000 ) >> 12 ;
V_72 = V_77 -> V_72 ;
V_4 -> V_84 = V_72 & 0xf ;
V_4 -> V_85 = ( V_72 & 0xf0 ) >> 4 ;
V_4 -> V_86 = ( V_72 & 0xf00 ) >> 8 ;
V_4 -> V_87 = ( V_72 & 0xf000 ) >> 12 ;
V_73 = V_77 -> V_73 ;
V_4 -> V_88 = V_73 & 0xf ;
V_4 -> V_89 = ( V_73 & 0xf0 ) >> 4 ;
V_4 -> V_90 = ( V_73 & 0xf00 ) >> 8 ;
V_4 -> V_91 = ( V_73 & 0xf000 ) >> 12 ;
V_74 = V_77 -> V_74 ;
V_4 -> V_92 = V_74 & 0xf ;
V_4 -> V_93 = ( V_74 & 0xf0 ) >> 4 ;
V_4 -> V_94 = ( V_74 & 0xf00 ) >> 8 ;
V_4 -> V_95 = ( V_74 & 0xf000 ) >> 12 ;
for ( V_75 = 0 ; V_75 < ( V_96 + V_97 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_4 -> V_98 [ V_99 ] . V_100 =
V_77 -> V_101 [ 0 ] . V_102 ;
V_4 -> V_98 [ V_103 ] . V_100 =
V_77 -> V_101 [ 1 ] . V_102 ;
V_4 -> V_98 [ V_99 ] . V_104 =
V_77 -> V_101 [ 0 ] . V_105 [ 0 ] ;
V_4 -> V_98 [ V_103 ] . V_104 =
V_77 -> V_101 [ 1 ] . V_105 [ 0 ] ;
V_4 -> V_98 [ V_99 ] . V_106 =
V_77 -> V_101 [ 0 ] . V_105 [ 1 ] ;
V_4 -> V_98 [ V_103 ] . V_106 =
V_77 -> V_101 [ 1 ] . V_105 [ 1 ] ;
V_4 -> V_98 [ V_99 ] . V_107 =
V_77 -> V_101 [ 0 ] . V_105 [ 2 ] ;
V_4 -> V_98 [ V_103 ] . V_107 =
V_77 -> V_101 [ 1 ] . V_105 [ 2 ] ;
V_4 -> V_98 [ V_99 ] . V_108 =
V_77 -> V_101 [ 0 ] . V_109 ;
V_4 -> V_98 [ V_103 ] . V_108 =
V_77 -> V_101 [ 1 ] . V_109 ;
V_4 -> V_110 = V_77 -> V_110 ;
V_4 -> V_111 = V_77 -> V_111 ;
V_4 -> V_112 [ 0 ] = V_77 -> V_112 [ 0 ] ;
V_4 -> V_112 [ 1 ] = V_77 -> V_112 [ 1 ] ;
V_4 -> V_112 [ 2 ] = V_77 -> V_112 [ 2 ] ;
V_4 -> V_112 [ 3 ] = V_77 -> V_112 [ 3 ] ;
V_4 -> V_112 [ 4 ] = V_77 -> V_112 [ 4 ] ;
V_4 -> V_112 [ 5 ] = V_77 -> V_112 [ 5 ] ;
V_4 -> V_112 [ 6 ] = V_77 -> V_112 [ 6 ] ;
V_4 -> V_112 [ 7 ] = V_77 -> V_112 [ 7 ] ;
break;
case 1 :
V_4 -> V_98 [ V_99 ] . V_113 =
V_77 -> V_101 [ 0 ] . V_114 ;
V_4 -> V_98 [ V_103 ] . V_113 =
V_77 -> V_101 [ 1 ] . V_114 ;
V_4 -> V_98 [ V_99 ] . V_115 =
V_77 -> V_101 [ 0 ] . V_116 [ 0 ] ;
V_4 -> V_98 [ V_103 ] . V_115 =
V_77 -> V_101 [ 1 ] . V_116 [ 0 ] ;
V_4 -> V_98 [ V_99 ] . V_117 =
V_77 -> V_101 [ 0 ] . V_116 [ 1 ] ;
V_4 -> V_98 [ V_103 ] . V_117 =
V_77 -> V_101 [ 1 ] . V_116 [ 1 ] ;
V_4 -> V_98 [ V_99 ] . V_118 =
V_77 -> V_101 [ 0 ] . V_116 [ 2 ] ;
V_4 -> V_98 [ V_103 ] . V_118 =
V_77 -> V_101 [ 1 ] . V_116 [ 2 ] ;
V_4 -> V_98 [ V_99 ] . V_119 =
V_77 -> V_101 [ 0 ] . V_120 ;
V_4 -> V_98 [ V_103 ] . V_119 =
V_77 -> V_101 [ 1 ] . V_120 ;
V_4 -> V_121 = V_77 -> V_121 ;
V_4 -> V_122 [ 0 ] = V_77 -> V_122 [ 0 ] ;
V_4 -> V_122 [ 1 ] = V_77 -> V_122 [ 1 ] ;
V_4 -> V_122 [ 2 ] = V_77 -> V_122 [ 2 ] ;
V_4 -> V_122 [ 3 ] = V_77 -> V_122 [ 3 ] ;
V_4 -> V_122 [ 4 ] = V_77 -> V_122 [ 4 ] ;
V_4 -> V_122 [ 5 ] = V_77 -> V_122 [ 5 ] ;
V_4 -> V_122 [ 6 ] = V_77 -> V_122 [ 6 ] ;
V_4 -> V_122 [ 7 ] = V_77 -> V_122 [ 7 ] ;
break;
case 2 :
V_4 -> V_98 [ 0 ] . V_123 =
V_77 -> V_101 [ 0 ] . V_124 ;
V_4 -> V_98 [ 1 ] . V_123 =
V_77 -> V_101 [ 1 ] . V_124 ;
V_4 -> V_98 [ 0 ] . V_125 =
V_77 -> V_101 [ 0 ] . V_126 [ 0 ] ;
V_4 -> V_98 [ 1 ] . V_125 =
V_77 -> V_101 [ 1 ] . V_126 [ 0 ] ;
V_4 -> V_98 [ 0 ] . V_127 =
V_77 -> V_101 [ 0 ] . V_126 [ 1 ] ;
V_4 -> V_98 [ 1 ] . V_127 =
V_77 -> V_101 [ 1 ] . V_126 [ 1 ] ;
V_4 -> V_98 [ 0 ] . V_128 =
V_77 -> V_101 [ 0 ] . V_126 [ 2 ] ;
V_4 -> V_98 [ 1 ] . V_128 =
V_77 -> V_101 [ 1 ] . V_126 [ 2 ] ;
V_4 -> V_98 [ 0 ] . V_129 = 0 ;
V_4 -> V_98 [ 1 ] . V_129 = 0 ;
V_4 -> V_130 = V_77 -> V_130 ;
V_4 -> V_131 [ 0 ] = V_77 -> V_131 [ 0 ] ;
V_4 -> V_131 [ 1 ] = V_77 -> V_131 [ 1 ] ;
V_4 -> V_131 [ 2 ] = V_77 -> V_131 [ 2 ] ;
V_4 -> V_131 [ 3 ] = V_77 -> V_131 [ 3 ] ;
V_4 -> V_131 [ 4 ] = V_77 -> V_131 [ 4 ] ;
V_4 -> V_131 [ 5 ] = V_77 -> V_131 [ 5 ] ;
V_4 -> V_131 [ 6 ] = V_77 -> V_131 [ 6 ] ;
V_4 -> V_131 [ 7 ] = V_77 -> V_131 [ 7 ] ;
break;
case 3 :
V_4 -> V_98 [ 0 ] . V_132 =
V_77 -> V_101 [ 0 ] . V_133 ;
V_4 -> V_98 [ 1 ] . V_132 =
V_77 -> V_101 [ 1 ] . V_133 ;
V_4 -> V_98 [ 0 ] . V_134 =
V_77 -> V_101 [ 0 ] . V_135 [ 0 ] ;
V_4 -> V_98 [ 1 ] . V_134 =
V_77 -> V_101 [ 1 ] . V_135 [ 0 ] ;
V_4 -> V_98 [ 0 ] . V_136 =
V_77 -> V_101 [ 0 ] . V_135 [ 1 ] ;
V_4 -> V_98 [ 1 ] . V_136 =
V_77 -> V_101 [ 1 ] . V_135 [ 1 ] ;
V_4 -> V_98 [ 0 ] . V_137 =
V_77 -> V_101 [ 0 ] . V_135 [ 2 ] ;
V_4 -> V_98 [ 1 ] . V_137 =
V_77 -> V_101 [ 1 ] . V_135 [ 2 ] ;
V_4 -> V_98 [ 0 ] . V_138 = 0 ;
V_4 -> V_98 [ 1 ] . V_138 = 0 ;
V_4 -> V_139 = V_77 -> V_139 ;
V_4 -> V_140 [ 0 ] = V_77 -> V_140 [ 0 ] ;
V_4 -> V_140 [ 1 ] = V_77 -> V_140 [ 1 ] ;
V_4 -> V_140 [ 2 ] = V_77 -> V_140 [ 2 ] ;
V_4 -> V_140 [ 3 ] = V_77 -> V_140 [ 3 ] ;
V_4 -> V_140 [ 4 ] = V_77 -> V_140 [ 4 ] ;
V_4 -> V_140 [ 5 ] = V_77 -> V_140 [ 5 ] ;
V_4 -> V_140 [ 6 ] = V_77 -> V_140 [ 6 ] ;
V_4 -> V_140 [ 7 ] = V_77 -> V_140 [ 7 ] ;
break;
}
}
F_17 ( V_4 ) ;
}
static bool F_18 ( struct V_3 * V_4 )
{
struct V_76 * V_77 = & V_4 -> V_78 -> V_79 -> V_77 ;
V_4 -> V_141 = V_77 -> V_141 ;
V_4 -> V_44 = V_77 -> V_142 ;
V_4 -> V_143 = V_77 -> V_144 ;
V_4 -> V_42 . V_145 = V_77 -> V_146 . V_147 . V_145 ;
V_4 -> V_42 . V_148 = V_77 -> V_146 . V_147 . V_149 ;
V_4 -> V_42 . V_150 = V_77 -> V_146 . V_147 . V_151 ;
V_4 -> V_42 . V_152 = V_77 -> V_146 . V_147 . V_153 ;
V_4 -> V_42 . V_39 = V_77 -> V_146 . V_147 . V_154 ;
V_4 -> V_43 . V_145 = V_77 -> V_146 . V_155 . V_145 ;
V_4 -> V_43 . V_148 = V_77 -> V_146 . V_155 . V_149 ;
V_4 -> V_43 . V_150 = V_77 -> V_146 . V_155 . V_151 ;
V_4 -> V_43 . V_152 = V_77 -> V_146 . V_155 . V_153 ;
if ( V_77 -> V_146 . V_155 . V_154 )
V_4 -> V_43 . V_39 = V_77 -> V_146 . V_155 . V_154 ;
else
V_4 -> V_43 . V_39 = V_77 -> V_146 . V_147 . V_154 ;
F_19 ( V_4 ) ;
V_4 -> V_156 = V_77 -> V_157 ;
if ( V_4 -> V_156 == 0 )
V_4 -> V_156 = V_158 ;
V_4 -> V_159 = V_77 -> V_160 ;
if ( V_4 -> V_159 != 0 ) {
if ( V_4 -> V_159 >
( V_161 + V_162 ) )
V_4 -> V_159 = V_162 ;
else if ( V_4 -> V_159 < ( V_161 +
V_163 ) )
V_4 -> V_159 = V_163 ;
else
V_4 -> V_159 -= V_161 ;
}
V_4 -> V_164 =
V_4 -> V_156 - V_165 ;
V_4 -> V_166 = V_77 -> V_166 ;
if ( V_4 -> V_166 > V_167 )
V_4 -> V_166 = 0 ;
F_16 ( V_4 ) ;
return true ;
}
bool F_20 ( struct V_3 * V_4 )
{
T_3 V_168 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_21 ( V_4 -> V_10 . V_11 , 6 ) )
V_4 -> V_169 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_170 = true ;
if ( V_4 -> V_61 -> V_67 & V_171 )
V_4 -> V_172 = true ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) && F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_61 -> V_67 & V_173 )
V_4 -> V_174 = true ;
}
V_4 -> V_175 = AUTO ;
if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) || F_22 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_175 = V_176 ;
V_4 -> V_177 = AUTO ;
V_4 -> V_178 = AUTO ;
V_4 -> V_179 = 0x010100B5 ;
V_4 -> V_180 = V_181 ;
V_4 -> V_182 = V_183 ;
V_4 -> V_184 = V_185 ;
V_4 -> V_186 = true ;
V_4 -> V_187 = false ;
V_4 -> V_188 = false ;
for ( V_168 = 0 ; V_168 < V_4 -> V_10 . V_189 ; V_168 ++ )
V_4 -> V_190 [ V_168 ] . V_191 = AUTO ;
F_15 ( V_4 ) ;
if ( V_4 -> V_63 == V_64 )
V_4 -> V_192 = true ;
V_4 -> V_193 . V_194 = V_195 ;
V_4 -> V_193 . V_196 = V_197 ;
V_4 -> V_193 . V_198 = V_199 ;
V_4 -> V_193 . V_200 = V_201 ;
if ( ! F_18 ( V_4 ) )
return false ;
return true ;
}
static T_5 F_23 ( struct V_3 * V_4 , T_6 V_202 , T_6 V_203 )
{
T_5 V_204 = 0 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
V_204 = ( T_6 )
V_206
[ V_203 ] ;
else if ( V_4 -> V_10 . V_205 == 5 )
V_204 = ( T_6 )
V_207
[ V_203 ] ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 ==
8 ) )
V_204 = ( T_6 )
V_208
[ V_203 ] ;
} else {
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
V_204 = ( T_6 )
V_209
[ V_202 ] ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 ==
8 ) )
V_204 = ( T_6 )
V_210
[ V_202 ] ;
}
return V_204 ;
}
static void F_24 ( struct V_3 * V_4 , T_5 V_211 )
{
bool V_212 = false ;
T_2 V_13 ;
if ( V_211 == V_213 )
V_212 = true ;
V_13 = F_3 ( V_4 , 0xed ) ;
V_13 |= V_214 ;
V_13 &= ~ V_215 ;
if ( V_212 )
V_13 |= V_215 ;
F_5 ( V_4 , 0xed , V_13 ) ;
}
static void F_25 ( struct V_3 * V_4 )
{
int V_216 , type ;
T_2 V_217 [] = { 0x186 , 0x195 , 0x2c5 } ;
for ( type = 0 ; type < 3 ; type ++ ) {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , V_217 [ type ] + V_216 ,
V_219 [ type ] [ V_216 ] ) ;
}
if ( V_4 -> V_220 == V_221 ) {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , 0x186 + V_216 ,
V_219 [ 3 ] [ V_216 ] ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , 0x186 + V_216 ,
V_219 [ 5 ] [ V_216 ] ) ;
}
if ( F_27 ( V_4 -> V_41 ) == 14 ) {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , 0x2c5 + V_216 ,
V_219 [ 6 ] [ V_216 ] ) ;
}
}
}
static void F_28 ( struct V_3 * V_4 )
{
int V_216 ;
if ( V_4 -> V_220 == V_221 ) {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , 0x195 + V_216 ,
V_219 [ 4 ] [ V_216 ] ) ;
} else {
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , 0x186 + V_216 ,
V_219 [ 3 ] [ V_216 ] ) ;
}
}
static void
F_29 ( struct V_3 * V_4 , T_4 V_222 , T_4 * V_223 , T_4 * V_224 ,
T_4 V_19 )
{
T_1 V_225 , V_226 ;
T_4 V_227 ;
T_4 V_228 =
F_2 ( V_4 -> V_10 . V_11 ,
3 ) ? V_229 : V_230 ;
T_4 V_231 = 1 ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_225 = V_222 << 4 ;
F_6 ( V_4 , V_232 , V_19 , V_225 , 8 ,
V_223 ) ;
V_226 = V_225 + 0x080 ;
F_6 ( V_4 , V_232 , V_19 , V_226 , 8 ,
V_224 ) ;
for ( V_227 = V_19 ; V_227 < 16 ; V_227 ++ ) {
F_6 ( V_4 , V_232 , 1 ,
V_225 + V_227 , 8 , & V_228 ) ;
F_6 ( V_4 , V_232 , 1 ,
V_226 + V_227 , 8 , & V_231 ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static T_2 F_31 ( struct V_3 * V_4 , T_2 V_20 )
{
T_2 V_233 = 0 ;
T_2 V_234 = 0 ;
if ( V_20 == 0 ) {
if ( F_32 ( V_4 -> V_41 ) )
V_234 = 0x159 ;
else
V_234 = 0x154 ;
} else {
V_234 = V_20 ;
}
F_8 ( V_4 , V_232 , 1 ,
( T_1 ) V_234 , 16 ,
& V_233 ) ;
V_233 = V_233 & 0x7 ;
return V_233 ;
}
static void
F_33 ( struct V_3 * V_4 , T_2 V_235 , T_2 V_236 ,
T_4 V_237 , T_4 V_238 , T_4 V_239 )
{
T_4 V_240 ;
T_2 V_12 = 0 , V_241 = 0 , V_242 = 0 , V_243 = 0 , V_244 = 0 ;
T_4 V_245 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_243 = V_235 ;
for ( V_240 = 0 ; V_240 < 2 ; V_240 ++ ) {
if ( V_239 == V_246 ) {
switch ( V_235 ) {
case ( 0x1 << 2 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 1 ) ;
V_245 = 1 ;
break;
case ( 0x1 << 3 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 2 ) ;
V_245 = 2 ;
break;
case ( 0x1 << 4 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 4 ) ;
V_245 = 4 ;
break;
case ( 0x1 << 5 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 5 ) ;
V_245 = 5 ;
break;
case ( 0x1 << 6 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 6 ) ;
V_245 = 6 ;
break;
case ( 0x1 << 7 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a :
0x7d ;
V_244 = ( 0x1 << 7 ) ;
V_245 = 7 ;
break;
case ( 0x1 << 10 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0xf8 :
0xfa ;
V_244 = ( 0x7 << 4 ) ;
V_245 = 4 ;
break;
case ( 0x1 << 11 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7b :
0x7e ;
V_244 = ( 0xffff << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 12 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7c :
0x7f ;
V_244 = ( 0xffff << 0 ) ;
V_245 = 0 ;
break;
case ( 0x3 << 13 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x348 :
0x349 ;
V_244 = ( 0xff << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 13 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x348 :
0x349 ;
V_244 = ( 0xf << 0 ) ;
V_245 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_239 ==
V_247 ) {
switch ( V_235 ) {
case ( 0x1 << 1 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 1 ) ;
V_245 = 1 ;
break;
case ( 0x1 << 3 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 3 ) ;
V_245 = 3 ;
break;
case ( 0x1 << 5 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 5 ) ;
V_245 = 5 ;
break;
case ( 0x1 << 4 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 4 ) ;
V_245 = 4 ;
break;
case ( 0x1 << 2 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 2 ) ;
V_245 = 2 ;
break;
case ( 0x1 << 7 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x7 << 8 ) ;
V_245 = 8 ;
break;
case ( 0x1 << 11 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 14 ) ;
V_245 = 14 ;
break;
case ( 0x1 << 10 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 13 ) ;
V_245 = 13 ;
break;
case ( 0x1 << 9 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 12 ) ;
V_245 = 12 ;
break;
case ( 0x1 << 8 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 11 ) ;
V_245 = 11 ;
break;
case ( 0x1 << 6 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 6 ) ;
V_245 = 6 ;
break;
case ( 0x1 << 0 ) :
V_241 = ( V_240 == 0 ) ? 0x342 :
0x343 ;
V_242 = ( V_240 == 0 ) ? 0x340 :
0x341 ;
V_244 = ( 0x1 << 0 ) ;
V_245 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_239 ==
V_248 ) {
switch ( V_235 ) {
case ( 0x1 << 3 ) :
V_241 = ( V_240 == 0 ) ? 0x346 :
0x347 ;
V_242 = ( V_240 == 0 ) ? 0x344 :
0x345 ;
V_244 = ( 0x1 << 3 ) ;
V_245 = 3 ;
break;
case ( 0x1 << 1 ) :
V_241 = ( V_240 == 0 ) ? 0x346 :
0x347 ;
V_242 = ( V_240 == 0 ) ? 0x344 :
0x345 ;
V_244 = ( 0x1 << 1 ) ;
V_245 = 1 ;
break;
case ( 0x1 << 0 ) :
V_241 = ( V_240 == 0 ) ? 0x346 :
0x347 ;
V_242 = ( V_240 == 0 ) ? 0x344 :
0x345 ;
V_244 = ( 0x1 << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 2 ) :
V_241 = ( V_240 == 0 ) ? 0x346 :
0x347 ;
V_242 = ( V_240 == 0 ) ? 0x344 :
0x345 ;
V_244 = ( 0x1 << 2 ) ;
V_245 = 2 ;
break;
case ( 0x1 << 4 ) :
V_241 = ( V_240 == 0 ) ? 0x346 :
0x347 ;
V_242 = ( V_240 == 0 ) ? 0x344 :
0x345 ;
V_244 = ( 0x1 << 4 ) ;
V_245 = 4 ;
break;
default:
V_12 = 0xffff ;
break;
}
}
if ( V_238 ) {
F_34 ( V_4 , V_241 , ~ V_243 ) ;
F_34 ( V_4 , V_242 , ~ V_244 ) ;
} else {
if ( ( V_237 == 0 )
|| ( V_237 & ( 1 << V_240 ) ) ) {
F_35 ( V_4 , V_241 , V_243 ) ;
if ( V_12 != 0xffff )
F_36 ( V_4 , V_242 ,
V_244 ,
( V_236 <<
V_245 ) ) ;
}
}
}
}
}
static void F_37 ( struct V_3 * V_4 )
{
T_3 V_249 ;
int V_227 ;
T_6 V_250 [ 2 ] ;
T_4 V_251 ;
T_2 V_252 [ 2 ] ;
T_2 V_253 [ 4 ] ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
if ( V_4 -> V_186 ) {
if ( ( F_12 ( V_4 -> V_41 ) ) ) {
V_250 [ 0 ] = 6 ;
V_250 [ 1 ] = 6 ;
} else {
V_251 = F_27 ( V_4 -> V_41 ) ;
V_250 [ 0 ] =
( T_6 )
F_38 ( ( ( V_254 [ 0 ] *
V_251 ) +
V_254 [ 1 ] ) , 13 ) ;
V_250 [ 1 ] =
( T_6 )
F_38 ( ( ( V_255 [ 0 ] *
V_251 ) +
V_255 [ 1 ] ) , 13 ) ;
}
} else {
V_250 [ 0 ] = 0 ;
V_250 [ 1 ] = 0 ;
}
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( V_4 -> V_187 ) {
V_253 [ 0 ] = V_256 [ 2 ] + V_250 [ V_249 ] ;
V_253 [ 1 ] = V_256 [ 3 ] + V_250 [ V_249 ] ;
V_253 [ 2 ] = V_256 [ 3 ] + V_250 [ V_249 ] ;
V_253 [ 3 ] = V_256 [ 3 ] + V_250 [ V_249 ] ;
} else {
for ( V_227 = 0 ; V_227 < 4 ; V_227 ++ )
V_253 [ V_227 ] =
V_256 [ V_227 ] +
V_250 [ V_249 ] ;
}
F_6 ( V_4 , V_249 , 4 , 8 , 16 , V_253 ) ;
V_252 [ V_249 ] =
( T_2 ) ( V_256 [ 2 ] + V_250 [ V_249 ] + 4 ) ;
}
F_36 ( V_4 , 0x1e , ( 0xff << 0 ) , ( V_252 [ 0 ] << 0 ) ) ;
F_36 ( V_4 , 0x34 , ( 0xff << 0 ) , ( V_252 [ 1 ] << 0 ) ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void
F_39 ( struct V_3 * V_4 , T_4 V_249 )
{
if ( V_249 == V_99 ) {
F_5 ( V_4 , 0x38 , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x37 , 0x0060 ) ;
else
F_5 ( V_4 , 0x37 , 0x1080 ) ;
} else if ( V_249 == V_103 ) {
F_5 ( V_4 , 0x2ae , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x2ad , 0x0060 ) ;
else
F_5 ( V_4 , 0x2ad , 0x1080 ) ;
}
}
static void F_40 ( struct V_3 * V_4 , T_4 V_257 )
{
T_4 V_258 , V_259 ;
V_258 = V_257 & 0x1 ;
V_259 = ( V_257 & 0x2 ) >> 1 ;
if ( ! V_258 )
F_39 ( V_4 , V_99 ) ;
if ( ! V_259 )
F_39 ( V_4 , V_103 ) ;
}
static void F_41 ( struct V_3 * V_4 )
{
T_7 V_260 [] = { 8 , 13 , 17 , 22 } ;
T_7 V_261 [] = { - 2 , 7 , 11 , 15 } ;
T_7 V_262 [] = { - 4 , - 1 , 2 , 5 , 5 , 5 , 5 , 5 , 5 , 5 } ;
T_7 V_263 [] = {
0x0 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
F_36 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_36 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_36 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_36 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_6 ( V_4 , V_264 , 4 , 0x8 , 8 ,
V_260 ) ;
F_6 ( V_4 , V_265 , 4 , 0x8 , 8 ,
V_260 ) ;
F_6 ( V_4 , V_264 , 4 , 0x10 , 8 ,
V_261 ) ;
F_6 ( V_4 , V_265 , 4 , 0x10 , 8 ,
V_261 ) ;
F_6 ( V_4 , V_264 , 10 , 0x20 , 8 ,
V_262 ) ;
F_6 ( V_4 , V_265 , 10 , 0x20 , 8 ,
V_262 ) ;
F_6 ( V_4 , V_266 , 10 , 0x20 , 8 ,
V_263 ) ;
F_6 ( V_4 , V_267 , 10 , 0x20 , 8 ,
V_263 ) ;
F_5 ( V_4 , 0x37 , 0x74 ) ;
F_5 ( V_4 , 0x2ad , 0x74 ) ;
F_5 ( V_4 , 0x38 , 0x18 ) ;
F_5 ( V_4 , 0x2ae , 0x18 ) ;
F_5 ( V_4 , 0x2b , 0xe8 ) ;
F_5 ( V_4 , 0x41 , 0xe8 ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
F_36 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
F_36 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
} else {
F_36 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
F_36 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
}
}
static void F_43 ( struct V_3 * V_4 )
{
T_2 V_268 ;
T_7 V_269 [] = { 9 , 14 , 19 , 24 } ;
T_7 * V_260 = NULL ;
T_7 * V_270 = NULL ;
T_7 * V_261 = NULL ;
T_7 V_271 [] = { - 9 , - 6 , - 3 , 0 , 3 , 3 , 3 , 3 , 3 , 3 } ;
T_7 * V_262 ;
T_7 V_272 [] = { 0 , 1 , 2 , 3 , 4 , 4 , 4 , 4 , 4 , 4 } ;
T_7 * V_263 ;
T_2 V_273 [] = { 0x624f , 0x624f } ;
T_2 * V_274 ;
T_2 V_275 ;
T_2 V_276 ;
T_2 V_277 = 0 ;
T_2 V_278 ;
T_2 V_279 ;
T_2 V_280 ;
T_4 V_281 = 0 ;
T_4 V_282 ;
T_2 V_283 = 0 ;
T_4 V_284 ;
T_2 V_285 ;
T_7 V_286 = 0 , V_287 = 0 ;
T_4 V_288 = 0 ;
F_36 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_36 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_268 = F_3 ( V_4 , 0x09 ) & V_289 ;
if ( V_268 == 0 ) {
V_260 = V_269 ;
F_6 ( V_4 , V_264 , 4 , 8 , 8 ,
V_260 ) ;
F_6 ( V_4 , V_265 , 4 , 8 , 8 ,
V_260 ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x40 << 0 ) ) ;
if ( F_32 ( V_4 -> V_41 ) ) {
F_36 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
}
F_36 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
F_36 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
F_36 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
}
} else {
V_275 = 0x9e ;
V_276 = 0x9e ;
V_278 = 0x24 ;
V_279 = 0x8a ;
V_280 = 8 ;
V_274 = V_273 ;
V_262 = V_271 ;
V_263 = V_272 ;
V_285 = F_44 ( F_27 ( V_4 -> V_41 ) ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
V_284 = 25 ;
V_277 = 0x82 ;
if ( ( V_285 <= 5080 ) || ( V_285 == 5825 ) ) {
T_7 V_290 [] = { 11 , 16 , 20 , 24 } ;
T_7 V_291 [] = {
11 , 17 , 22 , 25 } ;
T_7 V_292 [] = { - 1 , 6 , 10 , 14 } ;
V_282 = 0x3e ;
V_260 = V_290 ;
V_270 = V_291 ;
V_261 = V_292 ;
} else if ( ( V_285 >= 5500 ) && ( V_285 <= 5700 ) ) {
T_7 V_290 [] = { 11 , 17 , 21 , 25 } ;
T_7 V_291 [] = {
12 , 18 , 22 , 26 } ;
T_7 V_292 [] = { 1 , 8 , 12 , 16 } ;
V_282 = 0x45 ;
V_278 = 0x14 ;
V_283 = 0xff ;
V_288 = 1 ;
V_260 = V_290 ;
V_270 = V_291 ;
V_261 = V_292 ;
} else {
T_7 V_290 [] = { 12 , 18 , 22 , 26 } ;
T_7 V_291 [] = {
12 , 18 , 22 , 26 } ;
T_7 V_292 [] = { - 1 , 6 , 10 , 14 } ;
V_282 = 0x41 ;
V_260 = V_290 ;
V_270 = V_291 ;
V_261 = V_292 ;
}
if ( V_285 <= 4920 ) {
V_286 = 5 ;
V_287 = 5 ;
} else if ( ( V_285 > 4920 ) && ( V_285 <= 5320 ) ) {
V_286 = 3 ;
V_287 = 5 ;
} else if ( ( V_285 > 5320 ) && ( V_285 <= 5700 ) ) {
V_286 = 3 ;
V_287 = 2 ;
} else {
V_286 = 4 ;
V_287 = 0 ;
}
} else {
V_282 = 0x3a ;
V_281 = 0x3a ;
V_284 = 20 ;
if ( ( V_285 >= 4920 ) && ( V_285 <= 5320 ) ) {
V_286 = 4 ;
V_287 = 5 ;
} else if ( ( V_285 > 5320 ) && ( V_285 <= 5550 ) ) {
V_286 = 4 ;
V_287 = 2 ;
} else {
V_286 = 5 ;
V_287 = 3 ;
}
}
F_5 ( V_4 , 0x20 , V_275 ) ;
F_5 ( V_4 , 0x2a7 , V_275 ) ;
F_6 ( V_4 , V_232 ,
V_4 -> V_10 . V_189 , 0x106 , 16 ,
V_274 ) ;
F_5 ( V_4 , 0x22 , V_276 ) ;
F_5 ( V_4 , 0x2a9 , V_276 ) ;
F_5 ( V_4 , 0x36 , V_278 ) ;
F_5 ( V_4 , 0x2ac , V_278 ) ;
F_5 ( V_4 , 0x37 , V_279 ) ;
F_5 ( V_4 , 0x2ad , V_279 ) ;
F_5 ( V_4 , 0x38 , V_280 ) ;
F_5 ( V_4 , 0x2ae , V_280 ) ;
F_6 ( V_4 , V_264 , 10 , 0x20 , 8 ,
V_262 ) ;
F_6 ( V_4 , V_265 , 10 , 0x20 , 8 ,
V_262 ) ;
F_6 ( V_4 , V_266 , 10 , 0x20 , 8 ,
V_263 ) ;
F_6 ( V_4 , V_267 , 10 , 0x20 , 8 ,
V_263 ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_282 << 0 ) ) ;
if ( V_288 == 1 ) {
F_5 ( V_4 , 0x2b , V_283 ) ;
F_5 ( V_4 , 0x41 , V_283 ) ;
}
F_36 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( V_284 << 0 ) ) ;
F_36 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( V_284 << 0 ) ) ;
F_36 ( V_4 , 0x2e4 ,
( 0x3f << 0 ) , ( V_286 << 0 ) ) ;
F_36 ( V_4 , 0x2e4 ,
( 0x3f << 6 ) , ( V_287 << 6 ) ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
F_6 ( V_4 , V_264 , 4 , 8 , 8 ,
V_260 ) ;
F_6 ( V_4 , V_265 , 4 , 8 , 8 ,
V_270 ) ;
F_6 ( V_4 , V_264 , 4 , 0x10 ,
8 , V_261 ) ;
F_6 ( V_4 , V_265 , 4 , 0x10 ,
8 , V_261 ) ;
F_5 ( V_4 , 0x24 , V_277 ) ;
F_5 ( V_4 , 0x2ab , V_277 ) ;
} else {
F_36 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_281 << 0 ) ) ;
}
}
}
static void F_45 ( struct V_3 * V_4 )
{
T_2 V_293 , V_294 , V_268 ;
int V_227 ;
T_4 V_295 [] = {
V_296 ,
V_297 ,
V_298
} ;
T_4 V_299 [] = { 10 , 30 , 1 } ;
T_7 V_300 [] = { 7 , 11 , 16 , 23 } ;
T_7 V_301 [] = { 8 , 12 , 17 , 25 } ;
T_7 V_302 [] = { 9 , 13 , 18 , 26 } ;
T_7 V_303 [] = { 8 , 13 , 18 , 25 } ;
T_7 V_304 [] = { 10 , 14 , 19 , 27 } ;
T_7 V_305 [] = { 7 , 11 , 17 , 23 } ;
T_7 V_306 [] = { 8 , 12 , 18 , 23 } ;
T_7 V_307 [] = { 6 , 10 , 16 , 21 } ;
T_7 V_308 [] = { 6 , 10 , 16 , 21 } ;
T_7 * V_260 = NULL ;
T_7 V_309 [] = { - 5 , 6 , 10 , 14 } ;
T_7 V_310 [] = { - 3 , 7 , 11 , 16 } ;
T_7 V_311 [] = { - 5 , 6 , 10 , 14 } ;
T_7 V_312 [] = { - 5 , 6 , 10 , 15 } ;
T_7 V_313 [] = { - 6 , 2 , 6 , 10 } ;
T_7 V_314 [] = { - 5 , 2 , 6 , 10 } ;
T_7 V_315 [] = { - 7 , 0 , 4 , 8 } ;
T_7 V_316 [] = { - 7 , 0 , 4 , 8 } ;
T_7 * V_261 = NULL ;
T_7 V_317 [] = {
0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A } ;
T_7 V_318 [] = {
0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 } ;
T_7 V_319 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
T_7 V_320 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
T_7 V_321 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
T_7 * V_262 ;
T_7 V_322 [] = {
0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
T_7 V_323 [] = {
0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 } ;
T_7 V_324 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
T_7 V_325 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
T_7 V_326 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
T_7 * V_263 ;
T_7 V_327 [] = { 0x00 , 0x06 , 0x0c , 0x12 , 0x12 , 0x12 } ;
T_7 V_328 [] = { 0x00 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 } ;
T_2 V_329 [] = { 0x613f , 0x613f , 0x613f , 0x613f } ;
T_2 V_330 [] = { 0x513f , 0x513f , 0x513f , 0x513f } ;
T_2 V_331 [] = { 0x413f , 0x413f , 0x413f , 0x413f } ;
T_2 V_332 [] = {
0x013f , 0x013f , 0x013f , 0x013f } ;
T_2 V_333 [] = { 0x513f , 0x513f } ;
T_2 V_334 [] = { 0x413f , 0x413f } ;
T_2 V_335 [] = { 0x113f , 0x113f } ;
T_2 V_336 [] = { 0x516f , 0x516f , 0x516f , 0x516f } ;
T_2 V_337 [] = { 0x614f , 0x614f , 0x614f , 0x614f } ;
T_2 V_338 [] = {
0x314f , 0x314f , 0x314f , 0x314f } ;
T_2 V_339 [] = { 0x714f , 0x714f , 0x714f , 0x714f } ;
T_2 V_340 [] = { 0x714f , 0x714f } ;
T_2 * V_274 ;
T_2 V_341 = 0x627e ;
T_2 V_342 = 0x527e ;
T_2 V_343 = 0x427e ;
T_2 V_344 = 0x027e ;
T_2 V_345 = 0x527e ;
T_2 V_346 = 0x427e ;
T_2 V_347 = 0x127e ;
T_2 V_348 = 0x52de ;
T_2 V_349 = 0x629e ;
T_2 V_350 = 0x329e ;
T_2 V_351 = 0x729e ;
T_2 V_352 = 0x729e ;
T_2 V_275 ;
T_2 V_353 = 0x107e ;
T_2 V_354 = 0x007e ;
T_2 V_355 = 0x1076 ;
T_2 V_356 = 0x007e ;
T_2 V_357 = 0x00de ;
T_2 V_358 = 0x029e ;
T_2 V_359 = 0x029e ;
T_2 V_360 = 0x029e ;
T_2 V_276 ;
T_2 V_361 = 0x0066 ;
T_2 V_362 = 0x00ca ;
T_2 V_363 = 0x1084 ;
T_2 V_364 = 0x2084 ;
T_2 V_365 = 0x2084 ;
T_2 V_277 = 0 ;
T_2 V_366 = 0x0074 ;
T_2 V_367 [] = {
0x0062 , 0x0064 , 0x006a , 0x106a , 0x106c , 0x1074 , 0x107c , 0x207c
} ;
T_2 V_368 [] = {
0x106a , 0x106c , 0x1074 , 0x107c , 0x007e , 0x107e , 0x207e , 0x307e
} ;
T_2 V_369 = 0x1074 ;
T_2 V_370 = 0x00cc ;
T_2 V_371 = 0x0086 ;
T_2 V_372 = 0x2086 ;
T_2 V_373 = 0x2086 ;
T_2 V_279 ;
T_4 V_374 = 0x18 ;
T_4 V_375 = 0x18 ;
T_4 V_376 = 0x18 ;
T_4 V_377 = 0x1e ;
T_4 V_378 = 0x24 ;
T_4 V_379 = 0x24 ;
T_4 V_380 = 0x24 ;
T_4 V_381 ;
T_4 V_382 = 0x18 ;
T_4 V_383 = 0x18 ;
T_4 V_384 = 0x18 ;
T_4 V_385 = 0x1e ;
T_4 V_386 = 0x24 ;
T_4 V_387 = 0x24 ;
T_4 V_388 = 0x24 ;
T_4 V_281 = 0 ;
T_4 V_389 = 0x18 ;
T_4 V_390 = 0x18 ;
T_4 V_391 = 0x18 ;
T_4 V_392 = 0x1e ;
T_4 V_393 = 0x24 ;
T_4 V_394 = 0x24 ;
T_4 V_395 = 0x24 ;
T_4 V_396 = 0x2d ;
T_4 V_282 ;
T_2 V_397 = 0x20d ;
T_2 V_398 = 0x1a1 ;
T_2 V_399 = 0x1d0 ;
T_2 V_400 = 0x1d0 ;
T_2 V_401 = 0x1a1 ;
T_2 V_402 = 0x107 ;
T_2 V_403 = 0x0a9 ;
T_2 V_404 = 0x0f0 ;
T_2 V_283 = 0 ;
T_4 V_405 = 5 ;
T_4 V_406 = 9 ;
T_4 V_407 = 5 ;
T_4 V_408 = 25 , V_284 ;
T_4 V_409 = 0x50 ;
T_4 V_410 = 0x50 ;
T_4 V_411 = 0x90 ;
T_4 V_412 = 0x90 ;
T_4 V_413 ;
T_2 V_253 [ 21 ] ;
T_4 V_152 ;
V_152 = ( F_26 ( V_4 -> V_41 ) ) ? V_4 -> V_43 . V_152 :
V_4 -> V_42 . V_152 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_205 == 5 ) {
F_41 ( V_4 ) ;
} else if ( V_4 -> V_10 . V_205 == 7 ) {
F_43 ( V_4 ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_36 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
} else if ( ( V_4 -> V_10 . V_205 == 3 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
F_43 ( V_4 ) ;
if ( V_4 -> V_10 . V_205 == 8 ) {
F_36 ( V_4 , 0x283 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_36 ( V_4 , 0x280 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
}
} else {
F_43 ( V_4 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0xa0 , ( 0x1 << 6 ) , ( 1 << 6 ) ) ;
F_36 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_36 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_268 =
F_3 ( V_4 , 0x09 ) & V_289 ;
if ( V_268 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_10 . V_205 == 11 ) {
V_260 = V_304 ;
V_261 = V_312 ;
V_274 =
V_334 ;
V_275 =
V_346 ;
V_276 =
V_356 ;
V_279 =
V_369 ;
V_283 = V_400 ;
V_284 = V_407 ;
V_381 = V_376 ;
V_281 = V_384 ;
V_282 = V_391 ;
V_413 = V_410 ;
} else {
V_260 = V_303 ;
V_261 = V_311 ;
if ( V_4 -> V_61 -> V_414 & V_415 ) {
V_274 =
V_335 ;
V_275 =
V_347 ;
} else {
V_274 =
V_333 ;
V_275 =
V_345 ;
}
V_276 =
V_356 ;
switch ( V_152 ) {
case 0 :
V_279 =
V_368
[ 0 ] ;
break;
case 1 :
V_279 =
V_368
[ 1 ] ;
break;
case 2 :
V_279 =
V_368
[ 2 ] ;
break;
case 3 :
default:
V_279 =
V_368
[ 3 ] ;
break;
case 4 :
V_279 =
V_368
[ 4 ] ;
break;
case 5 :
V_279 =
V_368
[ 5 ] ;
break;
case 6 :
V_279 =
V_368
[ 6 ] ;
break;
case 7 :
V_279 =
V_368
[ 7 ] ;
break;
}
V_283 = V_400 ;
V_284 = V_407 ;
V_381 = V_376 ;
V_281 = V_384 ;
V_282 = V_391 ;
V_413 = V_409 ;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_260 = V_302 ;
V_261 = V_310 ;
if ( V_4 -> V_61 -> V_414 & V_415 ) {
V_274 =
V_332 ;
V_275 =
V_344 ;
} else {
V_274 = V_331 ;
V_275 = V_343 ;
}
V_276 = V_355 ;
switch ( V_152 ) {
case 0 :
V_279 =
V_367 [ 0 ] ;
break;
case 1 :
V_279 =
V_367 [ 1 ] ;
break;
case 2 :
V_279 =
V_367 [ 2 ] ;
break;
case 3 :
V_279 =
V_367 [ 3 ] ;
break;
case 4 :
V_279 =
V_367 [ 4 ] ;
break;
case 5 :
V_279 =
V_367 [ 5 ] ;
break;
case 6 :
V_279 =
V_367 [ 6 ] ;
break;
case 7 :
V_279 =
V_367 [ 7 ] ;
break;
default:
V_279 =
V_367 [ 3 ] ;
break;
}
V_283 = V_399 ;
V_284 = V_406 ;
V_381 = V_375 ;
V_281 = V_383 ;
V_282 = V_390 ;
V_413 = V_409 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_260 = V_301 ;
V_261 = V_309 ;
V_274 = V_330 ;
V_275 = V_342 ;
V_276 = V_354 ;
V_279 = V_366 ;
V_283 = V_398 ;
V_284 = V_405 ;
V_381 = V_374 ;
V_281 = V_382 ;
V_282 = V_389 ;
V_413 = V_409 ;
} else {
V_260 = V_300 ;
V_261 = V_309 ;
V_274 = V_329 ;
V_275 = V_341 ;
V_276 = V_353 ;
V_279 = V_366 ;
V_283 = V_397 ;
V_284 = V_405 ;
V_381 = V_374 ;
V_281 = V_382 ;
V_282 = V_389 ;
V_413 = V_409 ;
}
V_262 = V_317 ;
V_263 = V_322 ;
V_277 = V_361 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_260 = V_308 ;
V_261 = V_316 ;
V_262 = V_321 ;
V_263 = V_326 ;
V_274 = V_340 ;
V_275 = V_352 ;
V_276 = V_360 ;
V_277 = V_365 ;
V_279 = V_373 ;
V_381 = V_380 ;
V_281 = V_388 ;
if ( ( V_4 -> V_10 . V_205 == 11 ) &&
( F_32 ( V_4 -> V_41 ) == 0 ) )
V_282 = V_396 ;
else
V_282 = V_395 ;
V_283 = V_404 ;
V_413 = V_412 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_260 = V_307 ;
V_261 = V_315 ;
V_262 = V_320 ;
V_263 = V_325 ;
V_274 = V_339 ;
V_275 = V_351 ;
V_276 = V_359 ;
V_277 = V_364 ;
V_279 = V_372 ;
V_381 = V_379 ;
V_281 = V_387 ;
V_282 = V_394 ;
V_283 = V_403 ;
V_413 = V_411 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_260 = V_306 ;
V_261 = V_314 ;
V_262 = V_319 ;
V_263 = V_324 ;
if ( V_4 -> V_61 -> V_414 & V_416 ) {
V_274 =
V_338 ;
V_275 =
V_350 ;
} else {
V_274 = V_337 ;
V_275 = V_349 ;
}
V_276 = V_358 ;
V_277 = V_363 ;
V_279 = V_371 ;
V_381 = V_378 ;
V_281 = V_386 ;
V_282 = V_393 ;
V_283 = V_402 ;
V_413 = V_409 ;
} else {
V_260 = V_305 ;
V_261 = V_313 ;
V_262 = V_318 ;
V_263 = V_323 ;
V_274 = V_336 ;
V_275 = V_348 ;
V_276 = V_357 ;
V_277 = V_362 ;
V_279 = V_370 ;
V_381 = V_377 ;
V_281 = V_385 ;
V_282 = V_392 ;
V_283 = V_401 ;
V_413 = V_409 ;
}
V_284 = V_408 ;
}
F_46 ( V_4 ,
( V_417 |
V_418 ) , 0x17 ) ;
F_46 ( V_4 ,
( V_417 |
V_419 ) , 0x17 ) ;
F_46 ( V_4 , ( V_420 | V_418 ) ,
0xf0 ) ;
F_46 ( V_4 , ( V_420 | V_419 ) ,
0xf0 ) ;
F_46 ( V_4 , ( V_421 | V_418 ) ,
0x0 ) ;
F_46 ( V_4 , ( V_421 | V_419 ) ,
0x0 ) ;
F_46 ( V_4 , ( V_422 | V_418 ) ,
V_413 ) ;
F_46 ( V_4 , ( V_422 | V_419 ) ,
V_413 ) ;
F_46 ( V_4 ,
( V_423 |
V_418 ) , 0x17 ) ;
F_46 ( V_4 ,
( V_423 |
V_419 ) , 0x17 ) ;
F_46 ( V_4 , ( V_424 | V_418 ) ,
0xFF ) ;
F_46 ( V_4 , ( V_424 | V_419 ) ,
0xFF ) ;
F_6 ( V_4 , V_264 , 4 , 8 ,
8 , V_260 ) ;
F_6 ( V_4 , V_265 , 4 , 8 ,
8 , V_260 ) ;
F_6 ( V_4 , V_264 , 4 , 0x10 ,
8 , V_261 ) ;
F_6 ( V_4 , V_265 , 4 , 0x10 ,
8 , V_261 ) ;
F_6 ( V_4 , V_264 , 10 , 0x20 ,
8 , V_262 ) ;
F_6 ( V_4 , V_265 , 10 , 0x20 ,
8 , V_262 ) ;
F_6 ( V_4 , V_266 , 10 , 0x20 ,
8 , V_263 ) ;
F_6 ( V_4 , V_267 , 10 , 0x20 ,
8 , V_263 ) ;
F_6 ( V_4 , V_264 , 6 , 0x40 ,
8 , & V_327 ) ;
F_6 ( V_4 , V_265 , 6 , 0x40 ,
8 , & V_327 ) ;
F_6 ( V_4 , V_266 , 6 , 0x40 ,
8 , & V_328 ) ;
F_6 ( V_4 , V_267 , 6 , 0x40 ,
8 , & V_328 ) ;
F_5 ( V_4 , 0x20 , V_275 ) ;
F_5 ( V_4 , 0x2a7 , V_275 ) ;
F_6 ( V_4 , V_232 ,
V_4 -> V_10 . V_189 , 0x106 , 16 ,
V_274 ) ;
F_5 ( V_4 , 0x22 , V_276 ) ;
F_5 ( V_4 , 0x2a9 , V_276 ) ;
F_5 ( V_4 , 0x24 , V_277 ) ;
F_5 ( V_4 , 0x2ab , V_277 ) ;
F_5 ( V_4 , 0x37 , V_279 ) ;
F_5 ( V_4 , 0x2ad , V_279 ) ;
F_36 ( V_4 , 0x27d , ( 0xff << 0 ) , ( V_381 << 0 ) ) ;
F_36 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_281 << 0 ) ) ;
F_36 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_282 << 0 ) ) ;
F_5 ( V_4 , 0x2b , V_283 ) ;
F_5 ( V_4 , 0x41 , V_283 ) ;
F_36 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_284 << 0 ) ) ;
F_36 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_284 << 0 ) ) ;
F_5 ( V_4 , 0x150 , 0x809c ) ;
} else {
F_36 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_36 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_5 ( V_4 , 0x2b , 0x84 ) ;
F_5 ( V_4 , 0x41 , 0x84 ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
F_5 ( V_4 , 0x6b , 0x2b ) ;
F_5 ( V_4 , 0x6c , 0x2b ) ;
F_5 ( V_4 , 0x6d , 0x9 ) ;
F_5 ( V_4 , 0x6e , 0x9 ) ;
}
V_293 = V_425 - 4 ;
F_36 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_293 << 0 ) ) ;
F_36 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_293 << 0 ) ) ;
if ( F_42 ( V_4 -> V_41 ) ) {
F_36 ( V_4 , 0x1c , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_36 ( V_4 , 0x32 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_36 ( V_4 , 0x1d , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_36 ( V_4 , 0x33 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
}
F_5 ( V_4 , 0x150 , 0x809c ) ;
if ( V_4 -> V_186 )
if ( ( F_12 ( V_4 -> V_41 ) ) &&
( F_32 ( V_4 -> V_41 ) ) )
V_294 = 4 ;
else
V_294 = 5 ;
else if ( F_32 ( V_4 -> V_41 ) )
V_294 = 6 ;
else
V_294 = 7 ;
F_36 ( V_4 , 0x20 , ( 0x1f << 7 ) , ( V_294 << 7 ) ) ;
F_36 ( V_4 , 0x36 , ( 0x1f << 7 ) , ( V_294 << 7 ) ) ;
for ( V_227 = 0 ; V_227 < 4 ; V_227 ++ )
V_253 [ V_227 ] = ( V_294 << 8 ) | 0x7c ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_253 ) ;
F_37 ( V_4 ) ;
if ( V_4 -> V_187 ) {
V_253 [ 0 ] = 0 ;
V_253 [ 1 ] = 1 ;
V_253 [ 2 ] = 1 ;
V_253 [ 3 ] = 1 ;
F_6 ( V_4 , 2 , 4 , 8 , 16 , V_253 ) ;
F_6 ( V_4 , 3 , 4 , 8 , 16 , V_253 ) ;
for ( V_227 = 0 ; V_227 < 4 ; V_227 ++ )
V_253 [ V_227 ] = ( V_294 << 8 ) | 0x74 ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_253 ) ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) ) {
for ( V_227 = 0 ; V_227 < 21 ; V_227 ++ )
V_253 [ V_227 ] = 3 * V_227 ;
F_6 ( V_4 , 0 , 21 , 32 , 16 , V_253 ) ;
F_6 ( V_4 , 1 , 21 , 32 , 16 , V_253 ) ;
for ( V_227 = 0 ; V_227 < 21 ; V_227 ++ )
V_253 [ V_227 ] = ( T_2 ) V_227 ;
F_6 ( V_4 , 2 , 21 , 32 , 16 , V_253 ) ;
F_6 ( V_4 , 3 , 21 , 32 , 16 , V_253 ) ;
}
F_29 ( V_4 , V_426 ,
V_295 ,
V_299 ,
sizeof( V_295 ) /
sizeof( V_295 [ 0 ] ) ) ;
F_36 ( V_4 , 0x153 , ( 0xff << 8 ) , ( 90 << 8 ) ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_36 ( V_4 ,
( V_14 + V_427 ) ,
0x7f , 0x4 ) ;
}
}
static void F_47 ( struct V_3 * V_4 )
{
T_4 V_428 [] = {
V_429 ,
V_430 ,
V_431 ,
V_297 ,
V_432 ,
V_433 ,
V_434
} ;
T_4 V_435 [] = { 8 , 6 , 6 , 2 , 4 , 60 , 1 } ;
T_4 V_436 [] = {
V_429 ,
V_434 ,
V_433 ,
V_432 ,
V_431 ,
V_430 ,
V_297
} ;
T_4 V_437 [] = { 8 , 6 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_438 [] = {
V_439 ,
V_440 ,
V_441 ,
V_442 ,
V_443 ,
V_444 ,
V_445 ,
V_229
} ;
T_4 V_446 [] = { 8 , 4 , 2 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_447 [] = {
V_448 ,
V_444 ,
V_443 ,
V_445 ,
V_442 ,
V_441 ,
V_440 ,
V_439 ,
V_229
} ;
T_4 V_449 [] = { 8 , 6 , 6 , 4 , 4 , 18 , 42 , 1 , 1 } ;
T_4 V_450 [] = {
V_448 ,
V_444 ,
V_443 ,
V_445 ,
V_442 ,
V_441 ,
V_451 ,
V_440 ,
V_229
} ;
T_4 V_452 [] = { 8 , 6 , 6 , 4 , 4 , 16 , 43 , 1 , 1 } ;
T_2 V_453 [] = { 0x10f , 0x10f } ;
T_6 V_454 , V_455 , V_456 ;
T_6 V_457 , V_458 , V_459 ;
T_1 V_460 , V_461 , V_462 ,
V_463 ;
T_4 V_464 = 0 ;
T_2 V_465 = 0x0002 ;
T_2 V_466 [] = { 0x8e , 0x96 , 0x96 , 0x96 } ;
T_2 V_467 [] = { 0x8f , 0x9f , 0x9f , 0x96 } ;
T_2 V_468 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 V_469 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 * V_470 ;
T_2 V_471 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_2 V_472 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 V_473 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 * V_474 ;
T_2 V_475 [] = { 0xb4 , 0xb4 , 0xb4 , 0x24 } ;
T_2 V_476 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_5 V_477 = 0x18d ;
T_5 V_478 = 20 ;
T_4 V_150 ;
T_4 V_152 ;
T_2 V_253 ;
T_2 V_479 = 0x20 ;
T_2 V_480 = 0x0 ;
T_2 V_481 = 0x77 ;
T_2 V_482 = 0x77 ;
T_2 V_483 = 0x77 ;
T_2 V_484 [] = { 0x77 , 0x11 , 0x11 } ;
T_2 V_485 [] = { 0x11 , 0x11 } ;
T_2 V_486 [] = { 0x11 , 0x11 } ;
T_2 V_487 = 0 ;
T_2 V_488 , V_489 ;
T_2 V_490 = 0 ;
T_2 V_491 = 0 ;
T_2 V_492 = 0 ;
T_2 V_493 = 0 ;
T_2 V_494 = 0 ;
T_2 V_495 = 0 ;
T_2 V_496 = 0 ;
T_2 V_497 = 0 ;
T_2 V_498 = 0 ;
T_2 V_499 = 0 ;
T_2 V_500 = 0 ;
T_2 V_501 = 0 ;
T_2 V_502 , V_503 , V_504 ;
T_2 V_505 = 0 ;
bool V_506 = false ;
T_2 V_285 ;
int V_507 ;
if ( F_26 ( V_4 -> V_41 ) )
F_48 ( V_4 , V_508 , 0 ) ;
else
F_48 ( V_4 , V_508 , 1 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
F_35 ( V_4 , 0xb1 , V_509 | V_510 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , 0x221 , ( 0x1 << 4 ) , ( 1 << 4 ) ) ;
F_36 ( V_4 , 0x160 , ( 0x7f << 0 ) , ( 32 << 0 ) ) ;
F_36 ( V_4 , 0x160 , ( 0x7f << 8 ) , ( 39 << 8 ) ) ;
F_36 ( V_4 , 0x161 , ( 0x7f << 0 ) , ( 46 << 0 ) ) ;
F_36 ( V_4 , 0x161 , ( 0x7f << 8 ) , ( 51 << 8 ) ) ;
F_36 ( V_4 , 0x162 , ( 0x7f << 0 ) , ( 55 << 0 ) ) ;
F_36 ( V_4 , 0x162 , ( 0x7f << 8 ) , ( 58 << 8 ) ) ;
F_36 ( V_4 , 0x163 , ( 0x7f << 0 ) , ( 60 << 0 ) ) ;
F_36 ( V_4 , 0x163 , ( 0x7f << 8 ) , ( 62 << 8 ) ) ;
F_36 ( V_4 , 0x164 , ( 0x7f << 0 ) , ( 62 << 0 ) ) ;
F_36 ( V_4 , 0x164 , ( 0x7f << 8 ) , ( 63 << 8 ) ) ;
F_36 ( V_4 , 0x165 , ( 0x7f << 0 ) , ( 63 << 0 ) ) ;
F_36 ( V_4 , 0x165 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_36 ( V_4 , 0x166 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_36 ( V_4 , 0x166 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_36 ( V_4 , 0x167 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_36 ( V_4 , 0x167 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
}
if ( F_49 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_5 ( V_4 , 0x23f , 0x1b0 ) ;
F_5 ( V_4 , 0x240 , 0x1b0 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_36 ( V_4 , 0xbd , ( 0xff << 0 ) , ( 114 << 0 ) ) ;
F_6 ( V_4 , V_511 , 1 , 0x00 , 16 ,
& V_465 ) ;
F_6 ( V_4 , V_511 , 1 , 0x10 , 16 ,
& V_465 ) ;
F_8 ( V_4 , V_512 ,
1 , 0 , 32 , & V_460 ) ;
V_460 = V_460 & 0xffffff ;
F_6 ( V_4 , V_512 ,
1 , 0 , 32 , & V_460 ) ;
F_6 ( V_4 , V_232 ,
2 , 0x15e , 16 ,
V_453 ) ;
F_6 ( V_4 , V_232 , 2 , 0x16e , 16 ,
V_453 ) ;
if ( F_50 ( V_4 ) )
F_29 ( V_4 , V_513 ,
V_450 ,
V_452 ,
F_51 ( V_450 ) ) ;
F_36 ( V_4 , 0x299 , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
F_36 ( V_4 , 0x29d , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
V_499 = F_31 ( V_4 , 0x154 ) ;
V_500 = F_31 ( V_4 , 0x159 ) ;
V_501 = F_31 ( V_4 , 0x152 ) ;
if ( F_50 ( V_4 ) ) {
if ( ( ( V_4 -> V_10 . V_205 == 5 )
&& ( F_32 ( V_4 -> V_41 ) == 1 ) )
|| ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
V_488 =
F_52 (
V_4 ,
V_514 ) ;
V_489 =
F_52 (
V_4 ,
V_515 ) ;
V_490 = V_488 ;
V_491 = V_489 ;
if ( ( V_4 -> V_10 . V_205 == 5 ) &&
( F_32 ( V_4 -> V_41 ) == 1 ) ) {
V_492 = V_488 ;
V_493 = V_489 ;
V_494 = 0xc ;
V_495 = 0xc ;
V_506 = true ;
} else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
V_499 = 4 ;
V_501 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_492 = 0xc ;
V_493 = 0xc ;
V_494 = 0xa ;
V_495 = 0xa ;
} else {
V_492 = 0x14 ;
V_493 = 0x14 ;
V_494 = 0xf ;
V_495 = 0xf ;
}
V_506 = true ;
}
}
} else {
if ( V_4 -> V_10 . V_205 == 5 ) {
V_499 = 1 ;
V_500 = 3 ;
V_488 =
F_52 (
V_4 ,
V_514 ) ;
V_489 =
F_52 (
V_4 ,
V_515 ) ;
V_490 = V_488 ;
V_491 = V_489 ;
V_492 = 0x13 ;
V_493 = 0x11 ;
V_494 = 0x13 ;
V_495 = 0x11 ;
V_506 = true ;
}
}
if ( V_506 ) {
V_496 =
( V_490 << 8 ) |
( V_491 << 3 ) |
V_501 ;
V_497 =
( V_492 << 8 ) |
( V_493 << 3 ) |
V_499 ;
V_498 =
( V_494 << 8 ) |
( V_495 << 3 ) |
V_500 ;
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
F_6 (
V_4 , V_232 ,
1 ,
0x152 + V_507 * 0x10 ,
16 ,
& V_496 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x153 + V_507 * 0x10 ,
16 ,
& V_497 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x154 + V_507 * 0x10 ,
16 ,
& V_497 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x155 + V_507 * 0x10 ,
16 ,
& V_498 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x156 + V_507 * 0x10 ,
16 ,
& V_498 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x157 + V_507 * 0x10 ,
16 ,
& V_498 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x158 + V_507 * 0x10 ,
16 ,
& V_498 ) ;
F_6 (
V_4 , V_232 ,
1 ,
0x159 + V_507 * 0x10 ,
16 ,
& V_498 ) ;
}
F_33 (
V_4 , ( 0x1 << 4 ) ,
1 , 0x3 , 0 ,
V_248 ) ;
}
F_5 ( V_4 , 0x32f , 0x3 ) ;
if ( ( V_4 -> V_10 . V_205 == 4 ) || ( V_4 -> V_10 . V_205 == 6 ) )
F_33 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_246 ) ;
if ( ( V_4 -> V_10 . V_205 == 3 ) || ( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) ) {
if ( ( V_4 -> V_61 -> V_69 >= 8 )
&& ( V_4 -> V_61 -> V_67 & V_516 ) )
V_487 = 1 ;
if ( V_487 ) {
F_46 ( V_4 , V_517 ,
0x5 ) ;
F_46 ( V_4 , V_518 ,
0x30 ) ;
F_46 ( V_4 , V_519 , 0x0 ) ;
F_53 ( V_4 ,
V_520 ,
0x1 ) ;
F_53 ( V_4 ,
V_521 ,
0x1 ) ;
V_502 = 0x1f ;
V_503 = 0x6f ;
V_504 = 0xaa ;
} else {
V_502 = 0x2b ;
V_503 = 0x7f ;
V_504 = 0xee ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
F_54 ( V_4 , V_522 , V_523 ,
V_507 , V_524 ,
V_502 ) ;
F_54 ( V_4 , V_522 , V_523 ,
V_507 , V_525 ,
V_503 ) ;
F_54 ( V_4 , V_522 , V_523 ,
V_507 ,
V_526 ,
V_504 ) ;
}
}
}
if ( F_50 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_205 == 3 )
|| ( V_4 -> V_10 . V_205 == 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) )
V_505 = 0x7f ;
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
if ( V_505 != 0 )
F_54 (
V_4 , V_522 ,
V_523 , V_507 ,
V_527 ,
V_505 ) ;
}
if ( V_4 -> V_10 . V_205 == 5 ) {
for ( V_507 = 0 ; V_507 <= 1 ;
V_507 ++ ) {
F_54 ( V_4 , V_522 ,
V_523 , V_507 ,
V_525 ,
0x13 ) ;
F_54 ( V_4 , V_522 ,
V_523 , V_507 ,
V_524 ,
0x1f ) ;
F_54 (
V_4 , V_522 ,
V_523 , V_507 ,
V_526 ,
0xee ) ;
F_54 ( V_4 , V_522 ,
V_523 , V_507 ,
V_528 ,
0x8a ) ;
F_54 (
V_4 , V_522 ,
V_523 , V_507 ,
V_529 ,
0x3e ) ;
}
} else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
if ( F_32 ( V_4 -> V_41 ) ==
0 ) {
F_54 ( V_4 , V_522 ,
V_523 , 0 ,
V_524 ,
0x14 ) ;
F_54 ( V_4 , V_522 ,
V_523 , 1 ,
V_524 ,
0x12 ) ;
} else {
F_54 ( V_4 , V_522 ,
V_523 , 0 ,
V_524 ,
0x16 ) ;
F_54 ( V_4 , V_522 ,
V_523 , 1 ,
V_524 ,
0x16 ) ;
}
}
} else {
V_285 = F_44 ( F_27 (
V_4 -> V_41 ) ) ;
if ( ( ( V_285 >= 5180 ) && ( V_285 <= 5230 ) )
|| ( ( V_285 >= 5745 ) && ( V_285 <= 5805 ) ) ) {
F_54 ( V_4 , V_522 , V_523 ,
0 , V_530 ,
0xff ) ;
F_54 ( V_4 , V_522 , V_523 ,
1 , V_530 ,
0xff ) ;
}
}
} else {
if ( V_4 -> V_10 . V_205 != 5 ) {
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
F_54 ( V_4 , V_522 , V_523 ,
V_507 ,
V_531 ,
0x61 ) ;
F_54 ( V_4 , V_522 , V_523 ,
V_507 ,
V_527 , 0x70 ) ;
}
}
}
if ( V_4 -> V_10 . V_205 == 4 ) {
F_6 ( V_4 , V_511 , 1 ,
0x05 , 16 ,
& V_479 ) ;
F_6 ( V_4 , V_511 , 1 ,
0x15 , 16 ,
& V_479 ) ;
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
F_54 ( V_4 , V_522 , V_523 , V_507 ,
V_532 , 0x0 ) ;
F_54 ( V_4 , V_522 , V_523 , V_507 ,
V_533 , 0x3f ) ;
F_54 ( V_4 , V_522 , V_523 , V_507 ,
V_534 , 0x3f ) ;
}
} else {
F_36 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 0 ) , 0 ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 0 ) , 0 ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_6 ( V_4 , V_511 , 1 ,
0x05 , 16 ,
& V_480 ) ;
F_6 ( V_4 , V_511 , 1 ,
0x15 , 16 ,
& V_480 ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 2 ) , 0 ) ;
}
F_5 ( V_4 , 0x6a , 0x2 ) ;
F_6 ( V_4 , V_535 , 1 , 256 , 32 ,
& V_478 ) ;
F_6 ( V_4 , V_232 , 2 , 0x138 , 16 ,
& V_485 ) ;
F_6 ( V_4 , V_232 , 1 , 0x141 , 16 ,
& V_483 ) ;
F_6 ( V_4 , V_232 , 3 , 0x133 , 16 ,
& V_484 ) ;
F_6 ( V_4 , V_232 , 2 , 0x146 , 16 ,
& V_486 ) ;
F_6 ( V_4 , V_232 , 1 , 0x123 , 16 ,
& V_482 ) ;
F_6 ( V_4 , V_232 , 1 , 0x12A , 16 ,
& V_481 ) ;
if ( F_32 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_535 , 1 , 3 ,
32 , & V_477 ) ;
F_6 ( V_4 , V_535 , 1 ,
127 , 32 , & V_477 ) ;
} else {
V_477 = V_536 [ 3 ] ;
F_6 ( V_4 , V_535 , 1 , 3 ,
32 , & V_477 ) ;
V_477 = V_536 [ 127 ] ;
F_6 ( V_4 , V_535 , 1 ,
127 , 32 , & V_477 ) ;
}
F_45 ( V_4 ) ;
V_150 =
( F_26 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_150 : V_4 -> V_42 . V_150 ;
if ( V_150 == 0 ) {
V_464 =
F_55 ( V_4 , 0 ) ;
if ( V_464 != V_537 ) {
V_466 [ 3 ] = 0x70 ;
V_467 [ 3 ] = 0x70 ;
V_471 [ 3 ] = 2 ;
} else {
V_466 [ 3 ] = 0x80 ;
V_467 [ 3 ] = 0x80 ;
V_471 [ 3 ] = 3 ;
}
} else if ( V_150 == 1 ) {
if ( V_464 != V_537 ) {
V_466 [ 3 ] = 0x7c ;
V_467 [ 3 ] = 0x7c ;
V_471 [ 3 ] = 2 ;
} else {
V_466 [ 3 ] = 0x8c ;
V_467 [ 3 ] = 0x8c ;
V_471 [ 3 ] = 1 ;
}
} else if ( V_150 == 2 ) {
if ( V_4 -> V_10 . V_538 == V_539 ) {
if ( ( V_4 -> V_10 . V_205 == 5 )
|| ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
if ( V_464 ==
V_537 ) {
V_466 [ 3 ] =
0x8c ;
V_467 [ 3 ] =
0x8c ;
V_471 [ 3 ] = 0 ;
} else {
V_466 [ 3 ] =
0x96 ;
V_467 [ 3 ] =
0x96 ;
V_471 [ 3 ] = 0 ;
}
}
}
} else if ( V_150 == 3 ) {
if ( V_464 == V_537 ) {
V_466 [ 3 ] = 0x89 ;
V_467 [ 3 ] = 0x89 ;
V_471 [ 3 ] = 0 ;
}
} else if ( V_150 == 5 ) {
if ( V_464 != V_537 ) {
V_466 [ 3 ] = 0x80 ;
V_467 [ 3 ] = 0x80 ;
V_471 [ 3 ] = 3 ;
} else {
V_466 [ 3 ] = 0x70 ;
V_467 [ 3 ] = 0x70 ;
V_471 [ 3 ] = 2 ;
}
}
F_6 ( V_4 , V_511 , 4 , 0x08 , 16 ,
& V_466 ) ;
F_6 ( V_4 , V_511 , 4 , 0x18 , 16 ,
& V_467 ) ;
F_6 ( V_4 , V_511 , 4 , 0x0c , 16 ,
& V_471 ) ;
F_6 ( V_4 , V_511 , 4 , 0x1c , 16 ,
& V_471 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x23f , 0x1f8 ) ;
F_5 ( V_4 , 0x240 , 0x1f8 ) ;
F_8 ( V_4 , V_512 ,
1 , 0 , 32 , & V_460 ) ;
V_460 = V_460 & 0xffffff ;
F_6 ( V_4 , V_512 ,
1 , 0 , 32 , & V_460 ) ;
V_454 = 293 ;
V_455 = 435 ;
V_456 = 261 ;
V_457 = 366 ;
V_458 = 205 ;
V_459 = 32 ;
F_5 ( V_4 , 0x145 , V_454 ) ;
F_5 ( V_4 , 0x146 , V_455 ) ;
F_5 ( V_4 , 0x147 , V_456 ) ;
F_5 ( V_4 , 0x148 , V_457 ) ;
F_5 ( V_4 , 0x149 , V_458 ) ;
F_5 ( V_4 , 0x14a , V_459 ) ;
F_5 ( V_4 , 0x38 , 0xC ) ;
F_5 ( V_4 , 0x2ae , 0xC ) ;
F_29 ( V_4 , V_540 ,
V_438 ,
V_446 ,
F_51 ( V_438 ) ) ;
if ( F_50 ( V_4 ) )
F_29 ( V_4 , V_513 ,
V_450 ,
V_452 ,
F_51 ( V_450 ) ) ;
if ( ( V_4 -> V_61 -> V_541 != 0x3 ) &&
( V_4 -> V_61 -> V_541 != V_4 -> V_61 -> V_542 ) ) {
if ( F_50 ( V_4 ) ) {
V_449 [ 5 ] = 59 ;
V_449 [ 6 ] = 1 ;
V_447 [ 7 ] =
V_229 ;
}
F_29 (
V_4 , V_513 ,
V_447 ,
V_449 ,
F_51 ( V_447 ) ) ;
}
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x6a , 0x2 ) ;
else
F_5 ( V_4 , 0x6a , 0x9c40 ) ;
F_36 ( V_4 , 0x294 , ( 0xf << 8 ) , ( 7 << 8 ) ) ;
if ( F_32 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_535 , 1 , 3 ,
32 , & V_477 ) ;
F_6 ( V_4 , V_535 , 1 ,
127 , 32 , & V_477 ) ;
} else {
V_477 = V_543 [ 3 ] ;
F_6 ( V_4 , V_535 , 1 , 3 ,
32 , & V_477 ) ;
V_477 = V_543 [ 127 ] ;
F_6 ( V_4 , V_535 , 1 ,
127 , 32 , & V_477 ) ;
}
F_45 ( V_4 ) ;
F_6 ( V_4 , V_511 , 1 , 0x00 , 16 ,
& V_465 ) ;
F_6 ( V_4 , V_511 , 1 , 0x10 , 16 ,
& V_465 ) ;
V_150 =
( F_26 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_150 : V_4 -> V_42 . V_150 ;
if ( V_150 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_470 = V_468 ;
V_474 = V_472 ;
} else {
V_470 = V_469 ;
V_474 = V_473 ;
}
V_464 =
F_55 ( V_4 , 0 ) ;
if ( V_464 != V_537 ) {
switch ( V_464 ) {
case V_544 :
V_470 [ 3 ] = 0x89 ;
V_474 [ 3 ] = 0 ;
break;
case V_545 :
V_470 [ 3 ] = 0x89 ;
V_474 [ 3 ] = 0 ;
break;
case V_546 :
V_470 [ 3 ] = 0x89 ;
V_474 [ 3 ] = 0 ;
break;
default:
break;
}
}
F_6 ( V_4 , V_511 , 4 ,
0x08 , 16 , V_470 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x18 , 16 , V_470 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x0c , 16 , V_474 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x1c , 16 , V_474 ) ;
} else if ( V_150 == 1 ) {
F_6 ( V_4 , V_511 , 4 ,
0x08 , 16 , V_475 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x18 , 16 , V_475 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x0c , 16 , V_476 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x1c , 16 , V_476 ) ;
} else if ( V_150 == 2 ) {
T_2 V_547 [] = { 0xa2 , 0xb4 , 0xb4 , 0x74 } ;
T_2 V_548 [] = { 0x02 , 0x02 , 0x02 , 0x04 } ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_464 =
F_55 ( V_4 , 0 ) ;
if ( V_464 != V_537 ) {
V_547 [ 3 ] = 0x8e ;
V_548 [ 3 ] = 0x03 ;
} else {
V_547 [ 3 ] = 0x94 ;
V_548 [ 3 ] = 0x03 ;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_547 [ 3 ] = 0x84 ;
V_548 [ 3 ] = 0x02 ;
}
F_6 ( V_4 , V_511 , 4 ,
0x08 , 16 , V_547 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x18 , 16 , V_547 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x0c , 16 , V_548 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x1c , 16 , V_548 ) ;
} else if ( V_150 == 3 ) {
V_464 =
F_55 ( V_4 , 0 ) ;
if ( ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
&& ( V_464 == V_537 ) ) {
T_2 V_549 [] = {
0xa2 , 0xb4 , 0xb4 , 0x270
} ;
T_2 V_550 [] = {
0x02 , 0x02 , 0x02 , 0x00
} ;
F_6 ( V_4 ,
V_511 , 4 ,
0x08 , 16 , V_549 ) ;
F_6 ( V_4 ,
V_511 , 4 ,
0x18 , 16 , V_549 ) ;
F_6 ( V_4 ,
V_511 , 4 ,
0x0c , 16 , V_550 ) ;
F_6 ( V_4 ,
V_511 , 4 ,
0x1c , 16 , V_550 ) ;
}
} else if ( ( V_150 == 4 ) || ( V_150 == 5 ) ) {
T_2 V_547 [] = { 0xa2 , 0xb4 , 0xb4 , 0x0 } ;
T_2 V_548 [] = { 0x02 , 0x02 , 0x02 , 0x0 } ;
T_2 V_551 [ 2 ] , V_552 [ 2 ] ;
V_464 =
F_55 ( V_4 , 0 ) ;
if ( V_464 != V_537 ) {
V_551 [ 0 ] = ( V_150 == 4 ) ? 0x8e : 0x89 ;
V_551 [ 1 ] = ( V_150 == 4 ) ? 0x96 : 0x89 ;
V_552 [ 0 ] = ( V_150 == 4 ) ? 2 : 0 ;
V_552 [ 1 ] = ( V_150 == 4 ) ? 2 : 0 ;
} else {
V_551 [ 0 ] = ( V_150 == 4 ) ? 0x89 : 0x74 ;
V_551 [ 1 ] = ( V_150 == 4 ) ? 0x8b : 0x70 ;
V_552 [ 0 ] = ( V_150 == 4 ) ? 2 : 0 ;
V_552 [ 1 ] = ( V_150 == 4 ) ? 2 : 0 ;
}
V_547 [ 3 ] = V_551 [ 0 ] ;
V_548 [ 3 ] = V_552 [ 0 ] ;
F_6 ( V_4 , V_511 , 4 ,
0x08 , 16 , V_547 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x0c , 16 , V_548 ) ;
V_547 [ 3 ] = V_551 [ 1 ] ;
V_548 [ 3 ] = V_552 [ 1 ] ;
F_6 ( V_4 , V_511 , 4 ,
0x18 , 16 , V_547 ) ;
F_6 ( V_4 , V_511 , 4 ,
0x1c , 16 , V_548 ) ;
}
F_46 ( V_4 ,
( V_553 | V_418 ) ,
0x0 ) ;
F_46 ( V_4 ,
( V_553 | V_419 ) ,
0x0 ) ;
F_46 ( V_4 ,
( V_554 | V_418 ) ,
0x6 ) ;
F_46 ( V_4 ,
( V_554 | V_419 ) ,
0x6 ) ;
F_46 ( V_4 ,
( V_555 | V_418 ) ,
0x7 ) ;
F_46 ( V_4 ,
( V_555 | V_419 ) ,
0x7 ) ;
F_46 ( V_4 ,
( V_556 | V_418 ) ,
0x88 ) ;
F_46 ( V_4 ,
( V_556 | V_419 ) ,
0x88 ) ;
F_46 ( V_4 ,
( V_557 | V_418 ) ,
0x0 ) ;
F_46 ( V_4 ,
( V_557 | V_419 ) ,
0x0 ) ;
F_46 ( V_4 ,
( V_558 | V_418 ) ,
0x0 ) ;
F_46 ( V_4 ,
( V_558 | V_419 ) ,
0x0 ) ;
V_152 =
( F_26 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_152 : V_4 -> V_42 . V_152 ;
if ( V_152 == 7 ) {
F_39 ( V_4 , V_99 ) ;
F_39 ( V_4 , V_103 ) ;
}
F_40 ( V_4 , V_4 -> V_61 -> V_542 ) ;
if ( ( ( V_4 -> V_61 -> V_67 & V_559 ) &&
( F_26 ( V_4 -> V_41 ) ) ) ||
( ( ( V_4 -> V_61 -> V_67 & V_560 ) ||
( V_4 -> V_61 -> V_67 & V_561 ) ) &&
( F_12 ( V_4 -> V_41 ) ) ) ) {
V_462 = 0x00088888 ;
V_461 = 0x00088888 ;
V_463 = 0x00088888 ;
} else {
V_462 = 0x88888888 ;
V_461 = 0x88888888 ;
V_463 = 0x88888888 ;
}
F_6 ( V_4 , V_512 ,
1 , 1 , 32 , & V_462 ) ;
F_6 ( V_4 , V_512 ,
1 , 2 , 32 , & V_461 ) ;
F_6 ( V_4 , V_512 ,
1 , 3 , 32 , & V_463 ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) ) {
if ( F_26 ( V_4 -> V_41 ) ) {
F_46 ( V_4 ,
V_562 |
V_563 , 0x70 ) ;
F_46 ( V_4 ,
V_562 |
V_564 , 0x70 ) ;
}
}
if ( ! V_4 -> V_565 ) {
F_5 ( V_4 , 0x224 , 0x3eb ) ;
F_5 ( V_4 , 0x225 , 0x3eb ) ;
F_5 ( V_4 , 0x226 , 0x341 ) ;
F_5 ( V_4 , 0x227 , 0x341 ) ;
F_5 ( V_4 , 0x228 , 0x42b ) ;
F_5 ( V_4 , 0x229 , 0x42b ) ;
F_5 ( V_4 , 0x22a , 0x381 ) ;
F_5 ( V_4 , 0x22b , 0x381 ) ;
F_5 ( V_4 , 0x22c , 0x42b ) ;
F_5 ( V_4 , 0x22d , 0x42b ) ;
F_5 ( V_4 , 0x22e , 0x381 ) ;
F_5 ( V_4 , 0x22f , 0x381 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_61 -> V_67 & V_566 )
F_56 ( V_4 -> V_61 -> V_567 , V_568 ,
V_569 ,
V_569 , V_570 ) ;
}
} else {
if ( V_4 -> V_61 -> V_67 & V_571 ||
( V_4 -> V_61 -> V_572 == 0x8b ) ) {
T_3 V_168 ;
T_4 V_573 [] = { 1 , 6 , 6 , 2 , 4 , 20 , 1 } ;
for ( V_168 = 0 ; V_168 < F_51 ( V_435 ) ; V_168 ++ )
V_435 [ V_168 ] = V_573 [ V_168 ] ;
}
if ( F_26 ( V_4 -> V_41 ) && V_4 -> V_65 ) {
F_57 ( V_4 , V_574 , 0xf7 ) ;
F_57 ( V_4 , V_575 , 0xf7 ) ;
} else {
F_53 ( V_4 , V_574 , 0x8 ) ;
F_53 ( V_4 , V_575 , 0x8 ) ;
}
V_253 = 0x000a ;
F_6 ( V_4 , 8 , 1 , 0 , 16 , & V_253 ) ;
F_6 ( V_4 , 8 , 1 , 0x10 , 16 , & V_253 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_253 = 0xcdaa ;
F_6 ( V_4 , 8 , 1 , 0x02 , 16 , & V_253 ) ;
F_6 ( V_4 , 8 , 1 , 0x12 , 16 , & V_253 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_253 = 0x0000 ;
F_6 ( V_4 , 8 , 1 , 0x08 , 16 , & V_253 ) ;
F_6 ( V_4 , 8 , 1 , 0x18 , 16 , & V_253 ) ;
V_253 = 0x7aab ;
F_6 ( V_4 , 8 , 1 , 0x07 , 16 , & V_253 ) ;
F_6 ( V_4 , 8 , 1 , 0x17 , 16 , & V_253 ) ;
V_253 = 0x0800 ;
F_6 ( V_4 , 8 , 1 , 0x06 , 16 , & V_253 ) ;
F_6 ( V_4 , 8 , 1 , 0x16 , 16 , & V_253 ) ;
}
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
F_29 ( V_4 , V_513 , V_428 ,
V_435 ,
F_51 ( V_428 ) ) ;
F_29 ( V_4 , V_540 , V_436 ,
V_437 ,
F_51 ( V_436 ) ) ;
F_45 ( V_4 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( F_3 ( V_4 , 0xa0 ) & V_576 )
F_56 ( V_4 -> V_61 -> V_567 , V_577 ,
V_578 ,
V_578 ,
V_570 ) ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x1e3 , 0x0 ) ;
F_5 ( V_4 , 0x1e4 , 0x0 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0x90 , ( 0x1 << 7 ) , 0 ) ;
V_454 = 293 ;
V_455 = 435 ;
V_456 = 261 ;
V_457 = 366 ;
V_458 = 205 ;
V_459 = 32 ;
F_5 ( V_4 , 0x145 , V_454 ) ;
F_5 ( V_4 , 0x146 , V_455 ) ;
F_5 ( V_4 , 0x147 , V_456 ) ;
F_5 ( V_4 , 0x148 , V_457 ) ;
F_5 ( V_4 , 0x149 , V_458 ) ;
F_5 ( V_4 , 0x14a , V_459 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0x142 , ( 0xf << 12 ) , 0 ) ;
F_5 ( V_4 , 0x192 , 0xb5 ) ;
F_5 ( V_4 , 0x193 , 0xa4 ) ;
F_5 ( V_4 , 0x194 , 0x0 ) ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0x221 ,
V_579 ,
V_579 ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void F_58 ( struct V_3 * V_4 )
{
int V_216 , type = 2 ;
T_2 V_217 = 0x2c5 ;
for ( V_216 = 0 ; V_216 < V_218 ; V_216 ++ )
F_5 ( V_4 , V_217 + V_216 ,
V_219 [ type ] [ V_216 ] ) ;
}
static void F_59 ( struct V_3 * V_4 , T_4 V_580 , T_2 * V_581 )
{
if ( V_580 == 0 ) {
V_581 [ 0 ] = F_3 ( V_4 , 0x2c ) ;
V_581 [ 1 ] = F_3 ( V_4 , 0x42 ) ;
} else {
F_5 ( V_4 , 0x2c , V_581 [ 0 ] ) ;
F_5 ( V_4 , 0x42 , V_581 [ 1 ] ) ;
}
}
static void F_60 ( struct V_3 * V_4 )
{
T_4 V_249 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_583 , 0x5 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_584 , 0xe ) ;
if ( V_4 -> V_10 . V_205 != 5 )
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_585 , 0 ) ;
if ( ! F_22 ( V_4 -> V_10 . V_11 , 7 ) )
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_586 , 0x1 ) ;
else
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_586 , 0x31 ) ;
} else {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_583 , 0x9 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_584 , 0xc ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_586 , 0 ) ;
if ( V_4 -> V_10 . V_205 != 5 ) {
if ( ! F_22 ( V_4 -> V_10 . V_11 , 7 ) )
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_585 , 0x1 ) ;
else
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_585 , 0x31 ) ;
}
}
F_61 ( V_4 , V_522 , V_582 , V_249 , V_587 ,
0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_588 ,
0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_589 ,
0x3 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_590 ,
0x0 ) ;
}
} else {
F_62 ( V_4 , V_591 , V_592 ,
( F_12 ( V_4 -> V_41 ) ) ? 0x128 :
0x80 ) ;
F_62 ( V_4 , V_591 , V_593 , 0x0 ) ;
F_62 ( V_4 , V_591 , V_594 , 0x29 ) ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
F_63 ( V_4 , V_591 , V_582 , V_249 , V_587 ,
0x0 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_588 ,
0x0 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_589 ,
0x3 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_595 ,
0x0 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_590 ,
0x8 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_596 ,
0x0 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 , V_597 ,
0x0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_583 , 0x5 ) ;
if ( V_4 -> V_10 . V_205 != 5 )
F_63 ( V_4 , V_591 , V_582 ,
V_249 , V_585 , 0x0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) )
F_63 ( V_4 , V_591 , V_582 ,
V_249 , V_586 , 0x31 ) ;
else
F_63 ( V_4 , V_591 , V_582 ,
V_249 , V_586 , 0x11 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_584 , 0xe ) ;
} else {
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_583 , 0x9 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_585 , 0x31 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_586 , 0x0 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_584 , 0xc ) ;
}
}
}
}
static void
F_64 ( struct V_3 * V_4 , T_2 V_235 , T_2 V_236 ,
T_4 V_237 , T_4 V_238 )
{
T_4 V_240 ;
T_2 V_12 = 0 , V_598 = 0 , V_241 = 0 , V_242 = 0 , V_243 =
0 , V_244 = 0 ;
T_4 V_599 = 0 , V_245 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_243 = V_235 ;
for ( V_240 = 0 ; V_240 < 2 ; V_240 ++ ) {
switch ( V_235 ) {
case ( 0x1 << 1 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 2 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 1 ) ;
V_245 = 1 ;
break;
case ( 0x1 << 3 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 2 ) ;
V_245 = 2 ;
break;
case ( 0x1 << 4 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 4 ) ;
V_245 = 4 ;
break;
case ( 0x1 << 5 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 5 ) ;
V_245 = 5 ;
break;
case ( 0x1 << 6 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 6 ) ;
V_245 = 6 ;
break;
case ( 0x1 << 7 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x1 << 7 ) ;
V_245 = 7 ;
break;
case ( 0x1 << 8 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x7 << 8 ) ;
V_245 = 8 ;
break;
case ( 0x1 << 11 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
V_244 = ( 0x7 << 13 ) ;
V_245 = 13 ;
break;
case ( 0x1 << 9 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0xf8 : 0xfa ;
V_244 = ( 0x7 << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 10 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0xf8 : 0xfa ;
V_244 = ( 0x7 << 4 ) ;
V_245 = 4 ;
break;
case ( 0x1 << 12 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7b : 0x7e ;
V_244 = ( 0xffff << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 13 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0x7c : 0x7f ;
V_244 = ( 0xffff << 0 ) ;
V_245 = 0 ;
break;
case ( 0x1 << 14 ) :
V_241 = ( V_240 == 0 ) ? 0xe7 : 0xec ;
V_242 = ( V_240 == 0 ) ? 0xf9 : 0xfb ;
V_244 = ( 0x3 << 6 ) ;
V_245 = 6 ;
break;
case ( 0x1 << 0 ) :
V_241 = ( V_240 == 0 ) ? 0xe5 : 0xe6 ;
V_242 = ( V_240 == 0 ) ? 0xf9 : 0xfb ;
V_244 = ( 0x1 << 15 ) ;
V_245 = 15 ;
break;
default:
V_12 = 0xffff ;
break;
}
if ( V_238 ) {
F_34 ( V_4 , V_241 , ~ V_243 ) ;
F_34 ( V_4 , V_242 , ~ V_244 ) ;
} else {
if ( ( V_237 == 0 )
|| ( V_237 & ( 1 << V_240 ) ) ) {
F_35 ( V_4 , V_241 , V_243 ) ;
if ( V_12 != 0xffff )
F_36 ( V_4 , V_242 ,
V_244 ,
( V_236 <<
V_245 ) ) ;
}
}
}
} else {
if ( V_238 ) {
F_34 ( V_4 , 0xec , ~ V_235 ) ;
V_236 = 0x0 ;
} else {
F_35 ( V_4 , 0xec , V_235 ) ;
}
for ( V_240 = 0 ; V_240 < 2 ; V_240 ++ ) {
switch ( V_235 ) {
case ( 0x1 << 1 ) :
case ( 0x1 << 9 ) :
case ( 0x1 << 12 ) :
case ( 0x1 << 13 ) :
case ( 0x1 << 14 ) :
V_12 = 0x78 ;
V_237 = 0x1 ;
break;
case ( 0x1 << 2 ) :
case ( 0x1 << 3 ) :
case ( 0x1 << 4 ) :
case ( 0x1 << 5 ) :
case ( 0x1 << 6 ) :
case ( 0x1 << 7 ) :
case ( 0x1 << 8 ) :
V_12 = ( V_240 == 0 ) ? 0x7a : 0x7d ;
break;
case ( 0x1 << 10 ) :
V_12 = ( V_240 == 0 ) ? 0x7b : 0x7e ;
break;
case ( 0x1 << 11 ) :
V_12 = ( V_240 == 0 ) ? 0x7c : 0x7f ;
break;
default:
V_12 = 0xffff ;
}
switch ( V_235 ) {
case ( 0x1 << 1 ) :
V_598 = ( 0x7 << 3 ) ;
V_599 = 3 ;
break;
case ( 0x1 << 9 ) :
V_598 = ( 0x1 << 2 ) ;
V_599 = 2 ;
break;
case ( 0x1 << 12 ) :
V_598 = ( 0x1 << 8 ) ;
V_599 = 8 ;
break;
case ( 0x1 << 13 ) :
V_598 = ( 0x1 << 9 ) ;
V_599 = 9 ;
break;
case ( 0x1 << 14 ) :
V_598 = ( 0xf << 12 ) ;
V_599 = 12 ;
break;
case ( 0x1 << 2 ) :
V_598 = ( 0x1 << 0 ) ;
V_599 = 0 ;
break;
case ( 0x1 << 3 ) :
V_598 = ( 0x1 << 1 ) ;
V_599 = 1 ;
break;
case ( 0x1 << 4 ) :
V_598 = ( 0x1 << 2 ) ;
V_599 = 2 ;
break;
case ( 0x1 << 5 ) :
V_598 = ( 0x3 << 4 ) ;
V_599 = 4 ;
break;
case ( 0x1 << 6 ) :
V_598 = ( 0x3 << 6 ) ;
V_599 = 6 ;
break;
case ( 0x1 << 7 ) :
V_598 = ( 0x1 << 8 ) ;
V_599 = 8 ;
break;
case ( 0x1 << 8 ) :
V_598 = ( 0x1 << 9 ) ;
V_599 = 9 ;
break;
case ( 0x1 << 10 ) :
V_598 = 0x1fff ;
V_599 = 0x0 ;
break;
case ( 0x1 << 11 ) :
V_598 = 0x1fff ;
V_599 = 0x0 ;
break;
default:
V_598 = 0x0 ;
V_599 = 0x0 ;
break;
}
if ( ( V_12 != 0xffff ) && ( V_237 & ( 1 << V_240 ) ) )
F_36 ( V_4 , V_12 , V_598 , ( V_236 << V_599 ) ) ;
}
F_35 ( V_4 , 0xec , ( 0x1 << 0 ) ) ;
F_35 ( V_4 , 0x78 , ( 0x1 << 0 ) ) ;
F_65 ( 1 ) ;
F_34 ( V_4 , 0xec , ~ ( 0x1 << 0 ) ) ;
}
}
static void F_66 ( struct V_3 * V_4 )
{
T_5 V_600 [ 4 ] ;
T_5 V_601 ;
if ( F_67 ( V_4 ) || F_68 ( V_4 ) || F_69 ( V_4 ) )
return;
if ( F_50 ( V_4 ) )
F_60 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_33 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 0 ,
V_246 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_64 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 0 ) ;
F_70 ( V_4 ) ;
F_71 ( V_4 , 4000 , 0 , 0 , 0 , false ) ;
F_65 ( 20 ) ;
V_601 =
F_72 ( V_4 , ( T_4 ) V_602 , V_600 ,
1 ) ;
F_70 ( V_4 ) ;
F_73 ( V_4 , V_603 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_33 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 1 ,
V_246 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_64 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_98 [ V_99 ] . V_604 =
( T_4 ) ( ( V_601 >> 24 ) & 0xff ) ;
V_4 -> V_98 [ V_99 ] . V_605 =
( T_4 ) ( ( V_601 >> 24 ) & 0xff ) ;
V_4 -> V_98 [ V_103 ] . V_604 =
( T_4 ) ( ( V_601 >> 8 ) & 0xff ) ;
V_4 -> V_98 [ V_103 ] . V_605 =
( T_4 ) ( ( V_601 >> 8 ) & 0xff ) ;
} else {
V_4 -> V_98 [ V_99 ] . V_604 =
( T_4 ) ( ( V_601 >> 24 ) & 0xff ) ;
V_4 -> V_98 [ V_103 ] . V_604 =
( T_4 ) ( ( V_601 >> 8 ) & 0xff ) ;
V_4 -> V_98 [ V_99 ] . V_605 =
( T_4 ) ( ( V_601 >> 16 ) & 0xff ) ;
V_4 -> V_98 [ V_103 ] . V_605 =
( T_4 ) ( ( V_601 ) & 0xff ) ;
}
}
static void F_74 ( struct V_3 * V_4 )
{
T_4 V_30 , V_606 , V_168 , V_607 ;
for ( V_30 = V_608 ; V_30 <= V_609 ; V_30 ++ )
V_4 -> V_610 [ V_30 ] = V_4 -> V_611 [ V_30 ] ;
for ( V_168 = 0 ; V_168 < 4 ; V_168 ++ ) {
V_606 = 0 ;
V_607 = 0 ;
switch ( V_168 ) {
case 0 :
if ( F_32 ( V_4 -> V_41 )
&& V_612 ) {
V_30 = V_613 ;
} else {
V_30 = ( F_32 ( V_4 -> V_41 ) ) ?
V_614 : V_615 ;
V_607 = 1 ;
}
break;
case 1 :
V_30 = ( F_32 ( V_4 -> V_41 ) ) ?
V_616 : V_617 ;
break;
case 2 :
V_30 = ( F_32 ( V_4 -> V_41 ) ) ?
V_618 : V_619 ;
break;
case 3 :
V_30 = ( F_32 ( V_4 -> V_41 ) ) ?
V_620 : V_621 ;
break;
}
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_30 = V_30 + V_607 ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ++ ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_30 = V_30 + 1 - V_607 ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
V_4 -> V_610 [ 4 + 4 * ( V_606 ++ ) + V_168 ] =
V_4 -> V_611 [ V_30 ] ;
}
}
static void F_75 ( struct V_3 * V_4 )
{
T_1 V_30 ;
T_6 V_622 [ 2 ] , V_623 [ 2 ] , V_624 [ 2 ] ;
T_7 V_625 [ 2 ] ;
T_5 V_626 , V_627 , V_628 ;
T_4 V_464 ;
T_4 V_629 [ 2 ] ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_253 [ 64 ] ;
T_4 V_249 ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) ) {
F_77 ( V_4 -> V_61 -> V_567 , V_631 , V_631 ) ;
( void ) F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) ;
F_65 ( 1 ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
F_35 ( V_4 , 0x122 , ( 0x1 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_34 ( V_4 , 0x1e7 , ( T_2 ) ( ~ ( 0x1 << 15 ) ) ) ;
else
F_35 ( V_4 , 0x1e7 , ( 0x1 << 15 ) ) ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) )
F_77 ( V_4 -> V_61 -> V_567 , V_631 , 0 ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_604 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_604 ;
V_622 [ 0 ] = - 424 ;
V_622 [ 1 ] = - 424 ;
V_623 [ 0 ] = 5612 ;
V_623 [ 1 ] = 5612 ;
V_624 [ 1 ] = - 1393 ;
V_624 [ 0 ] = - 1393 ;
} else {
V_464 = F_55 ( V_4 , 0 ) ;
switch ( V_464 ) {
case V_537 :
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_604 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_604 ;
V_622 [ 0 ] = V_4 -> V_98 [ 0 ] . V_104 ;
V_622 [ 1 ] = V_4 -> V_98 [ 1 ] . V_104 ;
V_623 [ 0 ] = V_4 -> V_98 [ 0 ] . V_106 ;
V_623 [ 1 ] = V_4 -> V_98 [ 1 ] . V_106 ;
V_624 [ 0 ] = V_4 -> V_98 [ 0 ] . V_107 ;
V_624 [ 1 ] = V_4 -> V_98 [ 1 ] . V_107 ;
break;
case V_544 :
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_605 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_605 ;
V_622 [ 0 ] = V_4 -> V_98 [ 0 ] . V_125 ;
V_622 [ 1 ] = V_4 -> V_98 [ 1 ] . V_125 ;
V_623 [ 0 ] = V_4 -> V_98 [ 0 ] . V_127 ;
V_623 [ 1 ] = V_4 -> V_98 [ 1 ] . V_127 ;
V_624 [ 0 ] = V_4 -> V_98 [ 0 ] . V_128 ;
V_624 [ 1 ] = V_4 -> V_98 [ 1 ] . V_128 ;
break;
case V_545 :
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_605 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_605 ;
V_622 [ 0 ] = V_4 -> V_98 [ 0 ] . V_115 ;
V_622 [ 1 ] = V_4 -> V_98 [ 1 ] . V_115 ;
V_623 [ 0 ] = V_4 -> V_98 [ 0 ] . V_117 ;
V_623 [ 1 ] = V_4 -> V_98 [ 1 ] . V_117 ;
V_624 [ 0 ] = V_4 -> V_98 [ 0 ] . V_118 ;
V_624 [ 1 ] = V_4 -> V_98 [ 1 ] . V_118 ;
break;
case V_546 :
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_605 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_605 ;
V_622 [ 0 ] = V_4 -> V_98 [ 0 ] . V_134 ;
V_622 [ 1 ] = V_4 -> V_98 [ 1 ] . V_134 ;
V_623 [ 0 ] = V_4 -> V_98 [ 0 ] . V_136 ;
V_623 [ 1 ] = V_4 -> V_98 [ 1 ] . V_136 ;
V_624 [ 0 ] = V_4 -> V_98 [ 0 ] . V_137 ;
V_624 [ 1 ] = V_4 -> V_98 [ 1 ] . V_137 ;
break;
default:
V_629 [ 0 ] = V_4 -> V_98 [ 0 ] . V_604 ;
V_629 [ 1 ] = V_4 -> V_98 [ 1 ] . V_604 ;
V_622 [ 0 ] = - 424 ;
V_622 [ 1 ] = - 424 ;
V_623 [ 0 ] = 5612 ;
V_623 [ 1 ] = 5612 ;
V_624 [ 1 ] = - 1393 ;
V_624 [ 0 ] = - 1393 ;
break;
}
}
V_625 [ 0 ] = ( T_7 ) V_4 -> V_633 ;
V_625 [ 1 ] = ( T_7 ) V_4 -> V_633 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_42 . V_145 )
F_35 ( V_4 , 0x1e9 , ( 0x1 << 14 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_249 = 0 ; V_249 <= 1 ; V_249 ++ ) {
if ( F_50 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_584 ,
0xe ) ;
else
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_584 ,
0xc ) ;
}
}
} else {
if ( F_50 ( V_4 ) ) {
F_46 ( V_4 , V_634 |
V_563 ,
( F_26
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
F_46 ( V_4 ,
V_634 |
V_564 ,
( F_26
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
} else {
F_46 ( V_4 , V_634 |
V_563 , 0x11 ) ;
F_46 ( V_4 , V_634 |
V_564 , 0x11 ) ;
}
}
}
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) ) {
F_77 ( V_4 -> V_61 -> V_567 , V_631 , V_631 ) ;
( void ) F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) ;
F_65 ( 1 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_36 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_635 << 0 ) ) ;
else
F_36 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_636 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_36 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_635 << 0 ) ) ;
else if ( F_80 ( V_4 -> V_10 . V_11 , 1 ) )
F_36 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_636 << 0 ) ) ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) )
F_77 ( V_4 -> V_61 -> V_567 , V_631 , 0 ) ;
F_5 ( V_4 , 0x1e8 , ( 0x3 << 8 ) | ( 240 << 0 ) ) ;
F_5 ( V_4 , 0x1e9 ,
( 1 << 15 ) | ( V_629 [ 0 ] << 0 ) | ( V_629 [ 1 ] << 8 ) ) ;
F_5 ( V_4 , 0x1ea ,
( V_625 [ 0 ] << 0 ) |
( V_625 [ 1 ] << 8 ) ) ;
V_26 = 64 ;
V_27 = 0 ;
for ( V_25 = V_637 ;
V_25 <= V_638 ; V_25 ++ ) {
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
V_626 = 8 *
( 16 * V_623 [ V_25 - 26 ] + V_624 [ V_25 - 26 ] * V_30 ) ;
V_627 = 32768 + V_622 [ V_25 - 26 ] * V_30 ;
V_628 = F_81 ( ( ( 4 * V_626 + V_627 / 2 ) / V_627 ) , - 8 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_30 <=
( T_3 ) ( 31 - V_629 [ V_25 - 26 ] + 1 ) )
V_628 =
F_81 ( V_628 ,
V_625
[ V_25 - 26 ] + 1 ) ;
}
V_253 [ V_30 ] = ( T_1 ) V_628 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_253 ) ;
}
F_74 ( V_4 ) ;
F_6 ( V_4 , V_637 , 84 , 64 , 8 ,
V_4 -> V_610 ) ;
F_6 ( V_4 , V_638 , 84 , 64 , 8 ,
V_4 -> V_610 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static T_1 * F_82 ( struct V_3 * V_4 )
{
T_1 * V_639 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_205 == 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) )
V_639 =
V_640 ;
else if ( V_4 -> V_10 . V_205 == 3 )
V_639 =
V_641 ;
else if ( V_4 -> V_10 . V_205 == 5 )
V_639 =
V_642 ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
V_639 =
V_643 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_639 = V_644 ;
if ( V_4 -> V_61 -> V_645 == V_646 )
V_639 = V_647 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_639 = V_647 ;
} else {
V_639 = V_648 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
V_639 = V_649 ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
V_639 =
V_650 ;
} else {
V_639 = V_651 ;
}
}
return V_639 ;
}
static void F_83 ( struct V_3 * V_4 )
{
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_652 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_84 ( V_4 , V_653 ,
V_654 ,
V_4 -> V_655 .
V_656 [ 0 ] ) ;
F_84 ( V_4 , V_657 ,
V_654 ,
V_4 -> V_655 .
V_656 [ 1 ] ) ;
} else {
F_84 ( V_4 ,
V_658 | V_418 ,
V_659 ,
V_4 -> V_655 .
V_656 [ 0 ] ) ;
F_84 ( V_4 ,
V_658 | V_419 ,
V_659 ,
V_4 -> V_655 .
V_656 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_655 . V_660 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_655 . V_660 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_655 . V_660 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_655 . V_660 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_655 . V_660 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_655 . V_660 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_655 . V_660 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_655 . V_660 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_655 . V_660 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_655 . V_660 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_655 . V_660 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_655 . V_660 [ 11 ] ) ;
} else {
if ( V_4 -> V_661 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_84 ( V_4 , V_653 ,
V_654 ,
V_4 -> V_655 .
V_662 [ 0 ] ) ;
F_84 ( V_4 , V_657 ,
V_654 ,
V_4 -> V_655 .
V_662 [ 1 ] ) ;
} else {
F_84 ( V_4 ,
V_658 | V_418 ,
V_659 ,
V_4 -> V_655 .
V_662 [ 0 ] ) ;
F_84 ( V_4 ,
V_658 | V_419 ,
V_659 ,
V_4 -> V_655 .
V_662 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_655 . V_663 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_655 . V_663 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_655 . V_663 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_655 . V_663 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_655 . V_663 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_655 . V_663 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_655 . V_663 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_655 . V_663 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_655 . V_663 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_655 . V_663 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_655 . V_663 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_655 . V_663 [ 11 ] ) ;
}
}
static void F_85 ( struct V_3 * V_4 )
{
T_2 V_664 [ 2 ] ;
V_4 -> V_665 [ 0 ] = V_4 -> V_666 [ 0 ] ;
V_4 -> V_665 [ 1 ] = V_4 -> V_666 [ 0 ] ;
F_86 ( V_4 , 1 , V_4 -> V_666 [ 0 ] , true ) ;
F_86 ( V_4 , 2 , V_4 -> V_666 [ 1 ] , true ) ;
F_8 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_664 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_664 [ 0 ] = ( V_664 [ 0 ] & 0xF000 ) | 0x0F40 ;
V_664 [ 1 ] = ( V_664 [ 1 ] & 0xF000 ) | 0x0F40 ;
} else {
V_664 [ 0 ] = ( V_664 [ 0 ] & 0xF000 ) | 0x0F60 ;
V_664 [ 1 ] = ( V_664 [ 1 ] & 0xF000 ) | 0x0F60 ;
}
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_664 ) ;
}
static void F_87 ( struct V_3 * V_4 )
{
bool V_667 = false ;
T_4 V_668 = 0 ;
T_4 V_669 = 10 ;
if ( V_4 -> V_670 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) ) {
V_4 -> V_665 [ 0 ] =
V_669 ;
V_4 -> V_665 [ 1 ] =
V_669 ;
F_86 (
V_4 , 3 ,
V_669 ,
false ) ;
} else {
V_4 -> V_665 [ 0 ] =
V_668 ;
V_4 -> V_665 [ 1 ] =
V_668 ;
F_86 (
V_4 , 3 ,
V_668 ,
false ) ;
}
V_667 = true ;
} else if ( F_21 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_88 ( V_4 , 11 , false ) ;
if ( V_4 -> V_61 -> V_542 != 3 ) {
V_4 -> V_665 [ 1 ] =
V_4 -> V_665 [ 0 ] ;
F_86 ( V_4 , 3 ,
V_4 ->
V_665 [ 0 ] ,
true ) ;
V_667 = true ;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
if ( F_50 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_88 ( V_4 , 12 ,
false ) ;
} else {
V_4 -> V_665 [ 0 ] = 80 ;
V_4 -> V_665 [ 1 ] = 80 ;
F_86 ( V_4 , 3 , 80 ,
false ) ;
V_667 = true ;
}
} else {
F_85 ( V_4 ) ;
V_667 = true ;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( F_50 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_88 ( V_4 , 12 ,
false ) ;
else
F_88 ( V_4 , 14 ,
false ) ;
} else {
F_85 ( V_4 ) ;
V_667 = true ;
}
}
} else {
F_88 ( V_4 , 10 , false ) ;
}
if ( V_667 )
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_4 -> V_671 ) ;
}
static void
F_89 ( struct V_3 * V_4 , T_4 V_235 , T_2 V_236 ,
T_4 V_672 )
{
T_2 V_598 ;
T_2 V_13 ;
T_4 V_249 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( V_672 == V_673
&& V_249 == V_103 )
continue;
else if ( V_672 == V_674
&& V_249 == V_99 )
continue;
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_598 = ( 0x1 << 10 ) ;
V_13 = 1 << 10 ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x91 :
0x92 , V_598 , V_13 ) ;
}
if ( V_235 == V_675 ) {
F_5 ( V_4 , ( V_249 == V_99 ) ? 0x91 :
0x92 , 0 ) ;
F_90 ( V_4 ,
V_676 ) ;
} else if ( V_235 == V_677 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_598 = ( 0x1 << 6 ) | ( 0x1 << 7 ) ;
V_13 = V_236 << 6 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
F_35 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
( 0x1 << 10 ) ) ;
F_34 ( V_4 , 0x2ff , ( T_2 )
~ ( 0x3 << 14 ) ) ;
F_35 ( V_4 , 0x2ff , ( 0x1 << 13 ) ) ;
F_35 ( V_4 , 0x2ff , ( 0x1 << 0 ) ) ;
} else {
V_598 = ( 0x1 << 6 ) |
( 0x1 << 7 ) |
( 0x1 << 8 ) | ( 0x1 << 9 ) ;
V_13 = V_236 << 6 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
V_598 = ( 0x1 << 0 ) ;
V_13 = 1 << 0 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xe7 : 0xec ,
V_598 , V_13 ) ;
V_598 = ( V_249 == V_99 ) ?
( 0x1 << 0 ) : ( 0x1 << 1 ) ;
V_13 = 1 << ( ( V_249 == V_99 ) ?
0 : 1 ) ;
F_36 ( V_4 , 0x78 , V_598 , V_13 ) ;
F_91 ( ( ( F_3 ( V_4 , 0x78 ) & V_13 )
!= 0 ) , 10000 ) ;
if ( F_92 ( F_3 ( V_4 , 0x78 ) & V_13 ,
L_1 ) )
return;
V_598 = ( 0x1 << 0 ) ;
V_13 = 0 << 0 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xe7 : 0xec ,
V_598 , V_13 ) ;
}
} else if ( V_235 == V_678 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_598 = ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
if ( F_26 ( V_4 -> V_41 ) )
V_13 = V_236 << 5 ;
else
V_13 = V_236 << 4 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
F_35 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
( 0x1 << 12 ) ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 5 ) ;
V_13 = V_236 << 5 ;
} else {
V_598 = ( 0x1 << 4 ) ;
V_13 = V_236 << 4 ;
}
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
}
} else if ( V_235 ==
V_679 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_26 ( V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 0 ) ;
V_13 = V_236 << 0 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , V_13 ) ;
V_598 = ( 0x1 << 2 ) ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , 0 ) ;
} else {
V_598 = ( 0x1 << 2 ) ;
V_13 = V_236 << 2 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , V_13 ) ;
V_598 = ( 0x1 << 0 ) ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , 0 ) ;
}
V_598 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 0 ) ;
V_13 = V_236 << 0 ;
} else {
V_598 = ( 0x1 << 2 ) ;
V_13 = V_236 << 2 ;
}
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
}
} else if ( V_235 ==
V_680 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_26 ( V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 1 ) ;
V_13 = V_236 << 1 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , V_13 ) ;
V_598 = ( 0x1 << 3 ) ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , 0 ) ;
} else {
V_598 = ( 0x1 << 3 ) ;
V_13 = V_236 << 3 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , V_13 ) ;
V_598 = ( 0x1 << 1 ) ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91
: 0x92 , V_598 , 0 ) ;
}
V_598 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 1 ) ;
V_13 = V_236 << 1 ;
} else {
V_598 = ( 0x1 << 3 ) ;
V_13 = V_236 << 3 ;
}
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x91 : 0x92 ,
V_598 , V_13 ) ;
}
}
}
}
}
void
F_88 ( struct V_3 * V_4 , T_5 V_681 ,
bool V_682 )
{
int V_683 ;
T_3 V_249 ;
T_2 V_684 , V_685 ;
T_5 V_686 ;
T_5 V_687 ;
T_5 V_688 [ 2 ] ;
T_2 V_689 ;
T_2 V_690 [ 4 ] ;
T_1 V_691 ;
T_2 V_692 = 250 ;
T_3 V_693 ;
bool V_694 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_693 = 2 ;
else
V_693 = 1 ;
if ( F_32 ( V_4 -> V_41 ) )
V_691 = 5000 ;
else
V_691 = 2500 ;
F_86 ( V_4 , 1 , V_4 -> V_666 [ 0 ] , true ) ;
F_86 ( V_4 , 2 , V_4 -> V_666 [ 1 ] , true ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_694 = V_4 -> V_169 ;
V_4 -> V_169 = false ;
V_690 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_690 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_690 [ 2 ] = F_3 ( V_4 , 0xe7 ) ;
V_690 [ 3 ] = F_3 ( V_4 , 0xec ) ;
F_89 ( V_4 , V_678 , 1 ,
V_673 |
V_674 ) ;
if ( ! V_682 ) {
F_89 ( V_4 ,
V_677 ,
0x2 , V_673 ) ;
F_89 ( V_4 ,
V_677 ,
0x8 , V_674 ) ;
} else {
F_89 ( V_4 ,
V_677 ,
0x1 , V_673 ) ;
F_89 ( V_4 ,
V_677 ,
0x7 , V_674 ) ;
}
V_689 = F_3 ( V_4 , 0x01 ) ;
F_36 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_684 ) ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
V_687 = ( T_5 ) V_4 -> V_666 [ V_249 ] ;
for ( V_683 = 0 ; V_683 < 2 ;
V_683 ++ ) {
F_71 ( V_4 , V_691 , V_692 , 0 , 0 ,
false ) ;
if ( V_249 == V_99 )
V_685 = V_684 & 0xff00 ;
else
V_685 = V_684 & 0x00ff ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_685 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_685 ) ;
F_65 ( 50 ) ;
F_93 ( V_4 , V_688 ,
V_695 ) ;
V_4 -> V_696 = 0 ;
F_70 ( V_4 ) ;
V_686 = ( V_681 * 4 ) - V_688 [ V_249 ] ;
V_687 -= V_693 * V_686 ;
if ( V_687 < 0 )
V_687 = 0 ;
else if ( V_687 > 127 )
V_687 = 127 ;
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) &&
( V_4 -> V_43 . V_148 == 3 ) ) {
if ( V_687 < 30 )
V_687 = 30 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_148 == 3 ) ) {
if ( V_687 < 50 )
V_687 = 50 ;
}
}
F_86 ( V_4 , ( 1 << V_249 ) ,
( T_4 ) V_687 , true ) ;
}
V_4 -> V_665 [ V_249 ] = ( T_4 ) V_687 ;
if ( V_682 ) {
T_2 V_697 ;
T_2 V_698 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_698 ) ;
F_71 ( V_4 , V_691 , V_692 , 0 , 0 ,
false ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_698 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_698 ) ;
F_65 ( 100 ) ;
F_93 ( V_4 , V_688 ,
V_695 ) ;
F_8 ( V_4 , 7 , 1 , ( 0x110 + V_249 ) , 16 ,
& V_697 ) ;
F_94 ( 4000 ) ;
V_4 -> V_696 = 0 ;
F_70 ( V_4 ) ;
}
}
F_86 ( V_4 , 1 , V_4 -> V_665 [ 0 ] , true ) ;
F_86 ( V_4 , 2 , V_4 -> V_665 [ 1 ] , true ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_4 -> V_671 ) ;
F_5 ( V_4 , 0x01 , V_689 ) ;
F_5 ( V_4 , 0x91 , V_690 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_690 [ 1 ] ) ;
F_5 ( V_4 , 0xe7 , V_690 [ 2 ] ) ;
F_5 ( V_4 , 0xec , V_690 [ 3 ] ) ;
V_4 -> V_169 = V_694 ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void F_95 ( struct V_3 * V_4 )
{
void * V_29 ;
int V_507 ;
T_2 * V_699 = NULL ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_96 ( V_4 , 0 ,
& V_4 -> V_700 .
V_701 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_699 =
V_4 -> V_700 . V_702 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_700 . V_702 [ 0 ] =
F_52 ( V_4 ,
V_703 |
V_563 ) ;
V_4 -> V_700 . V_702 [ 1 ] =
F_52 ( V_4 ,
V_704 |
V_563 ) ;
V_4 -> V_700 . V_702 [ 2 ] =
F_52 ( V_4 ,
V_703 |
V_564 ) ;
V_4 -> V_700 . V_702 [ 3 ] =
F_52 ( V_4 ,
V_704 |
V_564 ) ;
V_4 -> V_700 . V_702 [ 4 ] =
F_52 ( V_4 ,
V_705 |
V_563 ) ;
V_4 -> V_700 . V_702 [ 5 ] =
F_52 ( V_4 ,
V_706 |
V_563 ) ;
V_4 -> V_700 . V_702 [ 6 ] =
F_52 ( V_4 ,
V_705 |
V_564 ) ;
V_4 -> V_700 . V_702 [ 7 ] =
F_52 ( V_4 ,
V_706 |
V_564 ) ;
} else {
V_4 -> V_700 . V_702 [ 0 ] =
F_52 ( V_4 , V_707 ) ;
V_4 -> V_700 . V_702 [ 1 ] =
F_52 ( V_4 , V_708 ) ;
V_4 -> V_700 . V_702 [ 2 ] =
F_52 ( V_4 , V_709 ) ;
V_4 -> V_700 . V_702 [ 3 ] =
F_52 ( V_4 , V_710 ) ;
}
V_4 -> V_711 = V_4 -> V_41 ;
V_29 = V_4 -> V_700 . V_712 ;
} else {
F_96 ( V_4 , 0 ,
& V_4 -> V_700 .
V_713 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_699 =
V_4 -> V_700 . V_714 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_700 . V_714 [ 0 ] =
F_52 ( V_4 ,
V_703 |
V_563 ) ;
V_4 -> V_700 . V_714 [ 1 ] =
F_52 ( V_4 ,
V_704 |
V_563 ) ;
V_4 -> V_700 . V_714 [ 2 ] =
F_52 ( V_4 ,
V_703 |
V_564 ) ;
V_4 -> V_700 . V_714 [ 3 ] =
F_52 ( V_4 ,
V_704 |
V_564 ) ;
V_4 -> V_700 . V_714 [ 4 ] =
F_52 ( V_4 ,
V_705 |
V_563 ) ;
V_4 -> V_700 . V_714 [ 5 ] =
F_52 ( V_4 ,
V_706 |
V_563 ) ;
V_4 -> V_700 . V_714 [ 6 ] =
F_52 ( V_4 ,
V_705 |
V_564 ) ;
V_4 -> V_700 . V_714 [ 7 ] =
F_52 ( V_4 ,
V_706 |
V_564 ) ;
} else {
V_4 -> V_700 . V_714 [ 0 ] =
F_52 ( V_4 , V_707 ) ;
V_4 -> V_700 . V_714 [ 1 ] =
F_52 ( V_4 , V_708 ) ;
V_4 -> V_700 . V_714 [ 2 ] =
F_52 ( V_4 , V_709 ) ;
V_4 -> V_700 . V_714 [ 3 ] =
F_52 ( V_4 , V_710 ) ;
}
V_4 -> V_715 = V_4 -> V_41 ;
V_29 = V_4 -> V_700 . V_716 ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
V_699 [ 2 * V_507 ] =
F_97 ( V_4 , V_522 , V_582 , V_507 ,
V_717 ) ;
V_699 [ 2 * V_507 + 1 ] =
F_97 ( V_4 , V_522 , V_582 , V_507 ,
V_718 ) ;
V_699 [ 2 * V_507 + 4 ] =
F_97 ( V_4 , V_522 , V_582 , V_507 ,
V_719 ) ;
V_699 [ 2 * V_507 + 5 ] =
F_97 ( V_4 , V_522 , V_582 , V_507 ,
V_720 ) ;
}
}
F_8 ( V_4 , V_721 , 8 , 80 , 16 , V_29 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void F_98 ( struct V_3 * V_4 )
{
struct V_722 V_723 ;
F_8 ( V_4 , 15 , 4 , 0x50 , 16 , & V_723 ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_724 , V_723 . V_725 ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_724 + 2 , V_723 . V_623 ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_724 + 4 , V_723 . V_622 ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_724 + 6 , V_723 . V_624 ) ;
}
static void F_100 ( struct V_3 * V_4 )
{
T_2 * V_726 ;
T_2 V_727 [ 4 ] ;
T_2 * V_29 ;
int V_507 ;
T_2 * V_699 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_711 == 0 )
return;
V_29 = V_4 -> V_700 . V_712 ;
V_726 = & V_4 -> V_700 . V_712 [ 5 ] ;
} else {
if ( V_4 -> V_715 == 0 )
return;
V_29 = V_4 -> V_700 . V_716 ;
V_726 = & V_4 -> V_700 . V_716 [ 5 ] ;
}
F_6 ( V_4 , V_721 , 4 , 80 , 16 , V_29 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_727 [ 0 ] = V_29 [ 0 ] ;
V_727 [ 1 ] = V_29 [ 1 ] ;
V_727 [ 2 ] = V_29 [ 2 ] ;
V_727 [ 3 ] = V_29 [ 3 ] ;
} else {
V_727 [ 0 ] = 0 ;
V_727 [ 1 ] = 0 ;
V_727 [ 2 ] = 0 ;
V_727 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_721 , 4 , 88 , 16 ,
V_727 ) ;
F_6 ( V_4 , V_721 , 2 , 85 , 16 , V_726 ) ;
F_6 ( V_4 , V_721 , 2 , 93 , 16 , V_726 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_98 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_699 =
V_4 -> V_700 . V_702 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_46 ( V_4 ,
V_703 |
V_563 ,
V_4 -> V_700 .
V_702 [ 0 ] ) ;
F_46 ( V_4 ,
V_704 |
V_563 ,
V_4 -> V_700 .
V_702 [ 1 ] ) ;
F_46 ( V_4 ,
V_703 |
V_564 ,
V_4 -> V_700 .
V_702 [ 2 ] ) ;
F_46 ( V_4 ,
V_704 |
V_564 ,
V_4 -> V_700 .
V_702 [ 3 ] ) ;
F_46 ( V_4 ,
V_705 |
V_563 ,
V_4 -> V_700 .
V_702 [ 4 ] ) ;
F_46 ( V_4 ,
V_706 |
V_563 ,
V_4 -> V_700 .
V_702 [ 5 ] ) ;
F_46 ( V_4 ,
V_705 |
V_564 ,
V_4 -> V_700 .
V_702 [ 6 ] ) ;
F_46 ( V_4 ,
V_706 |
V_564 ,
V_4 -> V_700 .
V_702 [ 7 ] ) ;
} else {
F_46 ( V_4 , V_707 ,
V_4 -> V_700 .
V_702 [ 0 ] ) ;
F_46 ( V_4 , V_708 ,
V_4 -> V_700 .
V_702 [ 1 ] ) ;
F_46 ( V_4 , V_709 ,
V_4 -> V_700 .
V_702 [ 2 ] ) ;
F_46 ( V_4 , V_710 ,
V_4 -> V_700 .
V_702 [ 3 ] ) ;
}
F_96 ( V_4 , 1 ,
& V_4 -> V_700 .
V_701 ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_699 =
V_4 -> V_700 . V_714 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_46 ( V_4 ,
V_703 |
V_563 ,
V_4 -> V_700 .
V_714 [ 0 ] ) ;
F_46 ( V_4 ,
V_704 |
V_563 ,
V_4 -> V_700 .
V_714 [ 1 ] ) ;
F_46 ( V_4 ,
V_703 |
V_564 ,
V_4 -> V_700 .
V_714 [ 2 ] ) ;
F_46 ( V_4 ,
V_704 |
V_564 ,
V_4 -> V_700 .
V_714 [ 3 ] ) ;
F_46 ( V_4 ,
V_705 |
V_563 ,
V_4 -> V_700 .
V_714 [ 4 ] ) ;
F_46 ( V_4 ,
V_706 |
V_563 ,
V_4 -> V_700 .
V_714 [ 5 ] ) ;
F_46 ( V_4 ,
V_705 |
V_564 ,
V_4 -> V_700 .
V_714 [ 6 ] ) ;
F_46 ( V_4 ,
V_706 |
V_564 ,
V_4 -> V_700 .
V_714 [ 7 ] ) ;
} else {
F_46 ( V_4 , V_707 ,
V_4 -> V_700 .
V_714 [ 0 ] ) ;
F_46 ( V_4 , V_708 ,
V_4 -> V_700 .
V_714 [ 1 ] ) ;
F_46 ( V_4 , V_709 ,
V_4 -> V_700 .
V_714 [ 2 ] ) ;
F_46 ( V_4 , V_710 ,
V_4 -> V_700 .
V_714 [ 3 ] ) ;
}
F_96 ( V_4 , 1 ,
& V_4 -> V_700 .
V_713 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
F_61 ( V_4 , V_522 , V_582 , V_507 ,
V_717 ,
V_699 [ 2 * V_507 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_507 ,
V_718 ,
V_699 [ 2 * V_507 + 1 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_507 ,
V_719 ,
V_699 [ 2 * V_507 + 4 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_507 ,
V_720 ,
V_699 [ 2 * V_507 + 5 ] ) ;
}
}
}
static void F_101 ( struct V_3 * V_4 )
{
T_1 V_30 ;
T_2 V_728 [ 7 ] ;
T_1 V_729 , V_730 , V_731 ;
T_7 V_732 , V_733 ;
T_7 V_734 , V_735 ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_253 [ 128 ] ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
F_8 ( V_4 , 15 , 7 , 80 , 16 , V_728 ) ;
V_26 = 128 ;
V_27 = 320 ;
for ( V_25 = V_637 ;
V_25 <= V_638 ; V_25 ++ ) {
V_729 =
( V_25 ==
26 ) ? ( ( ( T_1 ) ( V_728 [ 0 ] & 0x3ff ) ) << 10 ) |
( V_728 [ 1 ] & 0x3ff )
: ( ( ( T_1 ) ( V_728 [ 2 ] & 0x3ff ) ) << 10 ) |
( V_728 [ 3 ] & 0x3ff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ )
V_253 [ V_30 ] = V_729 ;
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_253 ) ;
}
V_27 = 448 ;
for ( V_25 = V_637 ;
V_25 <= V_638 ; V_25 ++ ) {
V_730 =
( T_1 ) ( ( V_25 == 26 ) ? V_728 [ 5 ] : V_728 [ 6 ] ) ;
V_732 = ( T_7 ) ( ( V_730 >> 8 ) & 0xff ) ;
V_733 = ( T_7 ) ( ( V_730 ) & 0xff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_734 = V_732 ;
V_735 = V_733 ;
} else {
V_734 = ( T_7 ) ( ( V_732 *
V_736 [ V_30 ] +
128 ) >> 8 ) ;
V_735 =
( T_7 ) ( ( V_733 *
V_736 [ V_30 ] +
128 ) >> 8 ) ;
}
V_731 = ( T_1 ) ( ( V_734 & 0xff ) << 8 ) ;
V_731 |= ( T_1 ) ( V_735 & 0xff ) ;
V_253 [ V_30 ] = V_731 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_253 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_99 ( V_4 -> V_61 -> V_567 , V_737 , 0xFFFF ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_738 , 0xFFFF ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void F_102 ( struct V_3 * V_4 )
{
T_4 V_739 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_32 ( V_4 -> V_41 ) )
V_739 = 3 ;
else
V_739 = 1 ;
if ( F_50 ( V_4 ) ) {
if ( F_32 ( V_4 -> V_41 ) )
V_739 = 5 ;
else
V_739 = 4 ;
}
F_5 ( V_4 , 0xe8 ,
( V_739 << 0 ) |
( V_739 << 3 ) |
( V_739 << 6 ) | ( V_739 << 9 ) ) ;
if ( F_50 ( V_4 ) ) {
if ( F_32 ( V_4 -> V_41 ) )
V_739 = 4 ;
else
V_739 = 1 ;
F_5 ( V_4 , 0xe9 ,
( V_739 << 0 ) |
( V_739 << 3 ) |
( V_739 << 6 ) | ( V_739 << 9 ) ) ;
}
}
}
static void
F_103 ( struct V_3 * V_4 , T_2 V_740 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( F_27 ( V_4 -> V_41 ) == 11 ) &&
F_32 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_741 ) {
F_46 ( V_4 ,
( V_742 |
V_418 ) ,
( ( V_4 -> V_743 +
V_740 ) | 0x80 ) ) ;
V_4 -> V_741 = true ;
}
} else {
if ( V_4 -> V_741 ) {
F_46 ( V_4 ,
( V_742 |
V_418 ) ,
( V_4 -> V_743 | 0x80 ) ) ;
V_4 -> V_741 = false ;
}
}
}
}
static void
F_104 ( struct V_3 * V_4 , int V_744 ,
int * V_745 , T_1 * V_746 )
{
int V_168 ;
T_1 V_20 ;
int V_747 ;
int V_748 =
F_32 ( V_4 -> V_41 ) ?
V_749 : V_750 ;
if ( V_4 -> V_751 ) {
for ( V_168 = 0 ; V_168 < V_4 -> V_752 . V_753 ; V_168 ++ ) {
V_747 = V_4 -> V_752 . V_747 [ V_168 ] ;
V_20 = ( V_747 >= 0 ) ?
( ( V_747 *
2 ) + 1 ) : ( V_748 + ( V_747 * 2 ) + 1 ) ;
F_6 (
V_4 , V_535 , 1 ,
V_20 , 32 ,
& V_4 -> V_752 . V_754 [ V_168 ] ) ;
}
V_4 -> V_752 . V_753 = 0 ;
V_4 -> V_751 = false ;
}
if ( ( V_746 != NULL ) && ( V_745 != NULL ) ) {
V_4 -> V_752 . V_753 = 0 ;
for ( V_168 = 0 ; V_168 < V_744 ; V_168 ++ ) {
V_747 = V_745 [ V_168 ] ;
V_20 = ( V_747 >= 0 ) ?
( ( V_747 * 2 ) + 1 ) :
( V_748 + ( V_747 * 2 ) + 1 ) ;
V_4 -> V_752 . V_747 [ V_168 ] = V_747 ;
F_8 ( V_4 , V_535 , 1 ,
V_20 , 32 ,
& V_4 -> V_752 .
V_754 [ V_168 ] ) ;
F_6 ( V_4 , V_535 , 1 ,
V_20 , 32 , & V_746 [ V_168 ] ) ;
V_4 -> V_752 . V_753 ++ ;
}
V_4 -> V_751 = true ;
}
}
static void F_105 ( struct V_3 * V_4 , T_4 V_755 )
{
T_2 V_253 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( F_27 ( V_4 -> V_41 ) == 11 ) &&
F_32 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_756 ) {
V_253 = F_3 ( V_4 , 0x27d ) ;
V_4 -> V_757 [ 0 ] = V_253 & 0xff ;
V_253 &= 0xff00 ;
V_253 |= ( T_2 ) V_755 ;
F_5 ( V_4 , 0x27d , V_253 ) ;
V_253 = F_3 ( V_4 , 0x280 ) ;
V_4 -> V_757 [ 1 ] = V_253 & 0xff ;
V_253 &= 0xff00 ;
V_253 |= ( T_2 ) V_755 ;
F_5 ( V_4 , 0x280 , V_253 ) ;
V_253 = F_3 ( V_4 , 0x283 ) ;
V_4 -> V_757 [ 2 ] = V_253 & 0xff ;
V_253 &= 0xff00 ;
V_253 |= ( T_2 ) V_755 ;
F_5 ( V_4 , 0x283 , V_253 ) ;
V_4 -> V_756 = true ;
}
} else {
if ( V_4 -> V_756 ) {
V_253 = F_3 ( V_4 , 0x27d ) ;
V_253 &= 0xff00 ;
V_253 |= V_4 -> V_757 [ 0 ] ;
F_5 ( V_4 , 0x27d , V_253 ) ;
V_253 = F_3 ( V_4 , 0x280 ) ;
V_253 &= 0xff00 ;
V_253 |= V_4 -> V_757 [ 1 ] ;
F_5 ( V_4 , 0x280 , V_253 ) ;
V_253 = F_3 ( V_4 , 0x283 ) ;
V_253 &= 0xff00 ;
V_253 |= V_4 -> V_757 [ 2 ] ;
F_5 ( V_4 , 0x283 , V_253 ) ;
V_4 -> V_756 = false ;
}
}
}
}
static void F_106 ( struct V_3 * V_4 )
{
T_2 V_758 = 0 ;
int V_759 [] = { 57 , 58 } ;
T_1 V_760 [] = { 0x3ff , 0x3ff } ;
bool V_761 = false ;
T_3 V_762 = 0 ;
T_1 V_763 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_758 = F_27 ( V_4 -> V_41 ) ;
if ( V_4 -> V_170 ) {
F_103 (
V_4 ,
V_764 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_758 == 11 )
&& F_32 ( V_4 -> V_41 ) )
F_104 (
V_4 , 2 ,
V_759 ,
V_760 ) ;
else
F_104 ( V_4 , 0 ,
NULL ,
NULL ) ;
}
F_105 ( V_4 ,
V_765 ) ;
}
if ( ( V_4 -> V_174 )
&& F_12 ( V_4 -> V_41 ) ) {
if ( F_32 ( V_4 -> V_41 ) ) {
switch ( V_758 ) {
case 3 :
V_759 [ 0 ] = 57 ;
V_759 [ 1 ] = 58 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x25f ;
V_761 = true ;
break;
case 4 :
V_759 [ 0 ] = 41 ;
V_759 [ 1 ] = 42 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x25f ;
V_761 = true ;
break;
case 5 :
V_759 [ 0 ] = 25 ;
V_759 [ 1 ] = 26 ;
V_760 [ 0 ] = 0x24f ;
V_760 [ 1 ] = 0x25f ;
V_761 = true ;
break;
case 6 :
V_759 [ 0 ] = 9 ;
V_759 [ 1 ] = 10 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x24f ;
V_761 = true ;
break;
case 7 :
V_759 [ 0 ] = 121 ;
V_759 [ 1 ] = 122 ;
V_760 [ 0 ] = 0x18f ;
V_760 [ 1 ] = 0x24f ;
V_761 = true ;
break;
case 8 :
V_759 [ 0 ] = 105 ;
V_759 [ 1 ] = 106 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x25f ;
V_761 = true ;
break;
case 9 :
V_759 [ 0 ] = 89 ;
V_759 [ 1 ] = 90 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x24f ;
V_761 = true ;
break;
case 10 :
V_759 [ 0 ] = 73 ;
V_759 [ 1 ] = 74 ;
V_760 [ 0 ] = 0x22f ;
V_760 [ 1 ] = 0x24f ;
V_761 = true ;
break;
default:
V_761 = false ;
break;
}
}
if ( V_761 ) {
V_762 = F_51 ( V_759 ) ;
F_104 (
V_4 ,
V_762 ,
V_759 ,
V_760 ) ;
V_763 = 0 ;
} else {
F_104 ( V_4 , 0 , NULL ,
NULL ) ;
}
}
if ( ( V_4 -> V_172 ) &&
( F_26 ( V_4 -> V_41 ) ) ) {
switch ( V_758 ) {
case 54 :
V_759 [ 0 ] = 32 ;
V_760 [ 0 ] = 0x25f ;
break;
case 38 :
case 102 :
case 118 :
if ( ( V_4 -> V_61 -> V_645 == V_766 ) &&
( V_4 -> V_61 -> V_767 == V_768 ) ) {
V_759 [ 0 ] = 32 ;
V_760 [ 0 ] = 0x21f ;
} else {
V_759 [ 0 ] = 0 ;
V_760 [ 0 ] = 0x0 ;
}
break;
case 134 :
V_759 [ 0 ] = 32 ;
V_760 [ 0 ] = 0x21f ;
break;
case 151 :
V_759 [ 0 ] = 16 ;
V_760 [ 0 ] = 0x23f ;
break;
case 153 :
case 161 :
V_759 [ 0 ] = 48 ;
V_760 [ 0 ] = 0x23f ;
break;
default:
V_759 [ 0 ] = 0 ;
V_760 [ 0 ] = 0x0 ;
break;
}
if ( V_759 [ 0 ]
&& V_760 [ 0 ] )
F_104 (
V_4 , 1 ,
V_759 ,
V_760 ) ;
else
F_104 ( V_4 , 0 , NULL ,
NULL ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
}
void V_195 ( struct V_3 * V_4 )
{
T_2 V_13 ;
T_2 V_769 [ 2 ] ;
struct V_770 V_771 ;
T_4 V_772 ;
bool V_773 = false ;
T_3 V_249 ;
T_1 V_774 ;
bool V_775 = false ;
V_249 = 0 ;
if ( ! ( V_4 -> V_776 & V_777 ) )
V_4 -> V_776 |= V_778 ;
if ( ( F_107 ( V_4 ) ) && ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) &&
( ( V_4 -> V_61 -> V_767 == V_768 ) ||
( V_4 -> V_61 -> V_767 == V_779 ) ) ) {
if ( ( V_4 -> V_61 -> V_414 & V_415 ) &&
( F_12 ( V_4 -> V_41 ) ) )
F_108 ( V_4 -> V_61 -> V_780 ,
F_109 ( struct V_781 , V_782 ) ,
0x40 , 0x40 ) ;
}
if ( ( ! F_50 ( V_4 ) ) && ( V_4 -> V_61 -> V_645 == V_783 ) )
F_110 ( V_4 -> V_61 -> V_780 , 1 , V_784 ,
V_784 ) ;
if ( ( V_4 -> V_174 ) && F_12 ( V_4 -> V_41 ) &&
F_32 ( V_4 -> V_41 ) ) {
V_774 = F_78 ( V_4 -> V_78 ,
F_79 ( V_785 ) ) ;
F_111 ( V_4 -> V_78 , F_79 ( V_785 ) ,
~ ( V_786 | V_787 ) ) ;
F_112 ( V_4 -> V_78 , F_79 ( V_785 ) ,
V_774 ) ;
}
V_4 -> V_670 =
( F_50 ( V_4 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 7 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 5 )
&& V_4 -> V_61 -> V_67 & V_788 ) ) ) ;
V_4 -> V_789 = false ;
V_4 -> V_790 = 0 ;
F_11 ( V_4 ) ;
V_4 -> V_756 = false ;
V_4 -> V_751 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xe7 , 0 ) ;
F_5 ( V_4 , 0xec , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , 0 ) ;
F_5 ( V_4 , 0x343 , 0 ) ;
F_5 ( V_4 , 0x346 , 0 ) ;
F_5 ( V_4 , 0x347 , 0 ) ;
}
F_5 ( V_4 , 0xe5 , 0 ) ;
F_5 ( V_4 , 0xe6 , 0 ) ;
} else {
F_5 ( V_4 , 0xec , 0 ) ;
}
F_5 ( V_4 , 0x91 , 0 ) ;
F_5 ( V_4 , 0x92 , 0 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_5 ( V_4 , 0x93 , 0 ) ;
F_5 ( V_4 , 0x94 , 0 ) ;
}
F_34 ( V_4 , 0xa1 , ~ 3 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x8f , 0 ) ;
F_5 ( V_4 , 0xa5 , 0 ) ;
} else {
F_5 ( V_4 , 0xa5 , 0 ) ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
F_5 ( V_4 , 0x203 , 32 ) ;
F_5 ( V_4 , 0x201 , 32 ) ;
if ( V_4 -> V_61 -> V_67 & V_571 )
F_5 ( V_4 , 0x20d , 160 ) ;
else
F_5 ( V_4 , 0x20d , 184 ) ;
F_5 ( V_4 , 0x13a , 200 ) ;
F_5 ( V_4 , 0x70 , 80 ) ;
F_5 ( V_4 , 0x1ff , 48 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 8 ) )
F_24 ( V_4 , V_4 -> V_175 ) ;
F_113 ( V_4 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x180 , 0xaa8 ) ;
F_5 ( V_4 , 0x181 , 0x9a4 ) ;
}
if ( F_50 ( V_4 ) ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) ,
( V_4 -> V_791 [ V_249 ] ) << 7 ) ;
}
F_25 ( V_4 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_58 ( V_4 ) ;
}
F_47 ( V_4 ) ;
F_114 ( V_4 -> V_61 -> V_567 , V_792 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_793 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_793 ) ) ;
F_114 ( V_4 -> V_61 -> V_567 , V_794 ) ;
F_115 ( V_4 -> V_61 -> V_567 , V_792 ) ;
F_116 ( V_4 , V_794 ) ;
F_90 ( V_4 , V_513 ) ;
F_90 ( V_4 , V_676 ) ;
F_116 ( V_4 , V_792 ) ;
F_48 ( V_4 , 0 , 0 ) ;
F_59 ( V_4 , 0 , V_769 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_4 ( V_4 ) ;
V_772 = V_4 -> V_63 ;
F_117 ( V_4 , V_66 ) ;
F_118 ( V_4 ) ;
F_66 ( V_4 ) ;
F_75 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_1 * V_639 = NULL ;
T_2 V_30 ;
T_6 V_202 = 0 ;
T_6 V_203 = 0 ;
T_5 V_204 ;
if ( F_50 ( V_4 ) ) {
V_639 = F_82 ( V_4 ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) )
V_639 =
V_795 ;
else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) )
V_639 =
( V_4 -> V_43 . V_148 ==
3 ) ?
V_796 :
V_797 ;
else
V_639 =
V_798 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_205 == 5 )
V_639 =
V_799 ;
else if ( V_4 -> V_10 . V_205 == 3 )
V_639 =
V_800 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_148 == 3 ) )
V_639 =
V_801 ;
else
V_639 =
V_802 ;
}
}
}
F_6 ( V_4 , V_637 , 128 ,
192 , 32 , V_639 ) ;
F_6 ( V_4 , V_638 , 128 ,
192 , 32 , V_639 ) ;
V_4 -> V_803 = ( T_2 ) ( ( * V_639 >> 16 ) & 0x7000 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_202 = ( V_639 [ V_30 ] >> 24 ) & 0xf ;
V_203 = ( V_639 [ V_30 ] >> 19 ) & 0x1f ;
V_204 = F_23 ( V_4 , V_202 ,
V_203 ) ;
F_6 (
V_4 ,
V_637 ,
1 , 576 + V_30 , 32 ,
& V_204 ) ;
F_6 (
V_4 ,
V_638 ,
1 , 576 + V_30 , 32 ,
& V_204 ) ;
}
} else {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_202 = ( V_639 [ V_30 ] >> 24 ) & 0xf ;
if ( F_12 ( V_4 -> V_41 ) )
V_204 = ( T_6 )
V_804
[ V_202 ] ;
else
V_204 = ( T_6 )
V_805
[ V_202 ] ;
F_6 (
V_4 ,
V_637 ,
1 , 576 + V_30 , 32 ,
& V_204 ) ;
F_6 (
V_4 ,
V_638 ,
1 , 576 + V_30 , 32 ,
& V_204 ) ;
}
}
} else {
F_6 ( V_4 , V_637 , 128 ,
192 , 32 , V_806 ) ;
F_6 ( V_4 , V_638 , 128 ,
192 , 32 , V_806 ) ;
}
if ( V_4 -> V_61 -> V_807 != 0x3 )
F_119 ( (struct V_1 * ) V_4 ,
V_4 -> V_61 -> V_807 ) ;
if ( F_120 ( V_4 ) )
F_121 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_775 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_652 == 0 ) :
( V_4 -> V_661 == 0 ) ;
if ( V_775 )
F_122 ( V_4 ) ;
else
F_83 ( V_4 ) ;
} else {
F_122 ( V_4 ) ;
}
if ( ! F_67 ( V_4 ) )
V_773 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_711 == 0 ) :
( V_4 -> V_715 == 0 ) ;
if ( ! V_4 -> V_808 )
V_773 = false ;
if ( V_773 ) {
V_771 = F_123 ( V_4 ) ;
if ( V_4 -> V_809 == V_810 )
F_124 ( (struct V_1 * ) V_4 ,
true ) ;
if ( V_4 -> V_180 != V_181 ) {
F_122 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_666 [ 0 ] =
V_4 -> V_190 [ V_99 ]
.
V_811 ;
V_4 -> V_666 [ 1 ] =
V_4 -> V_190 [ V_103 ]
.
V_811 ;
F_87 ( V_4 ) ;
V_771 =
F_123 ( V_4 ) ;
}
if ( F_125
( V_4 , V_771 , true ,
false ) == 0 ) {
if ( F_126
( V_4 , V_771 , 2 ,
false ) == 0 )
F_95 ( V_4 ) ;
}
} else if ( V_4 -> V_182 ==
V_183 ) {
F_127 ( (struct V_1 * ) V_4 ,
V_812 ) ;
}
} else {
F_100 ( V_4 ) ;
}
F_101 ( V_4 ) ;
F_117 ( V_4 , V_772 ) ;
F_14 ( V_4 , V_4 -> V_61 -> V_62 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_49 ( V_4 -> V_10 . V_11 , 6 ) )
F_5 ( V_4 , 0x70 , 50 ) ;
F_102 ( V_4 ) ;
F_106 ( V_4 ) ;
}
static void F_128 ( struct V_3 * V_4 )
{
T_2 V_13 ;
F_114 ( V_4 -> V_61 -> V_567 , V_792 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_793 ) ;
F_65 ( 1 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_793 ) ) ;
F_114 ( V_4 -> V_61 -> V_567 , V_794 ) ;
F_90 ( V_4 , V_676 ) ;
}
void F_116 ( struct V_3 * V_4 , bool V_813 )
{
T_2 V_814 ;
if ( ! V_813 ) {
V_4 -> V_815 = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_816 = F_3 ( V_4 , 0x92 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_814 = 0x1480 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_814 =
F_26 ( V_4 -> V_41 ) ? 0x600 : 0x480 ;
else
V_814 =
F_26 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_814 ) ;
F_5 ( V_4 , 0x92 , V_814 ) ;
} else {
F_5 ( V_4 , 0x91 , V_4 -> V_815 ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_816 ) ;
}
}
void F_113 ( struct V_3 * V_4 )
{
T_2 V_817 =
( V_818 | V_819 ) ;
bool V_820 = false ;
if ( V_4 -> V_177 == V_821 ) {
V_817 = V_818 ;
V_820 = true ;
if ( F_49 ( V_4 -> V_10 . V_11 , 2 ) )
F_34 ( V_4 , 0xa0 , ~ 0x20 ) ;
} else if ( V_4 -> V_177 == V_822 ) {
V_817 = V_819 ;
V_820 = true ;
if ( F_49 ( V_4 -> V_10 . V_11 , 2 ) )
F_35 ( V_4 , 0xa0 , 0x20 ) ;
}
F_36 ( V_4 , 0xa2 , ( ( 0xf << 0 ) | ( 0xf << 4 ) ) , V_817 ) ;
if ( V_820 ) {
V_4 -> V_180 = V_823 ;
F_35 ( V_4 , 0xa1 , V_824 ) ;
} else {
V_4 -> V_180 = V_181 ;
F_34 ( V_4 , 0xa1 , ~ V_824 ) ;
}
}
void F_119 ( struct V_1 * V_2 , T_4 V_825 )
{
T_2 V_253 ;
T_2 V_826 [ 16 ] ;
T_3 V_168 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_2 V_827 ;
bool V_828 ;
V_4 -> V_61 -> V_807 = V_825 ;
if ( ! V_4 -> V_61 -> V_829 )
return;
V_828 = ( 0 == ( F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) &
V_830 ) ) ;
if ( ! V_828 )
F_129 ( V_4 -> V_61 -> V_567 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_253 = F_3 ( V_4 , 0xa2 ) ;
V_253 &= ~ ( 0xf << 4 ) ;
V_253 |= ( ( T_2 ) ( V_825 & 0x3 ) ) << 4 ;
F_5 ( V_4 , 0xa2 , V_253 ) ;
if ( ( V_825 & 0x3 ) != 0x3 ) {
F_5 ( V_4 , 0x20e , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_831 == - 1 ) {
F_8 ( V_4 , V_232 ,
F_51 ( V_826 ) , 80 ,
16 , V_826 ) ;
for ( V_168 = 0 ; V_168 < F_51 ( V_826 ) ; V_168 ++ ) {
if ( V_826 [ V_168 ] ==
V_451 ) {
V_4 -> V_831 = ( T_4 ) V_168 ;
V_827 =
V_448 ;
F_6 (
V_4 ,
V_232 ,
1 , V_168 ,
16 ,
& V_827 ) ;
break;
} else if ( V_826 [ V_168 ] ==
V_229 )
break;
}
}
}
} else {
F_5 ( V_4 , 0x20e , 30 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_831 != - 1 ) {
V_827 = V_451 ;
F_6 ( V_4 , V_232 ,
1 , V_4 -> V_831 ,
16 , & V_827 ) ;
V_4 -> V_831 = - 1 ;
}
}
}
F_90 ( V_4 , V_676 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
if ( ! V_828 )
F_130 ( V_4 -> V_61 -> V_567 ) ;
}
T_4 F_131 ( struct V_1 * V_2 )
{
T_2 V_253 , V_832 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
V_253 = F_3 ( V_4 , 0xa2 ) ;
V_832 = ( V_253 >> 4 ) & 0xf ;
return ( T_4 ) V_832 ;
}
bool F_132 ( struct V_3 * V_4 )
{
return F_50 ( V_4 ) ;
}
void V_197 ( struct V_3 * V_4 )
{
}
static void F_133 ( struct V_3 * V_4 )
{
F_34 ( V_4 , 0x78 , ~ V_833 ) ;
F_34 ( V_4 , 0x78 , V_834 ) ;
F_35 ( V_4 , 0x78 , ~ V_834 ) ;
F_35 ( V_4 , 0x78 , V_833 ) ;
}
static void F_134 ( struct V_3 * V_4 )
{
struct V_835 * V_836 = NULL ;
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_836 = V_837 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 8 )
|| F_22 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_205 ) {
case 5 :
if ( F_22 ( V_4 -> V_10 . V_11 , 8 ) )
V_836 = V_838 ;
else if ( F_22 ( V_4 -> V_10 . V_11 , 9 ) )
V_836 = V_839 ;
break;
case 7 :
V_836 = V_840 ;
break;
case 8 :
V_836 = V_841 ;
break;
default:
break;
}
}
F_135 ( V_4 , V_836 ) ;
}
static T_2 F_136 ( struct V_3 * V_4 )
{
T_2 V_842 = 0 ;
int V_168 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_205 == 5 ) {
F_34 ( V_4 , 0x342 , ~ ( 0x1 << 1 ) ) ;
F_65 ( 10 ) ;
F_84 ( V_4 , V_843 , 0x1 , 0x1 ) ;
F_84 ( V_4 , V_844 , 0x2 ,
0x1 ) ;
}
F_84 ( V_4 , V_845 , 0x1 , 0x1 ) ;
F_65 ( 10 ) ;
F_84 ( V_4 , V_845 , 0x3 , 0x3 ) ;
for ( V_168 = 0 ; V_168 < V_846 ; V_168 ++ ) {
V_842 = F_52 ( V_4 , V_847 ) ;
if ( V_842 & 0x1 )
break;
F_65 ( 100 ) ;
}
if ( F_92 ( V_168 == V_846 ,
L_2 ) )
return 0 ;
F_84 ( V_4 , V_845 , 0x2 , 0x0 ) ;
V_842 = F_52 ( V_4 , V_847 ) & 0x3e ;
F_84 ( V_4 , V_845 , 0x1 , 0x0 ) ;
if ( V_4 -> V_10 . V_205 == 5 ) {
F_84 ( V_4 , V_843 , 0x1 , 0x0 ) ;
F_84 ( V_4 , V_844 , 0x2 ,
0x0 ) ;
}
if ( ( V_4 -> V_10 . V_205 <= 4 ) || ( V_4 -> V_10 . V_205 == 6 ) ) {
F_84 ( V_4 , V_848 , 0x3c ,
V_842 ) ;
F_84 ( V_4 , V_849 , 0xf0 ,
V_842 << 2 ) ;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_850 ;
V_850 =
F_52 (
V_4 ,
V_851 |
V_852 ) ;
F_46 ( V_4 , V_851 | V_852 ,
V_850 | 0x7 ) ;
F_65 ( 10 ) ;
F_46 ( V_4 , V_853 | V_852 ,
0x1 ) ;
F_65 ( 10 ) ;
F_46 ( V_4 , V_853 | V_852 ,
0x9 ) ;
for ( V_168 = 0 ; V_168 < V_846 ; V_168 ++ ) {
V_842 = F_52 (
V_4 ,
V_854 |
V_852 ) ;
if ( V_842 & 0x80 )
break;
F_65 ( 100 ) ;
}
if ( F_92 ( V_168 == V_846 ,
L_3 ) )
return 0 ;
F_46 ( V_4 , V_853 | V_852 ,
0x1 ) ;
V_842 =
F_52 ( V_4 ,
V_854 |
V_852 ) ;
F_46 ( V_4 , V_853 | V_852 ,
0x0 ) ;
F_46 ( V_4 , V_851 | V_852 ,
V_850 ) ;
return V_842 & 0x1f ;
}
return V_842 & 0x3e ;
}
static T_2 F_137 ( struct V_3 * V_4 )
{
T_2 V_855 ;
int V_168 ;
bool V_856 ;
V_856 = ( ( V_4 -> V_10 . V_205 == 3 )
|| ( V_4 -> V_10 . V_205 == 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) ) ;
V_855 = 0 ;
if ( V_856 ) {
F_46 ( V_4 , V_857 , 0x61 ) ;
F_46 ( V_4 , V_858 , 0xc0 ) ;
} else {
F_46 ( V_4 , V_859 , 0x61 ) ;
F_46 ( V_4 , V_858 , 0xe9 ) ;
}
F_46 ( V_4 , V_860 , 0x6e ) ;
F_46 ( V_4 , V_861 , 0x55 ) ;
for ( V_168 = 0 ; V_168 < V_846 ; V_168 ++ ) {
V_855 = F_52 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_65 ( 500 ) ;
}
F_46 ( V_4 , V_861 , 0x15 ) ;
V_855 = 0 ;
if ( V_856 ) {
F_46 ( V_4 , V_857 , 0x69 ) ;
F_46 ( V_4 , V_858 , 0xb0 ) ;
} else {
F_46 ( V_4 , V_859 , 0x69 ) ;
F_46 ( V_4 , V_858 , 0xd5 ) ;
}
F_46 ( V_4 , V_860 , 0x6e ) ;
F_46 ( V_4 , V_861 , 0x55 ) ;
for ( V_168 = 0 ; V_168 < V_846 ; V_168 ++ ) {
V_855 = F_52 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_65 ( 500 ) ;
}
F_46 ( V_4 , V_861 , 0x15 ) ;
V_855 = 0 ;
if ( V_856 ) {
F_46 ( V_4 , V_857 , 0x73 ) ;
F_46 ( V_4 , V_860 , 0x28 ) ;
F_46 ( V_4 , V_858 , 0xb0 ) ;
} else {
F_46 ( V_4 , V_859 , 0x73 ) ;
F_46 ( V_4 , V_860 , 0x6e ) ;
F_46 ( V_4 , V_858 , 0x99 ) ;
}
F_46 ( V_4 , V_861 , 0x55 ) ;
for ( V_168 = 0 ; V_168 < V_846 ; V_168 ++ ) {
V_855 = F_52 ( V_4 , V_862 ) ;
if ( V_855 & 0x2 )
break;
F_65 ( 500 ) ;
}
if ( F_92 ( ! ( V_855 & 0x2 ) , L_4 ) )
return 0 ;
F_46 ( V_4 , V_861 , 0x15 ) ;
return V_855 ;
}
static void F_138 ( struct V_3 * V_4 )
{
F_84 ( V_4 , V_863 , 0x1 , 0x1 ) ;
F_84 ( V_4 , V_864 , 0x78 , 0x78 ) ;
F_84 ( V_4 , V_865 , 0x80 , 0x80 ) ;
F_94 ( 2 ) ;
F_84 ( V_4 , V_864 , 0x78 , 0x0 ) ;
F_84 ( V_4 , V_865 , 0x80 , 0x0 ) ;
if ( V_4 -> V_40 ) {
F_136 ( V_4 ) ;
F_137 ( V_4 ) ;
}
F_84 ( V_4 , V_866 , 0x8 , 0x0 ) ;
}
static void F_139 ( struct V_3 * V_4 )
{
const struct V_867 * V_868 = NULL ;
const struct V_867 * V_869 = NULL ;
const struct V_867 * V_870 = NULL ;
if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_868 = V_871 ;
V_869 = V_872 ;
V_870 = V_873 ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_868 = V_874 ;
V_869 = V_875 ;
V_870 = V_876 ;
} else {
switch ( V_4 -> V_10 . V_205 ) {
case 5 :
V_868 = V_877 ;
V_869 = V_878 ;
V_870 = V_879 ;
break;
case 6 :
V_868 = V_880 ;
V_869 = V_881 ;
V_870 = V_882 ;
break;
case 7 :
case 9 :
V_868 = V_883 ;
V_869 = V_884 ;
V_870 = V_885 ;
break;
case 8 :
V_868 = V_886 ;
V_869 = V_887 ;
V_870 = V_888 ;
break;
case 11 :
V_868 = V_889 ;
V_869 = V_890 ;
V_870 = V_891 ;
break;
default:
break;
}
}
F_140 ( V_4 , V_868 , ( T_2 ) V_852 ) ;
F_140 ( V_4 , V_869 , ( T_2 ) V_563 ) ;
F_140 ( V_4 , V_869 , ( T_2 ) V_564 ) ;
F_140 ( V_4 , V_870 , ( T_2 ) V_418 ) ;
F_140 ( V_4 , V_870 , ( T_2 ) V_419 ) ;
}
static void F_141 ( struct V_3 * V_4 )
{
F_84 ( V_4 , V_892 , 0xb , 0xb ) ;
F_84 ( V_4 , V_893 , 0x2 , 0x2 ) ;
F_84 ( V_4 , V_894 , 0x2 , 0x2 ) ;
F_65 ( 1000 ) ;
F_84 ( V_4 , V_894 , 0x2 , 0x0 ) ;
if ( ( V_4 -> V_61 -> V_67 & V_895 )
|| ( V_4 -> V_61 -> V_67 & V_896 ) )
F_84 ( V_4 , V_851 , 0xf4 , 0x0 ) ;
else
F_84 ( V_4 , V_851 , 0xfc , 0x0 ) ;
F_84 ( V_4 , V_897 , 0x1 , 0x0 ) ;
if ( V_4 -> V_40 )
F_136 ( V_4 ) ;
}
static void F_142 ( struct V_3 * V_4 )
{
F_34 ( V_4 , 0x78 , ~ V_898 ) ;
F_35 ( V_4 , 0x78 , V_833 | V_834 ) ;
F_35 ( V_4 , 0x78 , V_898 ) ;
}
static void F_143 ( struct V_3 * V_4 )
{
F_140 ( V_4 , V_899 , V_900 ) ;
}
static void F_144 ( struct V_3 * V_4 )
{
F_57 ( V_4 , V_901 ,
~ ( V_902 | V_903 ) ) ;
if ( ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ! ( V_4 -> V_61 -> V_67 & V_904 ) )
|| ( ( V_4 -> V_61 -> V_69 < 4 ) ) ) {
F_57 ( V_4 , V_905 , 0x7F ) ;
F_57 ( V_4 , V_906 , 0x7F ) ;
}
F_84 ( V_4 , V_907 , 0x3F , 0x2C ) ;
F_46 ( V_4 , V_908 , 0x3C ) ;
F_57 ( V_4 , V_908 ,
~ ( V_909 | V_910 ) ) ;
F_53 ( V_4 , V_911 , V_912 ) ;
F_53 ( V_4 , V_908 , V_910 ) ;
F_65 ( 1000 ) ;
F_53 ( V_4 , V_908 , V_909 ) ;
F_91 ( ( ( F_52 ( V_4 , V_913 ) &
V_914 ) != V_914 ) , 2000 ) ;
if ( F_92 ( ( F_52 ( V_4 , V_913 ) &
V_914 ) != V_914 ,
L_5 ) )
return;
F_57 ( V_4 , V_911 ,
~ ( V_912 ) ) ;
F_145 ( (struct V_1 * ) V_4 , V_4 -> V_41 ) ;
F_46 ( V_4 , V_915 , 9 ) ;
F_46 ( V_4 , V_916 , 9 ) ;
F_46 ( V_4 , V_917 , 0x83 ) ;
F_46 ( V_4 , V_918 , 0x83 ) ;
F_84 ( V_4 , V_919 ,
V_920 , V_921 ) ;
F_84 ( V_4 , V_922 ,
V_920 , V_921 ) ;
if ( V_4 -> V_186 ) {
F_57 ( V_4 , V_923 ,
~ ( V_924 ) ) ;
F_57 ( V_4 , V_925 ,
~ ( V_924 ) ) ;
} else {
F_53 ( V_4 , V_923 ,
V_924 ) ;
F_53 ( V_4 , V_925 ,
V_924 ) ;
}
F_65 ( 2 ) ;
}
void F_146 ( struct V_3 * V_4 , bool V_926 )
{
if ( V_926 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ! V_4 -> V_188 ) {
F_133 ( V_4 ) ;
F_134 ( V_4 ) ;
F_138 ( V_4 ) ;
}
F_145 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_133 ( V_4 ) ;
F_139 ( V_4 ) ;
F_141 ( V_4 ) ;
F_145 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else {
F_142 ( V_4 ) ;
F_143 ( V_4 ) ;
F_144 ( V_4 ) ;
}
V_4 -> V_188 = true ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_34 ( V_4 , 0x78 , ~ V_833 ) ;
F_84 ( V_4 , V_893 , 0x2 , 0x0 ) ;
F_46 ( V_4 ,
V_927 |
V_563 , 0 ) ;
F_46 ( V_4 ,
V_928 |
V_563 , 0 ) ;
F_46 ( V_4 ,
V_929 |
V_563 , 0 ) ;
F_46 ( V_4 ,
V_930 |
V_563 , 0 ) ;
F_84 ( V_4 ,
V_931 |
V_563 , 0xf0 , 0 ) ;
F_46 ( V_4 ,
V_932 |
V_563 , 0 ) ;
F_46 ( V_4 ,
V_927 |
V_564 , 0 ) ;
F_46 ( V_4 ,
V_928 |
V_564 , 0 ) ;
F_46 ( V_4 ,
V_929 |
V_564 , 0 ) ;
F_46 ( V_4 ,
V_930 |
V_564 , 0 ) ;
F_84 ( V_4 ,
V_931 |
V_564 , 0xf0 , 0 ) ;
F_46 ( V_4 ,
V_932 |
V_564 , 0 ) ;
V_4 -> V_188 = false ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_34 ( V_4 , 0x78 , ~ V_833 ) ;
V_4 -> V_188 = false ;
}
}
}
static bool
F_147 ( struct V_3 * V_4 , T_3 V_933 , int * V_934 ,
const struct V_935 * * V_936 ,
const struct V_937 * * V_938 ,
const struct V_939 * * V_940 ,
const struct V_941 * * V_942 )
{
T_3 V_168 ;
const struct V_935 * V_943 = NULL ;
const struct V_937 * V_944 = NULL ;
const struct V_939 * V_945 = NULL ;
T_1 V_26 = 0 ;
int V_285 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_943 = V_946 ;
V_26 = F_51 ( V_946 ) ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 8 )
|| F_22 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_205 ) {
case 5 :
if ( V_4 -> V_10 . V_947 == 0x0 ) {
V_945 =
V_948 ;
V_26 = F_51 (
V_948 ) ;
} else if ( V_4 -> V_10 . V_947 == 0x1 ) {
V_945 =
V_949 ;
V_26 = F_51 (
V_949 ) ;
}
break;
case 7 :
V_943 =
V_950 ;
V_26 = F_51 (
V_950 ) ;
break;
case 8 :
V_943 =
V_951 ;
V_26 = F_51 (
V_951 ) ;
break;
default:
break;
}
} else if ( F_22 ( V_4 -> V_10 . V_11 , 16 ) ) {
V_943 = V_951 ;
V_26 = F_51 ( V_951 ) ;
} else {
goto V_952;
}
for ( V_168 = 0 ; V_168 < V_26 ; V_168 ++ ) {
if ( V_4 -> V_10 . V_205 == 5 ) {
if ( V_945 [ V_168 ] . V_953 == V_933 )
break;
} else {
if ( V_943 [ V_168 ] . V_953 == V_933 )
break;
}
}
if ( V_168 >= V_26 )
goto V_952;
if ( V_4 -> V_10 . V_205 == 5 ) {
* V_940 = & V_945 [ V_168 ] ;
V_285 = V_945 [ V_168 ] . V_285 ;
} else {
* V_936 = & V_943 [ V_168 ] ;
V_285 = V_943 [ V_168 ] . V_285 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_944 = V_954 ;
V_26 = F_51 ( V_954 ) ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_944 = V_955 ;
V_26 = F_51 ( V_955 ) ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 )
|| F_22 ( V_4 -> V_10 . V_11 , 6 ) ) {
switch ( V_4 -> V_10 . V_205 ) {
case 5 :
V_944 = V_956 ;
V_26 = F_51 ( V_956 ) ;
break;
case 6 :
V_944 = V_957 ;
V_26 = F_51 ( V_957 ) ;
break;
case 7 :
case 9 :
V_944 = V_958 ;
V_26 =
F_51 ( V_958 ) ;
break;
case 8 :
V_944 = V_959 ;
V_26 = F_51 ( V_959 ) ;
break;
case 11 :
V_944 = V_960 ;
V_26 = F_51 (
V_960 ) ;
break;
default:
break;
}
}
for ( V_168 = 0 ; V_168 < V_26 ; V_168 ++ ) {
if ( V_944 [ V_168 ] . V_953 == V_933 )
break;
}
if ( V_168 >= V_26 )
goto V_952;
* V_938 = & V_944 [ V_168 ] ;
V_285 = V_944 [ V_168 ] . V_285 ;
} else {
for ( V_168 = 0 ; V_168 < F_51 ( V_941 ) ; V_168 ++ )
if ( V_941 [ V_168 ] . V_953 == V_933 )
break;
if ( V_168 >= F_51 ( V_941 ) )
goto V_952;
* V_942 = & V_941 [ V_168 ] ;
V_285 = V_941 [ V_168 ] . V_285 ;
}
* V_934 = V_285 ;
return true ;
V_952:
* V_934 = V_537 ;
return false ;
}
T_4 F_55 ( struct V_3 * V_4 , T_3 V_933 )
{
int V_285 ;
const struct V_935 * V_936 = NULL ;
const struct V_937 * V_938 = NULL ;
const struct V_939 * V_940 = NULL ;
const struct V_941 * V_942 = NULL ;
if ( V_933 == 0 )
V_933 = F_27 ( V_4 -> V_41 ) ;
F_147 ( V_4 , V_933 , & V_285 , & V_936 , & V_938 , & V_940 , & V_942 ) ;
if ( F_12 ( V_4 -> V_41 ) )
return V_537 ;
if ( ( V_285 >= V_961 ) && ( V_285 < V_962 ) )
return V_544 ;
else if ( ( V_285 >= V_962 ) && ( V_285 < V_963 ) )
return V_545 ;
else
return V_546 ;
}
static void
F_148 ( struct V_3 * V_4 ,
const struct V_941 * V_964 )
{
F_46 ( V_4 , V_965 , V_964 -> V_966 ) ;
F_46 ( V_4 , V_967 , V_964 -> V_968 ) ;
F_46 ( V_4 , V_969 , V_964 -> V_970 ) ;
F_46 ( V_4 , V_971 , V_964 -> V_972 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_973 , V_964 -> V_974 ) ;
F_46 ( V_4 , V_975 , V_964 -> V_976 ) ;
F_46 ( V_4 , V_977 , V_964 -> V_978 ) ;
F_46 ( V_4 , V_979 , V_964 -> V_980 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_981 , V_964 -> V_982 ) ;
F_46 ( V_4 , V_983 , V_964 -> V_984 ) ;
F_46 ( V_4 , V_985 , V_964 -> V_986 ) ;
F_46 ( V_4 , V_987 , V_964 -> V_988 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_989 ,
V_964 -> V_990 ) ;
F_46 ( V_4 , V_991 ,
V_964 -> V_992 ) ;
F_46 ( V_4 , V_993 , V_964 -> V_994 ) ;
F_46 ( V_4 , V_995 ,
V_964 -> V_996 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_997 ,
V_964 -> V_998 ) ;
F_46 ( V_4 , V_999 ,
V_964 -> V_1000 ) ;
F_46 ( V_4 , V_1001 ,
V_964 -> V_1002 ) ;
F_46 ( V_4 , V_1003 , V_964 -> V_1004 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_1005 ,
V_964 -> V_1006 ) ;
F_46 ( V_4 , V_1007 ,
V_964 -> V_1008 ) ;
F_65 ( 50 ) ;
F_46 ( V_4 , V_1009 , 0x05 ) ;
F_46 ( V_4 , V_1009 , 0x45 ) ;
F_149 ( V_4 ) ;
F_46 ( V_4 , V_1009 , 0x65 ) ;
F_65 ( 300 ) ;
}
static void
F_150 ( struct V_3 * V_4 ,
const struct V_937 * V_964 )
{
const struct V_867 * V_868 = NULL ;
F_46 ( V_4 ,
V_1010 | V_852 ,
V_964 -> V_1011 ) ;
F_46 ( V_4 , V_1012 | V_852 ,
V_964 -> V_1013 ) ;
F_46 ( V_4 , V_1014 | V_852 ,
V_964 -> V_1015 ) ;
F_46 ( V_4 , V_1016 | V_852 ,
V_964 -> V_1017 ) ;
F_46 ( V_4 , V_1018 | V_852 ,
V_964 -> V_1019 ) ;
F_46 ( V_4 , V_1020 | V_852 ,
V_964 -> V_1021 ) ;
F_46 ( V_4 , V_1022 | V_852 ,
V_964 -> V_1023 ) ;
F_46 ( V_4 , V_1024 | V_852 ,
V_964 -> V_1025 ) ;
F_46 ( V_4 , V_1026 | V_852 ,
V_964 -> V_1027 ) ;
F_46 ( V_4 , V_1028 | V_852 ,
V_964 -> V_1029 ) ;
F_46 ( V_4 , V_1030 | V_852 ,
V_964 -> V_1031 ) ;
F_46 ( V_4 , V_1032 | V_852 ,
V_964 -> V_1033 ) ;
F_46 ( V_4 , V_1034 | V_852 ,
V_964 -> V_1035 ) ;
F_46 ( V_4 , V_1036 | V_852 ,
V_964 -> V_1037 ) ;
F_46 ( V_4 , V_1038 | V_852 ,
V_964 -> V_1039 ) ;
F_46 ( V_4 , V_1040 | V_852 ,
V_964 -> V_1041 ) ;
F_46 ( V_4 , V_1042 | V_852 ,
V_964 -> V_1043 ) ;
F_46 ( V_4 ,
V_1044 | V_418 ,
V_964 -> V_1045 ) ;
F_46 ( V_4 , V_1046 | V_418 ,
V_964 -> V_1047 ) ;
F_46 ( V_4 , V_1048 | V_563 ,
V_964 -> V_1049 ) ;
F_46 ( V_4 , V_1050 | V_563 ,
V_964 -> V_1051 ) ;
F_46 ( V_4 , V_927 | V_563 ,
V_964 -> V_1052 ) ;
F_46 ( V_4 , V_928 | V_563 ,
V_964 -> V_1053 ) ;
F_46 ( V_4 , V_929 | V_563 ,
V_964 -> V_1054 ) ;
F_46 ( V_4 , V_930 | V_563 ,
V_964 -> V_1055 ) ;
F_46 ( V_4 , V_931 | V_563 ,
V_964 -> V_1056 ) ;
F_46 ( V_4 , V_932 | V_563 ,
V_964 -> V_1057 ) ;
F_46 ( V_4 ,
V_1044 | V_419 ,
V_964 -> V_1058 ) ;
F_46 ( V_4 , V_1046 | V_419 ,
V_964 -> V_1059 ) ;
F_46 ( V_4 , V_1048 | V_564 ,
V_964 -> V_1060 ) ;
F_46 ( V_4 , V_1050 | V_564 ,
V_964 -> V_1061 ) ;
F_46 ( V_4 , V_927 | V_564 ,
V_964 -> V_1062 ) ;
F_46 ( V_4 , V_928 | V_564 ,
V_964 -> V_1063 ) ;
F_46 ( V_4 , V_929 | V_564 ,
V_964 -> V_1064 ) ;
F_46 ( V_4 , V_930 | V_564 ,
V_964 -> V_1065 ) ;
F_46 ( V_4 , V_931 | V_564 ,
V_964 -> V_1066 ) ;
F_46 ( V_4 , V_932 | V_564 ,
V_964 -> V_1067 ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 3 ) )
V_868 = V_871 ;
else if ( F_22 ( V_4 -> V_10 . V_11 , 4 ) )
V_868 = V_874 ;
else {
switch ( V_4 -> V_10 . V_205 ) {
case 5 :
V_868 = V_877 ;
break;
case 6 :
V_868 = V_880 ;
break;
case 7 :
case 9 :
V_868 = V_883 ;
break;
case 8 :
V_868 = V_886 ;
break;
case 11 :
V_868 = V_889 ;
break;
}
}
if ( F_12 ( V_4 -> V_41 ) )
F_46 ( V_4 , V_1068 |
V_852 ,
( T_2 ) V_868 [ 0x49 - 2 ] . V_1069 ) ;
else
F_46 ( V_4 , V_1068 |
V_852 ,
( T_2 ) V_868 [ 0x49 - 2 ] . V_1070 ) ;
if ( V_4 -> V_61 -> V_67 & V_560 ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_46 ( V_4 , V_1020 |
V_852 , 0x1f ) ;
F_46 ( V_4 , V_1022 |
V_852 , 0x1f ) ;
if ( ( V_4 -> V_61 -> V_645 == V_766 ) ||
( V_4 -> V_61 -> V_645 == V_646 ) ) {
F_46 ( V_4 ,
V_1026 |
V_852 , 0x14 ) ;
F_46 ( V_4 ,
V_1068 |
V_852 , 0x00 ) ;
} else {
F_46 ( V_4 ,
V_1026 |
V_852 , 0xb ) ;
F_46 ( V_4 ,
V_1068 |
V_852 , 0x14 ) ;
}
}
}
if ( ( V_4 -> V_61 -> V_67 & V_561 ) &&
( F_12 ( V_4 -> V_41 ) ) ) {
F_46 ( V_4 ,
V_1020 | V_852 ,
0x1f ) ;
F_46 ( V_4 ,
V_1022 | V_852 ,
0x1f ) ;
F_46 ( V_4 ,
V_1026 | V_852 ,
0xb ) ;
F_46 ( V_4 , V_1068 | V_852 ,
0x20 ) ;
}
if ( V_4 -> V_61 -> V_67 & V_559 ) {
if ( F_26 ( V_4 -> V_41 ) ) {
F_46 ( V_4 , V_1020 |
V_852 , 0x1f ) ;
F_46 ( V_4 , V_1022 |
V_852 , 0x1f ) ;
F_46 ( V_4 , V_1026 |
V_852 , 0x5 ) ;
F_46 ( V_4 , V_1068 |
V_852 , 0xc ) ;
}
}
if ( F_50 ( V_4 ) && F_12 ( V_4 -> V_41 ) ) {
T_2 V_1071 ;
T_2 V_1072 ;
T_2 V_1073 ;
T_2 V_1074 ;
T_2 V_1075 , V_1076 ;
T_3 V_249 ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1077 , 0xcc ) ;
if ( ( V_4 -> V_61 -> V_645 == V_766 ) ||
( V_4 -> V_61 -> V_645 == V_646 ) ) {
V_1075 = 0x40 ;
V_1076 = 0x45 ;
V_1071 = 0x5 ;
V_1073 = 0x33 ;
V_1072 = 0x77 ;
V_1074 = 0x55 ;
} else {
V_1075 = 0x25 ;
V_1076 = 0x20 ;
if ( ( V_4 -> V_61 -> V_645 == V_1078 ||
V_4 -> V_61 -> V_645 == V_1079 ) &&
V_4 -> V_61 -> V_767 == V_1080 ) {
V_1075 = 0x2a ;
V_1076 = 0x38 ;
}
V_1071 = 0x4 ;
V_1073 = 0x03 ;
V_1072 = 0x77 ;
V_1074 = 0x65 ;
}
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1081 , V_1075 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1082 , V_1075 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1083 , V_1076 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1084 ,
V_1071 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1085 ,
V_1073 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1086 ,
V_1072 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1087 ,
V_1074 ) ;
} else {
V_1075 = ( V_4 -> V_220 == V_221 ) ?
0x40 : 0x20 ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1081 , V_1075 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1082 , V_1075 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1083 , 0x30 ) ;
}
F_63 ( V_4 , V_591 , V_582 , V_249 , V_1088 ,
0xee ) ;
}
}
if ( F_50 ( V_4 ) && F_22 ( V_4 -> V_10 . V_11 , 6 )
&& F_26 ( V_4 -> V_41 ) ) {
T_2 V_1089 ;
T_2 V_1090 ;
T_2 V_1091 ;
T_2 V_1092 ;
T_2 V_285 , V_1093 , V_1076 ;
T_3 V_249 ;
V_285 = F_44 ( F_27 ( V_4 -> V_41 ) ) ;
if ( V_285 < 5150 ) {
V_1089 = 0xa ;
V_1090 = 0x77 ;
V_1091 = 0xf ;
V_1092 = 0xf ;
} else if ( V_285 < 5340 ) {
V_1089 = 0x8 ;
V_1090 = 0x77 ;
V_1091 = 0xfb ;
V_1092 = 0xf ;
} else if ( V_285 < 5650 ) {
V_1089 = 0x0 ;
V_1090 = 0x77 ;
V_1091 = 0xb ;
V_1092 = 0xf ;
} else {
V_1089 = 0x0 ;
V_1090 = 0x77 ;
if ( V_285 != 5825 )
V_1091 = - ( int ) ( V_285 - 18 ) / 36 + 168 ;
else
V_1091 = 6 ;
V_1092 = 0xf ;
}
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1094 , V_1089 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1095 , V_1090 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1096 , V_1091 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1097 , V_1092 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1098 , 0x30 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1099 , 0xee ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1100 , 0x3 ) ;
V_1076 = 0x30 ;
if ( ( V_4 -> V_61 -> V_645 == V_1078 ||
V_4 -> V_61 -> V_645 == V_1079 ) &&
V_4 -> V_61 -> V_767 == V_1080 )
V_1076 = 0x35 ;
V_1093 = ( V_4 -> V_1101 == 0 ) ? 0x30 : V_4 -> V_1101 ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1102 , V_1093 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1103 , V_1093 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1104 , V_1076 ) ;
}
}
F_65 ( 50 ) ;
F_151 ( V_4 ) ;
}
void F_151 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_84 ( V_4 , V_1105 , 0x01 , 0x0 ) ;
F_84 ( V_4 , V_864 , 0x04 , 0x0 ) ;
F_84 ( V_4 , V_864 , 0x04 ,
( 1 << 2 ) ) ;
F_84 ( V_4 , V_1105 , 0x01 , 0x01 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_46 ( V_4 , V_1106 , 0x0 ) ;
F_46 ( V_4 , V_1107 , 0x38 ) ;
F_46 ( V_4 , V_1107 , 0x18 ) ;
F_46 ( V_4 , V_1107 , 0x38 ) ;
F_46 ( V_4 , V_1107 , 0x39 ) ;
}
F_65 ( 300 ) ;
}
static void
F_152 (
struct V_3 * V_4 ,
const struct V_935 * V_964 ,
const struct V_939 *
V_1108 )
{
int V_507 ;
T_2 V_1109 = 0 ;
T_2 V_1110 = 0 ;
if ( V_4 -> V_10 . V_205 == 5 ) {
F_46 ( V_4 ,
V_1111 ,
V_1108 -> V_1112 ) ;
F_46 ( V_4 , V_1113 ,
V_1108 -> V_1114 ) ;
F_46 ( V_4 , V_1115 ,
V_1108 -> V_1116 ) ;
F_46 ( V_4 , V_1117 ,
V_1108 -> V_1118 ) ;
F_46 ( V_4 , V_1119 ,
V_1108 -> V_1120 ) ;
F_46 ( V_4 , V_1121 ,
V_1108 -> V_1122 ) ;
F_46 ( V_4 , V_1123 ,
V_1108 -> V_1124 ) ;
F_46 ( V_4 , V_1125 , V_1108 -> V_1126 ) ;
F_46 ( V_4 , V_1127 , V_1108 -> V_1128 ) ;
F_46 ( V_4 ,
V_1129 , V_1108 -> V_1130 ) ;
F_46 ( V_4 ,
V_1131 ,
V_1108 -> V_1132 ) ;
F_46 ( V_4 , V_1133 ,
V_1108 -> V_1134 ) ;
F_46 ( V_4 ,
V_1135 ,
V_1108 -> V_1136 ) ;
F_46 ( V_4 ,
V_1137 ,
V_1108 -> V_1138 ) ;
F_46 ( V_4 , V_1139 ,
V_1108 -> V_1140 ) ;
F_46 ( V_4 ,
V_1141 ,
V_1108 -> V_1142 ) ;
F_46 ( V_4 ,
V_1143 ,
V_1108 -> V_1144 ) ;
F_46 ( V_4 , V_1145 ,
V_1108 -> V_1146 ) ;
} else {
F_46 ( V_4 ,
V_1111 ,
V_964 -> V_1112 ) ;
F_46 ( V_4 , V_1113 ,
V_964 -> V_1114 ) ;
F_46 ( V_4 , V_1115 ,
V_964 -> V_1116 ) ;
F_46 ( V_4 , V_1117 ,
V_964 -> V_1118 ) ;
F_46 ( V_4 , V_1119 ,
V_964 -> V_1120 ) ;
F_46 ( V_4 , V_1121 ,
V_964 -> V_1122 ) ;
F_46 ( V_4 , V_1123 , V_964 -> V_1124 ) ;
F_46 ( V_4 , V_1125 , V_964 -> V_1126 ) ;
F_46 ( V_4 , V_1127 , V_964 -> V_1128 ) ;
F_46 ( V_4 , V_1129 , V_964 -> V_1130 ) ;
F_46 ( V_4 ,
V_1131 ,
V_964 -> V_1132 ) ;
F_46 ( V_4 , V_1147 ,
V_964 -> V_1148 ) ;
F_46 ( V_4 , V_1133 ,
V_964 -> V_1134 ) ;
F_46 ( V_4 , V_1149 ,
V_964 -> V_1150 ) ;
F_46 ( V_4 ,
V_1135 ,
V_964 -> V_1136 ) ;
F_46 ( V_4 ,
V_1137 ,
V_964 -> V_1138 ) ;
F_46 ( V_4 , V_1151 ,
V_964 -> V_1152 ) ;
F_46 ( V_4 , V_1153 ,
V_964 -> V_1154 ) ;
F_46 ( V_4 , V_1155 ,
V_964 -> V_1156 ) ;
F_46 ( V_4 , V_1139 ,
V_964 -> V_1140 ) ;
F_46 ( V_4 , V_1157 ,
V_964 -> V_1158 ) ;
F_46 ( V_4 ,
V_1141 ,
V_964 -> V_1142 ) ;
F_46 ( V_4 ,
V_1143 ,
V_964 -> V_1144 ) ;
F_46 ( V_4 , V_1159 ,
V_964 -> V_1160 ) ;
F_46 ( V_4 , V_1161 ,
V_964 -> V_1162 ) ;
F_46 ( V_4 , V_1163 ,
V_964 -> V_1164 ) ;
F_46 ( V_4 , V_1145 ,
V_964 -> V_1146 ) ;
F_46 ( V_4 , V_1165 ,
V_964 -> V_1166 ) ;
}
if ( ( V_4 -> V_10 . V_205 <= 4 ) || ( V_4 -> V_10 . V_205 == 6 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_46 ( V_4 , V_1117 ,
0x3f ) ;
F_46 ( V_4 , V_1123 , 0x3f ) ;
F_46 ( V_4 , V_1121 ,
0x8 ) ;
F_46 ( V_4 , V_1119 ,
0x8 ) ;
} else {
F_46 ( V_4 , V_1117 ,
0x1f ) ;
F_46 ( V_4 , V_1123 , 0x3f ) ;
F_46 ( V_4 , V_1121 ,
0x8 ) ;
F_46 ( V_4 , V_1119 ,
0x8 ) ;
}
} else if ( ( V_4 -> V_10 . V_205 == 5 ) || ( V_4 -> V_10 . V_205 == 7 ) ||
( V_4 -> V_10 . V_205 == 8 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_46 ( V_4 , V_1117 ,
0x1b ) ;
F_46 ( V_4 , V_1123 , 0x30 ) ;
F_46 ( V_4 , V_1121 ,
0xa ) ;
F_46 ( V_4 , V_1119 ,
0xa ) ;
} else {
F_46 ( V_4 , V_1117 ,
0x1f ) ;
F_46 ( V_4 , V_1123 , 0x3f ) ;
F_46 ( V_4 , V_1121 ,
0x8 ) ;
F_46 ( V_4 , V_1119 ,
0x8 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_50 ( V_4 ) ) {
if ( V_4 -> V_10 . V_205 == 3 )
V_1109 = 0x6b ;
if ( V_4 -> V_10 . V_205 == 5 )
V_1110 = 0x73 ;
} else {
if ( V_4 -> V_10 . V_205 != 5 ) {
V_1110 = 0x3 ;
V_1109 = 0x61 ;
}
}
for ( V_507 = 0 ; V_507 <= 1 ; V_507 ++ ) {
if ( V_1109 != 0 )
F_54 ( V_4 , V_522 , V_523 , V_507 ,
V_531 ,
V_1109 ) ;
if ( V_1110 != 0 )
F_54 ( V_4 , V_522 , V_523 , V_507 ,
V_1167 ,
V_1110 ) ;
}
}
F_65 ( 50 ) ;
F_151 ( V_4 ) ;
}
static void
F_153 ( struct V_3 * V_4 , T_2 V_1168 ,
const struct V_1169 * V_964 )
{
T_2 V_13 ;
struct V_1170 * V_1171 = F_154 ( V_4 -> V_61 -> V_780 , struct V_1170 , V_1172 ) ;
V_13 = F_3 ( V_4 , 0x09 ) & V_289 ;
if ( F_26 ( V_1168 ) && ! V_13 ) {
V_13 = F_155 ( V_4 -> V_78 , F_79 ( V_1173 ) ) ;
F_156 ( V_4 -> V_78 , F_79 ( V_1173 ) ,
( V_13 | V_1174 ) ) ;
F_35 ( V_4 , ( V_14 + V_1175 ) ,
( V_793 | V_1176 ) ) ;
F_156 ( V_4 -> V_78 , F_79 ( V_1173 ) , V_13 ) ;
F_35 ( V_4 , 0x09 , V_289 ) ;
} else if ( ! F_26 ( V_1168 ) && V_13 ) {
F_34 ( V_4 , 0x09 , ~ V_289 ) ;
V_13 = F_155 ( V_4 -> V_78 , F_79 ( V_1173 ) ) ;
F_156 ( V_4 -> V_78 , F_79 ( V_1173 ) ,
( V_13 | V_1174 ) ) ;
F_34 ( V_4 , ( V_14 + V_1175 ) ,
( T_2 ) ( ~ ( V_793 | V_1176 ) ) ) ;
F_156 ( V_4 -> V_78 , F_79 ( V_1173 ) , V_13 ) ;
}
F_5 ( V_4 , 0x1ce , V_964 -> V_1177 ) ;
F_5 ( V_4 , 0x1cf , V_964 -> V_1178 ) ;
F_5 ( V_4 , 0x1d0 , V_964 -> V_1179 ) ;
F_5 ( V_4 , 0x1d1 , V_964 -> V_1180 ) ;
F_5 ( V_4 , 0x1d2 , V_964 -> V_1181 ) ;
F_5 ( V_4 , 0x1d3 , V_964 -> V_1182 ) ;
if ( F_27 ( V_4 -> V_41 ) == 14 ) {
F_48 ( V_4 , V_1183 , 0 ) ;
F_35 ( V_4 , V_14 + V_1184 , 0x800 ) ;
} else {
F_48 ( V_4 , V_1183 ,
V_1183 ) ;
if ( F_12 ( V_1168 ) )
F_34 ( V_4 , V_14 + V_1184 , ~ 0x840 ) ;
}
if ( V_4 -> V_63 == V_66 )
F_118 ( V_4 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
F_37 ( V_4 ) ;
F_102 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& ( V_4 -> V_1185 != V_1186 ) ) {
T_4 V_1187 = 0 ;
V_13 = F_27 ( V_1168 ) ;
if ( ! F_32 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_13 == 13 ) || ( V_13 == 14 ) || ( V_13 == 153 ) )
V_1187 = 1 ;
} else if ( ( ( V_13 >= 5 ) && ( V_13 <= 8 ) ) || ( V_13 == 13 )
|| ( V_13 == 14 ) ) {
V_1187 = 1 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_13 == 54 )
V_1187 = 1 ;
} else if ( V_4 -> V_172 &&
( ( V_13 == 38 ) || ( V_13 == 102 ) || ( V_13 == 118 ) ) ) {
if ( ( V_4 -> V_61 -> V_645 == V_766 )
&& ( V_4 -> V_61 -> V_767 == V_768 ) ) {
V_1187 = 0 ;
} else {
V_1187 = 1 ;
}
}
if ( V_4 -> V_1185 == V_1188 )
V_1187 = 1 ;
if ( ( V_4 -> V_61 -> V_645 == V_766 ) ||
( V_4 -> V_61 -> V_645 == V_1079 ) ) {
F_157 ( & V_1171 -> V_1189 -> V_1190 ,
V_1187 ) ;
} else {
F_158 ( V_4 -> V_61 -> V_567 , false ) ;
F_157 ( & V_1171 -> V_1189 -> V_1190 ,
V_1187 ) ;
F_158 ( V_4 -> V_61 -> V_567 , true ) ;
}
if ( ( V_4 -> V_61 -> V_645 == V_1078 ) ||
( V_4 -> V_61 -> V_645 == V_1079 ) ) {
if ( V_1187 == 1 ) {
F_156 ( V_4 -> V_78 ,
F_79 ( V_1191 ) ,
0x5341 ) ;
F_156 ( V_4 -> V_78 ,
F_79 ( V_1192 ) , 0x8 ) ;
} else {
F_156 ( V_4 -> V_78 ,
F_79 ( V_1191 ) ,
0x8889 ) ;
F_156 ( V_4 -> V_78 ,
F_79 ( V_1192 ) , 0x8 ) ;
}
}
if ( ! ( ( V_4 -> V_61 -> V_645 == V_766 ) ||
( V_4 -> V_61 -> V_645 == V_646 ) ) )
F_159 ( V_4 -> V_61 -> V_567 ) ;
F_36 ( V_4 , 0x01 , ( 0x1 << 15 ) ,
( ( V_1187 > 0 ) ? ( 0x1 << 15 ) : 0 ) ) ;
F_128 ( V_4 ) ;
V_4 -> V_1193 = ( V_1187 > 0 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0x17e , 0x3830 ) ;
F_106 ( V_4 ) ;
}
void V_199 ( struct V_3 * V_4 , T_2 V_1168 )
{
int V_285 ;
const struct V_935 * V_936 = NULL ;
const struct V_937 * V_938 = NULL ;
const struct V_939 * V_940 = NULL ;
const struct V_941 * V_942 = NULL ;
if ( ! F_147
( V_4 , F_27 ( V_1168 ) , & V_285 , & V_936 , & V_938 , & V_940 , & V_942 ) )
return;
F_160 ( (struct V_1 * ) V_4 , V_1168 ) ;
if ( F_161 ( V_1168 ) != V_4 -> V_220 )
F_162 ( V_4 -> V_61 -> V_567 , F_161 ( V_1168 ) ) ;
if ( F_32 ( V_1168 ) ) {
if ( F_163 ( V_1168 ) ) {
F_35 ( V_4 , 0xa0 , V_1194 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_35 ( V_4 , 0x310 , V_1195 ) ;
} else {
F_34 ( V_4 , 0xa0 , ~ V_1194 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_34 ( V_4 , 0x310 ,
( ~ V_1195 & 0xffff ) ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_205 <= 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) ) {
F_84 ( V_4 , V_1196 ,
0x2 ,
( F_26 ( V_1168 ) ? ( 1 << 1 )
: 0 ) ) ;
F_84 ( V_4 , V_1197 ,
0x2 ,
( F_26 ( V_1168 ) ? ( 1 << 1 )
: 0 ) ) ;
}
F_152 ( V_4 , V_936 , V_940 ) ;
F_153 ( V_4 , V_1168 ,
( V_4 -> V_10 . V_205 == 5 ) ?
( const struct V_1169 * ) & ( V_940 -> V_1177 ) :
( const struct V_1169 * ) & ( V_936 -> V_1177 ) ) ;
} else {
F_84 ( V_4 ,
V_892 | V_852 ,
0x4 ,
( F_26 ( V_1168 ) ? ( 0x1 << 2 ) : 0 ) ) ;
F_150 ( V_4 , V_938 ) ;
F_153 ( V_4 , V_1168 ,
( const struct V_1169 * ) & ( V_938 -> V_1177 ) ) ;
}
} else {
F_84 ( V_4 , V_901 , 0x70 ,
( F_26 ( V_1168 ) ? ( 0x02 << 4 )
: ( 0x05 << 4 ) ) ) ;
F_148 ( V_4 , V_942 ) ;
F_153 ( V_4 , V_1168 ,
( const struct V_1169 * )
& ( V_942 -> V_1177 ) ) ;
}
}
void F_124 ( struct V_1 * V_1198 , bool V_1199 )
{
struct V_3 * V_4 = (struct V_3 * ) V_1198 ;
T_2 V_598 = 0xfc00 ;
T_1 V_1200 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_1201 = 0x211 , V_1202 = 0x222 , V_1203 = 0x144 , V_1204 = 0x188 ;
if ( ! V_1199 )
return;
if ( V_4 -> V_42 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x02 , 16 , & V_1201 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x03 , 16 , & V_1202 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x08 , 16 , & V_1203 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x0C , 16 , & V_1204 ) ;
}
if ( V_4 -> V_43 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x12 , 16 , & V_1201 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x13 , 16 , & V_1202 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x18 , 16 , & V_1203 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x1C , 16 , & V_1204 ) ;
}
} else {
F_5 ( V_4 , 0xc8 , 0x0 ) ;
F_5 ( V_4 , 0xc9 , 0x0 ) ;
F_164 ( & V_4 -> V_78 -> V_79 -> V_1190 , V_598 , V_598 ) ;
V_1200 = F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) ;
V_1200 &= ~ V_1205 ;
F_112 ( V_4 -> V_78 , F_79 ( V_632 ) , V_1200 ) ;
F_165 ( V_4 -> V_78 , F_79 ( V_1206 ) , V_598 ) ;
F_166 ( V_4 -> V_78 , F_79 ( V_1207 ) , ~ V_598 ) ;
if ( V_1199 ) {
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
}
}
}
T_2 F_48 ( struct V_3 * V_4 , T_2 V_598 , T_2 V_13 )
{
T_2 V_1208 , V_1209 ;
bool V_1210 = false ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 16 ) ) {
V_1210 = ( F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) &
V_830 ) ? false : true ;
if ( ! V_1210 )
F_129 ( V_4 -> V_61 -> V_567 ) ;
}
V_1208 = F_3 ( V_4 , 0xb0 ) & ( 0x7 << 0 ) ;
V_1209 = ( V_1208 & ( ~ V_598 ) ) | ( V_13 & V_598 ) ;
F_36 ( V_4 , 0xb0 , ( 0x7 << 0 ) , V_1209 ) ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 16 ) && ! V_1210 )
F_130 ( V_4 -> V_61 -> V_567 ) ;
return V_1209 ;
}
void F_90 ( struct V_3 * V_4 , T_4 V_222 )
{
T_2 V_1211 , V_1212 ;
T_2 V_1213 ;
switch ( V_222 ) {
case V_513 :
V_1211 = V_1214 ;
V_1212 = V_1215 ;
break;
case V_540 :
V_1211 = V_1216 ;
V_1212 = V_1217 ;
break;
case V_676 :
V_1211 = V_1218 ;
V_1212 = V_1219 ;
break;
case V_1220 :
V_1211 = V_1221 ;
V_1212 = V_1222 ;
break;
case V_1223 :
V_1211 = V_1224 ;
V_1212 = V_1225 ;
break;
case V_426 :
V_1211 = V_1226 ;
V_1212 = V_1227 ;
break;
default:
return;
}
V_1213 = F_3 ( V_4 , 0xa1 ) ;
F_35 ( V_4 , 0xa1 ,
( V_824 |
V_1228 ) ) ;
F_35 ( V_4 , 0xa3 , V_1211 ) ;
F_91 ( ( F_3 ( V_4 , 0xa4 ) & V_1212 ) , 200000 ) ;
F_5 ( V_4 , 0xa1 , V_1213 ) ;
F_92 ( F_3 ( V_4 , 0xa4 ) & V_1212 , L_6 ) ;
}
static void
F_167 ( struct V_3 * V_4 , T_2 V_222 , T_2 V_236 ,
T_4 V_237 , T_4 V_238 )
{
T_2 V_1229 = 0 , V_1230 = 0 ;
T_2 V_1231 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
switch ( V_222 ) {
case V_1232 :
F_33 (
V_4 , ( 0x1 << 5 ) ,
V_236 , V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 4 ) , V_236 ,
V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 3 ) , V_236 ,
V_237 , V_238 ,
V_247 ) ;
break;
case V_1233 :
F_33 (
V_4 , ( 0x1 << 2 ) ,
V_236 , V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 1 ) , V_236 ,
V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 0 ) , V_236 ,
V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 1 ) , V_236 ,
V_237 , V_238 ,
V_248 ) ;
F_33 (
V_4 , ( 0x1 << 11 ) , 0 ,
V_237 , V_238 ,
V_247 ) ;
break;
case V_1234 :
F_33 (
V_4 , ( 0x1 << 2 ) ,
V_236 , V_237 , V_238 ,
V_246 ) ;
F_33 (
V_4 , ( 0x1 << 1 ) , V_236 ,
V_237 , V_238 ,
V_247 ) ;
F_33 (
V_4 , ( 0x1 << 0 ) , V_236 ,
V_237 , V_238 ,
V_248 ) ;
F_33 (
V_4 , ( 0x1 << 2 ) , V_236 ,
V_237 , V_238 ,
V_248 ) ;
F_33 (
V_4 , ( 0x1 << 11 ) , 1 ,
V_237 , V_238 ,
V_247 ) ;
break;
case V_1235 :
V_1229 = V_236 & 0x000ff ;
V_1230 = V_236 & 0x0ff00 ;
V_1230 = V_1230 >> 8 ;
F_33 (
V_4 , ( 0x1 << 11 ) ,
V_1229 , V_237 ,
V_238 ,
V_246 ) ;
F_33 (
V_4 , ( 0x3 << 13 ) ,
V_1230 , V_237 ,
V_238 ,
V_246 ) ;
break;
case V_1236 :
V_1231 = V_236 & 0x7fff ;
V_1230 = V_236 & 0x8000 ;
V_1230 = V_1230 >> 14 ;
F_33 (
V_4 , ( 0x1 << 12 ) ,
V_1231 , V_237 , V_238 ,
V_246 ) ;
F_33 (
V_4 , ( 0x1 << 13 ) ,
V_1230 , V_237 ,
V_238 ,
V_246 ) ;
break;
}
}
}
static void
F_168 ( struct V_3 * V_4 , T_2 V_1237 , T_7 V_20 ,
T_4 V_1238 , T_4 V_1239 , T_4 V_1240 )
{
T_2 V_1241 ;
V_20 = ( V_20 > V_1242 ) ?
V_1242 : V_20 ;
V_20 = ( V_20 < ( - V_1242 - 1 ) ) ?
- V_1242 - 1 : V_20 ;
V_1241 = ( ( V_1237 & 0x3f ) << 8 ) | ( V_20 & 0x3f ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1245 ) )
F_5 ( V_4 , 0x1a6 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1245 ) )
F_5 ( V_4 , 0x1ac , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1245 ) )
F_5 ( V_4 , 0x1b2 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1245 ) )
F_5 ( V_4 , 0x1b8 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1247 ) )
F_5 ( V_4 , 0x1a4 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1247 ) )
F_5 ( V_4 , 0x1aa , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1247 ) )
F_5 ( V_4 , 0x1b0 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1247 ) )
F_5 ( V_4 , 0x1b6 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1248 ) )
F_5 ( V_4 , 0x1a5 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1248 ) )
F_5 ( V_4 , 0x1ab , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1248 ) )
F_5 ( V_4 , 0x1b1 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1248 ) )
F_5 ( V_4 , 0x1b7 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1249 ) )
F_5 ( V_4 , 0x1a7 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1249 ) )
F_5 ( V_4 , 0x1ad , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1249 ) )
F_5 ( V_4 , 0x1b3 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1249 ) )
F_5 ( V_4 , 0x1b9 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1250 ) )
F_5 ( V_4 , 0x1a8 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1250 ) )
F_5 ( V_4 , 0x1ae , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1244 ) && ( V_1240 == V_1250 ) )
F_5 ( V_4 , 0x1b4 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1239 == V_1246 ) && ( V_1240 == V_1250 ) )
F_5 ( V_4 , 0x1ba , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1240 == V_602 ) )
F_5 ( V_4 , 0x1a9 , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1240 == V_602 ) )
F_5 ( V_4 , 0x1b5 , V_1241 ) ;
if ( ( ( V_1238 == V_673 ) ||
( V_1238 == V_1243 ) ) &&
( V_1240 == V_1251 ) )
F_5 ( V_4 , 0x1af , V_1241 ) ;
if ( ( ( V_1238 == V_674 ) ||
( V_1238 == V_1243 ) ) &&
( V_1240 == V_1251 ) )
F_5 ( V_4 , 0x1bb , V_1241 ) ;
}
static void F_169 ( struct V_3 * V_4 , T_4 V_249 )
{
if ( F_50 ( V_4 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_46 ( V_4 ,
( ( V_249 == V_99 ) ?
V_1252 :
V_1253 ) ,
( F_26 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
else
F_46 ( V_4 ,
V_634 |
( ( V_249 == V_99 ) ?
V_563 : V_564 ) ,
( F_26 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_46 ( V_4 ,
( ( V_249 == V_99 ) ?
V_1252 :
V_1253 ) ,
0x11 ) ;
if ( V_4 -> V_10 . V_538 == V_539 )
F_46 ( V_4 ,
V_843 , 0x1 ) ;
} else {
F_46 ( V_4 ,
V_634 |
( ( V_249 == V_99 ) ?
V_563 : V_564 ) ,
0x11 ) ;
}
}
}
void F_73 ( struct V_3 * V_4 , T_4 V_672 , T_4 V_1240 )
{
T_2 V_598 , V_13 ;
T_2 V_1254 , V_1255 , V_1256 ,
V_1257 ;
T_2 V_1258 , V_1259 , V_1260 ,
V_1261 ;
T_2 V_1262 , V_1263 , V_1264 ;
T_2 V_1265 , V_1266 ;
T_4 V_249 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_672 == V_603 ) {
F_36 ( V_4 , 0x8f , ( 0x1 << 9 ) , 0 ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 9 ) , 0 ) ;
F_36 ( V_4 , 0xa6 , ( 0x3 << 8 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x3 << 8 ) , 0 ) ;
F_36 ( V_4 , 0xe5 , ( 0x1 << 5 ) , 0 ) ;
F_36 ( V_4 , 0xe6 , ( 0x1 << 5 ) , 0 ) ;
V_598 = ( 0x1 << 2 ) |
( 0x1 << 3 ) | ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_36 ( V_4 , 0xf9 , V_598 , 0 ) ;
F_36 ( V_4 , 0xfb , V_598 , 0 ) ;
} else {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( V_672 == V_673
&& V_249 == V_103 )
continue;
else if ( V_672 == V_674
&& V_249 == V_99 )
continue;
F_36 ( V_4 , ( V_249 == V_99 ) ?
0x8f : 0xa5 , ( 0x1 << 9 ) , 1 << 9 ) ;
if ( V_1240 == V_1247 ||
V_1240 == V_1248 ||
V_1240 == V_1245 ) {
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6 : 0xa7 ,
( 0x3 << 8 ) , 0 ) ;
V_598 = ( 0x1 << 2 ) |
( 0x1 << 3 ) |
( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xf9 : 0xfb ,
V_598 , 0 ) ;
if ( V_1240 == V_1247 ) {
if ( F_26 (
V_4 -> V_41 ) ) {
V_598 = ( 0x1 << 2 ) ;
V_13 = 1 << 2 ;
} else {
V_598 = ( 0x1 << 3 ) ;
V_13 = 1 << 3 ;
}
} else if ( V_1240 ==
V_1248 ) {
V_598 = ( 0x1 << 4 ) ;
V_13 = 1 << 4 ;
} else {
V_598 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
}
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xf9 : 0xfb ,
V_598 , V_13 ) ;
V_598 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
F_36 ( V_4 , ( V_249 == V_99 ) ?
0xe5 : 0xe6 , V_598 , V_13 ) ;
} else {
if ( V_1240 == V_1249 ) {
V_598 = ( 0x3 << 8 ) ;
V_13 = 1 << 8 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
V_598 = ( 0x3 << 10 ) ;
V_13 = 1 << 10 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
} else if ( V_1240 ==
V_1250 ) {
V_598 = ( 0x3 << 8 ) ;
V_13 = 2 << 8 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
V_598 = ( 0x3 << 10 ) ;
V_13 = 2 << 10 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
} else {
V_598 = ( 0x3 << 8 ) ;
V_13 = 3 << 8 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
V_598 = ( 0x3 << 10 ) ;
V_13 = 3 << 10 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0xa6
: 0xa7 , V_598 , V_13 ) ;
F_169 ( V_4 , V_249 ) ;
V_1254 = 1 << 9 ;
F_36 ( V_4 ,
( V_249 ==
V_99 ) ? 0x8f
: 0xa5 , ( 0x1 << 9 ) ,
V_1254 ) ;
}
}
}
}
} else {
if ( ( V_1240 == V_1247 ) ||
( V_1240 == V_1248 ) ||
( V_1240 == V_1245 ) )
V_13 = 0x0 ;
else if ( V_1240 == V_1249 )
V_13 = 0x1 ;
else if ( V_1240 == V_1250 )
V_13 = 0x2 ;
else
V_13 = 0x3 ;
V_598 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( V_13 << 12 ) | ( V_13 << 14 ) ;
F_36 ( V_4 , 0xa6 , V_598 , V_13 ) ;
F_36 ( V_4 , 0xa7 , V_598 , V_13 ) ;
if ( ( V_1240 == V_1247 ) ||
( V_1240 == V_1248 ) ||
( V_1240 == V_1245 ) ) {
if ( V_1240 == V_1247 )
V_13 = 0x1 ;
if ( V_1240 == V_1248 )
V_13 = 0x2 ;
if ( V_1240 == V_1245 )
V_13 = 0x3 ;
V_598 = ( 0x3 << 4 ) ;
V_13 = ( V_13 << 4 ) ;
F_36 ( V_4 , 0x7a , V_598 , V_13 ) ;
F_36 ( V_4 , 0x7d , V_598 , V_13 ) ;
}
if ( V_672 == V_603 ) {
V_1254 = 0 ;
V_1255 = 0 ;
V_1256 = 0 ;
V_1258 = 0 ;
V_1259 = 0 ;
V_1260 = 0 ;
V_1261 = 0 ;
V_1257 = 0 ;
} else {
V_1254 = 1 ;
V_1255 = 1 ;
V_1256 = V_672 ;
V_1258 = 1 ;
V_1259 = 1 ;
V_1260 = 1 ;
V_1261 = 1 ;
V_1257 = 1 ;
}
V_1262 = ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
V_1254 = ( V_1254 <<
12 ) | ( V_1254 << 13 ) ;
F_36 ( V_4 , 0xa5 , V_1262 ,
V_1254 ) ;
if ( ( V_1240 == V_1247 ) ||
( V_1240 == V_1248 ) ||
( V_1240 == V_1245 ) ) {
V_1263 = ( ( 0x1 << 8 ) | ( 0x7 << 3 ) ) ;
V_1265 = ( V_1255 << 8 ) |
( V_1256 << 3 ) ;
V_1264 = ( ( 0x1 << 5 ) |
( 0x1 << 12 ) |
( 0x1 << 1 ) | ( 0x1 << 0 ) ) ;
V_1266 = ( V_1258 <<
5 ) |
( V_1259 << 12 ) |
( V_1260 << 1 ) |
( V_1261 << 0 ) ;
F_36 ( V_4 , 0x78 , V_1263 , V_1265 ) ;
F_36 ( V_4 , 0xec , V_1264 , V_1266 ) ;
F_36 ( V_4 , 0x78 , ( 0x1 << 0 ) , ( V_1257 << 0 ) ) ;
F_65 ( 20 ) ;
F_36 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
}
}
}
int
F_72 ( struct V_3 * V_4 , T_4 V_1240 , T_5 * V_600 ,
T_4 V_1267 )
{
T_6 V_1268 , V_1269 ;
T_2 V_1270 = 0 ;
T_2 V_1271 = 0 ;
T_2 V_1272 = 0 ;
T_2 V_1273 = 0 ;
T_2 V_1274 = 0 ;
T_2 V_1275 = 0 ;
T_2 V_1276 = 0 ;
T_2 V_1277 = 0 ;
T_2 V_1278 = 0 ;
T_2 V_1279 = 0 ;
T_2 V_1280 = 0 ;
T_2 V_1281 = 0 ;
T_7 V_1282 [ 4 ] ;
T_4 V_227 = 0 , V_1283 = 0 ;
T_5 V_1284 ;
T_2 V_1285 ;
V_1270 = F_3 ( V_4 , 0xa6 ) ;
V_1271 = F_3 ( V_4 , 0xa7 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1276 = F_3 ( V_4 , 0xf9 ) ;
V_1277 = F_3 ( V_4 , 0xfb ) ;
V_1272 = F_3 ( V_4 , 0x8f ) ;
V_1273 = F_3 ( V_4 , 0xa5 ) ;
V_1274 = F_3 ( V_4 , 0xe5 ) ;
V_1275 = F_3 ( V_4 , 0xe6 ) ;
} else {
V_1272 = F_3 ( V_4 , 0xa5 ) ;
V_1278 = F_3 ( V_4 , 0x78 ) ;
V_1279 = F_3 ( V_4 , 0xec ) ;
V_1280 = F_3 ( V_4 , 0x7a ) ;
V_1281 = F_3 ( V_4 , 0x7d ) ;
}
F_73 ( V_4 , V_1243 , V_1240 ) ;
V_1285 = F_3 ( V_4 , 0xca ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , 5 ) ;
for ( V_227 = 0 ; V_227 < 4 ; V_227 ++ )
V_600 [ V_227 ] = 0 ;
for ( V_1283 = 0 ; V_1283 < V_1267 ; V_1283 ++ ) {
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_1268 = F_3 ( V_4 , 0x1c9 ) ;
V_1269 = F_3 ( V_4 , 0x1ca ) ;
} else {
V_1268 = F_3 ( V_4 , 0x219 ) ;
V_1269 = F_3 ( V_4 , 0x21a ) ;
}
V_227 = 0 ;
V_1282 [ V_227 ++ ] = ( ( T_7 ) ( ( V_1268 & 0x3f ) << 2 ) ) >> 2 ;
V_1282 [ V_227 ++ ] = ( ( T_7 ) ( ( ( V_1268 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
V_1282 [ V_227 ++ ] = ( ( T_7 ) ( ( V_1269 & 0x3f ) << 2 ) ) >> 2 ;
V_1282 [ V_227 ++ ] = ( ( T_7 ) ( ( ( V_1269 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
for ( V_227 = 0 ; V_227 < 4 ; V_227 ++ )
V_600 [ V_227 ] += V_1282 [ V_227 ] ;
}
V_1284 = V_600 [ 3 ] & 0xff ;
V_1284 |= ( V_600 [ 2 ] & 0xff ) << 8 ;
V_1284 |= ( V_600 [ 1 ] & 0xff ) << 16 ;
V_1284 |= ( V_600 [ 0 ] & 0xff ) << 24 ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , V_1285 ) ;
F_5 ( V_4 , 0xa6 , V_1270 ) ;
F_5 ( V_4 , 0xa7 , V_1271 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xf9 , V_1276 ) ;
F_5 ( V_4 , 0xfb , V_1277 ) ;
F_5 ( V_4 , 0x8f , V_1272 ) ;
F_5 ( V_4 , 0xa5 , V_1273 ) ;
F_5 ( V_4 , 0xe5 , V_1274 ) ;
F_5 ( V_4 , 0xe6 , V_1275 ) ;
} else {
F_5 ( V_4 , 0xa5 , V_1272 ) ;
F_5 ( V_4 , 0x78 , V_1278 ) ;
F_5 ( V_4 , 0xec , V_1279 ) ;
F_5 ( V_4 , 0x7a , V_1280 ) ;
F_5 ( V_4 , 0x7d , V_1281 ) ;
}
return V_1284 ;
}
T_6 F_170 ( struct V_3 * V_4 )
{
T_2 V_1286 , V_1287 ;
T_2 V_1288 , V_1289 ;
T_2 V_1290 ;
T_2 V_1291 ;
T_2 V_1270 ;
T_2 V_1271 ;
T_2 V_1292 ;
T_2 V_1273 ;
T_2 V_1293 ;
T_2 V_1294 ;
T_5 V_1295 [ 4 ] ;
T_5 V_1296 [ 4 ] ;
T_2 V_1297 ;
T_6 V_20 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
T_2 V_1298 , V_1299 , V_1300 , V_1301 ;
T_2 V_1302 , V_1303 ;
T_2 V_1304 , V_1305 ;
T_5 V_1306 ;
T_2 V_1307 , V_1308 ;
T_2 V_1309 , V_1310 ;
T_2 V_1311 ;
T_2 V_1312 ;
V_1297 =
F_52 ( V_4 , V_848 ) ;
V_1270 = F_3 ( V_4 , 0xa6 ) ;
V_1271 = F_3 ( V_4 , 0xa7 ) ;
V_1292 = F_3 ( V_4 , 0x8f ) ;
V_1273 = F_3 ( V_4 , 0xa5 ) ;
V_1311 = F_3 ( V_4 , 0x1ae ) ;
V_1307 = F_3 ( V_4 , 0x346 ) ;
V_1308 = F_3 ( V_4 , 0x347 ) ;
V_1309 = F_3 ( V_4 , 0x344 ) ;
V_1310 = F_3 ( V_4 , 0x345 ) ;
F_8 ( V_4 , V_511 , 1 , 0x0A , 16 ,
& V_1300 ) ;
F_8 ( V_4 , V_511 , 1 , 0x0E , 16 ,
& V_1301 ) ;
F_8 ( V_4 , V_511 , 1 , 0x02 , 16 ,
& V_1302 ) ;
F_8 ( V_4 , V_511 , 1 , 0x03 , 16 ,
& V_1303 ) ;
F_5 ( V_4 , 0x1ae , 0x0 ) ;
V_1304 = 0x0 ;
V_1305 = 0x20 ;
F_6 ( V_4 , V_511 , 1 , 0x02 , 16 ,
& V_1304 ) ;
F_6 ( V_4 , V_511 , 1 , 0x03 , 16 ,
& V_1305 ) ;
V_1312 = V_1297 & 0x1c ;
F_46 ( V_4 , V_848 ,
V_1312 | 0x01 ) ;
F_33 ( V_4 , ( 0x1 << 1 ) ,
1 , 0 , 0 ,
V_248 ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 7 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 7 ) , 0 ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_65 ( 5 ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 3 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 3 ) , 0 ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_36 ( V_4 , 0xa6 , ( 0x1 << 6 ) , 0 ) ;
F_36 ( V_4 , 0xa7 , ( 0x1 << 6 ) , 0 ) ;
F_36 ( V_4 , 0x8f , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
V_1298 = 0xA3 ;
V_1299 = 0x0 ;
F_6 ( V_4 , V_511 , 1 , 0x0A , 16 ,
& V_1298 ) ;
F_6 ( V_4 , V_511 , 1 , 0x0E , 16 ,
& V_1299 ) ;
F_65 ( 3 ) ;
F_72 ( V_4 , V_1250 , V_1295 , 1 ) ;
F_46 ( V_4 , V_848 ,
V_1312 | 0x03 ) ;
F_65 ( 5 ) ;
F_72 ( V_4 , V_1250 , V_1296 , 1 ) ;
V_1299 = 0x7 ;
if ( V_1295 [ 1 ] + V_1296 [ 1 ] < - 30 ) {
V_1298 = 0x45 ;
V_1306 = 263 ;
} else if ( V_1295 [ 1 ] + V_1296 [ 1 ] < - 9 ) {
V_1298 = 0x200 ;
V_1306 = 467 ;
} else if ( V_1295 [ 1 ] + V_1296 [ 1 ] < 11 ) {
V_1298 = 0x266 ;
V_1306 = 634 ;
} else {
V_1298 = 0x2D5 ;
V_1306 = 816 ;
}
F_6 ( V_4 , V_511 , 1 , 0x0A , 16 ,
& V_1298 ) ;
F_6 ( V_4 , V_511 , 1 , 0x0E , 16 ,
& V_1299 ) ;
F_65 ( 3 ) ;
F_72 ( V_4 , V_1250 , V_1296 , 1 ) ;
F_46 ( V_4 , V_848 ,
V_1312 | 0x01 ) ;
F_65 ( 5 ) ;
F_72 ( V_4 , V_1250 , V_1295 , 1 ) ;
F_46 ( V_4 , V_848 ,
V_1297 ) ;
F_5 ( V_4 , 0xa6 , V_1270 ) ;
F_5 ( V_4 , 0xa7 , V_1271 ) ;
F_5 ( V_4 , 0x8f , V_1292 ) ;
F_5 ( V_4 , 0xa5 , V_1273 ) ;
F_5 ( V_4 , 0x1ae , V_1311 ) ;
F_5 ( V_4 , 0x346 , V_1307 ) ;
F_5 ( V_4 , 0x347 , V_1308 ) ;
F_5 ( V_4 , 0x344 , V_1309 ) ;
F_5 ( V_4 , 0x345 , V_1309 ) ;
F_6 ( V_4 , V_511 , 1 , 0x0A , 16 ,
& V_1300 ) ;
F_6 ( V_4 , V_511 , 1 , 0x0E , 16 ,
& V_1301 ) ;
F_6 ( V_4 , V_511 , 1 , 0x02 , 16 ,
& V_1302 ) ;
F_6 ( V_4 , V_511 , 1 , 0x03 , 16 ,
& V_1303 ) ;
if ( V_4 -> V_61 -> V_645 == V_783 ) {
V_1295 [ 0 ] = ( 193 * ( V_1295 [ 1 ] + V_1296 [ 1 ] )
+ 88 * ( V_1306 ) - 27111 +
128 ) / 256 ;
} else {
V_1295 [ 0 ] = ( 179 * ( V_1295 [ 1 ] + V_1296 [ 1 ] )
+ 82 * ( V_1306 ) - 28861 +
128 ) / 256 ;
}
V_20 = ( T_6 ) V_4 -> V_159 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1297 =
F_52 ( V_4 , V_1313 ) ;
V_1270 = F_3 ( V_4 , 0xa6 ) ;
V_1271 = F_3 ( V_4 , 0xa7 ) ;
V_1292 = F_3 ( V_4 , 0x8f ) ;
V_1273 = F_3 ( V_4 , 0xa5 ) ;
V_1294 = F_3 ( V_4 , 0xca ) ;
F_46 ( V_4 , V_1313 , 0x01 ) ;
F_72 ( V_4 , V_1250 , V_1295 , 1 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) )
F_46 ( V_4 , V_1313 , 0x05 ) ;
F_72 ( V_4 , V_1250 , V_1296 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_46 ( V_4 , V_848 , 0x01 ) ;
else
F_46 ( V_4 , V_1313 , 0x01 ) ;
V_1295 [ 0 ] =
( 126 * ( V_1295 [ 1 ] + V_1296 [ 1 ] ) + 3987 ) / 64 ;
F_46 ( V_4 , V_1313 ,
V_1297 ) ;
F_5 ( V_4 , 0xca , V_1294 ) ;
F_5 ( V_4 , 0xa6 , V_1270 ) ;
F_5 ( V_4 , 0xa7 , V_1271 ) ;
F_5 ( V_4 , 0x8f , V_1292 ) ;
F_5 ( V_4 , 0xa5 , V_1273 ) ;
V_20 = ( T_6 ) V_4 -> V_159 ;
} else {
V_1290 =
F_52 ( V_4 , V_1314 ) ;
V_1291 =
F_52 ( V_4 , V_1315 ) ;
V_1286 =
F_52 ( V_4 , V_1316 ) ;
V_1287 =
F_52 ( V_4 , V_1317 ) ;
V_1288 =
F_52 ( V_4 , V_1318 ) ;
V_1289 =
F_52 ( V_4 , V_1319 ) ;
V_1293 = F_52 ( V_4 , V_1320 ) ;
V_1270 = F_3 ( V_4 , 0xa6 ) ;
V_1271 = F_3 ( V_4 , 0xa7 ) ;
V_1292 = F_3 ( V_4 , 0xa5 ) ;
V_1294 = F_3 ( V_4 , 0xca ) ;
F_46 ( V_4 , V_1316 , 0x01 ) ;
F_46 ( V_4 , V_1318 , 0x01 ) ;
F_46 ( V_4 , V_1317 , 0x08 ) ;
F_46 ( V_4 , V_1319 , 0x08 ) ;
F_46 ( V_4 , V_1314 , 0x04 ) ;
F_46 ( V_4 , V_1315 , 0x04 ) ;
F_46 ( V_4 , V_1320 , 0x00 ) ;
F_72 ( V_4 , V_1250 , V_1295 , 1 ) ;
F_171 ( V_4 , V_1321 , 0x80 ) ;
F_72 ( V_4 , V_1250 , V_1295 , 1 ) ;
F_171 ( V_4 , V_1321 , 0x80 ) ;
F_72 ( V_4 , V_1250 , V_1296 , 1 ) ;
F_171 ( V_4 , V_1321 , 0x80 ) ;
V_1295 [ 0 ] = ( V_1295 [ 0 ] + V_1296 [ 0 ] ) ;
V_1295 [ 1 ] = ( V_1295 [ 1 ] + V_1296 [ 1 ] ) ;
V_1295 [ 2 ] = ( V_1295 [ 2 ] + V_1296 [ 2 ] ) ;
V_1295 [ 3 ] = ( V_1295 [ 3 ] + V_1296 [ 3 ] ) ;
V_1295 [ 0 ] =
( V_1295 [ 0 ] + V_1295 [ 1 ] + V_1295 [ 2 ] +
V_1295 [ 3 ] ) ;
V_1295 [ 0 ] =
( V_1295 [ 0 ] +
( 8 * 32 ) ) * ( 950 - 350 ) / 63 + ( 350 * 8 ) ;
V_1295 [ 0 ] = ( V_1295 [ 0 ] - ( 8 * 420 ) ) / 38 ;
F_46 ( V_4 , V_1314 ,
V_1290 ) ;
F_46 ( V_4 , V_1315 ,
V_1291 ) ;
F_46 ( V_4 , V_1316 ,
V_1286 ) ;
F_46 ( V_4 , V_1318 ,
V_1288 ) ;
F_46 ( V_4 , V_1317 ,
V_1287 ) ;
F_46 ( V_4 , V_1319 ,
V_1289 ) ;
F_46 ( V_4 , V_1320 , V_1293 ) ;
F_5 ( V_4 , 0xca , V_1294 ) ;
F_5 ( V_4 , 0xa6 , V_1270 ) ;
F_5 ( V_4 , 0xa7 , V_1271 ) ;
F_5 ( V_4 , 0xa5 , V_1292 ) ;
}
return ( T_6 ) V_1295 [ 0 ] + V_20 ;
}
static void
F_172 ( struct V_3 * V_4 , T_4 V_1240 , T_4 * V_1322 )
{
T_4 V_249 ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( V_1240 == V_1245 ) {
if ( V_249 == V_99 ) {
F_84 ( V_4 ,
V_1323 ,
V_1324 ,
V_1322 [ 2 *
V_249 ] <<
V_1325 ) ;
F_84 ( V_4 ,
V_1326 ,
V_1327 ,
V_1322 [ 2 * V_249 +
1 ] <<
V_1328 ) ;
} else {
F_84 ( V_4 ,
V_1329 ,
V_1324 ,
V_1322 [ 2 *
V_249 ] <<
V_1325 ) ;
F_84 ( V_4 ,
V_1330 ,
V_1327 ,
V_1322 [ 2 * V_249 +
1 ] <<
V_1328 ) ;
}
} else {
if ( V_249 == V_99 )
F_84 ( V_4 ,
V_1326 ,
V_1331 ,
V_1322 [ 2 *
V_249 ] <<
V_1332 ) ;
else
F_84 ( V_4 ,
V_1330 ,
V_1331 ,
V_1322 [ 2 *
V_249 ] <<
V_1332 ) ;
}
}
}
static void F_173 ( struct V_3 * V_4 )
{
T_2 V_1333 ;
T_2 V_1334 [ 2 ] ;
T_2 V_1335 [] = { 0xffff , 0xffff } ;
T_5 V_1336 ;
T_4 V_1337 , V_1338 ;
T_4 V_1339 = 0 ;
T_4 V_1340 ;
T_5 V_1341 [ 8 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1342 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1343 = V_1344 , V_1345 ;
T_5 V_1346 [ 4 ] ;
T_5 V_1347 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1348 ;
T_4 V_1349 ;
T_4 V_249 ;
T_4 V_1350 ;
T_4 V_1240 ;
T_2 V_1351 , V_1352 ;
T_2 V_1353 , V_1354 ;
T_2 V_1355 , V_1356 ;
T_2 V_1357 , V_1358 ;
T_2 V_1359 , V_1360 ;
T_2 V_1361 ;
T_2 V_1362 , V_1363 ;
T_2 V_1364 , V_1365 ;
T_4 V_1366 ;
T_2 V_1367 , V_1368 ;
T_2 V_1369 , V_1370 ;
T_2 V_1371 , V_1372 ;
T_2 V_1373 , V_1374 ;
V_1367 =
V_1368 =
V_1369 =
V_1370 =
V_1371 =
V_1372 =
V_1373 =
V_1374 = 0 ;
V_1333 = F_48 ( V_4 , 0 , 0 ) ;
F_48 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_59 ( V_4 , 0 , V_1334 ) ;
F_59 ( V_4 , 1 , V_1335 ) ;
V_1351 = F_3 ( V_4 , 0x91 ) ;
V_1352 = F_3 ( V_4 , 0x92 ) ;
V_1353 = F_3 ( V_4 , 0x8f ) ;
V_1354 = F_3 ( V_4 , 0xa5 ) ;
V_1355 = F_3 ( V_4 , 0xa6 ) ;
V_1356 = F_3 ( V_4 , 0xa7 ) ;
V_1357 = F_3 ( V_4 , 0xe7 ) ;
V_1358 = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1367 = F_3 ( V_4 , 0x342 ) ;
V_1368 = F_3 ( V_4 , 0x343 ) ;
V_1369 = F_3 ( V_4 , 0x346 ) ;
V_1370 = F_3 ( V_4 , 0x347 ) ;
}
V_1359 = F_3 ( V_4 , 0xe5 ) ;
V_1360 = F_3 ( V_4 , 0xe6 ) ;
V_1361 = F_3 ( V_4 , 0x78 ) ;
V_1362 = F_3 ( V_4 , 0xf9 ) ;
V_1363 = F_3 ( V_4 , 0xfb ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1371 = F_3 ( V_4 , 0x340 ) ;
V_1372 = F_3 ( V_4 , 0x341 ) ;
V_1373 = F_3 ( V_4 , 0x344 ) ;
V_1374 = F_3 ( V_4 , 0x345 ) ;
}
V_1364 = F_3 ( V_4 , 0x7a ) ;
V_1365 = F_3 ( V_4 , 0x7d ) ;
F_89 ( V_4 , V_675 , 0 ,
V_1375 ) ;
F_89 ( V_4 , V_677 , 1 ,
V_1375 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1232 ,
0 , 0 , 0 ) ;
else
F_64 ( V_4 , ( 0x1 << 0 ) , 0 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1233 ,
1 , 0 , 0 ) ;
else
F_64 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_33 ( V_4 , ( 0x1 << 7 ) ,
1 , 0 , 0 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ,
V_246 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 7 ) , 1 , 0 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ) ;
}
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_33 (
V_4 , ( 0x1 << 5 ) ,
0 , 0 , 0 ,
V_246 ) ;
F_33 (
V_4 , ( 0x1 << 4 ) , 1 , 0 ,
0 ,
V_246 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 4 ) , 1 , 0 , 0 ) ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_33 (
V_4 , ( 0x1 << 4 ) ,
0 , 0 , 0 ,
V_246 ) ;
F_33 (
V_4 , ( 0x1 << 5 ) , 1 , 0 ,
0 ,
V_246 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 4 ) , 0 , 0 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 5 ) , 1 , 0 , 0 ) ;
}
}
V_1366 = F_131 (
(struct V_1 * ) V_4 ) ;
V_1349 = 8 ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( ( V_1366 & ( 1 << V_249 ) ) == 0 )
continue;
F_168 ( V_4 , 0x0 , 0x0 ,
V_249 ==
V_99 ?
V_673 :
V_674 ,
V_1244 , V_1245 ) ;
F_168 ( V_4 , 0x0 , 0x0 ,
V_249 ==
V_99 ?
V_673 :
V_674 ,
V_1246 , V_1245 ) ;
for ( V_1337 = 0 ; V_1337 < V_1349 ; V_1337 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_84 ( V_4 , ( V_249 == V_99 ) ?
V_653 :
V_657 ,
V_654 , V_1337 ) ;
else
F_84 ( V_4 , V_658 |
( ( V_249 ==
V_99 ) ? V_418 :
V_419 ) ,
V_659 ,
V_1337 << V_1376 ) ;
F_72 ( V_4 , V_1245 ,
& V_1341 [ V_1337 ] [ 0 ] ,
V_1377 ) ;
}
for ( V_1340 = 0 ; V_1340 < 4 ; V_1340 ++ ) {
if ( ( V_249 == V_1340 / 2 ) &&
( V_1340 % 2 == 0 ) ) {
V_1343 = V_1344 ;
V_1338 = 0 ;
V_1348 =
V_1242 *
V_1377 + 1 ;
for ( V_1337 = 0 ; V_1337 < V_1349 ; V_1337 ++ ) {
V_1345 =
V_1341 [ V_1337 ] [ V_1340 ] *
V_1341 [ V_1337 ] [ V_1340 ] +
V_1341 [ V_1337 ] [ V_1340 +
1 ] *
V_1341 [ V_1337 ] [ V_1340 +
1 ] ;
if ( V_1345 < V_1343 ) {
V_1343 = V_1345 ;
V_1338 = V_1337 ;
}
if ( V_1341 [ V_1337 ] [ V_1340 ] <
V_1348 )
V_1348 =
V_1341 [ V_1337 ]
[ V_1340 ] ;
}
V_1339 = V_1338 ;
V_1347 [ V_1340 ] = V_1348 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_84 ( V_4 , ( V_249 == V_99 ) ?
V_653 :
V_657 ,
V_654 , V_1339 ) ;
else
F_84 ( V_4 , V_658 |
( ( V_249 ==
V_99 ) ? V_418 :
V_419 ) , V_659 ,
V_1339 << V_1376 ) ;
for ( V_1340 = 0 ; V_1340 < 4 ; V_1340 ++ ) {
if ( V_249 == V_1340 / 2 ) {
V_1346 [ V_1340 ] =
( V_1378 *
V_1377 ) -
V_1341 [ V_1339 ] [ V_1340 ] ;
if ( V_1346 [ V_1340 ] < 0 ) {
V_1346 [ V_1340 ] =
abs ( V_1346
[ V_1340 ] ) ;
V_1346 [ V_1340 ] +=
( V_1377 / 2 ) ;
V_1346 [ V_1340 ] /=
V_1377 ;
V_1346 [ V_1340 ] =
- V_1346 [
V_1340 ] ;
} else {
V_1346 [ V_1340 ] +=
( V_1377 / 2 ) ;
V_1346 [ V_1340 ] /=
V_1377 ;
}
if ( V_1347 [ V_1340 ] ==
V_1242 * V_1377 )
V_1346 [ V_1340 ] =
( V_1378 -
V_1242 - 1 ) ;
F_168 (
V_4 , 0x0 ,
( T_7 )
V_1346
[ V_1340 ] ,
( V_1340 / 2 == 0 ) ?
V_673 :
V_674 ,
( V_1340 % 2 == 0 ) ?
V_1244 : V_1246 ,
V_1245 ) ;
}
}
}
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( ( V_1366 & ( 1 << V_249 ) ) == 0 )
continue;
for ( V_1350 = 0 ; V_1350 < 2 ; V_1350 ++ ) {
if ( V_1350 == 0 ) {
V_1240 = V_1247 ;
V_1336 = V_1379 ;
} else {
V_1240 = V_1248 ;
V_1336 = V_1380 ;
}
F_168 ( V_4 , 0x0 , 0x0 ,
V_249 ==
V_99 ?
V_673
:
V_674 ,
V_1244 , V_1240 ) ;
F_168 ( V_4 , 0x0 , 0x0 ,
V_249 ==
V_99 ?
V_673
:
V_674 ,
V_1246 , V_1240 ) ;
F_72 ( V_4 , V_1240 , V_1342 ,
V_1377 ) ;
for ( V_1340 = 0 ; V_1340 < 4 ; V_1340 ++ ) {
if ( V_249 == V_1340 / 2 ) {
V_1346 [ V_1340 ] =
( V_1336 *
V_1377 ) -
V_1342 [ V_1340 ] ;
if ( V_1346 [ V_1340 ] <
0 ) {
V_1346 [ V_1340 ]
= abs (
V_1346
[ V_1340 ] ) ;
V_1346 [ V_1340 ]
+= ( V_1377
/ 2 ) ;
V_1346 [ V_1340 ]
/= V_1377 ;
V_1346 [ V_1340 ]
= - V_1346
[ V_1340 ] ;
} else {
V_1346 [ V_1340 ]
+= ( V_1377
/ 2 ) ;
V_1346 [ V_1340 ]
/= V_1377 ;
}
F_168 (
V_4 , 0x0 ,
( T_7 )
V_1346
[ V_249 *
2 ] ,
( V_249 == V_99 ) ?
V_673 :
V_674 ,
( V_1340 % 2 == 0 ) ?
V_1244 :
V_1246 ,
V_1240 ) ;
}
}
}
}
F_5 ( V_4 , 0x91 , V_1351 ) ;
F_5 ( V_4 , 0x92 , V_1352 ) ;
F_90 ( V_4 , V_676 ) ;
F_36 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_36 ( V_4 , 0x78 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_36 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 0 ) ;
F_36 ( V_4 , 0xec , ( 0x1 << 0 ) , 1 << 0 ) ;
F_36 ( V_4 , 0x78 , ( 0x1 << 1 ) , 1 << 1 ) ;
F_36 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
F_5 ( V_4 , 0x8f , V_1353 ) ;
F_5 ( V_4 , 0xa5 , V_1354 ) ;
F_5 ( V_4 , 0xa6 , V_1355 ) ;
F_5 ( V_4 , 0xa7 , V_1356 ) ;
F_5 ( V_4 , 0xe7 , V_1357 ) ;
F_5 ( V_4 , 0xec , V_1358 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_1367 ) ;
F_5 ( V_4 , 0x343 , V_1368 ) ;
F_5 ( V_4 , 0x346 , V_1369 ) ;
F_5 ( V_4 , 0x347 , V_1370 ) ;
}
F_5 ( V_4 , 0xe5 , V_1359 ) ;
F_5 ( V_4 , 0xe6 , V_1360 ) ;
F_5 ( V_4 , 0x78 , V_1361 ) ;
F_5 ( V_4 , 0xf9 , V_1362 ) ;
F_5 ( V_4 , 0xfb , V_1363 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x340 , V_1371 ) ;
F_5 ( V_4 , 0x341 , V_1372 ) ;
F_5 ( V_4 , 0x344 , V_1373 ) ;
F_5 ( V_4 , 0x345 , V_1374 ) ;
}
F_5 ( V_4 , 0x7a , V_1364 ) ;
F_5 ( V_4 , 0x7d , V_1365 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_655 . V_656 [ 0 ] =
F_52 ( V_4 , V_653 ) ;
V_4 -> V_655 . V_656 [ 1 ] =
F_52 ( V_4 , V_657 ) ;
} else {
V_4 -> V_655 . V_656 [ 0 ] =
F_52 ( V_4 ,
V_658 |
V_418 ) ;
V_4 -> V_655 . V_656 [ 1 ] =
F_52 ( V_4 ,
V_658 |
V_419 ) ;
}
V_4 -> V_655 . V_660 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_655 . V_660 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_655 . V_660 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_655 . V_660 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_655 . V_660 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_655 . V_660 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_655 . V_660 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_655 . V_660 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_655 . V_660 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_655 . V_660 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_655 . V_660 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_655 . V_660 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_652 = V_4 -> V_41 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_655 . V_662 [ 0 ] =
F_52 ( V_4 , V_653 ) ;
V_4 -> V_655 . V_662 [ 1 ] =
F_52 ( V_4 , V_657 ) ;
} else {
V_4 -> V_655 . V_662 [ 0 ] =
F_52 ( V_4 ,
V_658 |
V_418 ) ;
V_4 -> V_655 . V_662 [ 1 ] =
F_52 ( V_4 ,
V_658 |
V_419 ) ;
}
V_4 -> V_655 . V_663 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_655 . V_663 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_655 . V_663 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_655 . V_663 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_655 . V_663 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_655 . V_663 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_655 . V_663 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_655 . V_663 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_655 . V_663 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_655 . V_663 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_655 . V_663 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_655 . V_663 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_661 = V_4 -> V_41 ;
}
F_48 ( V_4 , ( 0x7 << 0 ) , V_1333 ) ;
F_59 ( V_4 , 1 , V_1334 ) ;
}
static void F_174 ( struct V_3 * V_4 , T_4 V_1240 )
{
T_5 V_1336 ;
T_2 V_1333 ;
T_2 V_1334 [ 2 ] ;
T_2 V_1381 [ 2 ] , V_1382 [ 2 ] ;
T_2 V_1383 [ 2 ] , V_1384 [ 2 ] ;
T_2 V_814 ;
T_2 V_1335 [] = { 0xffff , 0xffff } ;
T_2 V_1385 , V_1386 , V_1387 ;
T_4 V_1337 , V_1338 , V_1388 [ 4 ] ;
T_4 V_1339 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_4 V_1340 , V_227 ;
T_5 V_1341 [ 4 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1389 [ 4 ] [ 2 ] = {
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 }
} ;
T_5 V_1343 , V_1345 ;
T_5 V_1346 [ 4 ] ;
T_5 V_1347 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1348 ;
switch ( V_1240 ) {
case V_1245 :
V_1336 = V_1378 ;
break;
case V_1247 :
V_1336 = V_425 ;
break;
case V_1248 :
V_1336 = V_1390 ;
break;
default:
return;
break;
}
V_1333 = F_48 ( V_4 , 0 , 0 ) ;
F_48 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_59 ( V_4 , 0 , V_1334 ) ;
F_59 ( V_4 , 1 , V_1335 ) ;
V_1385 = ( V_1240 == V_1245 ) ? 0x6 : 0x4 ;
V_814 =
F_26 ( V_4 -> V_41 ) ? 0x140 : 0x110 ;
V_1383 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_1384 [ 0 ] = F_52 ( V_4 , V_1391 ) ;
F_5 ( V_4 , 0x91 , V_814 ) ;
F_46 ( V_4 , V_1391 , V_1385 ) ;
V_1383 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_1384 [ 1 ] = F_52 ( V_4 , V_1392 ) ;
F_5 ( V_4 , 0x92 , V_814 ) ;
F_46 ( V_4 , V_1392 , V_1385 ) ;
V_1386 = V_1393 | V_1394 |
V_1395 ;
V_1382 [ 0 ] =
F_52 ( V_4 , V_1396 ) & V_1386 ;
V_1382 [ 1 ] =
F_52 ( V_4 , V_1397 ) & V_1386 ;
F_84 ( V_4 , V_1396 , V_1386 , 0 ) ;
F_84 ( V_4 , V_1397 , V_1386 , 0 ) ;
V_1387 = V_1398 | V_1399 |
V_1400 ;
V_1381 [ 0 ] =
F_52 ( V_4 , V_1401 ) & V_1387 ;
V_1381 [ 1 ] =
F_52 ( V_4 , V_1402 ) & V_1387 ;
F_73 ( V_4 , V_1243 , V_1240 ) ;
F_168 ( V_4 , 0x0 , 0x0 , V_1243 ,
V_1244 , V_1240 ) ;
F_168 ( V_4 , 0x0 , 0x0 , V_1243 ,
V_1246 , V_1240 ) ;
for ( V_1337 = 0 ; V_1337 < 4 ; V_1337 ++ ) {
V_1388 [ 0 ] = V_1388 [ 1 ] = V_1388 [ 2 ] = V_1388 [ 3 ] = V_1337 ;
if ( V_1240 != V_1248 )
F_172 ( V_4 , V_1240 , V_1388 ) ;
F_72 ( V_4 , V_1240 , & V_1341 [ V_1337 ] [ 0 ] ,
V_1377 ) ;
if ( ( V_1240 == V_1247 )
|| ( V_1240 == V_1248 ) ) {
for ( V_227 = 0 ; V_227 < 2 ; V_227 ++ )
V_1389 [ V_1337 ] [ V_227 ] =
F_175 ( V_1341 [ V_1337 ] [ V_227 * 2 + 0 ] ,
V_1341 [ V_1337 ] [ V_227 * 2 + 1 ] ) ;
}
}
for ( V_1340 = 0 ; V_1340 < 4 ; V_1340 ++ ) {
V_1343 = V_1344 ;
V_1338 = 0 ;
V_1348 = V_1242 * V_1377 + 1 ;
for ( V_1337 = 0 ; V_1337 < 4 ; V_1337 ++ ) {
V_1345 = abs ( ( ( V_1240 == V_1245 ) ?
V_1341 [ V_1337 ] [ V_1340 ] :
V_1389 [ V_1337 ] [ V_1340 / 2 ] ) -
( V_1336 * V_1377 ) ) ;
if ( V_1345 < V_1343 ) {
V_1343 = V_1345 ;
V_1338 = V_1337 ;
}
if ( V_1341 [ V_1337 ] [ V_1340 ] < V_1348 )
V_1348 = V_1341 [ V_1337 ] [ V_1340 ] ;
}
V_1339 [ V_1340 ] = V_1338 ;
V_1347 [ V_1340 ] = V_1348 ;
}
if ( V_1240 != V_1248 )
F_172 ( V_4 , V_1240 , V_1339 ) ;
for ( V_1340 = 0 ; V_1340 < 4 ; V_1340 ++ ) {
V_1346 [ V_1340 ] =
( V_1336 * V_1377 ) -
V_1341 [ V_1339 [ V_1340 ] ] [ V_1340 ] ;
if ( V_1346 [ V_1340 ] < 0 ) {
V_1346 [ V_1340 ] =
abs ( V_1346 [ V_1340 ] ) ;
V_1346 [ V_1340 ] +=
( V_1377 / 2 ) ;
V_1346 [ V_1340 ] /= V_1377 ;
V_1346 [ V_1340 ] =
- V_1346 [ V_1340 ] ;
} else {
V_1346 [ V_1340 ] +=
( V_1377 / 2 ) ;
V_1346 [ V_1340 ] /= V_1377 ;
}
if ( V_1347 [ V_1340 ] ==
V_1242 * V_1377 )
V_1346 [ V_1340 ] =
( V_1336 - V_1242 - 1 ) ;
F_168 ( V_4 , 0x0 ,
( T_7 )
V_1346 [ V_1340 ] ,
( V_1340 / 2 ==
0 ) ? V_673 :
V_674 ,
( V_1340 % 2 ==
0 ) ? V_1244 : V_1246 ,
V_1240 ) ;
}
F_84 ( V_4 , V_1396 , V_1386 , V_1382 [ 0 ] ) ;
F_84 ( V_4 , V_1397 , V_1386 , V_1382 [ 1 ] ) ;
if ( V_1381 [ 0 ] == V_1398 )
F_73 ( V_4 , V_673 ,
V_1245 ) ;
else if ( V_1381 [ 0 ] == V_1399 )
F_73 ( V_4 , V_673 ,
V_1247 ) ;
else if ( V_1381 [ 0 ] == V_1400 )
F_73 ( V_4 , V_673 ,
V_1248 ) ;
else
F_73 ( V_4 , V_673 ,
V_1248 ) ;
if ( V_1381 [ 1 ] == V_1398 )
F_73 ( V_4 , V_674 ,
V_1245 ) ;
else if ( V_1381 [ 1 ] == V_1399 )
F_73 ( V_4 , V_674 ,
V_1247 ) ;
else if ( V_1381 [ 1 ] == V_1400 )
F_73 ( V_4 , V_674 ,
V_1248 ) ;
else
F_73 ( V_4 , V_674 ,
V_1248 ) ;
F_73 ( V_4 , V_603 , V_1240 ) ;
F_5 ( V_4 , 0x91 , V_1383 [ 0 ] ) ;
F_46 ( V_4 , V_1391 , V_1384 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_1383 [ 1 ] ) ;
F_46 ( V_4 , V_1392 , V_1384 [ 1 ] ) ;
F_48 ( V_4 , ( 0x7 << 0 ) , V_1333 ) ;
F_59 ( V_4 , 1 , V_1334 ) ;
F_128 ( V_4 ) ;
}
void F_122 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_173 ( V_4 ) ;
} else {
F_174 ( V_4 , V_1245 ) ;
F_174 ( V_4 , V_1247 ) ;
F_174 ( V_4 , V_1248 ) ;
}
}
int
F_176 ( struct V_3 * V_4 , struct V_1403 * V_1404 )
{
T_6 V_1405 , V_1406 , V_1407 ;
T_6 V_1408 , V_1409 ;
V_1405 = 0 ;
V_1406 = V_1404 -> V_1410 & V_1411 ;
V_1407 = ( V_1404 -> V_1410 & V_1412 ) >> 8 ;
if ( V_1406 > 127 )
V_1406 -= 256 ;
if ( V_1407 > 127 )
V_1407 -= 256 ;
V_1408 = V_1404 -> V_1413 & 0x00ff ;
V_1409 = V_1404 -> V_1414 & 0x00ff ;
if ( V_1409 > 127 )
V_1409 -= 256 ;
if ( ( ( V_1406 == 16 ) || ( V_1406 == 32 ) ) ) {
V_1406 = V_1407 ;
V_1407 = V_1409 ;
}
if ( V_4 -> V_61 -> V_1415 == V_1416 )
V_1405 = ( V_1406 > V_1407 ) ? V_1406 : V_1407 ;
else if ( V_4 -> V_61 -> V_1415 == V_1417 )
V_1405 = ( V_1406 < V_1407 ) ? V_1406 : V_1407 ;
else if ( V_4 -> V_61 -> V_1415 == V_1418 )
V_1405 = ( V_1406 + V_1407 ) >> 1 ;
return V_1405 ;
}
static void
F_177 ( struct V_3 * V_4 , struct V_1419 * V_1420 ,
T_2 V_1421 )
{
T_2 V_1422 ;
T_1 * V_1423 = NULL ;
V_1423 = F_178 ( sizeof( T_1 ) * V_1421 , V_1424 ) ;
if ( V_1423 == NULL )
return;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
for ( V_1422 = 0 ; V_1422 < V_1421 ; V_1422 ++ )
V_1423 [ V_1422 ] = ( ( ( ( unsigned int ) V_1420 [ V_1422 ] . V_168 ) & 0x3ff ) << 10 ) |
( ( ( unsigned int ) V_1420 [ V_1422 ] . V_1425 ) & 0x3ff ) ;
F_6 ( V_4 , V_1426 , V_1421 , 0 , 32 ,
V_1423 ) ;
F_179 ( V_1423 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static T_2
F_180 ( struct V_3 * V_4 , T_1 V_1427 , T_2 V_1428 ,
T_4 V_1429 )
{
T_4 V_1430 , V_1431 ;
T_2 V_1421 , V_1422 , V_1432 ;
T_5 V_1433 = 0 , V_1434 = 0 ;
T_1 V_26 ;
struct V_1419 * V_1420 = NULL ;
V_1431 = F_32 ( V_4 -> V_41 ) ;
V_1430 = ( V_1431 == 1 ) ? 40 : 20 ;
V_26 = ( V_1430 << 3 ) ;
if ( V_1429 == 1 ) {
V_1432 = F_3 ( V_4 , 0x01 ) ;
V_1432 = ( V_1432 >> 15 ) & 1 ;
V_1430 = ( V_1432 == 1 ) ? 82 : 80 ;
V_1430 = ( V_1431 == 1 ) ? ( V_1430 << 1 ) : V_1430 ;
V_26 = ( V_1430 << 1 ) ;
}
V_1420 = F_178 ( sizeof( struct V_1419 ) * V_26 , V_1424 ) ;
if ( V_1420 == NULL )
return 0 ;
V_1421 = ( T_2 ) V_26 ;
V_1434 = ( ( V_1427 * 36 ) / V_1430 ) / 100 ;
V_1433 = 0 ;
for ( V_1422 = 0 ; V_1422 < V_1421 ; V_1422 ++ ) {
V_1420 [ V_1422 ] = F_181 ( V_1433 ) ;
V_1433 += V_1434 ;
V_1420 [ V_1422 ] . V_1425 = ( T_5 ) FLOAT ( V_1420 [ V_1422 ] . V_1425 * V_1428 ) ;
V_1420 [ V_1422 ] . V_168 = ( T_5 ) FLOAT ( V_1420 [ V_1422 ] . V_168 * V_1428 ) ;
}
F_177 ( V_4 , V_1420 , V_1421 ) ;
F_179 ( V_1420 ) ;
return V_1421 ;
}
static void
F_182 ( struct V_3 * V_4 , T_2 V_1421 , T_2 V_1435 ,
T_2 V_1436 , T_4 V_1437 , T_4 V_1429 ,
bool V_1438 )
{
T_2 V_1439 ;
T_4 V_1430 , V_1440 ;
T_2 V_1213 ;
T_2 V_1441 , V_1442 , V_1443 ,
V_1444 ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_1430 = 20 ;
if ( F_32 ( V_4 -> V_41 ) )
V_1430 = 40 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1441 = F_3 ( V_4 , 0x342 ) & ( 0x1 << 7 ) ;
V_1442 = F_3 ( V_4 , 0x343 ) & ( 0x1 << 7 ) ;
if ( V_1441 | V_1442 ) {
V_1443 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1444 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
} else {
F_33 (
V_4 ,
( 0x1 << 7 ) ,
F_31
( V_4 ,
0 ) , 0 , 0 ,
V_247 ) ;
V_4 -> V_1445 = true ;
V_1443 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1444 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
}
}
if ( ( V_4 -> V_696 & V_1446 ) == 0 ) {
F_8 ( V_4 , V_721 , 1 , 87 , 16 ,
& V_1439 ) ;
V_4 -> V_696 =
V_1446 | ( V_1439 & V_1447 ) ;
}
if ( V_1438 ) {
V_1439 = ( V_1430 == 20 ) ? 100 : 71 ;
V_1439 = ( V_1439 << 8 ) + V_1439 ;
F_6 ( V_4 , V_721 , 1 , 87 , 16 ,
& V_1439 ) ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
F_5 ( V_4 , 0xc6 , V_1421 - 1 ) ;
if ( V_1435 != 0xffff )
F_5 ( V_4 , 0xc4 , V_1435 - 1 ) ;
else
F_5 ( V_4 , 0xc4 , V_1435 ) ;
F_5 ( V_4 , 0xc5 , V_1436 ) ;
V_1213 = F_3 ( V_4 , 0xa1 ) ;
F_35 ( V_4 , 0xa1 , V_824 ) ;
if ( V_1437 ) {
F_34 ( V_4 , 0xc2 , 0x7FFF ) ;
F_35 ( V_4 , 0xc2 , 0x8000 ) ;
} else {
V_1440 = ( V_1429 == 1 ) ? 0x5 : 0x1 ;
F_5 ( V_4 , 0xc3 , V_1440 ) ;
}
F_91 ( ( ( F_3 ( V_4 , 0xa4 ) & 0x1 ) == 1 ) , 1000 ) ;
F_5 ( V_4 , 0xa1 , V_1213 ) ;
}
int
F_71 ( struct V_3 * V_4 , T_1 V_1427 , T_2 V_1428 ,
T_4 V_1437 , T_4 V_1429 , bool V_1438 )
{
T_2 V_1421 ;
T_2 V_1435 = 0xffff ;
T_2 V_1436 = 0 ;
V_1421 = F_180 ( V_4 , V_1427 , V_1428 ,
V_1429 ) ;
if ( V_1421 == 0 )
return - V_1448 ;
F_182 ( V_4 , V_1421 , V_1435 , V_1436 , V_1437 ,
V_1429 , V_1438 ) ;
return 0 ;
}
void F_70 ( struct V_3 * V_4 )
{
T_2 V_1449 ;
T_2 V_1439 ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_1449 = F_3 ( V_4 , 0xc7 ) ;
if ( V_1449 & 0x1 )
F_35 ( V_4 , 0xc3 , V_1450 ) ;
else if ( V_1449 & 0x2 )
F_34 ( V_4 , 0xc2 ,
( T_2 ) ~ V_1451 ) ;
F_34 ( V_4 , 0xc3 , ( T_2 ) ~ ( 0x1 << 2 ) ) ;
if ( ( V_4 -> V_696 & V_1446 ) != 0 ) {
V_1439 = V_4 -> V_696 & V_1447 ;
F_6 ( V_4 , V_721 , 1 , 87 , 16 ,
& V_1439 ) ;
V_4 -> V_696 = 0 ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) || F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
if ( V_4 -> V_1445 ) {
F_33 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 1 ,
V_247 ) ;
V_4 -> V_1445 = false ;
}
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static T_1 * F_183 ( struct V_3 * V_4 )
{
T_1 * V_639 = NULL ;
T_3 V_1452 = V_4 -> V_10 . V_11 ;
if ( F_50 ( V_4 ) ) {
V_639 =
F_82 ( V_4 ) ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_22 ( V_1452 , 3 ) )
V_639 = V_795 ;
else if ( F_22 ( V_1452 , 4 ) )
V_639 =
( V_4 -> V_43 . V_148 == 3 ) ?
V_796 :
V_797 ;
else
V_639 = V_798 ;
} else {
if ( F_2 ( V_1452 , 7 ) ) {
if ( V_4 -> V_10 . V_205 == 3 )
V_639 =
V_800 ;
else if ( V_4 -> V_10 . V_205 == 5 )
V_639 =
V_799 ;
} else {
if ( F_2 ( V_1452 , 5 ) &&
( V_4 -> V_42 . V_148 == 3 ) )
V_639 =
V_801 ;
else
V_639 =
V_802 ;
}
}
}
return V_639 ;
}
struct V_770 F_123 ( struct V_3 * V_4 )
{
T_2 V_1453 [ 2 ] , V_1454 [ 2 ] ;
T_4 V_1455 ;
struct V_770 V_771 ;
T_1 * V_639 = NULL ;
if ( V_4 -> V_63 == V_66 ) {
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
F_8 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_1454 ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
for ( V_1455 = 0 ; V_1455 < 2 ; V_1455 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_771 . V_1456 [ V_1455 ] =
V_1454 [ V_1455 ] & 0x0007 ;
V_771 . V_1457 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x00F8 ) >> 3 ) ;
V_771 . V_1458 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x0F00 ) >> 8 ) ;
V_771 . V_1459 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x7000 ) >> 12 ) ;
V_771 . V_1460 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x8000 ) >> 15 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_771 . V_1456 [ V_1455 ] =
V_1454 [ V_1455 ] & 0x000F ;
V_771 . V_1457 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x00F0 ) >> 4 ) ;
V_771 . V_1458 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x0F00 ) >> 8 ) ;
V_771 . V_1459 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x7000 ) >> 12 ) ;
} else {
V_771 . V_1456 [ V_1455 ] =
V_1454 [ V_1455 ] & 0x0003 ;
V_771 . V_1457 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x000C ) >> 2 ) ;
V_771 . V_1458 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x0070 ) >> 4 ) ;
V_771 . V_1459 [ V_1455 ] =
( ( V_1454 [ V_1455 ] & 0x0380 ) >> 7 ) ;
}
}
} else {
T_3 V_1452 = V_4 -> V_10 . V_11 ;
V_1453 [ 0 ] = ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ;
V_1453 [ 1 ] = ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ;
for ( V_1455 = 0 ; V_1455 < 2 ; V_1455 ++ ) {
if ( F_2 ( V_1452 , 3 ) ) {
V_639 =
F_183 ( V_4 ) ;
if ( F_2 ( V_1452 , 7 ) ) {
V_771 . V_1456 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 16 ) & 0x7 ;
V_771 . V_1457 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 19 ) & 0x1f ;
V_771 . V_1458 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 24 ) & 0xf ;
V_771 . V_1459 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 28 ) & 0x7 ;
V_771 . V_1460 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 31 ) & 0x1 ;
} else {
V_771 . V_1456 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 16 ) & 0xf ;
V_771 . V_1457 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 20 ) & 0xf ;
V_771 . V_1458 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 24 ) & 0xf ;
V_771 . V_1459 [ V_1455 ] =
( V_639
[ V_1453 [ V_1455 ] ]
>> 28 ) & 0x7 ;
}
} else {
V_771 . V_1456 [ V_1455 ] =
( V_806 [ V_1453 [ V_1455 ] ] >>
16 ) & 0x3 ;
V_771 . V_1457 [ V_1455 ] =
( V_806 [ V_1453 [ V_1455 ] ] >>
18 ) & 0x3 ;
V_771 . V_1458 [ V_1455 ] =
( V_806 [ V_1453 [ V_1455 ] ] >>
20 ) & 0x7 ;
V_771 . V_1459 [ V_1455 ] =
( V_806 [ V_1453 [ V_1455 ] ] >>
23 ) & 0x7 ;
}
}
}
return V_771 ;
}
static void
F_184 ( struct V_3 * V_4 , T_2 V_1455 ,
struct V_770 V_771 ,
struct V_1461 * V_1462 )
{
T_4 V_1463 ;
int V_30 ;
T_2 V_1464 ;
T_4 V_1465 = ( F_26 ( V_4 -> V_41 ) ? 1 : 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1462 -> V_1460 = V_771 . V_1460 [ V_1455 ] ;
V_1462 -> V_1459 = V_771 . V_1459 [ V_1455 ] ;
V_1462 -> V_1458 = V_771 . V_1458 [ V_1455 ] ;
V_1462 -> V_1457 = V_771 . V_1457 [ V_1455 ] ;
V_1462 -> V_1456 = V_771 . V_1456 [ V_1455 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1462 -> V_1466 =
( ( V_1462 -> V_1460 << 15 ) | ( V_1462 -> V_1459 << 12 ) |
( V_1462 -> V_1458 << 8 ) |
( V_1462 -> V_1457 << 3 ) | ( V_1462 -> V_1456 ) ) ;
else
V_1462 -> V_1466 =
( ( V_1462 -> V_1459 << 12 ) | ( V_1462 -> V_1458 << 8 ) |
( V_1462 -> V_1457 << 4 ) | ( V_1462 -> V_1456 ) ) ;
V_1462 -> V_1467 [ 0 ] = 0x79 ;
V_1462 -> V_1467 [ 1 ] = 0x79 ;
V_1462 -> V_1467 [ 2 ] = 0x79 ;
V_1462 -> V_1467 [ 3 ] = 0x79 ;
V_1462 -> V_1467 [ 4 ] = 0x79 ;
} else {
V_1464 = ( ( V_771 . V_1457 [ V_1455 ] << 0 ) |
( V_771 . V_1458 [ V_1455 ] << 4 ) |
( V_771 . V_1459 [ V_1455 ] << 8 ) ) ;
V_30 = - 1 ;
for ( V_1463 = 0 ; V_1463 < V_1468 ; V_1463 ++ ) {
if ( V_1469 [ V_1465 ] [ V_1463 ] [ 0 ] ==
V_1464 ) {
V_30 = V_1463 ;
break;
}
}
V_1462 -> V_1459 = V_1469 [ V_1465 ] [ V_1463 ] [ 1 ] ;
V_1462 -> V_1458 = V_1469 [ V_1465 ] [ V_1463 ] [ 2 ] ;
V_1462 -> V_1457 = V_1469 [ V_1465 ] [ V_1463 ] [ 3 ] ;
V_1462 -> V_1466 = ( ( V_1462 -> V_1459 << 7 ) | ( V_1462 -> V_1458 << 4 ) |
( V_1462 -> V_1457 << 2 ) ) ;
V_1462 -> V_1467 [ 0 ] = V_1469 [ V_1465 ] [ V_1463 ] [ 4 ] ;
V_1462 -> V_1467 [ 1 ] = V_1469 [ V_1465 ] [ V_1463 ] [ 5 ] ;
V_1462 -> V_1467 [ 2 ] = V_1469 [ V_1465 ] [ V_1463 ] [ 6 ] ;
V_1462 -> V_1467 [ 3 ] = V_1469 [ V_1465 ] [ V_1463 ] [ 7 ] ;
}
}
static void F_185 ( struct V_3 * V_4 )
{
T_2 V_1470 , V_249 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_249 = 0 ; V_249 <= 1 ; V_249 ++ ) {
V_4 -> V_1471 [ ( V_249 * 11 ) + 0 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_583 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 1 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_587 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 2 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_588 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 3 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_589 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 4 ] = 0 ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 5 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_584 ) ;
if ( V_4 -> V_10 . V_205 != 5 )
V_4 -> V_1471 [ ( V_249 * 11 ) + 6 ] =
F_97 ( V_4 , V_522 , V_582 ,
V_249 ,
V_585 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 7 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 , V_586 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 8 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_590 ) ;
if ( F_26 ( V_4 -> V_41 ) ) {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_583 , 0x0a ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_587 , 0x43 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_588 , 0x55 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_589 , 0x00 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_586 , 0x00 ) ;
if ( V_4 -> V_670 ) {
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_584 , 0x4 ) ;
if ( ! ( V_4 ->
V_789 ) )
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_585 , 0x31 ) ;
else
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_585 , 0x21 ) ;
}
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_590 , 0x00 ) ;
} else {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_583 , 0x06 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_587 , 0x43 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_588 , 0x55 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_589 , 0x00 ) ;
if ( V_4 -> V_10 . V_205 != 5 )
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_585 , 0x00 ) ;
if ( V_4 -> V_670 ) {
F_61 ( V_4 , V_522 , V_582 ,
V_249 , V_584 ,
0x06 ) ;
if ( ! ( V_4 ->
V_789 ) )
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_586 , 0x31 ) ;
else
F_61 ( V_4 , V_522 ,
V_582 , V_249 ,
V_586 , 0x21 ) ;
}
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_590 , 0x00 ) ;
}
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_249 = 0 ; V_249 <= 1 ; V_249 ++ ) {
V_1470 =
( V_249 ==
V_99 ) ? V_563 : V_564 ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 0 ] =
F_52 ( V_4 ,
V_1472 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 1 ] =
F_52 ( V_4 ,
V_1473 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 2 ] =
F_52 ( V_4 ,
V_1474 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 3 ] =
F_52 (
V_4 ,
V_1475 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 4 ] =
F_52 ( V_4 ,
V_1476 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 5 ] =
F_52 ( V_4 ,
V_634 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 6 ] =
F_52 ( V_4 ,
V_1477 | V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 7 ] =
F_52 ( V_4 ,
V_1478 | V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 8 ] =
F_52 ( V_4 ,
V_1479 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 9 ] =
F_52 ( V_4 ,
V_1480 |
V_1470 ) ;
V_4 -> V_1471 [ ( V_249 * 11 ) + 10 ] =
F_52 ( V_4 ,
V_1481 |
V_1470 ) ;
if ( F_26 ( V_4 -> V_41 ) ) {
F_46 ( V_4 ,
V_1472 |
V_1470 , 0x0a ) ;
F_46 ( V_4 ,
V_1473 |
V_1470 , 0x40 ) ;
F_46 ( V_4 ,
V_1474 |
V_1470 , 0x55 ) ;
F_46 ( V_4 ,
V_1475 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1476 |
V_1470 , 0x00 ) ;
if ( F_50 ( V_4 ) ) {
F_46 (
V_4 ,
V_634
| V_1470 , 0x4 ) ;
F_46 ( V_4 ,
V_1477 |
V_1470 , 0x1 ) ;
} else {
F_46 (
V_4 ,
V_634
| V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1477 |
V_1470 , 0x2f ) ;
}
F_46 ( V_4 ,
V_1478 | V_1470 ,
0x00 ) ;
F_46 ( V_4 ,
V_1479 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1480 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1481 |
V_1470 , 0x00 ) ;
} else {
F_46 ( V_4 ,
V_1472 |
V_1470 , 0x06 ) ;
F_46 ( V_4 ,
V_1473 |
V_1470 , 0x40 ) ;
F_46 ( V_4 ,
V_1474 |
V_1470 , 0x55 ) ;
F_46 ( V_4 ,
V_1475 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1476 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1477 | V_1470 ,
0x00 ) ;
if ( F_50 ( V_4 ) ) {
F_46 (
V_4 ,
V_634
| V_1470 , 0x06 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 5 ) )
F_46 (
V_4 ,
V_1478
| V_1470 ,
0x11 ) ;
else
F_46 (
V_4 ,
V_1478
| V_1470 ,
0x1 ) ;
} else {
F_46 (
V_4 ,
V_634
| V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1478 |
V_1470 , 0x20 ) ;
}
F_46 ( V_4 ,
V_1479 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1480 |
V_1470 , 0x00 ) ;
F_46 ( V_4 ,
V_1481 |
V_1470 , 0x00 ) ;
}
}
} else {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 , V_1316 ) ;
F_46 ( V_4 , V_1316 , 0x29 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 , V_1317 ) ;
F_46 ( V_4 , V_1317 , 0x54 ) ;
V_4 -> V_1471 [ 2 ] =
F_52 ( V_4 , V_1318 ) ;
F_46 ( V_4 , V_1318 , 0x29 ) ;
V_4 -> V_1471 [ 3 ] =
F_52 ( V_4 , V_1319 ) ;
F_46 ( V_4 , V_1319 , 0x54 ) ;
V_4 -> V_1471 [ 4 ] =
F_52 ( V_4 , V_1314 ) ;
V_4 -> V_1471 [ 5 ] =
F_52 ( V_4 , V_1315 ) ;
if ( ( F_3 ( V_4 , 0x09 ) & V_289 ) ==
0 ) {
F_46 ( V_4 , V_1314 , 0x04 ) ;
F_46 ( V_4 , V_1315 , 0x04 ) ;
} else {
F_46 ( V_4 , V_1314 , 0x20 ) ;
F_46 ( V_4 , V_1315 , 0x20 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_53 ( V_4 , V_709 , 0x20 ) ;
F_53 ( V_4 , V_710 , 0x20 ) ;
} else {
F_57 ( V_4 , V_709 , 0xdf ) ;
F_57 ( V_4 , V_710 , 0xdf ) ;
}
}
}
static void F_186 ( struct V_3 * V_4 )
{
T_2 V_1470 , V_249 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_249 = 0 ; V_249 <= 1 ; V_249 ++ ) {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_583 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
0 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_587 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
1 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_588 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
2 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_589 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
3 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_584 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
5 ] ) ;
if ( V_4 -> V_10 . V_205 != 5 )
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_585 ,
V_4 -> V_1471
[ ( V_249 * 11 ) + 6 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_586 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
7 ] ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 , V_590 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
8 ] ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_249 = 0 ; V_249 <= 1 ; V_249 ++ ) {
V_1470 = ( V_249 == V_99 ) ?
V_563 : V_564 ;
F_46 ( V_4 ,
V_1472 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
0 ] ) ;
F_46 ( V_4 ,
V_1473 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
1 ] ) ;
F_46 ( V_4 ,
V_1474 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
2 ] ) ;
F_46 ( V_4 , V_1475 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
3 ] ) ;
F_46 ( V_4 ,
V_1476 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
4 ] ) ;
F_46 ( V_4 ,
V_634 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
5 ] ) ;
F_46 ( V_4 , V_1477 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
6 ] ) ;
F_46 ( V_4 , V_1478 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
7 ] ) ;
F_46 ( V_4 ,
V_1479 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
8 ] ) ;
F_46 ( V_4 ,
V_1480 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
9 ] ) ;
F_46 ( V_4 ,
V_1481 | V_1470 ,
V_4 ->
V_1471 [ ( V_249 * 11 ) +
10 ] ) ;
}
} else {
F_46 ( V_4 , V_1316 ,
V_4 -> V_1471 [ 0 ] ) ;
F_46 ( V_4 , V_1317 ,
V_4 -> V_1471 [ 1 ] ) ;
F_46 ( V_4 , V_1318 ,
V_4 -> V_1471 [ 2 ] ) ;
F_46 ( V_4 , V_1319 ,
V_4 -> V_1471 [ 3 ] ) ;
F_46 ( V_4 , V_1314 ,
V_4 -> V_1471 [ 4 ] ) ;
F_46 ( V_4 , V_1315 ,
V_4 -> V_1471 [ 5 ] ) ;
}
}
static void F_187 ( struct V_3 * V_4 )
{
T_2 V_13 , V_598 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_1482 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1482 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_598 = ( ( 0x3 << 8 ) | ( 0x3 << 10 ) ) ;
V_13 = ( 0x2 << 8 ) ;
V_13 |= ( 0x2 << 10 ) ;
F_36 ( V_4 , 0xa6 , V_598 , V_13 ) ;
F_36 ( V_4 , 0xa7 , V_598 , V_13 ) ;
V_13 = F_3 ( V_4 , 0x8f ) ;
V_4 -> V_1482 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0x8f , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1482 [ 3 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
V_4 -> V_1482 [ 4 ] = F_3 ( V_4 , 0x01 ) ;
F_36 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , V_511 , 1 , 3 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 5 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_511 , 1 , 3 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_511 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 6 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_511 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 7 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1482 [ 8 ] = F_3 ( V_4 , 0x92 ) ;
if ( ! ( V_4 -> V_670 ) )
F_89 (
V_4 ,
V_678 ,
1 ,
V_673
|
V_674 ) ;
else
F_89 (
V_4 ,
V_678 ,
0 ,
V_673
|
V_674 ) ;
F_89 ( V_4 ,
V_677 ,
0x2 , V_673 ) ;
F_89 ( V_4 ,
V_677 ,
0x8 , V_674 ) ;
V_4 -> V_1482 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1482 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_36 ( V_4 , ( 0 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_33 (
V_4 , ( 0x1 << 7 ) ,
F_31
( V_4 ,
0 ) , 0 , 0 ,
V_247 ) ;
if ( V_4 -> V_670
&& ! ( V_4 -> V_789 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_84 ( V_4 , V_1483 , 1 << 4 ,
1 << 4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_84 (
V_4 ,
V_1137 ,
1 , 0 ) ;
F_84 (
V_4 ,
V_1143 ,
1 , 0 ) ;
} else {
F_84 (
V_4 ,
V_1484 ,
1 , 0 ) ;
F_84 (
V_4 ,
V_1485 ,
1 , 0 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_33 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 0 ,
V_246 ) ;
}
}
} else {
V_4 -> V_1482 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1482 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_598 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( 0x2 << 12 ) ;
V_13 |= ( 0x2 << 14 ) ;
F_36 ( V_4 , 0xa6 , V_598 , V_13 ) ;
F_36 ( V_4 , 0xa7 , V_598 , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1482 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
F_8 ( V_4 , V_511 , 1 , 2 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 3 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_511 , 1 , 2 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_511 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 4 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_511 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1482 [ 5 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1482 [ 6 ] = F_3 ( V_4 , 0x92 ) ;
V_13 = F_26 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_13 ) ;
F_5 ( V_4 , 0x92 , V_13 ) ;
}
}
static void F_188 ( struct V_3 * V_4 )
{
T_2 V_598 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xa6 , V_4 -> V_1482 [ 0 ] ) ;
F_5 ( V_4 , 0xa7 , V_4 -> V_1482 [ 1 ] ) ;
F_5 ( V_4 , 0x8f , V_4 -> V_1482 [ 2 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1482 [ 3 ] ) ;
F_5 ( V_4 , 0x01 , V_4 -> V_1482 [ 4 ] ) ;
F_6 ( V_4 , V_511 , 1 , 3 , 16 ,
& V_4 -> V_1482 [ 5 ] ) ;
F_6 ( V_4 , V_511 , 1 , 19 , 16 ,
& V_4 -> V_1482 [ 6 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1482 [ 7 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1482 [ 8 ] ) ;
F_5 ( V_4 , 0x297 , V_4 -> V_1482 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1482 [ 10 ] ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_33 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_247 ) ;
F_128 ( V_4 ) ;
if ( V_4 -> V_670
&& ! ( V_4 -> V_789 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_84 (
V_4 ,
V_1137 ,
1 , 1 ) ;
F_84 (
V_4 ,
V_1143 ,
1 , 1 ) ;
} else {
F_84 (
V_4 ,
V_1484 ,
1 , 1 ) ;
F_84 (
V_4 ,
V_1485 ,
1 , 1 ) ;
}
F_84 ( V_4 , V_1483 , 1 << 4 ,
0 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_33 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 1 ,
V_246 ) ;
}
}
} else {
V_598 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
F_36 ( V_4 , 0xa6 , V_598 , V_4 -> V_1482 [ 0 ] ) ;
F_36 ( V_4 , 0xa7 , V_598 , V_4 -> V_1482 [ 1 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1482 [ 2 ] ) ;
F_6 ( V_4 , V_511 , 1 , 2 , 16 ,
& V_4 -> V_1482 [ 3 ] ) ;
F_6 ( V_4 , V_511 , 1 , 18 , 16 ,
& V_4 -> V_1482 [ 4 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1482 [ 5 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1482 [ 6 ] ) ;
}
}
void
F_93 ( struct V_3 * V_4 , T_5 * V_1486 , T_4 V_1421 )
{
T_2 V_1487 ;
T_5 V_1488 , V_1489 [ 2 ] ;
T_5 V_629 [ 2 ] ;
T_5 V_600 [ 4 ] ;
T_5 V_1490 [ 2 ] ;
T_4 V_1491 ;
V_1487 = F_3 ( V_4 , 0x1e9 ) ;
V_1488 = ( T_5 ) ( V_1487 & 0x3f ) ;
V_629 [ 0 ] = ( V_1488 <= 31 ) ? V_1488 : ( V_1488 - 64 ) ;
V_1488 = ( T_5 ) ( ( V_1487 >> 8 ) & 0x3f ) ;
V_629 [ 1 ] = ( V_1488 <= 31 ) ? V_1488 : ( V_1488 - 64 ) ;
V_1491 =
F_26 ( V_4 -> V_41 ) ?
( T_4 ) V_1251 : ( T_4 ) V_602 ;
F_72 ( V_4 , V_1491 , V_600 , V_1421 ) ;
V_1490 [ 0 ] = V_600 [ 0 ] / ( ( T_5 ) V_1421 ) ;
V_1490 [ 1 ] = V_600 [ 2 ] / ( ( T_5 ) V_1421 ) ;
V_1489 [ 0 ] = V_629 [ 0 ] - V_1490 [ 0 ] + 64 ;
V_1489 [ 1 ] = V_629 [ 1 ] - V_1490 [ 1 ] + 64 ;
if ( V_1489 [ 0 ] < 0 )
V_1489 [ 0 ] = 0 ;
else if ( V_1489 [ 0 ] > 63 )
V_1489 [ 0 ] = 63 ;
if ( V_1489 [ 1 ] < 0 )
V_1489 [ 1 ] = 0 ;
else if ( V_1489 [ 1 ] > 63 )
V_1489 [ 1 ] = 63 ;
F_8 ( V_4 , V_637 , 1 ,
( T_1 ) V_1489 [ 0 ] , 32 , & V_1486 [ 0 ] ) ;
F_8 ( V_4 , V_638 , 1 ,
( T_1 ) V_1489 [ 1 ] , 32 , & V_1486 [ 1 ] ) ;
}
static void F_189 ( struct V_3 * V_4 , T_2 V_249 )
{
int V_191 ;
T_1 V_1492 ;
T_2 V_1493 ;
T_2 V_1494 ;
struct V_1495 V_1496 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 25 , 1 } , { 25 , 2 } , { 25 , 3 } , { 25 , 4 } , { 25 , 5 } ,
{ 25 , 6 } , { 25 , 7 } , { 35 , 7 } , { 50 , 7 } , { 71 , 7 } , { 100 , 7 }
} ;
struct V_1495 V_1497 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 35 , 0 } , { 50 , 0 } , { 71 , 0 } , { 100 , 0 } , { 100 , 1 } ,
{ 100 , 2 } , { 100 , 3 } , { 100 , 4 } , { 100 , 5 } , { 100 , 6 } , { 100 , 7 }
} ;
V_1493 = ( V_249 == V_99 ) ?
( ( V_4 -> V_671 >> 8 ) & 0xff ) :
( V_4 -> V_671 & 0xff ) ;
for ( V_191 = 0 ; V_191 < 18 ; V_191 ++ ) {
V_1492 = V_1496 [ V_191 ] . V_1498 * V_1493 ;
V_1492 /= 100 ;
V_1494 =
( ( V_1492 & 0xff ) << 8 ) | V_1496 [ V_191 ] . V_1499 ;
F_6 ( V_4 , V_721 , 1 , V_191 , 16 ,
& V_1494 ) ;
V_1492 = V_1497 [ V_191 ] . V_1498 * V_1493 ;
V_1492 /= 100 ;
V_1494 =
( ( V_1492 & 0xff ) << 8 ) | V_1497 [ V_191 ] . V_1499 ;
F_6 ( V_4 , V_721 , 1 , V_191 + 32 ,
16 , & V_1494 ) ;
}
}
static T_4 F_190 ( struct V_3 * V_4 , T_4 V_249 )
{
T_2 V_1500 ;
V_1500 = F_3 ( V_4 , ( ( V_249 == V_99 ) ? 0x1ed : 0x1ee ) ) ;
V_1500 = ( V_1500 & ( 0x7f << 8 ) ) >> 8 ;
return ( T_4 ) V_1500 ;
}
static void
F_191 ( struct V_3 * V_4 , T_4 V_1501 , T_4 V_1502 )
{
F_36 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , V_1501 ) ;
if ( F_80 ( V_4 -> V_10 . V_11 , 1 ) )
F_36 ( V_4 , 0x222 , ( 0xff << 0 ) , V_1502 ) ;
}
static T_2 F_192 ( struct V_3 * V_4 )
{
T_2 V_684 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_684 ) ;
return V_684 ;
}
static void F_193 ( struct V_3 * V_4 , T_4 V_1503 , T_4 V_1504 )
{
T_2 V_684 = ( T_2 ) ( ( V_1503 << 8 ) | V_1504 ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_684 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_684 ) ;
}
static void
F_194 ( struct V_3 * V_4 ,
struct V_1505 * V_1506 , T_4 V_249 )
{
T_5 V_1507 ;
T_4 V_1508 ;
T_2 V_1509 = 0 ;
V_1508 = V_249 ^ 0x1 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_22 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_33 (
V_4 , ( 0x1 << 7 ) ,
F_31
( V_4 ,
0 ) , 0 , 0 ,
V_247 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 == 5 )
V_1509 = ( V_249 == 0 ) ? 0x20 : 0x00 ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
V_1509 = 0x00 ;
else if ( ( V_4 -> V_10 . V_205 <= 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) )
V_1509 = 0x00 ;
} else {
if ( ( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
V_1509 = 0x50 ;
else if ( ( V_4 -> V_10 . V_205 == 3 )
|| ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
V_1509 = 0x0 ;
}
F_33 ( V_4 , ( 0x1 << 11 ) ,
V_1509 , ( 1 << V_249 ) , 0 ,
V_246 ) ;
F_167 (
V_4 ,
V_1234 ,
1 , ( 1 << V_249 ) , 0 ) ;
F_167 (
V_4 ,
V_1234 ,
0 , ( 1 << V_1508 ) , 0 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 2 ) , 1 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 0 ) , 0 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 1 ) , 1 ,
( 1 << V_249 ) , 0 ,
V_248 ) ;
F_33 ( V_4 , ( 0x1 << 8 ) , 0 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 9 ) , 1 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 10 ) , 0 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) , 1 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 5 ) ,
0 , ( 1 << V_249 ) , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 4 ) , 0 ,
( 1 << V_249 ) , 0 ,
V_247 ) ;
V_1506 -> V_1510 [ V_249 ] = F_3 ( V_4 , ( V_249 == V_99 ) ?
0xa6 : 0xa7 ) ;
V_1506 -> V_1511 [ V_249 ] =
F_3 ( V_4 , ( V_249 == V_99 ) ? 0x8f : 0xa5 ) ;
V_1506 -> V_1510 [ V_1508 ] =
F_3 ( V_4 , ( V_249 == V_99 ) ? 0xa7 : 0xa6 ) ;
V_1506 -> V_1511 [ V_1508 ] =
F_3 ( V_4 , ( V_249 == V_99 ) ? 0xa5 : 0x8f ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0x8f :
0xa5 ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0xa7 : 0xa6 ) ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0xa5 :
0x8f ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1506 -> V_1512 [ V_249 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_1513 ) ;
V_1506 -> V_1514 [ V_249 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_1515 ) ;
V_1506 -> V_1512 [ V_1508 ] =
F_97 ( V_4 , V_522 , V_582 , V_1508 ,
V_1513 ) ;
V_1506 -> V_1514 [ V_1508 ] =
F_97 ( V_4 , V_522 , V_582 , V_1508 ,
V_1515 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1513 , 0xc ) ;
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1515 , 0xf0 ) ;
else if ( V_4 -> V_10 . V_205 == 5 )
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1515 ,
( V_249 == 0 ) ? 0xf7 : 0xf2 ) ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1515 , 0xf0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_1508 ,
V_1513 , 0x0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_1508 ,
V_1515 , 0xff ) ;
} else {
V_1506 -> V_1512 [ V_249 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_1516 ) ;
V_1506 -> V_1514 [ V_249 ] =
F_97 ( V_4 , V_522 , V_582 , V_249 ,
V_1517 ) ;
V_1506 -> V_1512 [ V_1508 ] =
F_97 ( V_4 , V_522 , V_582 , V_1508 ,
V_1516 ) ;
V_1506 -> V_1514 [ V_1508 ] =
F_97 ( V_4 , V_522 , V_582 , V_1508 ,
V_1517 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1516 , 0xc ) ;
if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1517 , 0xf4 ) ;
else
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1517 , 0xf0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_1508 ,
V_1516 , 0x0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_1508 ,
V_1517 , 0xff ) ;
}
V_1507 = 4000 ;
F_71 ( V_4 , V_1507 , 181 , 0 , 0 , false ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1518 ) << 0 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_36 ( V_4 , ( V_1508 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1519 ) << 0 ) ;
F_36 ( V_4 , ( V_1508 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 3 ) , 1 , 0 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 0 ) ;
F_64 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 0 ) ;
V_1506 -> V_1510 [ V_249 ] = F_3 ( V_4 , ( V_249 == V_99 ) ?
0xa6 : 0xa7 ) ;
V_1506 -> V_1511 [ V_249 ] =
F_3 ( V_4 , ( V_249 == V_99 ) ? 0x8f : 0xa5 ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0x8f :
0xa5 ) ,
( 0x1 << 0 ) |
( 0x1 << 1 ) |
( 0x1 << 2 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ;
V_1506 -> V_1520 [ V_249 ] =
F_195 ( V_4 , V_591 , V_1521 , V_249 , V_1522 ) ;
F_63 ( V_4 , V_591 , V_1521 , V_249 , V_1522 , 0x2b ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1506 -> V_1523 [ V_249 ] =
F_195 ( V_4 , V_591 , V_1521 , V_249 ,
V_1524 ) ;
V_1506 -> V_1525 [ V_249 ] =
F_195 ( V_4 , V_591 , V_582 , V_249 ,
V_1526 ) ;
F_63 ( V_4 , V_591 , V_1521 , V_249 , V_1524 ,
0x03 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1526 , 0x04 ) ;
} else {
V_1506 -> V_1523 [ V_249 ] =
F_195 ( V_4 , V_591 , V_1521 , V_249 ,
V_1527 ) ;
V_1506 -> V_1525 [ V_249 ] =
F_195 ( V_4 , V_591 , V_582 , V_249 ,
V_1528 ) ;
F_63 ( V_4 , V_591 , V_1521 , V_249 , V_1527 ,
0x03 ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1528 , 0x04 ) ;
}
V_1507 = 4000 ;
F_71 ( V_4 , V_1507 , 181 , 0 , 0 , false ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_36 ( V_4 , ( V_1508 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_64 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
}
}
static void
F_196 ( struct V_3 * V_4 ,
struct V_1505 * V_1506 )
{
T_4 V_249 ;
F_70 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1513 , 0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1515 ,
V_1506 -> V_1514 [ V_249 ] ) ;
} else {
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1516 , 0 ) ;
F_61 ( V_4 , V_522 , V_582 , V_249 ,
V_1517 ,
V_1506 -> V_1514 [ V_249 ] ) ;
}
}
if ( ( V_4 -> V_10 . V_205 == 4 ) || ( V_4 -> V_10 . V_205 == 6 ) )
F_33 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_246 ) ;
else
F_33 (
V_4 , ( 0x1 << 2 ) ,
0 , 0x3 , 1 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 1 ) ,
0 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_33 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ,
V_248 ) ;
F_33 ( V_4 , ( 0x1 << 11 ) , 1 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 11 ) , 0 , 0x3 , 1 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 1 ,
V_248 ) ;
F_33 ( V_4 , ( 0x1 << 8 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 9 ) , 1 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 5 ) , 0 , 0x3 , 1 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 4 ) , 0 , 0x3 , 1 ,
V_247 ) ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
F_5 ( V_4 , ( V_249 == V_99 ) ?
0xa6 : 0xa7 , V_1506 -> V_1510 [ V_249 ] ) ;
F_5 ( V_4 , ( V_249 == V_99 ) ? 0x8f :
0xa5 , V_1506 -> V_1511 [ V_249 ] ) ;
}
F_193 ( V_4 , ( V_1506 -> V_1529 >> 8 ) & 0xff ,
( V_1506 -> V_1529 & 0xff ) ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_33 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_247 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_64 ( V_4 , ( 0x1 << 13 ) , 0 , 0x3 , 1 ) ;
F_64 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ) ;
F_64 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ) ;
F_64 ( V_4 , ( 0x1 << 1 ) , 0 , 0x3 , 1 ) ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
F_63 ( V_4 , V_591 , V_1521 , V_249 , V_1522 ,
V_1506 -> V_1520 [ V_249 ] ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_591 , V_1521 , V_249 ,
V_1524 , V_1506 -> V_1523 [ V_249 ] ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1526 ,
V_1506 -> V_1525 [ V_249 ] ) ;
} else {
F_63 ( V_4 , V_591 , V_1521 , V_249 ,
V_1527 , V_1506 -> V_1523 [ V_249 ] ) ;
F_63 ( V_4 , V_591 , V_582 , V_249 ,
V_1528 ,
V_1506 -> V_1525 [ V_249 ] ) ;
}
F_5 ( V_4 , ( V_249 == V_99 ) ?
0xa6 : 0xa7 , V_1506 -> V_1510 [ V_249 ] ) ;
F_5 ( V_4 , ( V_249 == V_99 ) ? 0x8f :
0xa5 , V_1506 -> V_1511 [ V_249 ] ) ;
}
F_193 ( V_4 , ( V_1506 -> V_1529 >> 8 ) & 0xff ,
( V_1506 -> V_1529 & 0xff ) ) ;
F_64 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ) ;
}
}
static void
F_197 ( struct V_3 * V_4 , T_4 V_249 , T_1 V_1530 , T_1 V_1531 ,
T_1 V_1532 )
{
T_1 * V_1533 , * V_1534 , * V_1535 , V_1536 ;
V_1536 = V_1532 - V_1531 + 1 ;
V_1533 = F_178 ( 2 * sizeof( T_1 ) * V_1537 , V_1424 ) ;
if ( NULL == V_1533 )
return;
V_1534 = V_1533 ;
V_1535 = V_1533 + V_1537 ;
F_8 ( V_4 ,
( V_249 ==
V_99 ? V_1538 :
V_1539 ) ,
V_1537 , 0 , 32 , V_1534 ) ;
do {
T_1 V_1540 , V_1541 ;
T_5 V_1542 , V_1543 , V_1544 , V_1545 , V_1546 ;
V_1540 = V_1532 - F_175 ( V_1532 , ( V_1530 >> 1 ) ) ;
V_1541 = F_198 ( T_1 , V_1537 - 1 ,
V_1532 + ( V_1530 >> 1 ) ) ;
V_1542 = V_1541 - V_1540 + 1 ;
V_1545 = 0 ;
V_1546 = 0 ;
do {
F_199 ( V_1534 [ V_1541 ] , & V_1543 ,
& V_1544 ) ;
V_1545 += V_1543 ;
V_1546 += V_1544 ;
} while ( V_1541 -- != V_1540 );
V_1545 /= V_1542 ;
V_1546 /= V_1542 ;
V_1535 [ V_1532 ] = ( ( T_1 ) V_1546 << 13 ) | ( ( T_1 ) V_1545 & 0x1fff ) ;
} while ( V_1532 -- != V_1531 );
F_6 ( V_4 ,
( V_249 ==
V_99 ) ? V_1538 :
V_1539 , V_1536 , V_1531 , 32 , V_1535 ) ;
F_179 ( V_1533 ) ;
}
static void
F_200 ( struct V_3 * V_4 , struct V_1547 * V_1548 ,
enum V_1549 V_1550 , T_4 V_249 )
{
T_2 V_1540 , V_1541 , V_1542 ;
T_2 V_1543 , V_1544 ;
bool V_1545 ;
T_4 V_1546 , V_1551 [ 2 ] ;
T_1 V_1552 = 0 ;
struct V_770 V_1553 ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
return;
V_1546 = ( V_249 == V_99 ) ? 1 : 0 ;
V_1545 = ( ( V_1550 == V_1554 )
|| ( V_1550 == V_1555 ) ) ? true : false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1553 = F_123 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
V_1544 = ( ( V_1553 . V_1460 [ V_249 ] << 15 ) |
( V_1553 . V_1459 [ V_249 ] << 12 ) |
( V_1553 . V_1458 [ V_249 ] << 8 ) |
( V_1548 -> V_1556 . V_1457 [ V_249 ] << 3 ) |
( V_1553 . V_1456 [ V_249 ] ) ) ;
else
V_1544 = ( ( V_1553 . V_1460 [ V_249 ] << 15 ) |
( V_1553 . V_1459 [ V_249 ] << 12 ) |
( V_1548 -> V_1556 . V_1458 [ V_249 ] << 8 ) |
( V_1553 . V_1457 [ V_249 ] << 3 ) | ( V_1553 . V_1456 [ V_249 ] ) ) ;
F_167 (
V_4 ,
V_1236 ,
V_1544 , ( 1 << V_249 ) , 0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_205 <= 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) )
V_1551 [ V_249 ] = ( V_4 -> V_220 == V_221 ) ?
60 : 79 ;
else
V_1551 [ V_249 ] = ( V_4 -> V_220 == V_221 ) ?
45 : 64 ;
} else {
V_1551 [ V_249 ] = ( V_4 -> V_220 == V_221 ) ? 75 : 107 ;
}
V_1551 [ V_1546 ] = 0 ;
F_193 ( V_4 , V_1551 [ 0 ] , V_1551 [ 1 ] ) ;
V_1541 = 63 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_205 == 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) ) {
V_1540 = 30 ;
V_1542 = 30 ;
} else {
V_1540 = 25 ;
V_1542 = 25 ;
}
} else {
if ( ( V_4 -> V_10 . V_205 == 5 )
|| ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
V_1540 = 25 ;
V_1542 = 25 ;
} else {
V_1540 = 35 ;
V_1542 = 35 ;
}
}
if ( V_1550 == V_1554 ) {
if ( ( V_4 -> V_10 . V_205 == 5 )
&& ( F_12 ( V_4 -> V_41 ) ) )
V_1540 = 55 ;
else if ( ( ( V_4 -> V_10 . V_205 == 7 ) &&
( F_12 ( V_4 -> V_41 ) ) ) ||
( ( V_4 -> V_10 . V_205 == 8 ) &&
( F_12 ( V_4 -> V_41 ) ) ) )
V_1540 = 60 ;
else
V_1540 = 63 ;
} else if ( ( V_1550 != V_1557 ) && ( V_1550 != V_1555 ) ) {
V_1540 = 35 ;
V_1542 = 35 ;
}
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_36 ( V_4 , ( V_1546 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_36 ( V_4 , ( V_1546 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x100 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 11 ) << 4 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 11 ) << 8 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
F_36 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1542 ) << 0 ) ;
F_36 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1540 ) << 0 ) ;
F_36 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1541 ) << 8 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) ,
1 , ( ( V_249 == 0 ) ? 1 : 2 ) , 0 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) ,
0 , ( ( V_249 == 0 ) ? 2 : 1 ) , 0 ,
V_246 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_91 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_33 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_246 ) ;
F_6 ( V_4 ,
( V_249 ==
V_99 ) ? V_1538
: V_1539 , 1 , V_1542 ,
32 , & V_1552 ) ;
if ( V_1550 != V_1554 ) {
if ( F_26 ( V_4 -> V_41 ) )
F_197 ( V_4 , V_249 , 5 , 0 , 35 ) ;
}
F_167 (
V_4 ,
V_1236 ,
V_1544 , ( 1 << V_249 ) , 1 ) ;
} else {
if ( V_1548 ) {
if ( V_1548 -> V_1558 ) {
V_1543 = 15 - ( ( V_1548 -> V_191 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) &&
V_4 -> V_61 -> V_645 == V_646 ) {
V_1544 = 0x10f7 | ( V_1543 << 8 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_1544 = 0x00f7 | ( V_1543 << 8 ) ;
} else if ( F_22 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_1544 = 0x10f7 | ( V_1543 << 8 ) ;
} else {
V_1544 = 0x50f7 | ( V_1543 << 8 ) ;
}
} else {
V_1544 = 0x70f7 | ( V_1543 << 8 ) ;
}
F_64 ( V_4 ,
( 0x1 << 13 ) ,
V_1544 ,
( 1 << V_249 ) , 0 ) ;
} else {
F_64 ( V_4 ,
( 0x1 << 13 ) ,
0x5bf7 ,
( 1 << V_249 ) , 0 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) )
V_1551 [ V_249 ] = ( V_4 -> V_220 == V_221 ) ? 45 : 64 ;
else
V_1551 [ V_249 ] = ( V_4 -> V_220 == V_221 ) ? 75 : 107 ;
V_1551 [ V_1546 ] = 0 ;
F_193 ( V_4 , V_1551 [ 0 ] , V_1551 [ 1 ] ) ;
V_1541 = 63 ;
if ( V_1550 == V_1557 ) {
V_1540 = 25 ;
V_1542 = 25 ;
} else if ( V_1550 == V_1555 ) {
V_1540 = 25 ;
V_1542 = 25 ;
} else if ( V_1550 == V_1554 ) {
V_1540 = 63 ;
V_1542 = 25 ;
} else {
V_1540 = 25 ;
V_1542 = 25 ;
}
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_36 ( V_4 , ( V_1546 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_36 ( V_4 , ( V_1546 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x20 ) ;
F_5 ( V_4 , 0x2a2 , 0x60 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0xf << 4 ) , ( 9 ) << 4 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0xf << 8 ) , ( 9 ) << 8 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0xf << 0 ) , ( 0x2 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
} else {
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 1 ) << 11 ) ;
F_36 ( V_4 , ( V_1546 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x600 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 0 ) << 4 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 0 ) << 8 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_36 ( V_4 , 0x2a0 , ( 0x3f << 8 ) , ( 0x20 ) << 8 ) ;
}
F_36 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1542 ) << 0 ) ;
F_36 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1540 ) << 0 ) ;
F_36 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1541 ) << 8 ) ;
F_64 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 0 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_91 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_64 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
F_6 ( V_4 ,
( V_249 ==
V_99 ) ? V_1538
: V_1539 , 1 , V_1542 ,
32 , & V_1552 ) ;
if ( V_1550 != V_1554 )
F_197 ( V_4 , V_249 , 5 , 0 , 40 ) ;
}
}
static T_4 F_201 ( struct V_3 * V_4 , T_4 V_1559 , T_4 V_249 )
{
int V_1540 ;
int V_1541 ;
bool V_1542 ;
struct V_1547 V_1543 ;
bool V_1544 = false ;
bool V_1545 = true ;
T_5 V_1546 , V_1552 ;
T_1 V_1553 ;
int V_1560 ;
bool V_1561 = false ;
int V_1562 ;
T_4 V_1563 = 0 ;
T_4 V_1564 ;
T_4 * V_1565 = NULL ;
V_1543 . V_1558 = true ;
V_1562 = V_1559 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1541 = 20 ;
V_1540 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 == 5 ) {
V_1565 = V_1566 ;
V_1563 =
F_51 ( V_1566 ) - 1 ;
} else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
V_1565 = V_1567 ;
V_1563 =
F_51 ( V_1567 ) - 1 ;
} else {
V_1565 = V_1568 ;
V_1563 = F_51 ( V_1568 ) -
1 ;
}
} else {
V_1565 = V_1569 ;
V_1563 = F_51 ( V_1569 ) - 1 ;
}
V_1564 = 0 ;
for ( V_1560 = 0 ; V_1560 < V_1541 ; V_1560 ++ ) {
if ( F_12 ( V_4 -> V_41 ) )
V_1543 . V_1556 . V_1457 [ V_249 ] =
( T_2 ) V_1565 [ V_1562 ] ;
else
V_1543 . V_1556 . V_1458 [ V_249 ] =
( T_2 ) V_1565 [ V_1562 ] ;
F_200 ( V_4 , & V_1543 , V_1554 , V_249 ) ;
F_8 ( V_4 ,
( V_249 ==
V_99 ?
V_1538 :
V_1539 ) , 1 ,
63 , 32 , & V_1553 ) ;
F_199 ( V_1553 , & V_1546 , & V_1552 ) ;
V_1542 = ( ( V_1546 == 4095 ) || ( V_1546 == - 4096 ) ||
( V_1552 == 4095 ) || ( V_1552 == - 4096 ) ) ;
if ( ! V_1545 && ( V_1542 != V_1544 ) ) {
if ( ! V_1542 )
V_1562 -= ( T_4 ) V_1540 ;
V_1561 = true ;
break;
}
if ( V_1542 )
V_1562 += ( T_4 ) V_1540 ;
else
V_1562 -= ( T_4 ) V_1540 ;
if ( ( V_1562 < V_1564 ) || ( V_1562 > V_1563 ) ) {
if ( V_1562 < V_1564 )
V_1562 = V_1564 ;
else
V_1562 = V_1563 ;
V_1561 = true ;
break;
}
V_1545 = false ;
V_1544 = V_1542 ;
}
} else {
V_1541 = 10 ;
V_1540 = 8 ;
for ( V_1560 = 0 ; V_1560 < V_1541 ; V_1560 ++ ) {
V_1543 . V_191 = ( T_4 ) V_1562 ;
F_200 ( V_4 , & V_1543 , V_1554 , V_249 ) ;
F_8 ( V_4 ,
( V_249 ==
V_99 ?
V_1538 :
V_1539 ) , 1 ,
63 , 32 , & V_1553 ) ;
F_199 ( V_1553 , & V_1546 , & V_1552 ) ;
V_1542 = ( ( V_1546 == 4095 ) || ( V_1546 == - 4096 ) ||
( V_1552 == 4095 ) || ( V_1552 == - 4096 ) ) ;
if ( ! V_1545 && ( V_1542 != V_1544 ) ) {
if ( ! V_1542 )
V_1562 -= ( T_4 ) V_1540 ;
V_1561 = true ;
break;
}
if ( V_1542 )
V_1562 += ( T_4 ) V_1540 ;
else
V_1562 -= ( T_4 ) V_1540 ;
if ( ( V_1562 < 0 ) || ( V_1562 > 127 ) ) {
if ( V_1562 < 0 )
V_1562 = 0 ;
else
V_1562 = 127 ;
V_1561 = true ;
break;
}
V_1545 = false ;
V_1544 = V_1542 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return ( T_4 ) V_1565 [ V_1562 ] ;
else
return ( T_4 ) V_1562 ;
}
static void F_202 ( struct V_3 * V_4 , bool V_1570 )
{
struct V_1547 V_1571 [ 2 ] ;
struct V_1505 V_1572 ;
bool V_1573 ;
T_4 V_1574 ;
T_4 V_1575 ;
T_6 V_1576 , V_1577 , V_1578 ;
T_2 V_1579 ;
T_6 V_1580 , V_1581 , V_1582 ;
V_1581 = 0 ;
V_1582 = 0 ;
V_1577 = 0 ;
V_1578 = 0 ;
V_1576 = 0 ;
if ( V_4 -> V_1583 == 1 )
return;
V_1573 = ( 0 == ( F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) &
V_830 ) ) ;
if ( ! V_1573 )
F_129 ( V_4 -> V_61 -> V_567 ) ;
F_30 ( V_4 , true ) ;
V_4 -> V_1584 = false ;
for ( V_1575 = 0 ; V_1575 < V_4 -> V_10 . V_189 ; V_1575 ++ )
V_4 -> V_1585 [ V_1575 ] =
F_190 ( V_4 , V_1575 ) ;
V_4 -> V_1586 = V_4 -> V_61 -> V_1587 ;
V_4 -> V_1588 ++ ;
V_1574 = V_4 -> V_63 ;
F_117 ( V_4 , V_66 ) ;
F_6 ( V_4 , V_1589 , 64 , 0 , 32 ,
V_1590 ) ;
F_6 ( V_4 , V_1591 , 64 , 0 , 32 ,
V_1590 ) ;
V_1579 = F_3 ( V_4 , 0x01 ) ;
F_36 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
for ( V_1575 = 0 ; V_1575 < V_4 -> V_10 . V_189 ; V_1575 ++ ) {
T_5 V_168 , V_13 = 0 ;
for ( V_168 = 0 ; V_168 < 64 ; V_168 ++ )
F_6 ( V_4 ,
( ( V_1575 ==
V_99 ) ?
V_1538 :
V_1539 ) , 1 ,
V_168 , 32 , & V_13 ) ;
}
F_28 ( V_4 ) ;
V_1572 . V_1529 = F_192 ( V_4 ) ;
for ( V_1575 = 0 ; V_1575 < V_4 -> V_10 . V_189 ; V_1575 ++ ) {
F_194 ( V_4 , & V_1572 , V_1575 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_205 == 3 )
|| ( V_4 -> V_10 . V_205 == 4 )
|| ( V_4 -> V_10 . V_205 == 6 ) ) {
V_4 -> V_1592 [ V_1575 ] =
23 ;
} else if ( V_4 -> V_10 . V_205 == 5 ) {
V_4 -> V_1592 [ V_1575 ] =
0 ;
V_4 -> V_1592 [ V_1575 ] =
F_201 (
V_4 ,
V_4 ->
V_1592
[ V_1575 ] ,
V_1575 ) ;
} else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) ) {
V_4 -> V_1592 [ V_1575 ] =
0 ;
V_4 -> V_1592 [ V_1575 ] =
F_201 (
V_4 ,
V_4 ->
V_1592
[ V_1575 ] ,
V_1575 ) ;
}
V_1571 [ V_1575 ] . V_1556 . V_1457 [ V_1575 ] =
V_4 -> V_1592 [ V_1575 ] ;
} else {
V_4 -> V_1592 [ V_1575 ] = 0 ;
V_4 -> V_1592 [ V_1575 ] =
F_201 (
V_4 ,
V_4 ->
V_1592
[ V_1575 ] , V_1575 ) ;
V_1571 [ V_1575 ] . V_1556 . V_1458 [ V_1575 ] =
V_4 -> V_1592 [ V_1575 ] ;
}
} else {
V_1571 [ V_1575 ] . V_1558 = true ;
V_1571 [ V_1575 ] . V_191 = 16 ;
V_1571 [ V_1575 ] . V_191 =
F_201 ( V_4 , V_1571 [ V_1575 ] . V_191 ,
V_1575 ) ;
V_4 -> V_1592 [ V_1575 ] =
15 - ( ( V_1571 [ V_1575 ] . V_191 ) >> 3 ) ;
}
switch ( V_4 -> V_1593 ) {
case 0 :
F_200 ( V_4 , & V_1571 [ V_1575 ] , V_1557 , V_1575 ) ;
break;
case 1 :
F_200 ( V_4 , & V_1571 [ V_1575 ] , V_1555 , V_1575 ) ;
break;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_196 ( V_4 , & V_1572 ) ;
}
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) )
F_196 ( V_4 , & V_1572 ) ;
for ( V_1575 = 0 ; V_1575 < V_4 -> V_10 . V_189 ; V_1575 ++ ) {
int V_1594 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 == 3 )
V_1594 = - 2 ;
else if ( V_4 -> V_10 . V_205 == 5 )
V_1594 = 3 ;
else
V_1594 = - 1 ;
} else {
V_1594 = 2 ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
V_1578 = V_1571 [ V_1575 ] . V_1556 . V_1457 [ V_1575 ] ;
V_1580 = 0 ;
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) ) {
V_1582 = - (
V_206
[ V_1578 ] + 1 ) / 2 ;
V_1580 = - 1 ;
} else if ( V_4 -> V_10 . V_205 == 5 ) {
V_1582 = - (
V_207
[ V_1578 ] + 1 ) / 2 ;
} else if ( ( V_4 -> V_10 . V_205 == 7 ) ||
( V_4 -> V_10 . V_205 == 8 ) ) {
V_1582 = - (
V_208
[ V_1578 ] + 1 ) / 2 ;
}
} else {
V_1577 = V_1571 [ V_1575 ] . V_1556 . V_1458 [ V_1575 ] ;
if ( ( V_4 -> V_10 . V_205 == 3 ) ||
( V_4 -> V_10 . V_205 == 4 ) ||
( V_4 -> V_10 . V_205 == 6 ) )
V_1581 =
- ( V_209
[ V_1577 ]
+ 1 ) / 2 ;
else if ( ( V_4 -> V_10 . V_205 == 7 )
|| ( V_4 -> V_10 . V_205 == 8 ) )
V_1581 = - (
V_210
[ V_1577 ] + 1 ) / 2 ;
V_1580 = - 9 ;
}
if ( F_12 ( V_4 -> V_41 ) )
V_1576 =
- 60 + 27 + V_1594 + V_1582 +
V_1580 ;
else
V_1576 =
- 60 + 27 + V_1594 + V_1581 +
V_1580 ;
F_36 ( V_4 , ( V_1575 == V_99 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1576 ) << 7 ) ;
V_4 -> V_791 [ V_1575 ] = V_1576 ;
} else {
if ( F_21 ( V_4 -> V_10 . V_11 , 5 ) )
V_1594 = 4 ;
else
V_1594 = 2 ;
V_1577 = 15 - ( ( V_1571 [ V_1575 ] . V_191 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1581 =
- ( V_804 [
V_1577 ] +
1 ) / 2 ;
V_1580 = 0 ;
} else {
V_1581 =
- ( V_805 [
V_1577 ] +
1 ) / 2 ;
V_1580 = - 9 ;
}
V_1576 = - 60 + 27 + V_1594 + V_1581 + V_1580 ;
F_36 ( V_4 , ( V_1575 == V_99 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1576 ) << 7 ) ;
V_4 -> V_791 [ V_1575 ] = V_1576 ;
}
}
F_36 ( V_4 , ( 0 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1518 ) << 0 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1518 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_36 ( V_4 , ( 0 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_36 ( V_4 , ( 0 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
}
V_4 -> V_1595 = V_1518 ;
F_5 ( V_4 , 0x01 , V_1579 ) ;
F_25 ( V_4 ) ;
F_117 ( V_4 , V_1574 ) ;
if ( V_1574 == V_66 ) {
F_86 ( V_4 , ( 1 << 0 ) ,
( T_7 ) ( V_4 -> V_190 [ 0 ] .
V_811 ) , false ) ;
F_86 ( V_4 , ( 1 << 1 ) ,
( T_7 ) ( V_4 -> V_190 [ 1 ] .
V_811 ) , false ) ;
}
F_30 ( V_4 , false ) ;
if ( ! V_1573 )
F_130 ( V_4 -> V_61 -> V_567 ) ;
}
void F_203 ( struct V_3 * V_4 , T_4 V_1596 )
{
struct V_770 V_771 ;
T_4 V_772 ;
bool V_1597 = true ;
bool V_1598 = false ;
bool V_1599 ;
if ( F_69 ( V_4 ) )
return;
if ( V_1596 == V_1600 )
V_1597 = ( V_4 -> V_41 != V_4 -> V_1601 ) ;
else if ( V_1596 == V_1602 )
V_1597 = false ;
if ( V_4 -> V_1603 != V_1600 )
V_1597 =
( V_4 -> V_1603 ==
V_1604 ) ? true : false ;
if ( ( V_4 -> V_182 > V_1605 ) ) {
if ( V_4 -> V_1601 != V_4 -> V_41 )
F_121 ( V_4 ) ;
}
if ( ( V_4 -> V_182 == V_1606 ) )
F_99 ( V_4 -> V_61 -> V_567 , V_1607 , 10000 ) ;
F_129 ( V_4 -> V_61 -> V_567 ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
if ( ( V_4 -> V_182 == V_183 ) ||
( V_4 -> V_182 == V_1605 ) ) {
V_4 -> V_666 [ 0 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ) ;
V_4 -> V_666 [ 1 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ) ;
if ( V_4 -> V_63 != V_66 ) {
F_8 ( V_4 , V_232 , 2 ,
0x110 , 16 ,
V_4 -> V_1608 ) ;
} else {
V_4 -> V_1608 [ 0 ] = 0 ;
V_4 -> V_1608 [ 1 ] = 0 ;
}
}
V_771 = F_123 ( V_4 ) ;
V_772 = V_4 -> V_63 ;
F_117 ( V_4 , V_66 ) ;
if ( V_4 -> V_809 == V_810 )
F_124 ( (struct V_1 * ) V_4 , true ) ;
V_1599 = ( V_4 -> V_182 != V_183 ) ;
if ( ! V_1599 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_87 ( V_4 ) ;
V_4 -> V_1609 = F_123 ( V_4 ) ;
V_1598 = true ;
V_771 = V_4 -> V_1609 ;
}
if ( 0 ==
F_125 ( V_4 , V_771 , V_1597 ,
V_1599 ) ) {
if ( F_50 ( V_4 ) )
F_202 ( V_4 , true ) ;
F_205 ( (struct V_1 * ) V_4 ) ;
F_130 ( V_4 -> V_61 -> V_567 ) ;
F_99 ( V_4 -> V_61 -> V_567 , V_1607 ,
10000 ) ;
F_129 ( V_4 -> V_61 -> V_567 ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
if ( 0 == F_126 ( V_4 , V_771 ,
( V_4 -> V_1610 ||
( V_4 -> V_1603 ==
V_1604 ) ) ? 2 : 0 , false ) ) {
F_95 ( V_4 ) ;
F_101 ( V_4 ) ;
V_4 -> V_1611 = V_4 -> V_61 -> V_1587 ;
}
}
if ( V_1596 != V_1600 )
F_122 ( V_4 ) ;
if ( V_4 -> V_1610
|| ( V_4 -> V_1603 == V_1604 ) ) {
V_4 -> V_1610 = false ;
F_66 ( V_4 ) ;
F_75 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_151 ( V_4 ) ;
} else {
switch ( V_4 -> V_182 ) {
case V_1605 :
V_4 -> V_1611 = V_4 -> V_61 -> V_1587 ;
V_4 -> V_1601 = V_4 -> V_41 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_87 ( V_4 ) ;
V_4 -> V_1609 = F_123 ( V_4 ) ;
V_4 -> V_182 ++ ;
break;
case V_1612 :
case V_1613 :
case V_1614 :
case V_1615 :
case V_1616 :
case V_1617 :
if ( ( V_4 -> V_1618 & 0x10 ) != 0 )
V_4 -> V_1619 = true ;
if ( F_125
( V_4 , V_4 -> V_1609 , V_1597 ,
true ) != 0 ) {
F_206 ( V_4 ) ;
break;
}
if ( F_49 ( V_4 -> V_10 . V_11 , 2 ) &&
( V_4 -> V_182 ==
V_1616 ) )
V_4 -> V_182 += 2 ;
else
V_4 -> V_182 ++ ;
break;
case V_1620 :
if ( ( V_4 -> V_1618 & 0x2 ) != 0 )
V_4 -> V_1619 = true ;
if ( F_50 ( V_4 ) )
F_202 ( V_4 , true ) ;
V_4 -> V_182 ++ ;
break;
case V_1606 :
if ( ( V_4 -> V_1618 & 0x1 ) != 0 )
V_4 -> V_1619 = true ;
if ( F_126 ( V_4 , V_771 ,
( V_4 -> V_1610 ||
( V_4 -> V_1603 ==
V_1604 ) ) ? 2 : 0 ,
false ) == 0 )
F_95 ( V_4 ) ;
V_4 -> V_182 ++ ;
break;
case V_1621 :
if ( ( V_4 -> V_1618 & 0x4 ) != 0 )
V_4 -> V_1619 = true ;
F_101 ( V_4 ) ;
F_122 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_151 ( V_4 ) ;
V_1598 = true ;
if ( V_4 -> V_1610 )
V_4 -> V_182 ++ ;
else
F_206 ( V_4 ) ;
break;
case V_1622 :
if ( ( V_4 -> V_1618 & 0x8 ) != 0 )
V_4 -> V_1619 = true ;
if ( V_4 -> V_1610 ) {
V_4 -> V_1610 = false ;
F_66 ( V_4 ) ;
F_75 ( V_4 ) ;
}
F_206 ( V_4 ) ;
break;
default:
F_206 ( V_4 ) ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_1598 ) {
if ( V_772 != V_66 ) {
F_86 ( V_4 , 1 ,
V_4 ->
V_666
[ 0 ] , false ) ;
F_86 ( V_4 , 2 ,
V_4 ->
V_666
[ 1 ] , false ) ;
V_4 -> V_190 [ 0 ] . V_191 = - 1 ;
V_4 -> V_190 [ 1 ] . V_191 = - 1 ;
} else {
F_86 ( V_4 , ( 1 << 0 ) ,
( T_7 ) ( V_4 ->
V_190
[ 0 ] .
V_811 ) ,
false ) ;
F_86 ( V_4 , ( 1 << 1 ) ,
( T_7 ) ( V_4 ->
V_190
[ 1 ] .
V_811 ) ,
false ) ;
}
}
}
F_117 ( V_4 , V_772 ) ;
F_205 ( (struct V_1 * ) V_4 ) ;
F_130 ( V_4 -> V_61 -> V_567 ) ;
}
int
F_125 ( struct V_3 * V_4 , struct V_770 V_771 ,
bool V_1597 , bool V_1599 )
{
T_2 V_13 ;
T_2 V_826 [ 11 ] ;
T_4 V_1623 ;
T_2 V_1624 ;
T_4 V_1625 , V_1626 ;
T_2 V_1455 , V_1627 ;
T_2 V_1628 = 0 ;
T_4 V_1430 ;
T_2 V_1428 ;
T_2 V_1507 ;
T_2 V_1629 [ 2 ] ;
T_2 V_1466 [ 2 ] ;
struct V_1461 V_1630 [ 2 ] ;
T_1 V_26 ;
void * V_29 ;
bool V_1631 [ 2 ] ;
T_4 V_1632 = 0 ;
int V_1633 = 0 ;
bool V_694 = false ;
T_2 V_1634 [] = {
0x0300 , 0x0500 , 0x0700 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x1901 ,
0x1902 ,
0x1903 , 0x1904 , 0x1905 , 0x1906 , 0x1907 , 0x2407 , 0x3207 , 0x4607 ,
0x6407
} ;
T_2 V_1635 [] = {
0x0200 , 0x0300 , 0x0600 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x2400 ,
0x3200 ,
0x4600 , 0x6400 , 0x6401 , 0x6402 , 0x6403 , 0x6404 , 0x6405 , 0x6406 ,
0x6407
} ;
T_2 V_1636 [] = {
0x0200 , 0x0300 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1201 ,
0x1202 ,
0x1203 , 0x1204 , 0x1205 , 0x1206 , 0x1207 , 0x1907 , 0x2307 , 0x3207 ,
0x4707
} ;
T_2 V_1637 [] = {
0x0100 , 0x0200 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1900 ,
0x2300 ,
0x3200 , 0x4700 , 0x4701 , 0x4702 , 0x4703 , 0x4704 , 0x4705 , 0x4706 ,
0x4707
} ;
T_2 V_1638 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1639 [] = {
0x8123 , 0x8264 , 0x8086 , 0x8245 , 0x8056 ,
0x9123 , 0x9264 , 0x9086 , 0x9245 , 0x9056
} ;
T_2 V_1640 [] = {
0x8101 , 0x8253 , 0x8053 , 0x8234 , 0x8034 ,
0x9101 , 0x9253 , 0x9053 , 0x9234 , 0x9034
} ;
T_2 V_1641 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1642 [] = {
0x8434 , 0x8334 , 0x8084 , 0x8267 , 0x8056 , 0x8234 ,
0x9434 , 0x9334 , 0x9084 , 0x9267 , 0x9056 , 0x9234
} ;
T_2 V_1643 [] = {
0x8423 , 0x8323 , 0x8073 , 0x8256 , 0x8045 , 0x8223 ,
0x9423 , 0x9323 , 0x9073 , 0x9256 , 0x9045 , 0x9223
} ;
F_30 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_694 = V_4 -> V_169 ;
V_4 -> V_169 = false ;
}
if ( F_32 ( V_4 -> V_41 ) )
V_1430 = 40 ;
else
V_1430 = 20 ;
F_8 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1629 ) ;
for ( V_1455 = 0 ; V_1455 <= 1 ; V_1455 ++ ) {
F_184 ( V_4 , V_1455 , V_771 ,
& V_1630 [ V_1455 ] ) ;
V_1466 [ V_1455 ] = V_1630 [ V_1455 ] . V_1466 ;
}
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1466 ) ;
F_185 ( V_4 ) ;
F_187 ( V_4 ) ;
V_1631 [ 0 ] = V_1631 [ 1 ] = false ;
if ( ! ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_22 ( V_4 -> V_10 . V_11 , 5 ) && F_50 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) ) {
if ( V_1430 == 40 ) {
V_29 = V_1636 ;
V_26 = F_51 ( V_1636 ) ;
} else {
V_29 = V_1634 ;
V_26 = F_51 ( V_1634 ) ;
}
F_6 ( V_4 , V_721 , V_26 , 0 ,
16 , V_29 ) ;
if ( V_1430 == 40 ) {
V_29 = V_1637 ;
V_26 = F_51 ( V_1637 ) ;
} else {
V_29 = V_1635 ;
V_26 = F_51 ( V_1635 ) ;
}
F_6 ( V_4 , V_721 , V_26 , 32 ,
16 , V_29 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0xc2 , 0x8ad9 ) ;
else
F_5 ( V_4 , 0xc2 , 0x8aa9 ) ;
V_1428 = 250 ;
V_1507 = ( V_1430 == 20 ) ? 2500 : 5000 ;
if ( V_4 -> V_182 > V_1612 ) {
F_182 ( V_4 , V_1430 * 8 , 0xffff , 0 , 1 , 0 , false ) ;
V_1633 = 0 ;
} else {
V_1633 =
F_71 ( V_4 , V_1507 , V_1428 , 1 , 0 ,
false ) ;
}
if ( V_1633 == 0 ) {
if ( V_4 -> V_182 > V_1612 ) {
V_29 = V_4 -> V_1644 ;
V_26 = F_51 ( V_4 -> V_1644 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
if ( ( ! V_1597 ) && ( V_4 -> V_1645 ) ) {
V_29 = V_4 -> V_1646 ;
V_26 = F_51 ( V_4 -> V_1646 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
V_1597 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_29 =
V_1641 ;
V_26 = F_51 (
V_1641 ) ;
} else {
V_29 = V_1638 ;
V_26 = F_51 (
V_1638 ) ;
}
}
}
F_6 ( V_4 , V_721 , V_26 , 64 ,
16 , V_29 ) ;
if ( V_1597 ) {
V_1626 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_51 (
V_1642 ) :
F_51 ( V_1639 ) ;
} else {
V_1626 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_51 (
V_1643 ) :
F_51 ( V_1640 ) ;
}
if ( V_1599 ) {
V_1623 = V_4 -> V_1647 ;
if ( ( V_1623 + V_4 -> V_184 ) < V_1626 )
V_1625 = V_1623 + V_4 -> V_184 ;
else
V_1625 = V_1626 ;
} else {
V_1623 = 0 ;
V_1625 = V_1626 ;
}
for (; V_1623 < V_1625 ; V_1623 ++ ) {
if ( V_1597 ) {
V_1624 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1642
[ V_1623 ] :
V_1639 [ V_1623 ] ;
} else {
V_1624 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1643 [
V_1623 ]
: V_1640 [ V_1623 ] ;
}
V_1455 = ( ( V_1624 & 0x3000 ) >> 12 ) ;
V_1627 = ( ( V_1624 & 0x0F00 ) >> 8 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_22 ( V_4 -> V_10 . V_11 , 5 ) &&
F_50 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) {
if ( ! V_1631 [ V_1455 ] ) {
F_189 (
V_4 ,
V_1455 ) ;
V_1631 [ V_1455 ] = true ;
}
}
V_13 =
( V_1630 [ V_1455 ] .
V_1467 [ V_1627 ] << 8 ) | V_1648 ;
F_5 ( V_4 , 0xc1 , V_13 ) ;
if ( ( V_1627 == 1 ) || ( V_1627 == 3 )
|| ( V_1627 == 4 ) ) {
F_8 ( V_4 , V_721 ,
1 , 69 + V_1455 , 16 ,
V_826 ) ;
V_1628 = V_826 [ 0 ] ;
V_826 [ 0 ] = 0 ;
F_6 ( V_4 ,
V_721 , 1 ,
69 + V_1455 , 16 ,
V_826 ) ;
}
F_5 ( V_4 , 0xc0 , V_1624 ) ;
F_91 ( ( ( F_3 ( V_4 , 0xc0 ) & 0xc000 ) != 0 ) ,
20000 ) ;
if ( F_92 ( F_3 ( V_4 , 0xc0 ) & 0xc000 ,
L_7 ) )
return - V_1649 ;
F_8 ( V_4 , V_721 ,
V_26 , 96 , 16 , V_826 ) ;
F_6 ( V_4 , V_721 ,
V_26 , 64 , 16 , V_826 ) ;
if ( ( V_1627 == 1 ) || ( V_1627 == 3 )
|| ( V_1627 == 4 ) ) {
V_826 [ 0 ] = V_1628 ;
}
}
if ( V_1599 ) {
V_4 -> V_1647 = V_1625 ;
if ( V_4 -> V_1647 >= V_1626 )
V_4 -> V_1647 = 0 ;
}
V_1632 =
( F_49 ( V_4 -> V_10 . V_11 , 2 ) ) ?
V_1616 : V_1617 ;
if ( ! V_1599
|| ( V_4 -> V_182 == V_1632 ) ) {
F_8 ( V_4 , V_721 , 4 , 96 ,
16 , V_826 ) ;
F_6 ( V_4 , V_721 , 4 , 80 ,
16 , V_826 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_826 [ 0 ] = 0 ;
V_826 [ 1 ] = 0 ;
V_826 [ 2 ] = 0 ;
V_826 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_721 , 4 , 88 ,
16 , V_826 ) ;
F_8 ( V_4 , V_721 , 2 , 101 ,
16 , V_826 ) ;
F_6 ( V_4 , V_721 , 2 , 85 ,
16 , V_826 ) ;
F_6 ( V_4 , V_721 , 2 , 93 ,
16 , V_826 ) ;
V_26 = F_51 ( V_4 -> V_1646 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_721 ,
V_26 , 96 , 16 ,
V_4 -> V_1646 ) ;
V_4 -> V_1645 = true ;
V_4 -> V_1601 = V_4 -> V_41 ;
} else {
V_26 = F_51 ( V_4 -> V_1644 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_721 ,
V_26 , 96 , 16 ,
V_4 -> V_1644 ) ;
}
F_70 ( V_4 ) ;
F_5 ( V_4 , 0xc2 , 0x0000 ) ;
}
F_188 ( V_4 ) ;
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_1629 ) ;
F_186 ( V_4 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( ! V_1599
|| ( V_4 -> V_182 == V_1632 ) )
F_98 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_169 = V_694 ;
F_30 ( V_4 , false ) ;
return V_1633 ;
}
static void F_207 ( struct V_3 * V_4 )
{
T_2 V_826 [ 7 ] ;
if ( ( V_4 -> V_1601 == V_4 -> V_41 ) &&
( V_4 -> V_1645 ) ) {
F_8 ( V_4 , V_721 ,
F_51 ( V_826 ) , 80 , 16 , V_826 ) ;
if ( ( V_4 -> V_1646 [ 0 ] != V_826 [ 0 ] ) ||
( V_4 -> V_1646 [ 1 ] != V_826 [ 1 ] ) ||
( V_4 -> V_1646 [ 2 ] != V_826 [ 2 ] ) ||
( V_4 -> V_1646 [ 3 ] != V_826 [ 3 ] ) ) {
F_6 ( V_4 , V_721 , 4 , 80 ,
16 , V_4 -> V_1646 ) ;
V_826 [ 0 ] = 0 ;
V_826 [ 1 ] = 0 ;
V_826 [ 2 ] = 0 ;
V_826 [ 3 ] = 0 ;
F_6 ( V_4 , V_721 , 4 , 88 ,
16 , V_826 ) ;
F_6 ( V_4 , V_721 , 2 , 85 ,
16 ,
& V_4 -> V_1646 [ 5 ] ) ;
F_6 ( V_4 , V_721 , 2 , 93 ,
16 ,
& V_4 -> V_1646 [ 5 ] ) ;
}
}
}
void
F_96 ( struct V_3 * V_4 , T_4 V_580 ,
struct V_722 * V_1650 )
{
if ( V_580 ) {
F_5 ( V_4 , 0x9a , V_1650 -> V_725 ) ;
F_5 ( V_4 , 0x9b , V_1650 -> V_623 ) ;
F_5 ( V_4 , 0x9c , V_1650 -> V_622 ) ;
F_5 ( V_4 , 0x9d , V_1650 -> V_624 ) ;
} else {
V_1650 -> V_725 = F_3 ( V_4 , 0x9a ) ;
V_1650 -> V_623 = F_3 ( V_4 , 0x9b ) ;
V_1650 -> V_622 = F_3 ( V_4 , 0x9c ) ;
V_1650 -> V_624 = F_3 ( V_4 , 0x9d ) ;
}
}
void
F_208 ( struct V_3 * V_4 , struct V_1651 * V_1652 ,
T_2 V_1421 , T_4 V_1653 , T_4 V_1654 )
{
T_4 V_249 ;
F_5 ( V_4 , 0x12b , V_1421 ) ;
F_36 ( V_4 , 0x12a , ( 0xff << 0 ) , ( V_1653 << 0 ) ) ;
F_36 ( V_4 , 0x129 , V_1655 ,
( V_1654 ) ? V_1655 : 0 ) ;
F_36 ( V_4 , 0x129 , V_1656 , V_1656 ) ;
F_91 ( ( ( F_3 ( V_4 , 0x129 ) & V_1656 ) != 0 ) ,
10000 ) ;
if ( F_92 ( F_3 ( V_4 , 0x129 ) & V_1656 ,
L_8 ) )
return;
if ( ( F_3 ( V_4 , 0x129 ) & V_1656 ) == 0 ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
V_1652 [ V_249 ] . V_1657 =
( F_3 ( V_4 ,
F_209 ( V_249 ) ) << 16 )
| F_3 ( V_4 , F_210 ( V_249 ) ) ;
V_1652 [ V_249 ] . V_1658 =
( F_3 ( V_4 ,
F_211 ( V_249 ) ) << 16 )
| F_3 ( V_4 , F_212 ( V_249 ) ) ;
V_1652 [ V_249 ] . V_1659 =
( F_3 ( V_4 ,
F_213 ( V_249 ) ) << 16 ) |
F_3 ( V_4 , F_214 ( V_249 ) ) ;
}
}
}
static void F_215 ( struct V_3 * V_4 , T_4 V_237 )
{
T_4 V_1660 ;
struct V_1651 V_1652 [ V_1661 ] ;
struct V_722 V_1662 , V_1663 ;
T_5 V_1664 = 0 ;
T_1 V_1665 = 0 , V_1666 = 0 ;
T_6 V_1667 , V_1668 , V_1669 , V_1670 ;
T_5 V_1671 , V_1672 , V_1488 ;
int V_1633 = 0 ;
T_3 V_1673 = 0 ;
if ( V_237 == 0x0 )
return;
F_96 ( V_4 , 0 , & V_1662 ) ;
V_1663 . V_725 = V_1663 . V_623 = V_1663 . V_622 = V_1663 . V_624 = 0x0 ;
F_96 ( V_4 , 1 , & V_1663 ) ;
V_1674:
F_208 ( V_4 , V_1652 , 0x4000 , 32 , 0 ) ;
V_1663 = V_1662 ;
for ( V_1660 = 0 ; V_1660 < V_4 -> V_10 . V_189 ; V_1660 ++ ) {
if ( ( V_1660 == V_99 ) && ( V_237 & 0x1 ) ) {
V_1664 = V_1652 [ V_1660 ] . V_1659 ;
V_1665 = V_1652 [ V_1660 ] . V_1657 ;
V_1666 = V_1652 [ V_1660 ] . V_1658 ;
} else if ( ( V_1660 == V_103 ) && ( V_237 & 0x2 ) ) {
V_1664 = V_1652 [ V_1660 ] . V_1659 ;
V_1665 = V_1652 [ V_1660 ] . V_1657 ;
V_1666 = V_1652 [ V_1660 ] . V_1658 ;
} else {
continue;
}
if ( ( V_1665 + V_1666 ) < V_1675 ) {
V_1633 = - V_1448 ;
break;
}
V_1667 = F_216 ( V_1664 ) ;
V_1668 = F_216 ( V_1666 ) ;
V_1670 = 10 - ( 30 - V_1667 ) ;
if ( V_1670 >= 0 ) {
V_1671 = ( - ( V_1664 << ( 30 - V_1667 ) ) + ( V_1665 >> ( 1 + V_1670 ) ) ) ;
V_1488 = ( T_5 ) ( V_1665 >> V_1670 ) ;
if ( V_1488 == 0 ) {
V_1633 = - V_1448 ;
break;
}
} else {
V_1671 = ( - ( V_1664 << ( 30 - V_1667 ) ) + ( V_1665 << ( - 1 - V_1670 ) ) ) ;
V_1488 = ( T_5 ) ( V_1665 << - V_1670 ) ;
if ( V_1488 == 0 ) {
V_1633 = - V_1448 ;
break;
}
}
V_1671 /= V_1488 ;
V_1669 = V_1668 - 31 + 20 ;
if ( V_1669 >= 0 ) {
V_1672 = ( V_1666 << ( 31 - V_1668 ) ) ;
V_1488 = ( T_5 ) ( V_1665 >> V_1669 ) ;
if ( V_1488 == 0 ) {
V_1633 = - V_1448 ;
break;
}
} else {
V_1672 = ( V_1666 << ( 31 - V_1668 ) ) ;
V_1488 = ( T_5 ) ( V_1665 << - V_1669 ) ;
if ( V_1488 == 0 ) {
V_1633 = - V_1448 ;
break;
}
}
V_1672 /= V_1488 ;
V_1672 -= V_1671 * V_1671 ;
V_1672 = ( T_5 ) F_217 ( ( unsigned long ) V_1672 ) ;
V_1672 -= ( 1 << 10 ) ;
if ( ( V_1660 == V_99 ) && ( V_237 & 0x1 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1663 . V_725 = ( T_6 ) V_1671 & 0x3ff ;
V_1663 . V_623 = ( T_6 ) V_1672 & 0x3ff ;
} else {
V_1663 . V_725 = ( T_6 ) V_1672 & 0x3ff ;
V_1663 . V_623 = ( T_6 ) V_1671 & 0x3ff ;
}
}
if ( ( V_1660 == V_103 ) && ( V_237 & 0x2 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1663 . V_622 = ( T_6 ) V_1671 & 0x3ff ;
V_1663 . V_624 = ( T_6 ) V_1672 & 0x3ff ;
} else {
V_1663 . V_622 = ( T_6 ) V_1672 & 0x3ff ;
V_1663 . V_624 = ( T_6 ) V_1671 & 0x3ff ;
}
}
}
if ( V_1633 != 0 ) {
F_218 ( L_9 , V_1676 , V_1673 ) ;
if ( V_1673 < V_1677 ) {
V_1673 ++ ;
goto V_1674;
}
V_1663 = V_1662 ;
}
F_96 ( V_4 , 1 , & V_1663 ) ;
}
static void F_219 ( struct V_3 * V_4 , T_4 V_1678 )
{
T_2 V_1679 ;
T_2 V_1680 = 0 ;
T_2 V_1681 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1678 == V_99 ) {
if ( F_26 ( V_4 -> V_41 ) ) {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1682 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1683 ) ;
F_46 ( V_4 ,
V_1682 ,
0x3 ) ;
F_46 ( V_4 ,
V_1683 ,
0xaf ) ;
} else {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1684 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1685 ) ;
F_46 (
V_4 ,
V_1684 ,
0x3 ) ;
F_46 (
V_4 ,
V_1685 ,
0x7f ) ;
}
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1686 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1687 ) ;
F_46 (
V_4 ,
V_1686 ,
0x3 ) ;
F_46 (
V_4 ,
V_1687 ,
0xaf ) ;
} else {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1688 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1689 ) ;
F_46 ( V_4 ,
V_1688 ,
0x3 ) ;
F_46 ( V_4 ,
V_1689 ,
0x7f ) ;
}
}
} else {
if ( V_1678 == V_99 ) {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1690 |
V_564 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1691 |
V_418 ) ;
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 2 ] =
F_52 ( V_4 ,
V_1692 |
V_418 ) ;
V_4 -> V_1471 [ 3 ] =
F_52 ( V_4 ,
V_1693 |
V_564 ) ;
}
if ( F_26 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 4 ] =
F_52 ( V_4 ,
V_1694
| V_418 ) ;
F_46 (
V_4 ,
V_1694
| V_418 , 0x40 ) ;
F_46 ( V_4 ,
V_1693 |
V_564 , V_1681 ) ;
F_46 ( V_4 ,
V_1692 |
V_418 , V_1681 ) ;
} else {
V_4 -> V_1471 [ 4 ] =
F_52 ( V_4 ,
V_1044
| V_418 ) ;
V_1679 =
( V_4 -> V_1471
[ 2 ] & 0xF0 ) >> 8 ;
V_1679 =
( V_1679 <= 0x7 ) ? 0xF : 0 ;
F_84 ( V_4 ,
V_1044 |
V_418 , 0xF0 ,
( V_1679 << 8 ) ) ;
}
F_46 ( V_4 ,
V_1690 |
V_564 , 0x9 ) ;
F_46 ( V_4 ,
V_1691 |
V_418 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1695
| V_418 ) ;
F_46 (
V_4 ,
V_1695
| V_418 , 0x40 ) ;
F_46 (
V_4 ,
V_1693
|
V_564 , V_1680 ) ;
F_46 (
V_4 ,
V_1692
|
V_418 , V_1680 ) ;
} else {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1046
| V_418 ) ;
V_1679 =
( V_4 ->
V_1471 [ 2 ] &
0xF0 ) >> 8 ;
V_1679 =
( V_1679 <= 0x7 ) ? 0xF : 0 ;
F_84 ( V_4 ,
V_1046 |
V_418 , 0xF0 ,
( V_1679 << 8 ) ) ;
}
F_46 ( V_4 ,
V_1690 |
V_564 , 0x6 ) ;
F_46 ( V_4 ,
V_1691 |
V_418 , 0x6 ) ;
}
} else {
V_4 -> V_1471 [ 0 ] =
F_52 ( V_4 ,
V_1690 |
V_563 ) ;
V_4 -> V_1471 [ 1 ] =
F_52 ( V_4 ,
V_1691 |
V_419 ) ;
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 2 ] =
F_52 ( V_4 ,
V_1692 |
V_419 ) ;
V_4 -> V_1471 [ 3 ] =
F_52 ( V_4 ,
V_1693 |
V_563 ) ;
}
if ( F_26 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1694
| V_419 ) ;
F_46 (
V_4 ,
V_1694 |
V_419 , 0x40 ) ;
F_46 (
V_4 ,
V_1693
|
V_563 , V_1681 ) ;
F_46 (
V_4 ,
V_1692
|
V_419 , V_1681 ) ;
} else {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1044
| V_419 ) ;
V_1679 =
( V_4 ->
V_1471 [ 2 ] &
0xF0 ) >> 8 ;
V_1679 =
( V_1679 <= 0x7 ) ? 0xF : 0 ;
F_84 ( V_4 ,
V_1044 |
V_419 , 0xF0 ,
( V_1679 << 8 ) ) ;
}
F_46 ( V_4 ,
V_1690 |
V_563 , 0x9 ) ;
F_46 ( V_4 ,
V_1691 |
V_419 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_205 >= 5 ) {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1695
| V_419 ) ;
F_46 (
V_4 ,
V_1695
| V_419 , 0x40 ) ;
F_46 (
V_4 ,
V_1693
|
V_563 , V_1680 ) ;
F_46 (
V_4 ,
V_1692
|
V_419 , V_1680 ) ;
} else {
V_4 -> V_1471 [ 4 ] =
F_52 (
V_4 ,
V_1046
| V_419 ) ;
V_1679 =
( V_4 ->
V_1471 [ 2 ] &
0xF0 ) >> 8 ;
V_1679 =
( V_1679 <= 0x7 ) ? 0xF : 0 ;
F_84 ( V_4 ,
V_1046 |
V_419 , 0xF0 ,
( V_1679 << 8 ) ) ;
}
F_46 ( V_4 ,
V_1690 |
V_563 , 0x6 ) ;
F_46 ( V_4 ,
V_1691 |
V_419 , 0x6 ) ;
}
}
}
}
static void F_220 ( struct V_3 * V_4 , T_4 V_1678 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1678 == V_99 ) {
if ( F_26 ( V_4 -> V_41 ) ) {
F_46 (
V_4 ,
V_1682 ,
V_4 ->
V_1471 [ 0 ] ) ;
F_46 (
V_4 ,
V_1683 ,
V_4 ->
V_1471 [ 1 ] ) ;
} else {
F_46 (
V_4 ,
V_1684 ,
V_4 ->
V_1471 [ 0 ] ) ;
F_46 (
V_4 ,
V_1685 ,
V_4 ->
V_1471 [ 1 ] ) ;
}
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
F_46 (
V_4 ,
V_1686 ,
V_4 ->
V_1471 [ 0 ] ) ;
F_46 (
V_4 ,
V_1687 ,
V_4 ->
V_1471 [ 1 ] ) ;
} else {
F_46 (
V_4 ,
V_1688 ,
V_4 ->
V_1471 [ 0 ] ) ;
F_46 (
V_4 ,
V_1689 ,
V_4 ->
V_1471 [ 1 ] ) ;
}
}
} else {
if ( V_1678 == V_99 ) {
F_46 ( V_4 ,
V_1690 |
V_564 ,
V_4 -> V_1471 [ 0 ] ) ;
F_46 ( V_4 ,
V_1691 |
V_418 ,
V_4 -> V_1471 [ 1 ] ) ;
if ( V_4 -> V_10 . V_205 >= 5 ) {
F_46 ( V_4 ,
V_1692 |
V_418 ,
V_4 ->
V_1471 [ 2 ] ) ;
F_46 ( V_4 ,
V_1693 |
V_564 ,
V_4 ->
V_1471 [ 3 ] ) ;
}
if ( F_26 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 >= 5 )
F_46 (
V_4 ,
V_1694
| V_418 ,
V_4 ->
V_1471
[ 4 ] ) ;
else
F_46 (
V_4 ,
V_1044
| V_418 ,
V_4 ->
V_1471
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_205 >= 5 )
F_46 (
V_4 ,
V_1695
| V_418 ,
V_4 ->
V_1471
[ 4 ] ) ;
else
F_46 (
V_4 ,
V_1046
| V_418 ,
V_4 ->
V_1471
[ 4 ] ) ;
}
} else {
F_46 ( V_4 ,
V_1690 |
V_563 ,
V_4 -> V_1471 [ 0 ] ) ;
F_46 ( V_4 ,
V_1691 |
V_419 ,
V_4 -> V_1471 [ 1 ] ) ;
if ( V_4 -> V_10 . V_205 >= 5 ) {
F_46 ( V_4 ,
V_1692 |
V_419 ,
V_4 ->
V_1471 [ 2 ] ) ;
F_46 ( V_4 ,
V_1693 |
V_563 ,
V_4 ->
V_1471 [ 3 ] ) ;
}
if ( F_26 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_205 >= 5 )
F_46 (
V_4 ,
V_1694
| V_419 ,
V_4 ->
V_1471
[ 4 ] ) ;
else
F_46 (
V_4 ,
V_1044
| V_419 ,
V_4 ->
V_1471
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_205 >= 5 )
F_46 (
V_4 ,
V_1695
| V_419 ,
V_4 ->
V_1471
[ 4 ] ) ;
else
F_46 (
V_4 ,
V_1046
| V_419 ,
V_4 ->
V_1471
[ 4 ] ) ;
}
}
}
}
static void F_221 ( struct V_3 * V_4 , T_4 V_1678 )
{
T_4 V_1696 ;
T_2 V_1697 , V_1698 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1696 = V_1678 ;
else
V_1696 = ( V_1678 == V_99 ) ? 1 : 0 ;
V_4 -> V_1482 [ 0 ] = F_3 ( V_4 , 0xa2 ) ;
V_4 -> V_1482 [ 1 ] =
F_3 ( V_4 , ( V_1678 == V_99 ) ? 0xa6 : 0xa7 ) ;
V_4 -> V_1482 [ 2 ] =
F_3 ( V_4 , ( V_1678 == V_99 ) ? 0x8f : 0xa5 ) ;
V_4 -> V_1482 [ 3 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1482 [ 4 ] = F_3 ( V_4 , 0x92 ) ;
V_4 -> V_1482 [ 5 ] = F_3 ( V_4 , 0x7a ) ;
V_4 -> V_1482 [ 6 ] = F_3 ( V_4 , 0x7d ) ;
V_4 -> V_1482 [ 7 ] = F_3 ( V_4 , 0xe7 ) ;
V_4 -> V_1482 [ 8 ] = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_1482 [ 11 ] = F_3 ( V_4 , 0x342 ) ;
V_4 -> V_1482 [ 12 ] = F_3 ( V_4 , 0x343 ) ;
V_4 -> V_1482 [ 13 ] = F_3 ( V_4 , 0x346 ) ;
V_4 -> V_1482 [ 14 ] = F_3 ( V_4 , 0x347 ) ;
}
V_4 -> V_1482 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1482 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_36 ( V_4 , ( 0 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1696 ) << 0 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << ( 1 - V_1678 ) ) << 12 ) ;
} else {
F_36 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1696 ) << 12 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1696 ) << 0 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 4 ) , ( 1 << V_1678 ) << 4 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 8 ) , ( 1 << V_1678 ) << 8 ) ;
}
F_36 ( V_4 , ( ( V_1678 == V_99 ) ? 0xa6 : 0xa7 ) , ( 0x1 << 2 ) , 0 ) ;
F_36 ( V_4 , ( V_1678 == V_99 ) ? 0x8f : 0xa5 ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , ( ( V_1678 == V_99 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , 0 ) ;
F_36 ( V_4 , ( V_1678 == V_99 ) ?
0x8f : 0xa5 ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) ) ;
}
F_89 ( V_4 , V_678 , 0 ,
V_673 |
V_674 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_33 ( V_4 , ( 0x1 << 3 ) ,
0 , 0 , 0 ,
V_246 ) ;
F_33 ( V_4 , ( 0x1 << 9 ) , 0 , 0 , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 10 ) , 1 , 0 , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 0 ) , 1 , 0 , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ,
V_248 ) ;
F_33 ( V_4 , ( 0x1 << 11 ) , 0 , 0 , 0 ,
V_247 ) ;
if ( F_32 ( V_4 -> V_41 ) )
F_33 (
V_4 ,
( 0x1 << 7 ) ,
2 , 0 , 0 ,
V_247 ) ;
else
F_33 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_247 ) ;
F_33 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ,
V_247 ) ;
} else {
F_64 ( V_4 , ( 0x1 << 3 ) , 0 , 3 , 0 ) ;
}
F_90 ( V_4 , V_513 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_89 ( V_4 ,
V_677 ,
0x1 , V_1678 + 1 ) ;
} else {
if ( V_1678 == V_99 ) {
V_1697 = 0x1 ;
V_1698 = 0x8 ;
} else {
V_1697 = 0x4 ;
V_1698 = 0x2 ;
}
F_89 ( V_4 ,
V_677 ,
V_1697 , V_1678 + 1 ) ;
F_89 ( V_4 ,
V_677 ,
V_1698 , V_1696 + 1 ) ;
}
}
static void F_222 ( struct V_3 * V_4 , T_4 V_1678 )
{
F_5 ( V_4 , 0xa2 , V_4 -> V_1482 [ 0 ] ) ;
F_5 ( V_4 , ( V_1678 == V_99 ) ? 0xa6 : 0xa7 ,
V_4 -> V_1482 [ 1 ] ) ;
F_5 ( V_4 , ( V_1678 == V_99 ) ? 0x8f : 0xa5 ,
V_4 -> V_1482 [ 2 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1482 [ 3 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1482 [ 4 ] ) ;
F_5 ( V_4 , 0x7a , V_4 -> V_1482 [ 5 ] ) ;
F_5 ( V_4 , 0x7d , V_4 -> V_1482 [ 6 ] ) ;
F_5 ( V_4 , 0xe7 , V_4 -> V_1482 [ 7 ] ) ;
F_5 ( V_4 , 0xec , V_4 -> V_1482 [ 8 ] ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_4 -> V_1482 [ 11 ] ) ;
F_5 ( V_4 , 0x343 , V_4 -> V_1482 [ 12 ] ) ;
F_5 ( V_4 , 0x346 , V_4 -> V_1482 [ 13 ] ) ;
F_5 ( V_4 , 0x347 , V_4 -> V_1482 [ 14 ] ) ;
}
F_5 ( V_4 , 0x297 , V_4 -> V_1482 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1482 [ 10 ] ) ;
}
static void
F_223 ( struct V_3 * V_4 , T_4 V_1678 ,
T_2 * V_1699 , T_4 V_1627 )
{
T_2 V_1421 ;
struct V_1651 V_1652 [ V_1661 ] ;
T_4 V_1696 ;
struct V_722 V_1700 , V_1701 ;
T_1 V_1657 , V_1658 , V_1702 , V_1703 = 0 , V_1704 = 0 ,
V_1705 = 10000 ;
T_6 V_1706 , V_1707 , V_1708 ;
bool V_1709 = false ;
T_4 V_1710 = 3 ;
T_7 V_1711 = 0 , V_1712 = 0 ;
T_7 V_1713 = 3 ;
T_4 V_1714 = V_1715 ;
const struct V_1716 * V_1717 ;
T_2 V_1718 , V_1719 , V_1720 , V_1721 , V_1722 ;
int V_1723 ;
T_7 V_687 ;
T_2 V_1724 [ 2 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1696 = V_1678 ;
else
V_1696 = 1 - V_1678 ;
V_1421 = 1024 ;
V_1706 = ( V_1627 == 0 ) ? 13 : 13 ;
F_96 ( V_4 , 0 , & V_1700 ) ;
V_1701 . V_725 = V_1701 . V_623 = V_1701 . V_622 = V_1701 . V_624 = 0x0 ;
F_96 ( V_4 , 1 , & V_1701 ) ;
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1710 = 3 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_1710 = 4 ;
else
V_1710 = 6 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1717 = V_1725 ;
else
V_1717 = V_1726 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1717 = V_1727 ;
else
V_1717 = V_1728 ;
}
do {
V_1718 = ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) ?
0 : V_1717 [ V_1713 ] . V_1718 ;
V_1719 = V_1717 [ V_1713 ] . V_1719 ;
V_1720 = V_1717 [ V_1713 ] . V_1720 ;
V_1721 = V_1717 [ V_1713 ] . V_1721 ;
V_1722 = V_1717 [ V_1713 ] . V_1722 ;
V_687 = V_1717 [ V_1713 ] . V_687 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1235 ,
( ( V_1719 << 12 ) |
( V_1720 << 8 ) |
( V_1710 << 4 ) | ( V_1721 << 2 )
| V_1722 ) , 0x3 , 0 ) ;
else
F_64 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1718 << 12 ) |
( V_1719 << 10 ) |
( V_1720 << 8 ) |
( V_1710 << 4 ) |
( V_1721 << 2 ) | V_1722 ) , 0x3 ,
0 ) ;
V_4 -> V_1729 [ V_1696 ] = V_687 ;
if ( V_687 == - 1 ) {
V_1724 [ 0 ] = 0x8ff0 | V_4 -> V_803 ;
V_1724 [ 1 ] = 0x8ff0 | V_4 -> V_803 ;
F_6 ( V_4 , V_232 ,
2 , 0x110 , 16 ,
V_1724 ) ;
} else {
F_86 ( V_4 , V_1696 + 1 , V_687 ,
false ) ;
}
F_71 ( V_4 , ( F_32 ( V_4 -> V_41 ) ) ?
V_1730 :
V_1731 ,
V_1732 , 0 , V_1627 , false ) ;
F_208 ( V_4 , V_1652 , V_1421 , 32 , 0 ) ;
V_1657 = ( V_1652 [ V_1678 ] . V_1657 + V_1421 / 2 ) / V_1421 ;
V_1658 = ( V_1652 [ V_1678 ] . V_1658 + V_1421 / 2 ) / V_1421 ;
V_1702 = V_1657 + V_1658 ;
switch ( V_1714 ) {
case V_1715 :
if ( V_1702 > V_1705 ) {
V_1714 = V_1733 ;
V_1712 = V_1713 ;
V_1713 -- ;
} else {
V_1714 = V_1734 ;
V_1712 = V_1713 ;
V_1713 ++ ;
}
break;
case V_1734 :
if ( V_1702 > V_1705 ) {
V_1709 = true ;
V_1703 = V_1704 ;
V_1711 = V_1712 ;
} else {
V_1712 = V_1713 ;
V_1713 ++ ;
}
break;
case V_1733 :
if ( V_1702 > V_1705 ) {
V_1712 = V_1713 ;
V_1713 -- ;
} else {
V_1709 = true ;
V_1703 = V_1702 ;
V_1711 = V_1713 ;
}
break;
default:
break;
}
if ( ( V_1713 < 0 ) ||
( V_1713 > V_1735 ) ) {
V_1709 = true ;
V_1703 = V_1702 ;
V_1711 = V_1712 ;
} else {
V_1704 = V_1702 ;
}
F_70 ( V_4 ) ;
} while ( ! V_1709 );
V_1718 = V_1717 [ V_1711 ] . V_1718 ;
V_1719 = V_1717 [ V_1711 ] . V_1719 ;
V_1720 = V_1717 [ V_1711 ] . V_1720 ;
V_1721 = V_1717 [ V_1711 ] . V_1721 ;
V_1722 = V_1717 [ V_1711 ] . V_1722 ;
V_687 = V_1717 [ V_1711 ] . V_687 ;
V_1707 = F_216 ( V_1703 ) ;
V_1708 = V_1706 - V_1707 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1723 = ( int ) V_1719 + V_1708 ;
if ( V_1723 + ( int ) V_1720 > 10 )
V_1719 = 10 - V_1720 ;
else
V_1719 = ( T_2 ) F_81 ( V_1723 , 0 ) ;
F_167 (
V_4 ,
V_1235 ,
( ( V_1719 << 12 ) |
( V_1720 << 8 ) |
( V_1710 << 4 ) |
( V_1721 << 2 ) | V_1722 ) , 0x3 ,
0 ) ;
} else {
V_1718 = ( T_2 ) F_81 ( F_175 ( ( ( int ) V_1718 ) + V_1708 , 10 ) , 0 ) ;
F_64 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1718 << 12 ) |
( V_1719 << 10 ) |
( V_1720 << 8 ) |
( V_1710 << 4 ) |
( V_1721 << 2 ) |
V_1722 ) , 0x3 , 0 ) ;
}
if ( V_1699 != NULL ) {
* V_1699 ++ = V_1722 ;
* V_1699 ++ = V_1721 ;
* V_1699 ++ = V_1710 ;
* V_1699 ++ = V_1720 ;
* V_1699 ++ = V_1719 ;
* V_1699 = V_1718 ;
}
F_96 ( V_4 , 1 , & V_1700 ) ;
}
static void
F_224 ( struct V_3 * V_4 , T_4 V_1678 , T_2 * V_1699 ,
T_4 V_1627 )
{
F_223 ( V_4 , V_1678 , V_1699 , V_1627 ) ;
}
static T_4
F_225 ( struct V_3 * V_4 , T_4 V_1736 , T_4 V_1737 )
{
T_1 V_1738 [ 2 ] = { 9500 , 21000 } ;
T_1 V_1739 [ 2 ] = { 3000 , 6000 } ;
T_1 V_1740 , V_1741 ;
T_1 V_1742 [ 2 ] = { 28606 , 18468 } ;
T_1 V_1743 , V_1744 , V_1745 = 0 ;
T_2 V_1746 = 128 ;
T_2 V_1747 = 128 ;
T_2 V_1748 = 159 ;
T_2 V_1749 ;
T_2 V_1750 ;
T_2 V_1751 ;
T_2 V_1752 ;
T_2 V_1753 ;
T_2 V_1754 [ 6 ] ;
T_2 V_1755 [ 4 ] ;
T_2 V_1756 [ 2 ] ;
T_2 V_1757 [ 2 ] ;
T_2 V_1758 ;
T_2 V_739 = 4 ;
T_2 V_1759 , V_1760 [ 2 ] = { 2 , 4 } ;
T_2 V_1761 = 7 , V_1762 = 7 ;
T_7 V_1763 ;
T_2 V_1764 , V_1765 = 0 , V_1766 = 0 ;
T_1 V_1767 = 0 , V_1768 = 0 ;
T_2 V_1421 , V_1769 = 10 ;
struct V_1651 V_1652 [ V_1661 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return 0 ;
V_1421 = ( 1 << V_1769 ) ;
if ( F_32 ( V_4 -> V_41 ) ) {
V_1740 = V_1738 [ 1 ] ;
V_1743 = V_1742 [ 1 ] ;
V_1741 = V_1739 [ 1 ] ;
V_1759 = V_1760 [ 1 ] ;
} else {
V_1740 = V_1738 [ 0 ] ;
V_1743 = V_1742 [ 0 ] ;
V_1741 = V_1739 [ 0 ] ;
V_1759 = V_1760 [ 0 ] ;
}
if ( V_1736 == 0 ) {
V_1751 = V_418 ;
V_1752 =
( V_1737 == 0 ) ? V_563 : V_564 ;
} else {
V_1751 = V_419 ;
V_1752 =
( V_1737 == 0 ) ? V_564 : V_563 ;
}
V_1749 =
F_52 ( V_4 ,
( V_1770 |
V_1752 ) ) ;
V_1750 =
F_52 ( V_4 ,
( V_1771 |
V_1751 ) ) ;
V_1753 = ( ( F_3 ( V_4 , 0x48 ) >> 8 ) & 1 ) ;
V_1754 [ 0 ] = F_3 ( V_4 , 0x267 ) ;
V_1754 [ 1 ] = F_3 ( V_4 , 0x268 ) ;
V_1754 [ 2 ] = F_3 ( V_4 , 0x269 ) ;
V_1755 [ 0 ] = F_3 ( V_4 , 0x26a ) ;
V_1755 [ 1 ] = F_3 ( V_4 , 0x26b ) ;
V_1754 [ 3 ] = F_3 ( V_4 , 0x26c ) ;
V_1754 [ 4 ] = F_3 ( V_4 , 0x26d ) ;
V_1754 [ 5 ] = F_3 ( V_4 , 0x26e ) ;
V_1755 [ 2 ] = F_3 ( V_4 , 0x26f ) ;
V_1755 [ 3 ] = F_3 ( V_4 , 0x270 ) ;
V_1756 [ 0 ] = F_3 ( V_4 , 0xe7 ) ;
V_1756 [ 1 ] = F_3 ( V_4 , 0xec ) ;
V_1757 [ 0 ] = F_3 ( V_4 , 0xf8 ) ;
V_1757 [ 1 ] = F_3 ( V_4 , 0xfa ) ;
V_1758 = F_3 ( V_4 , ( V_1736 == 0 ) ? 0x7a : 0x7d ) ;
F_46 ( V_4 , ( V_1770 | V_1752 ) ,
V_1747 ) ;
F_46 ( V_4 ,
( V_1771 | V_1751 ) ,
V_1748 ) ;
F_36 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
F_5 ( V_4 , 0x267 , 0x02d4 ) ;
F_5 ( V_4 , 0x268 , 0x0000 ) ;
F_5 ( V_4 , 0x269 , 0x0000 ) ;
F_5 ( V_4 , 0x26a , 0x0000 ) ;
F_5 ( V_4 , 0x26b , 0x0000 ) ;
F_5 ( V_4 , 0x26c , 0x02d4 ) ;
F_5 ( V_4 , 0x26d , 0x0000 ) ;
F_5 ( V_4 , 0x26e , 0x0000 ) ;
F_5 ( V_4 , 0x26f , 0x0000 ) ;
F_5 ( V_4 , 0x270 , 0x0000 ) ;
F_35 ( V_4 , ( V_1736 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 8 ) ) ;
F_35 ( V_4 , ( V_1736 == 0 ) ? 0xec : 0xe7 , ( 0x1 << 15 ) ) ;
F_35 ( V_4 , ( V_1736 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 9 ) ) ;
F_35 ( V_4 , ( V_1736 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 10 ) ) ;
F_36 ( V_4 , ( V_1736 == 0 ) ? 0xfa : 0xf8 ,
( 0x7 << 10 ) , ( V_739 << 10 ) ) ;
F_36 ( V_4 , ( V_1736 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 0 ) , ( V_1762 << 0 ) ) ;
F_36 ( V_4 , ( V_1736 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 4 ) , ( V_1761 << 4 ) ) ;
F_36 ( V_4 , ( V_1736 == 0 ) ? 0x7a : 0x7d ,
( 0x7 << 8 ) , ( V_1759 << 8 ) ) ;
V_1763 = 16 ;
V_1764 = V_1746 + V_1763 ;
while ( V_1763 >= 0 ) {
F_46 ( V_4 ,
( V_742 |
V_1751 ) , V_1764 ) ;
if ( V_1763 == 16 ) {
F_71 ( V_4 , V_1741 , V_1732 ,
0 , 1 , false ) ;
F_65 ( 2 ) ;
F_208 ( V_4 , V_1652 , V_1421 , 32 , 0 ) ;
if ( V_1736 == 0 )
V_1767 =
F_226 ( T_1 , ( V_1652 [ 0 ] . V_1657 +
V_1652 [ 0 ] . V_1658 ) >>
( V_1769 + 1 ) ,
1 ) ;
else
V_1767 =
F_226 ( T_1 , ( V_1652 [ 1 ] . V_1657 +
V_1652 [ 1 ] . V_1658 ) >>
( V_1769 + 1 ) ,
1 ) ;
F_71 ( V_4 , V_1740 , V_1732 ,
0 , 1 , false ) ;
F_65 ( 2 ) ;
}
F_208 ( V_4 , V_1652 , V_1421 , 32 , 0 ) ;
if ( V_1736 == 0 )
V_1768 = ( V_1652 [ 0 ] . V_1657 + V_1652 [ 0 ] . V_1658 ) >>
( V_1769 + 1 ) ;
else
V_1768 =
( V_1652 [ 1 ] . V_1657 +
V_1652 [ 1 ] . V_1658 ) >> ( V_1769 + 1 ) ;
V_1744 = ( T_3 ) ( ( V_1768 << 16 ) / V_1767 ) ;
if ( V_1763 == 0 )
V_1763 -- ;
else if ( V_1763 == 1 ) {
V_1765 = V_1764 ;
V_1764 += ( V_1744 > V_1743 ) ? 1 : - 1 ;
V_1745 = V_1744 ;
V_1763 -- ;
} else {
V_1763 = ( V_1763 >> 1 ) ;
V_1764 += ( ( V_1744 > V_1743 ) ?
V_1763 : ( - V_1763 ) ) ;
}
if ( V_1763 == - 1 ) {
V_1766 =
( abs ( ( int ) V_1745 -
( int ) V_1743 ) <
abs ( ( int ) V_1744 -
( int ) V_1743 ) ) ? V_1765 :
V_1764 ;
if ( F_32 ( V_4 -> V_41 ) ) {
if ( ( V_1766 > 140 )
|| ( V_1766 < 135 ) )
V_1766 = 138 ;
} else {
if ( ( V_1766 > 142 )
|| ( V_1766 < 137 ) )
V_1766 = 140 ;
}
F_46 ( V_4 ,
( V_742 |
V_1751 ) , V_1766 ) ;
}
}
F_70 ( V_4 ) ;
F_46 ( V_4 , ( V_1770 | V_1752 ) ,
V_1749 ) ;
F_46 ( V_4 ,
( V_1771 | V_1751 ) ,
V_1750 ) ;
F_36 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( V_1753 << 8 ) ) ;
F_5 ( V_4 , 0x267 , V_1754 [ 0 ] ) ;
F_5 ( V_4 , 0x268 , V_1754 [ 1 ] ) ;
F_5 ( V_4 , 0x269 , V_1754 [ 2 ] ) ;
F_5 ( V_4 , 0x26a , V_1755 [ 0 ] ) ;
F_5 ( V_4 , 0x26b , V_1755 [ 1 ] ) ;
F_5 ( V_4 , 0x26c , V_1754 [ 3 ] ) ;
F_5 ( V_4 , 0x26d , V_1754 [ 4 ] ) ;
F_5 ( V_4 , 0x26e , V_1754 [ 5 ] ) ;
F_5 ( V_4 , 0x26f , V_1755 [ 2 ] ) ;
F_5 ( V_4 , 0x270 , V_1755 [ 3 ] ) ;
F_5 ( V_4 , 0xe7 , V_1756 [ 0 ] ) ;
F_5 ( V_4 , 0xec , V_1756 [ 1 ] ) ;
F_5 ( V_4 , 0xf8 , V_1757 [ 0 ] ) ;
F_5 ( V_4 , 0xfa , V_1757 [ 1 ] ) ;
F_5 ( V_4 , ( V_1736 == 0 ) ? 0x7a : 0x7d , V_1758 ) ;
V_4 -> V_741 = false ;
return V_1766 - 0x80 ;
}
static int F_227 ( struct V_3 * V_4 ,
struct V_770 V_771 ,
T_4 V_1627 , bool V_682 )
{
T_2 V_689 ;
T_4 V_1455 , V_1678 ;
T_4 V_1772 [ 2 ] ;
T_2 V_1629 [ 2 ] ;
T_2 V_1466 [ 2 ] ;
struct V_1461 V_1630 [ 2 ] ;
T_4 V_1366 ;
T_7 V_1773 , V_1774 ;
T_7 V_1775 ;
bool V_694 = false ;
bool V_1776 = false ;
V_689 = F_3 ( V_4 , 0x01 ) ;
F_36 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_30 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_694 = V_4 -> V_169 ;
V_4 -> V_169 = false ;
}
F_8 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1629 ) ;
for ( V_1455 = 0 ; V_1455 <= 1 ; V_1455 ++ ) {
F_184 ( V_4 , V_1455 , V_771 ,
& V_1630 [ V_1455 ] ) ;
V_1466 [ V_1455 ] = V_1630 [ V_1455 ] . V_1466 ;
}
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1466 ) ;
V_1366 = F_131 (
(struct V_1 * ) V_4 ) ;
for ( V_1678 = 0 ; V_1678 < V_4 -> V_10 . V_189 ; V_1678 ++ ) {
V_1776 =
( ( V_1366 & ( 1 << V_1678 ) ) == 0 ) ? true : false ;
F_221 ( V_4 , V_1678 ) ;
F_219 ( V_4 , V_1678 ) ;
if ( ( ! V_1776 ) && ( ( V_1627 == 0 ) || ( V_1627 == 2 ) ) ) {
F_224 ( V_4 , V_1678 , NULL , 0 ) ;
F_71 ( V_4 ,
( F_32 (
V_4 -> V_41 ) ) ?
V_1730 :
V_1731 ,
V_1732 , 0 , V_1627 ,
false ) ;
if ( V_682 )
F_94 ( V_1777 ) ;
F_215 ( V_4 , V_1678 + 1 ) ;
F_70 ( V_4 ) ;
}
if ( ( ( V_1627 == 1 ) || ( V_1627 == 2 ) )
&& F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1678 == V_103 ) {
if ( V_1366 == 1 )
F_119 (
(struct V_1 * ) V_4 , 3 ) ;
F_224 ( V_4 , V_1678 , NULL ,
1 ) ;
V_1772 [ V_1678 ] =
F_225 ( V_4 , V_1678 , 1 ) ;
V_4 -> V_743 = V_1772 [ V_1678 ] ;
if ( V_1366 == 1 )
F_119 (
(struct V_1 * ) V_4 ,
V_1366 ) ;
}
}
F_220 ( V_4 , V_1678 ) ;
F_222 ( V_4 , V_1678 ) ;
F_90 ( V_4 , V_676 ) ;
}
if ( ( V_1627 == 1 ) || ( V_1627 == 2 ) ) {
V_1772 [ 0 ] = V_1772 [ 1 ] ;
F_46 ( V_4 ,
( V_742 |
V_418 ) , ( V_1772 [ 0 ] | 0x80 ) ) ;
for ( V_1678 = 0 ; V_1678 < V_4 -> V_10 . V_189 ; V_1678 ++ ) {
V_1773 =
( ( ( int ) V_1772 [ V_1678 ] - 12 ) >> 1 ) + 10 ;
V_1774 = ( ( int ) V_1772 [ V_1678 ] - 12 ) + 10 ;
if ( F_50 ( V_4 ) ) {
V_1774 +=
( V_4 -> V_220 == V_221 ) ? 24 : 12 ;
V_1775 = ( V_4 -> V_220 == V_221 ) ?
0x0e : 0x13 ;
F_63 ( V_4 , V_591 , V_582 , V_1678 ,
V_1778 , V_1775 ) ;
}
V_1773 = F_81 ( F_198 ( T_4 , V_1773 , 31 ) ,
0 ) ;
V_1774 = F_81 ( F_198 ( T_4 , V_1774 , 31 ) ,
0 ) ;
F_46 ( V_4 , ( V_1771 |
( ( V_1678 ==
V_99 ) ? V_418 :
V_419 ) ) ,
( V_1773 | 0x80 ) ) ;
F_46 ( V_4 , ( V_1770 |
( ( V_1678 ==
V_99 ) ? V_563 :
V_564 ) ) ,
( V_1774 | 0x80 ) ) ;
}
}
F_5 ( V_4 , 0x01 , V_689 ) ;
F_128 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1235 ,
0 , 0x3 , 1 ) ;
else
F_64 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_90 ( V_4 , V_676 ) ;
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_1629 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_169 = V_694 ;
F_30 ( V_4 , false ) ;
return 0 ;
}
static int
F_228 ( struct V_3 * V_4 ,
struct V_770 V_771 , bool V_682 )
{
struct V_1651 V_1652 [ V_1661 ] ;
T_4 V_240 , V_1678 , V_1696 ;
T_2 V_1779 [] = { 0x3 , 0x3 , 0x1 } ;
T_2 V_1780 [] = { 0x7 , 0x2 , 0x0 } ;
T_2 V_1781 [] = { 0x2 , 0x0 , 0x0 } ;
T_6 V_1782 , V_1783 , V_1784 , V_1785 ;
T_6 V_1706 , V_1707 , V_1786 ;
T_2 V_1213 , V_1787 , V_1788 ;
T_2 V_1789 , V_1790 ;
T_2 V_1421 ;
T_1 V_1657 , V_1658 , V_1791 [ 3 ] ;
T_4 V_1792 , V_1793 ;
T_2 V_598 , V_1794 , V_1795 ;
T_2 V_1455 ;
T_2 V_1629 [ 2 ] ;
T_2 V_1466 [ 2 ] ;
struct V_1461 V_1630 [ 2 ] ;
T_4 V_1430 ;
int V_1633 = 0 ;
bool V_1796 = true ;
F_30 ( V_4 , true ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_207 ( V_4 ) ;
F_8 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1629 ) ;
for ( V_1455 = 0 ; V_1455 <= 1 ; V_1455 ++ ) {
F_184 ( V_4 , V_1455 , V_771 ,
& V_1630 [ V_1455 ] ) ;
V_1466 [ V_1455 ] = V_1630 [ V_1455 ] . V_1466 ;
}
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 , V_1466 ) ;
V_1421 = 1024 ;
V_1706 = 13 ;
for ( V_240 = 0 ; V_240 < 2 ; V_240 ++ ) {
V_1678 = V_240 ;
V_1696 = 1 - V_240 ;
V_1213 = F_3 ( V_4 , 0xa2 ) ;
V_1787 = F_3 ( V_4 , ( V_1678 == V_99 ) ?
0xa6 : 0xa7 ) ;
V_1788 = F_3 ( V_4 , 0xa5 ) ;
V_1789 = F_3 ( V_4 , ( V_1678 == V_99 ) ?
0x91 : 0x92 ) ;
V_1790 = F_3 ( V_4 , ( V_1696 == V_99 ) ?
0x91 : 0x92 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1696 ) << 12 ) ;
F_36 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1696 ) << 0 ) ;
F_35 ( V_4 , ( ( V_1678 == V_99 ) ? 0xa6 : 0xa7 ) ,
( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
F_35 ( V_4 , 0xa5 , ( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
if ( ( ( V_4 -> V_179 ) & 0xff000000 ) )
F_5 ( V_4 ,
( V_1678 == V_99 ) ? 0x91 : 0x92 ,
( F_26 ( V_4 -> V_41 ) ?
0x140 : 0x110 ) ) ;
else
F_5 ( V_4 ,
( V_1678 == V_99 ) ? 0x91 : 0x92 ,
( F_26 ( V_4 -> V_41 ) ?
0x180 : 0x120 ) ) ;
F_5 ( V_4 , ( V_1696 == V_99 ) ? 0x91 : 0x92 ,
( F_26 ( V_4 -> V_41 ) ? 0x148 :
0x114 ) ) ;
V_598 = V_1797 | V_1798 ;
if ( V_1678 == V_99 ) {
V_1794 = V_1797 ;
V_1795 = V_1798 ;
} else {
V_1794 = V_1798 ;
V_1795 = V_1797 ;
}
if ( ( V_4 -> V_179 & 0x10000 ) ) {
F_84 ( V_4 , V_1799 , V_598 ,
V_1794 ) ;
F_84 ( V_4 , V_1800 , V_598 ,
V_1795 ) ;
}
for ( V_1792 = 0 ; V_1792 < 4 ; V_1792 ++ ) {
if ( V_682 )
F_94 ( V_1777 ) ;
if ( V_1792 < 3 ) {
V_1785 = V_1779 [ V_1792 ] ;
V_1782 = V_1780 [ V_1792 ] ;
V_1783 = V_1781 [ V_1792 ] ;
} else {
if ( V_1791 [ 1 ] > 10000 ) {
V_1785 = V_1779 [ 2 ] ;
V_1782 = V_1780 [ 2 ] ;
V_1783 = V_1781 [ 2 ] ;
V_1793 = 1 ;
V_1784 = V_1782 ;
V_1707 =
F_216 ( V_1791 [ 2 ] ) ;
} else {
if ( V_1791 [ 0 ] > 10000 ) {
V_1785 = V_1779 [ 1 ] ;
V_1782 = V_1780 [ 1 ] ;
V_1783 = V_1781 [ 1 ] ;
V_1793 = 1 ;
V_1784 = V_1782 ;
V_1707 =
F_216 (
V_1791 [ 1 ] ) ;
} else {
V_1785 = V_1779 [ 0 ] ;
V_1782 = V_1780 [ 0 ] ;
V_1783 = V_1781 [ 0 ] ;
V_1793 = 2 ;
V_1784 = V_1783 ;
V_1707 =
F_216 (
V_1791 [ 0 ] ) ;
}
}
V_1786 = V_1706 - V_1707 ;
V_1784 += V_1786 ;
V_1784 = F_81 ( F_198 ( T_2 , V_1784 , 10 ) , 0 ) ;
if ( V_1793 == 1 )
V_1782 = V_1784 ;
else
V_1783 = V_1784 ;
}
F_64 ( V_4 , ( 0x1 << 10 ) ,
( ( V_1783 << 8 ) |
( V_1782 << 4 ) |
( V_1785 << 2 ) ) , 0x3 , 0 ) ;
F_90 ( V_4 , V_676 ) ;
F_70 ( V_4 ) ;
if ( V_1796 ) {
V_1633 = F_71 ( V_4 , 4000 ,
( T_2 ) ( V_4 -> V_179 &
0xffff ) , 0 , 0 , true ) ;
V_1796 = false ;
} else {
V_1430 = ( F_32 ( V_4 -> V_41 ) ) ?
40 : 20 ;
F_182 ( V_4 , V_1430 * 8 , 0xffff ,
0 , 0 , 0 , true ) ;
}
if ( V_1633 == 0 ) {
if ( V_1792 < 3 ) {
F_208 ( V_4 , V_1652 ,
V_1421 , 32 ,
0 ) ;
V_1657 = ( V_1652 [ V_1678 ] . V_1657 +
V_1421 / 2 ) / V_1421 ;
V_1658 = ( V_1652 [ V_1678 ] . V_1658 +
V_1421 / 2 ) / V_1421 ;
V_1791 [ V_1792 ] = V_1657 + V_1658 ;
} else {
F_215 ( V_4 ,
( 1 <<
V_1678 ) ) ;
}
F_70 ( V_4 ) ;
}
if ( V_1633 != 0 )
break;
}
F_57 ( V_4 , V_1799 , ~ V_598 ) ;
F_57 ( V_4 , V_1800 , ~ V_598 ) ;
F_5 ( V_4 , ( V_1696 == V_99 ) ? 0x91 :
0x92 , V_1790 ) ;
F_5 ( V_4 , ( V_1678 == V_99 ) ? 0x91 :
0x92 , V_1789 ) ;
F_5 ( V_4 , 0xa5 , V_1788 ) ;
F_5 ( V_4 , ( V_1678 == V_99 ) ? 0xa6 :
0xa7 , V_1787 ) ;
F_5 ( V_4 , 0xa2 , V_1213 ) ;
if ( V_1633 != 0 )
break;
}
F_64 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ) ;
F_90 ( V_4 , V_676 ) ;
F_6 ( V_4 , V_232 , 2 , 0x110 , 16 ,
V_1629 ) ;
F_30 ( V_4 , false ) ;
return V_1633 ;
}
int
F_126 ( struct V_3 * V_4 , struct V_770 V_771 ,
T_4 V_1627 , bool V_682 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1627 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
return F_227 ( V_4 , V_771 , V_1627 ,
V_682 ) ;
else
return F_228 ( V_4 , V_771 , V_682 ) ;
}
void F_118 ( struct V_3 * V_4 )
{
T_3 V_249 ;
T_1 V_1801 ;
T_2 V_1802 , V_1803 , V_1493 , V_1804 ;
T_4 V_1805 [ 2 ] , V_464 ;
T_5 V_204 ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_1805 [ 0 ] = V_1805 [ 1 ] = 72 ;
} else {
V_464 = F_55 ( V_4 , 0 ) ;
switch ( V_464 ) {
case V_537 :
case V_544 :
case V_545 :
case V_546 :
V_1805 [ 0 ] = 0 ;
V_1805 [ 1 ] = 0 ;
break;
default:
V_1805 [ 0 ] = V_1805 [ 1 ] = 91 ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1805 [ 0 ] = V_1805 [ 1 ] = 30 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1805 [ 0 ] = V_1805 [ 1 ] = 40 ;
if ( F_21 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_1805 [ 0 ] < 40 ) || ( V_1805 [ 0 ] > 100 ) ||
( V_1805 [ 1 ] < 40 ) || ( V_1805 [ 1 ] > 100 ) )
V_1805 [ 0 ] = V_1805 [ 1 ] = 91 ;
}
V_4 -> V_190 [ V_99 ] . V_811 = V_1805 [ 0 ] ;
V_4 -> V_190 [ V_103 ] . V_811 = V_1805 [ 1 ] ;
V_4 -> V_190 [ V_99 ] . V_1806 = V_1805 [ 0 ] ;
V_4 -> V_190 [ V_103 ] . V_1806 = V_1805 [ 1 ] ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
T_3 V_1452 = V_4 -> V_10 . V_11 ;
if ( F_2 ( V_1452 , 3 ) ) {
if ( F_50 ( V_4 ) ) {
T_1 * V_1807 =
F_82 ( V_4 ) ;
V_1801 = V_1807 [ V_1805 [ V_249 ] ] ;
} else {
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_22 ( V_1452 , 3 ) ) {
V_1801 =
V_795
[ V_1805 [ V_249 ] ] ;
} else if ( F_22 ( V_1452 , 4 ) ) {
V_1801 = (
V_4 -> V_43 . V_148 ==
3 ) ?
V_796
[ V_1805 [ V_249 ] ] :
V_797
[ V_1805 [ V_249 ] ] ;
} else {
V_1801 =
V_798
[ V_1805 [ V_249 ] ] ;
}
} else {
if ( F_2 ( V_1452 , 5 ) &&
( V_4 -> V_42 . V_148 == 3 ) ) {
V_1801 =
V_801
[ V_1805 [ V_249 ] ] ;
} else {
V_1801 = V_802
[ V_1805 [ V_249 ] ] ;
}
}
}
} else {
V_1801 = V_806 [ V_1805 [ V_249 ] ] ;
}
if ( F_2 ( V_1452 , 3 ) )
V_1802 = ( V_1801 >> 16 ) & ( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1802 = ( V_1801 >> 16 ) & ( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1452 , 7 ) )
V_1803 = ( V_1801 >> 8 ) & ( ( 1 << ( 10 - 8 + 1 ) ) - 1 ) ;
else
V_1803 = ( V_1801 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1493 = ( V_1801 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1452 , 3 ) )
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_36 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_249 == V_99 ) ? 0xaa : 0xab , V_1803 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_249 ) , 16 ,
& V_1802 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
V_1804 &= ( ( V_249 == V_99 ) ? 0x00ff : 0xff00 ) ;
V_1804 |= ( ( V_249 == V_99 ) ? ( V_1493 << 8 ) : ( V_1493 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
if ( F_50 ( V_4 ) ) {
F_8 ( V_4 ,
( V_249 ==
V_99 ?
V_637 :
V_638 ) , 1 ,
576 + V_1805 [ V_249 ] , 32 ,
& V_204 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( T_6 ) V_204 ) << 4 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
}
F_34 ( V_4 , 0xbf , ( T_2 ) ( ~ ( 0x1f << 0 ) ) ) ;
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
static void
F_229 ( T_4 * V_1808 , T_2 * V_1809 ,
T_4 V_1810 , T_4 V_1811 ,
T_4 V_1812 )
{
T_4 V_1813 ;
T_4 V_1814 , V_1815 ;
T_4 V_1816 ;
for ( V_1813 = V_1811 ; V_1813 <= V_1812 ; V_1813 ++ ) {
V_1814 = ( V_1813 - V_1811 ) >> 2 ;
V_1815 = ( V_1813 - V_1811 ) & 0x3 ;
V_1816 = ( V_1809 [ V_1814 ] >> 4 * V_1815 ) & 0xf ;
V_1808 [ V_1813 ] = V_1810 - 2 * V_1816 ;
}
}
static void
F_230 ( T_4 * V_1808 , T_4 V_1809 ,
T_4 V_1811 , T_4 V_1812 )
{
T_4 V_1813 ;
for ( V_1813 = V_1811 ; V_1813 <= V_1812 ; V_1813 ++ )
V_1808 [ V_1813 ] -= 2 * V_1809 ;
}
void
F_231 ( T_4 * V_1817 , T_4 V_1818 ,
T_4 V_1819 , T_4 V_1820 )
{
T_4 V_1821 , V_1822 ;
V_1822 = V_1820 ;
for ( V_1821 = V_1818 ; V_1821 <= V_1819 - 1 ; V_1821 ++ ) {
V_1817 [ V_1821 ] = V_1817 [ V_1822 ] ;
V_1822 += ( V_1821 == V_1818 ) ? 2 : 1 ;
}
V_1817 [ V_1819 ] = V_1817 [ V_1819 - 1 ] ;
}
void
F_232 ( T_4 * V_1817 , T_4 V_1820 ,
T_4 V_1823 , T_4 V_1818 )
{
T_4 V_1821 , V_1822 ;
for ( V_1821 = V_1820 , V_1822 = V_1818 ;
V_1821 <= V_1823 ; V_1821 ++ , V_1822 ++ ) {
V_1817 [ V_1821 ] = V_1817 [ V_1822 ] ;
if ( V_1821 == V_1820 )
V_1817 [ ++ V_1821 ] = V_1817 [ V_1822 ] ;
}
}
void F_17 ( struct V_3 * V_4 )
{
T_3 V_1821 , V_1822 , V_75 ;
T_4 V_1824 = 0 , V_1825 = 0 , V_1826 = 0 ;
T_4 V_1810 = 0 ;
T_2 V_1827 [ 2 ] , * V_1828 = NULL ;
T_4 * V_1829 = NULL ;
for ( V_75 = 0 ; V_75 < ( V_96 + V_97 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_1810 = F_175 ( V_4 -> V_98 [ 0 ] . V_100 ,
V_4 -> V_98 [ 1 ] . V_100 ) ;
V_1827 [ 0 ] = V_4 -> V_110 ;
F_229 ( V_4 -> V_1830 ,
V_1827 ,
V_1810 ,
V_608 ,
V_609 ) ;
V_1827 [ 0 ] = ( T_2 ) ( V_4 -> V_111 & 0xffff ) ;
V_1827 [ 1 ] =
( T_2 ) ( V_4 -> V_111 >> 16 ) & 0xffff ;
V_1828 = V_4 -> V_112 ;
V_1825 = V_4 -> V_84 ;
V_1826 = V_4 -> V_88 ;
V_1824 = V_4 -> V_80 ;
V_1829 = V_4 -> V_1830 ;
break;
case 1 :
V_1810 = F_175 ( V_4 -> V_98 [ 0 ] . V_113 ,
V_4 -> V_98 [ 1 ] . V_113 ) ;
V_1827 [ 0 ] = ( T_2 ) ( V_4 -> V_121 & 0xffff ) ;
V_1827 [ 1 ] =
( T_2 ) ( V_4 -> V_121 >> 16 ) & 0xffff ;
V_1828 = V_4 -> V_122 ;
V_1825 = V_4 -> V_85 ;
V_1826 = V_4 -> V_89 ;
V_1824 = V_4 -> V_81 ;
V_1829 = V_4 -> V_1831 ;
break;
case 2 :
V_1810 = F_175 ( V_4 -> V_98 [ 0 ] . V_123 ,
V_4 -> V_98 [ 1 ] . V_123 ) ;
V_1827 [ 0 ] = ( T_2 ) ( V_4 -> V_130 & 0xffff ) ;
V_1827 [ 1 ] =
( T_2 ) ( V_4 -> V_130 >> 16 ) & 0xffff ;
V_1828 = V_4 -> V_131 ;
V_1825 = V_4 -> V_86 ;
V_1826 = V_4 -> V_90 ;
V_1824 = V_4 -> V_82 ;
V_1829 = V_4 -> V_1832 ;
break;
case 3 :
V_1810 = F_175 ( V_4 -> V_98 [ 0 ] . V_132 ,
V_4 -> V_98 [ 1 ] . V_132 ) ;
V_1827 [ 0 ] = ( T_2 ) ( V_4 -> V_139 & 0xffff ) ;
V_1827 [ 1 ] =
( T_2 ) ( V_4 -> V_139 >> 16 ) & 0xffff ;
V_1828 = V_4 -> V_140 ;
V_1825 = V_4 -> V_87 ;
V_1826 = V_4 -> V_91 ;
V_1824 = V_4 -> V_83 ;
V_1829 = V_4 -> V_1833 ;
break;
}
F_229 ( V_1829 , V_1827 ,
V_1810 , V_615 ,
V_1834 ) ;
F_231 ( V_1829 ,
V_1835 ,
V_1836 ,
V_615 ) ;
F_229 ( V_1829 , V_1828 ,
V_1810 ,
V_617 ,
V_1837 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1829 , V_1825 ,
V_617 ,
V_1837 ) ;
F_232 ( V_1829 ,
V_1838 ,
V_1839 ,
V_617 ) ;
F_229 ( V_1829 , V_1828 ,
V_1810 ,
V_619 ,
V_1840 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1829 ,
V_1826 ,
V_619 ,
V_1840 ) ;
F_229 ( V_1829 ,
& V_1828 [ 2 ] , V_1810 ,
V_621 ,
V_1841 ) ;
if ( V_612 ) {
F_229 ( V_1829 ,
& V_1828 [ 4 ] ,
V_1810 ,
V_613 ,
V_1842 ) ;
F_232 ( V_1829 ,
V_614 ,
V_1843 ,
V_613 ) ;
F_229 ( V_1829 ,
& V_1828 [ 4 ] ,
V_1810 ,
V_616 ,
V_1844 ) ;
F_230 ( V_1829 , V_1825 ,
V_616 ,
V_1844 ) ;
F_232 ( V_1829 ,
V_1845 ,
V_1846 ,
V_616 ) ;
F_229 ( V_1829 ,
& V_1828 [ 4 ] ,
V_1810 ,
V_618 ,
V_1847 ) ;
F_230 ( V_1829 ,
V_1826 ,
V_618 ,
V_1847 ) ;
F_229 ( V_1829 ,
& V_1828 [ 6 ] ,
V_1810 ,
V_620 ,
V_1848 ) ;
} else {
for ( V_1821 = V_614 , V_1822 =
V_615 ;
V_1821 <= V_1848 ;
V_1821 ++ , V_1822 ++ )
V_1829 [ V_1821 ] =
V_1829 [ V_1822 ] ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1829 ,
V_1824 ,
V_614 ,
V_1848 ) ;
V_1829 [ V_1849 ] =
V_1829 [ V_616 ] ;
}
return;
}
void V_201 ( struct V_3 * V_4 )
{
T_4 V_772 ;
F_74 ( V_4 ) ;
F_75 ( V_4 ) ;
V_772 = V_4 -> V_63 ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) ) {
F_77 ( V_4 -> V_61 -> V_567 , V_631 , V_631 ) ;
( void ) F_78 ( V_4 -> V_78 , F_79 ( V_632 ) ) ;
F_65 ( 1 ) ;
}
F_117 ( V_4 , V_772 ) ;
if ( F_76 ( V_4 -> V_61 -> V_630 , 11 ) || F_76 ( V_4 -> V_61 -> V_630 , 12 ) )
F_77 ( V_4 -> V_61 -> V_567 , V_631 , 0 ) ;
}
static bool F_233 ( struct V_3 * V_4 )
{
return F_3 ( ( V_4 ) , 0x1e7 ) & ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ;
}
T_2 F_234 ( struct V_3 * V_4 )
{
T_2 V_1500 ;
T_2 V_1850 [ 2 ] ;
if ( F_233 ( V_4 ) ) {
V_1850 [ 0 ] = F_190 ( V_4 , V_99 ) ;
V_1850 [ 1 ] = F_190 ( V_4 , V_103 ) ;
V_1500 = ( V_1850 [ 0 ] << 8 ) | V_1850 [ 1 ] ;
} else {
V_1500 = ( ( V_4 -> V_190 [ V_99 ] . V_811 & 0xff )
<< 8 ) |
( V_4 -> V_190 [ V_103 ] . V_811 & 0xff ) ;
}
return V_1500 ;
}
void F_235 ( struct V_3 * V_4 )
{
if ( F_50 ( V_4 )
&& ( V_4 -> V_1584
|| ( F_233 ( V_4 )
&&
( ( ( T_1 )
abs ( F_190 ( V_4 , 0 ) -
V_4 -> V_1585 [ 0 ] ) >= 4 )
|| ( ( T_1 )
abs ( F_190 ( V_4 , 1 ) -
V_4 -> V_1585 [ 1 ] ) >= 4 ) ) ) ) )
F_202 ( V_4 , true ) ;
}
void F_117 ( struct V_3 * V_4 , T_4 V_1851 )
{
T_2 V_598 = 0 , V_13 = 0 , V_1852 = 0 ;
T_4 V_227 ;
T_3 V_249 ;
T_1 V_27 ;
T_1 V_26 ;
T_2 V_253 [ 84 ] ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
switch ( V_1851 ) {
case V_66 :
case V_64 :
V_4 -> V_63 = V_1851 ;
break;
default:
break;
}
if ( V_1851 == V_66 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_233 ( V_4 ) ) {
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ;
V_249 ++ )
V_4 -> V_1853 [ V_249 ] =
F_190 (
V_4 ,
( T_4 ) V_249 ) ;
}
}
V_26 = 84 ;
V_27 = 64 ;
for ( V_227 = 0 ; V_227 < V_26 ; V_227 ++ )
V_253 [ V_227 ] = 0 ;
F_6 ( V_4 , 26 , V_26 , V_27 , 16 ,
V_253 ) ;
F_6 ( V_4 , 27 , V_26 , V_27 , 16 ,
V_253 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_34 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
else
F_34 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_35 ( V_4 , 0x8f , ( 0x1 << 8 ) ) ;
F_35 ( V_4 , 0xa5 , ( 0x1 << 8 ) ) ;
} else {
F_35 ( V_4 , 0xa5 , ( 0x1 << 14 ) ) ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x53 ) ;
else if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x5a ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_220 == V_221 )
F_56 ( V_4 -> V_61 -> V_567 , V_1854 , V_1855 ,
V_1855 , V_570 ) ;
} else {
F_6 ( V_4 , V_637 , 84 , 64 ,
8 , V_4 -> V_610 ) ;
F_6 ( V_4 , V_638 , 84 , 64 ,
8 , V_4 -> V_610 ) ;
V_1852 = ( V_1851 == V_64 ) ? 0x1 : 0x0 ;
V_598 = ( 0x1 << 14 ) | ( 0x1 << 13 ) ;
V_13 = ( V_1852 << 14 ) | ( V_1852 << 13 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_598 |= ( 0x1 << 15 ) ;
V_13 |= ( V_1852 << 15 ) ;
}
F_36 ( V_4 , 0x1e7 , V_598 , V_13 ) ;
if ( F_26 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x32 ) ;
F_36 ( V_4 , 0x222 , ( 0xff << 0 ) , 0x32 ) ;
} else {
F_36 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x64 ) ;
if ( F_80 ( V_4 -> V_10 . V_11 , 1 ) )
F_36 ( V_4 , 0x222 ,
( 0xff << 0 ) , 0x64 ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( V_4 -> V_1853 [ 0 ] != 128 )
&& ( V_4 -> V_1853 [ 1 ] != 128 ) )
F_191 ( V_4 ,
V_4 ->
V_1853
[ 0 ] ,
V_4 ->
V_1853
[ 1 ] ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_34 ( V_4 , 0x8f , ~ ( 0x1 << 8 ) ) ;
F_34 ( V_4 , 0xa5 , ~ ( 0x1 << 8 ) ) ;
} else {
F_34 ( V_4 , 0xa5 , ~ ( 0x1 << 14 ) ) ;
}
if ( F_22 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
if ( F_21 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_220 == V_221 )
F_56 ( V_4 -> V_61 -> V_567 , V_1854 , V_1855 ,
0x0 , V_570 ) ;
if ( F_50 ( V_4 ) ) {
F_36 ( V_4 , ( 0 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
F_36 ( V_4 , ( 1 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
}
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
void
F_86 ( struct V_3 * V_4 , T_4 V_237 , T_7 V_687 ,
bool V_1856 )
{
T_4 V_249 , V_1857 ;
T_2 V_1858 , V_1859 , V_1860 ;
T_2 V_1804 ;
T_1 V_1801 ;
T_2 V_1802 , V_1803 ;
T_4 V_1493 ;
T_1 V_729 ;
T_2 V_1861 , V_1862 ;
T_1 V_730 ;
T_2 V_1863 ;
T_4 V_772 ;
T_5 V_204 ;
T_2 V_253 [ 2 ] ;
if ( V_4 -> V_169 )
F_30 ( V_4 , true ) ;
V_1858 = 192 ;
V_1859 = 320 ;
V_1860 = 448 ;
for ( V_249 = 0 ; V_249 < V_4 -> V_10 . V_189 ; V_249 ++ ) {
if ( ( V_237 & ( 1 << V_249 ) ) == 0 )
continue;
V_1857 = ( V_249 == V_99 ) ? 26 : 27 ;
if ( V_687 < 0 ) {
if ( V_4 -> V_190 [ V_249 ] . V_191 < 0 )
continue;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_190 [ V_249 ] .
V_1864 ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_190 [ V_249 ] .
V_1864 ) ;
} else {
F_36 ( V_4 , 0xa5 ,
( 0x1 << 14 ) ,
V_4 -> V_190 [ V_249 ] .
V_1864 ) ;
}
F_5 ( V_4 , ( V_249 == V_99 ) ?
0xaa : 0xab ,
V_4 -> V_190 [ V_249 ] . V_1865 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_249 ) , 16 ,
& V_4 -> V_190 [ V_249 ] .
V_1802 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
V_1804 &= ( ( V_249 == V_99 ) ? 0x00ff : 0xff00 ) ;
V_1804 |= ( ( V_249 == V_99 ) ?
( V_4 -> V_190 [ V_249 ] . V_1493 << 8 ) :
( V_4 -> V_190 [ V_249 ] . V_1493 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
if ( V_1856 ) {
F_6 (
V_4 , 15 , 2 , ( 80 + 2 * V_249 ) , 16 ,
& V_4 -> V_190 [ V_249 ] . V_1861 ) ;
F_6 (
V_4 , 15 , 1 , ( 85 + V_249 ) , 16 ,
& V_4 -> V_190 [ V_249 ] . V_730 ) ;
F_6 (
V_4 , 15 , 1 , ( 93 + V_249 ) , 16 ,
& V_4 -> V_190 [ V_249 ] . V_730 ) ;
}
F_117 ( V_4 , V_4 -> V_63 ) ;
V_4 -> V_190 [ V_249 ] . V_811 =
V_4 -> V_190 [ V_249 ] . V_1806 ;
} else {
if ( V_4 -> V_190 [ V_249 ] . V_191 < 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_190 [ V_249 ] .
V_1864 ) ;
F_36 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_190 [ V_249 ] .
V_1864 ) ;
} else {
V_4 -> V_190 [ V_249 ] .
V_1864 =
F_3 ( V_4 , 0xa5 ) ;
}
V_4 -> V_190 [ V_249 ] . V_1865 =
F_3 ( V_4 , ( V_249 == V_99 ) ?
0xaa : 0xab ) ;
F_8 ( V_4 , 7 , 1 ,
( 0x110 + V_249 ) , 16 ,
& V_4 ->
V_190 [ V_249 ] .
V_1802 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_1863 ) ;
V_1863 >>= ( ( V_249 == V_99 ) ? 8 : 0 ) ;
V_1863 &= 0xff ;
V_4 -> V_190 [ V_249 ] . V_1493 = ( T_4 ) V_1863 ;
F_8 ( V_4 , 15 , 2 ,
( 80 + 2 * V_249 ) , 16 ,
& V_4 ->
V_190 [ V_249 ] .
V_1861 ) ;
F_8 ( V_4 , 15 , 1 , ( 85 + V_249 ) ,
16 ,
& V_4 ->
V_190 [ V_249 ] .
V_730 ) ;
V_4 -> V_190 [ V_249 ] . V_1806 =
V_4 -> V_190 [ V_249 ] .
V_811 ;
}
V_772 = V_4 -> V_63 ;
F_117 ( V_4 , V_66 ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 1 ) )
F_114 ( V_4 -> V_61 -> V_567 , V_792 ) ;
F_8 ( V_4 , V_1857 , 1 ,
( V_1858 + V_687 ) , 32 ,
& V_1801 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1802 = ( V_1801 >> 16 ) &
( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1802 = ( V_1801 >> 16 ) &
( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
V_1803 = ( V_1801 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1493 = ( V_1801 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_36 ( V_4 , ( ( V_249 == V_99 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_36 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_249 == V_99 ) ?
0xaa : 0xab , V_1803 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_249 ) , 16 ,
& V_1802 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
V_1804 &= ( ( V_249 == V_99 ) ? 0x00ff : 0xff00 ) ;
V_1804 |= ( ( V_249 == V_99 ) ?
( V_1493 << 8 ) : ( V_1493 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1804 ) ;
F_8 ( V_4 , V_1857 , 1 ,
( V_1859 + V_687 ) , 32 ,
& V_729 ) ;
V_1861 = ( V_729 >> 10 ) & ( ( 1 << ( 19 - 10 + 1 ) ) - 1 ) ;
V_1862 = ( V_729 >> 0 ) & ( ( 1 << ( 9 - 0 + 1 ) ) - 1 ) ;
if ( V_1856 ) {
V_253 [ 0 ] = ( T_2 ) V_1861 ;
V_253 [ 1 ] = ( T_2 ) V_1862 ;
F_6 ( V_4 , 15 , 2 ,
( 80 + 2 * V_249 ) , 16 ,
V_253 ) ;
}
F_8 ( V_4 , V_1857 , 1 ,
( V_1860 + V_687 ) , 32 ,
& V_730 ) ;
if ( V_1856 )
F_6 ( V_4 , 15 , 1 , ( 85 + V_249 ) ,
16 , & V_730 ) ;
if ( F_22 ( V_4 -> V_10 . V_11 , 1 ) )
F_114 ( V_4 -> V_61 -> V_567 , V_794 ) ;
if ( F_50 ( V_4 ) ) {
F_8 ( V_4 ,
( V_249 == V_99 ?
V_637 :
V_638 ) ,
1 , 576 + V_687 , 32 ,
& V_204 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( T_6 ) V_204 ) << 4 ) ;
F_36 ( V_4 , ( V_249 == V_99 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
F_117 ( V_4 , V_772 ) ;
}
V_4 -> V_190 [ V_249 ] . V_191 = V_687 ;
}
if ( V_4 -> V_169 )
F_30 ( V_4 , false ) ;
}
void
F_236 ( struct V_3 * V_4 , T_3 V_953 , T_4 * V_1866 ,
T_4 V_1867 )
{
T_4 V_464 ;
V_464 = F_55 ( V_4 , V_953 ) ;
switch ( V_464 ) {
case V_537 :
* V_1866 = V_4 -> V_1830 [ V_1867 ] ;
break;
case V_545 :
* V_1866 = V_4 -> V_1831 [ V_1867 ] ;
break;
case V_544 :
* V_1866 = V_4 -> V_1832 [ V_1867 ] ;
break;
case V_546 :
* V_1866 = V_4 -> V_1833 [ V_1867 ] ;
break;
default:
* V_1866 = V_4 -> V_1830 [ V_1867 ] ;
break;
}
return;
}
void F_30 ( struct V_3 * V_4 , bool V_1868 )
{
T_2 V_1335 [] = { 0xffff , 0xffff } ;
if ( V_1868 ) {
if ( V_4 -> V_790 == 0 ) {
V_4 -> V_1869 =
F_48 ( V_4 , 0 , 0 ) ;
F_48 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_59 ( V_4 , 0 , V_4 -> V_1334 ) ;
F_59 ( V_4 , 1 , V_1335 ) ;
}
V_4 -> V_790 ++ ;
F_128 ( V_4 ) ;
} else {
V_4 -> V_790 -- ;
if ( V_4 -> V_790 == 0 ) {
F_48 ( V_4 , ( 0x7 << 0 ) ,
V_4 -> V_1869 ) ;
F_59 ( V_4 , 1 , V_4 -> V_1334 ) ;
}
}
}
void F_237 ( struct V_3 * V_4 , bool V_1870 )
{
F_129 ( V_4 -> V_61 -> V_567 ) ;
if ( V_1870 ) {
if ( V_4 -> V_790 == 0 )
F_30 ( V_4 , true ) ;
} else if ( V_4 -> V_790 > 0 ) {
F_30 ( V_4 , false ) ;
}
F_130 ( V_4 -> V_61 -> V_567 ) ;
}
