#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  2 11:44:28 2020
# Process ID: 8868
# Current directory: C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16032 C:\Users\maria\Desktop\trabajo_vhdl_DEFINITIVO - copia\trabajo_vhdl.xpr
# Log file: C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/vivado.log
# Journal file: C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/maria/Desktop/trabajo_vhdl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj display_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sources_1/new/C_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sources_1/new/C_clk_dis_state.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dis_state'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sources_1/new/C_decodificador_2a4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodificador_2a4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sources_1/new/C_multiplexor_4a1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexor_4a1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sources_1/new/Comp_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/sim_1/new/Comp_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot display_tb_behav xil_defaultlib.display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.multiplexor_4a1 [multiplexor_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_2a4 [decodificador_2a4_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dis_state [clk_dis_state_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [\divisor_reloj(max=50000)\]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.display_tb
Built simulation snapshot display_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_tb_behav -key {Behavioral:sim_1:Functional:display_tb} -tclbatch {display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 906.680 ; gain = 29.434
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 906.680 ; gain = 35.074
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Jan  2 11:45:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/maria/Desktop/trabajo_vhdl_DEFINITIVO - copia/trabajo_vhdl.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.359 ; gain = 366.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  2 11:48:35 2020...
