# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_06.srcs/sources_1/new/AU.vhd" \
"../../../../Lab03_FA.vhd" \
"../../../../Lab03_RCA_4.vhd" \
"../../../../lab_06.srcs/sources_1/new/Reg.vhd" \
"../../../../lab_06.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../lab03_HA.vhd" \
"../../../../lab_06.srcs/sim_1/new/Sim_AU.vhd" \

# Do not sort compile order
nosort
