Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Multi_8CH32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multi_8CH32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multi_8CH32"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : Multi_8CH32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Multi_8CH32.v" into library work
Parsing module <Multi_8CH32>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Multi_8CH32>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Multi_8CH32>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Multi_8CH32.v".
    Found 8-bit register for signal <cpu_blink>.
    Found 8-bit register for signal <cpu_point>.
    Found 32-bit register for signal <disp_data>.
    Found 32-bit 8-to-1 multiplexer for signal <Disp_num> created at line 46.
    Found 8-bit 8-to-1 multiplexer for signal <LE_out> created at line 46.
    Found 8-bit 8-to-1 multiplexer for signal <point_out> created at line 46.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <Multi_8CH32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 32-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 12
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 12
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <disp_data_9> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_11> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_13> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_15> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_17> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_19> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_21> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_23> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_24> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_26> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_28> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp_data_30> has a constant value of 0 in block <Multi_8CH32>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <disp_data_8> in Unit <Multi_8CH32> is equivalent to the following 11 FFs/Latches, which will be removed : <disp_data_10> <disp_data_12> <disp_data_14> <disp_data_16> <disp_data_18> <disp_data_20> <disp_data_22> <disp_data_25> <disp_data_27> <disp_data_29> <disp_data_31> 

Optimizing unit <Multi_8CH32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Multi_8CH32, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Multi_8CH32.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 194
#      GND                         : 1
#      LUT3                        : 24
#      LUT4                        : 1
#      LUT5                        : 24
#      LUT6                        : 96
#      MUXF7                       : 48
# FlipFlops/Latches                : 25
#      FDCE                        : 12
#      FDPE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 440
#      IBUF                        : 392
#      OBUF                        : 48

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              25  out of  407600     0%  
 Number of Slice LUTs:                  145  out of  203800     0%  
    Number used as Logic:               145  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:     121  out of    146    82%  
   Number with an unused LUT:             1  out of    146     0%  
   Number of fully used LUT-FF pairs:    24  out of    146    16%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         441
 Number of bonded IOBs:                 441  out of    400   110% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.295ns
   Maximum output required time after clock: 1.206ns
   Maximum combinational path delay: 1.315ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 293 / 74
-------------------------------------------------------------------------
Offset:              1.295ns (Levels of Logic = 2)
  Source:            EN<2> (PAD)
  Destination:       cpu_blink_0 (FF)
  Destination Clock: clk rising

  Data Path: EN<2> to cpu_blink_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.000   0.624  EN_2_IBUF (EN_2_IBUF)
     LUT4:I1->O           25   0.043   0.468  _n0069_inv1 (_n0069_inv)
     FDPE:CE                   0.161          cpu_blink_0
    ----------------------------------------
    Total                      1.295ns (0.204ns logic, 1.091ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.206ns (Levels of Logic = 3)
  Source:            disp_data_8 (FF)
  Destination:       Disp_num<31> (PAD)
  Source Clock:      clk rising

  Data Path: disp_data_8 to Disp_num<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            12   0.236   0.411  disp_data_8 (disp_data_8)
     LUT6:I5->O            1   0.043   0.000  Mmux_Disp_num_41 (Mmux_Disp_num_41)
     MUXF7:I0->O           1   0.176   0.339  Mmux_Disp_num_2_f7_0 (Disp_num_10_OBUF)
     OBUF:I->O                 0.000          Disp_num_10_OBUF (Disp_num<10>)
    ----------------------------------------
    Total                      1.206ns (0.455ns logic, 0.751ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 576 / 48
-------------------------------------------------------------------------
Delay:               1.315ns (Levels of Logic = 4)
  Source:            Test<1> (PAD)
  Destination:       point_out<7> (PAD)

  Data Path: Test<1> to point_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.000   0.755  Test_1_IBUF (Test_1_IBUF)
     LUT6:I0->O            1   0.043   0.000  Mmux_Disp_num_3 (Mmux_Disp_num_3)
     MUXF7:I1->O           1   0.178   0.339  Mmux_Disp_num_2_f7 (Disp_num_0_OBUF)
     OBUF:I->O                 0.000          Disp_num_0_OBUF (Disp_num<0>)
    ----------------------------------------
    Total                      1.315ns (0.221ns logic, 1.094ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.41 secs
 
--> 

Total memory usage is 443576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

