#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Oct 29 19:49:50 2016
# Process ID: 6264
# Log file: E:/Xilinx/Artix-7/Workspace/project_led/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace/project_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace/project_led/project_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 770.207 ; gain = 100.445
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Oct 29 19:50:26 2016] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ftg256/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_led/.Xil/Vivado-6264-evelovely/dcp/led_top.xdc]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace/project_led/.Xil/Vivado-6264-evelovely/dcp/led_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 917.531 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 917.531 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 965.004 ; gain = 183.496
close_design
close_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1205.469 ; gain = 235.766
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1/led_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1205.469 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
1
[1]
write_cfgmem -format mcs -interface spix4 -size 128 -loadbit "up 0 led_top.bit" -file led_top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Bitstream 40-47] File led_top.bit does not exist.
ERROR: [Bitstream 40-46] File led_top.bit cannot be opened for input.
ERROR: [Vivado 12-3540] Could not load bitfile led_top.bit.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
pwd
E:/Xilinx/Artix-7/Workspace/project_led
cd E:\Xilinx\Artix-7\Workspace\project_led\project_led.runs\impl_1
couldn't change working directory to "E:XilinxArtix-7Workspaceproject_ledproject_led.runsimpl_1": no such file or directory
cd ../
pwd
E:/Xilinx/Artix-7/Workspace
cd project_led
pwd
E:/Xilinx/Artix-7/Workspace/project_led
cd project_led.runs
pwd
E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs
cd impl_1
pwd
E:/Xilinx/Artix-7/Workspace/project_led/project_led.runs/impl_1
write_cfgmem -format mcs -interface spix4 -size 128 -loadbit "up 0 led_top.bit" -file led_top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-3735] SPI_BUSWIDTH property is set to "1" on bitfile led_top.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0 led_top.bit" -file led_top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-3735] SPI_BUSWIDTH property is set to "1" on bitfile led_top.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem -format mcs -interface spix4 -size 64 -loadbit "up 0 led_top.bit" -file led_top.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile led_top.bit
ERROR: [Vivado 12-3735] SPI_BUSWIDTH property is set to "1" on bitfile led_top.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 29 20:24:36 2016...
