Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 11 10:45:48 2022
| Host         : DESKTOP-T7ND2AI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VendingMachine_control_sets_placed.rpt
| Design       : VendingMachine
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            3 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           13 |
| No           | No                    | Yes                    |              94 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  E1/nextState  |                |                  |                2 |              6 |
|  E3/nextState  |                |                  |                1 |              6 |
|  E2/nextState  |                |                  |                1 |              6 |
|  L/CLK         |                | rst_IBUF         |                1 |             12 |
|  L/CLK         | bcd[6]_i_1_n_0 | rst_IBUF         |                5 |             14 |
|  clk_IBUF_BUFG | E3/E[0]        | rst_IBUF         |                4 |             14 |
|  clk_IBUF_BUFG |                |                  |                9 |             32 |
|  clk_IBUF_BUFG |                | rst_IBUF         |               18 |             82 |
+----------------+----------------+------------------+------------------+----------------+


