-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sat Jul 20 20:47:51 2019
-- Host        : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_sys_fp_prj_2019_64/yolo_sys_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_1/design_1_yolo_acc_top_0_1_sim_netlist.vhdl
-- Design      : design_1_yolo_acc_top_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_CTRL_BUS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    leaky_V : out STD_LOGIC;
    bias_en_V : out STD_LOGIC;
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_input_w_V_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_input_h_V_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \outStream_V_data_1_state_reg[1]\ : out STD_LOGIC;
    p_1_in26_in : out STD_LOGIC;
    \outStream_V_user_V_1_state_reg[0]\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    outStream_TREADY : in STD_LOGIC;
    outStream_V_keep_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_V_strb_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_V_data_1_ack_in : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    outStream_V_dest_V_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg_2 : in STD_LOGIC;
    outStream_V_id_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_V_user_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_V_last_V_1_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \t_V_reg_337_reg[0]\ : in STD_LOGIC;
    bias_en_V_read_reg_1225 : in STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_CTRL_BUS_s_axi : entity is "yolo_acc_top_CTRL_BUS_s_axi";
end design_1_yolo_acc_top_0_1_yolo_acc_top_CTRL_BUS_s_axi;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_CTRL_BUS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^bias_en_v\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_ready_i_10_n_0 : STD_LOGIC;
  signal int_ap_ready_i_6_n_0 : STD_LOGIC;
  signal int_ap_ready_i_7_n_0 : STD_LOGIC;
  signal int_ap_ready_i_8_n_0 : STD_LOGIC;
  signal int_ap_ready_i_9_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal \int_bias_en_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch_V[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch_V[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch_V[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_fold_input_ch_V[3]_i_2_n_0\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_input_h_V0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_h_V[8]_i_3_n_0\ : STD_LOGIC;
  signal \^int_input_h_v_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_input_w_V0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_w_V[8]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_w_v_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_leaky_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_leaky_V[0]_i_2_n_0\ : STD_LOGIC;
  signal \^leaky_v\ : STD_LOGIC;
  signal \^outstream_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^outstream_v_user_v_1_state_reg[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal \^p_1_in26_in\ : STD_LOGIC;
  signal p_1_in31_in : STD_LOGIC;
  signal p_1_in36_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair96";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of int_ap_ready_i_10 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of int_ap_ready_i_12 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of int_ap_ready_i_13 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of int_ap_ready_i_3 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of int_ap_ready_i_4 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of int_ap_ready_i_6 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of int_ap_ready_i_7 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of int_ap_ready_i_9 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_fold_input_ch_V[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_fold_input_ch_V[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_fold_input_ch_V[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_fold_input_ch_V[3]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_input_h_V[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_input_h_V[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_input_h_V[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_input_h_V[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_input_h_V[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_input_h_V[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_input_h_V[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_input_h_V[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_input_w_V[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_input_w_V[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_input_w_V[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_input_w_V[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_input_w_V[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_input_w_V[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_input_w_V[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_input_w_V[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of interrupt_INST_0 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rdata[0]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rdata[0]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair93";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  bias_en_V <= \^bias_en_v\;
  \int_input_h_V_reg[8]_0\(8 downto 0) <= \^int_input_h_v_reg[8]_0\(8 downto 0);
  \int_input_w_V_reg[8]_0\(8 downto 0) <= \^int_input_w_v_reg[8]_0\(8 downto 0);
  leaky_V <= \^leaky_v\;
  \outStream_V_data_1_state_reg[1]\ <= \^outstream_v_data_1_state_reg[1]\;
  \outStream_V_user_V_1_state_reg[0]\ <= \^outstream_v_user_v_1_state_reg[0]\;
  p_1_in26_in <= \^p_1_in26_in\;
  s_axi_CTRL_BUS_BVALID <= \^s_axi_ctrl_bus_bvalid\;
  s_axi_CTRL_BUS_RVALID <= \^s_axi_ctrl_bus_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      I2 => s_axi_CTRL_BUS_RREADY,
      I3 => \^s_axi_ctrl_bus_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_BUS_RREADY,
      I3 => \^s_axi_ctrl_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_BUS_AWVALID,
      I3 => s_axi_CTRL_BUS_BREADY,
      I4 => \^s_axi_ctrl_bus_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BUS_BREADY,
      I1 => \^s_axi_ctrl_bus_bvalid\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_start,
      I1 => int_ap_ready_reg_0(0),
      I2 => ap_done,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => int_ap_ready_reg_0(0),
      I1 => ap_start,
      I2 => int_ap_ready_reg_0(1),
      I3 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\bias_en_V_read_reg_1225[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => int_ap_ready_reg_0(0),
      O => E(0)
    );
\inStream_a_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \rdata[1]_i_3_n_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => ap_done,
      I4 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => int_ap_ready_reg_0(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022002202"
    )
        port map (
      I0 => int_ap_ready_reg_0(2),
      I1 => \^outstream_v_data_1_state_reg[1]\,
      I2 => \^p_1_in26_in\,
      I3 => outStream_TREADY,
      I4 => p_1_in16_in,
      I5 => \^outstream_v_user_v_1_state_reg[0]\,
      O => ap_done
    );
int_ap_ready_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(1),
      I1 => outStream_V_strb_V_1_state(0),
      O => int_ap_ready_i_10_n_0
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_ap_ready_reg_2,
      I1 => outStream_V_dest_V_1_state(0),
      O => p_1_in36_in
    );
int_ap_ready_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outStream_V_last_V_1_state(0),
      I1 => outStream_V_last_V_1_state(1),
      O => p_1_in21_in
    );
int_ap_ready_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outStream_V_id_V_1_state(0),
      I1 => outStream_V_id_V_1_state(1),
      O => p_1_in31_in
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFFFFFFFFFF"
    )
        port map (
      I0 => outStream_V_data_1_ack_in,
      I1 => int_ap_ready_reg_1,
      I2 => outStream_V_dest_V_1_state(0),
      I3 => int_ap_ready_reg_2,
      I4 => int_ap_ready_i_6_n_0,
      I5 => int_ap_ready_i_7_n_0,
      O => \^outstream_v_data_1_state_reg[1]\
    );
int_ap_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(0),
      I1 => outStream_V_keep_V_1_state(1),
      O => \^p_1_in26_in\
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(0),
      I1 => outStream_V_strb_V_1_state(1),
      O => p_1_in16_in
    );
int_ap_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFBFBFFFFFFFF"
    )
        port map (
      I0 => int_ap_ready_i_8_n_0,
      I1 => int_ap_ready_i_9_n_0,
      I2 => outStream_V_user_V_1_state(0),
      I3 => outStream_V_user_V_1_state(1),
      I4 => outStream_TREADY,
      I5 => int_ap_ready_i_10_n_0,
      O => \^outstream_v_user_v_1_state_reg[0]\
    );
int_ap_ready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outStream_V_id_V_1_state(1),
      I1 => outStream_V_id_V_1_state(0),
      O => int_ap_ready_i_6_n_0
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(1),
      I1 => outStream_V_keep_V_1_state(0),
      O => int_ap_ready_i_7_n_0
    );
int_ap_ready_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFEA"
    )
        port map (
      I0 => p_1_in36_in,
      I1 => outStream_V_data_1_ack_in,
      I2 => int_ap_ready_reg_1,
      I3 => p_1_in21_in,
      I4 => outStream_TREADY,
      I5 => p_1_in31_in,
      O => int_ap_ready_i_8_n_0
    );
int_ap_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => outStream_V_last_V_1_state(1),
      I1 => outStream_V_last_V_1_state(0),
      O => int_ap_ready_i_9_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => s_axi_CTRL_BUS_WDATA(0),
      I3 => s_axi_CTRL_BUS_WSTRB(0),
      I4 => \int_input_h_V[8]_i_3_n_0\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_input_h_V[8]_i_3_n_0\,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_bias_en_V[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => s_axi_CTRL_BUS_WDATA(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_input_h_V[8]_i_3_n_0\,
      I5 => \^bias_en_v\,
      O => \int_bias_en_V[0]_i_1_n_0\
    );
\int_bias_en_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_bias_en_V[0]_i_1_n_0\,
      Q => \^bias_en_v\,
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => \int_fold_input_ch_V[0]_i_1_n_0\
    );
\int_fold_input_ch_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(1),
      O => \int_fold_input_ch_V[1]_i_1_n_0\
    );
\int_fold_input_ch_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(2),
      O => \int_fold_input_ch_V[2]_i_1_n_0\
    );
\int_fold_input_ch_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_input_h_V[8]_i_3_n_0\,
      O => \int_fold_input_ch_V[3]_i_1_n_0\
    );
\int_fold_input_ch_V[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^q\(3),
      O => \int_fold_input_ch_V[3]_i_2_n_0\
    );
\int_fold_input_ch_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch_V[3]_i_1_n_0\,
      D => \int_fold_input_ch_V[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch_V[3]_i_1_n_0\,
      D => \int_fold_input_ch_V[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch_V[3]_i_1_n_0\,
      D => \int_fold_input_ch_V[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_fold_input_ch_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_fold_input_ch_V[3]_i_1_n_0\,
      D => \int_fold_input_ch_V[3]_i_2_n_0\,
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_BUS_WVALID,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[2]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_input_h_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_v_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_input_h_V0(0)
    );
\int_input_h_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(1),
      O => int_input_h_V0(1)
    );
\int_input_h_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(2),
      O => int_input_h_V0(2)
    );
\int_input_h_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(3),
      O => int_input_h_V0(3)
    );
\int_input_h_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(4),
      O => int_input_h_V0(4)
    );
\int_input_h_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(5),
      O => int_input_h_V0(5)
    );
\int_input_h_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(6),
      O => int_input_h_V0(6)
    );
\int_input_h_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_h_v_reg[8]_0\(7),
      O => int_input_h_V0(7)
    );
\int_input_h_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_input_h_V[8]_i_3_n_0\,
      O => p_0_in0
    );
\int_input_h_V[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^int_input_h_v_reg[8]_0\(8),
      O => int_input_h_V0(8)
    );
\int_input_h_V[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => s_axi_CTRL_BUS_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_input_h_V[8]_i_3_n_0\
    );
\int_input_h_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(0),
      Q => \^int_input_h_v_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(1),
      Q => \^int_input_h_v_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(2),
      Q => \^int_input_h_v_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(3),
      Q => \^int_input_h_v_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(4),
      Q => \^int_input_h_v_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(5),
      Q => \^int_input_h_v_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(6),
      Q => \^int_input_h_v_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(7),
      Q => \^int_input_h_v_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_h_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_input_h_V0(8),
      Q => \^int_input_h_v_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_input_w_V0(0)
    );
\int_input_w_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(1),
      O => int_input_w_V0(1)
    );
\int_input_w_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(2),
      O => int_input_w_V0(2)
    );
\int_input_w_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(3),
      O => int_input_w_V0(3)
    );
\int_input_w_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(4),
      O => int_input_w_V0(4)
    );
\int_input_w_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(5),
      O => int_input_w_V0(5)
    );
\int_input_w_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(6),
      O => int_input_w_V0(6)
    );
\int_input_w_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \^int_input_w_v_reg[8]_0\(7),
      O => int_input_w_V0(7)
    );
\int_input_w_V[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ier[1]_i_3_n_0\,
      O => \int_input_w_V[8]_i_1_n_0\
    );
\int_input_w_V[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => \^int_input_w_v_reg[8]_0\(8),
      O => int_input_w_V0(8)
    );
\int_input_w_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(0),
      Q => \^int_input_w_v_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(1),
      Q => \^int_input_w_v_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(2),
      Q => \^int_input_w_v_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(3),
      Q => \^int_input_w_v_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(4),
      Q => \^int_input_w_v_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(5),
      Q => \^int_input_w_v_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(6),
      Q => \^int_input_w_v_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(7),
      Q => \^int_input_w_v_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_w_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w_V[8]_i_1_n_0\,
      D => int_input_w_V0(8),
      Q => \^int_input_w_v_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_CTRL_BUS_WSTRB(0),
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_leaky_V[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => s_axi_CTRL_BUS_WDATA(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_leaky_V[0]_i_2_n_0\,
      I4 => \int_ier[1]_i_3_n_0\,
      I5 => \^leaky_v\,
      O => \int_leaky_V[0]_i_1_n_0\
    );
\int_leaky_V[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      O => \int_leaky_V[0]_i_2_n_0\
    );
\int_leaky_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_leaky_V[0]_i_1_n_0\,
      Q => \^leaky_v\,
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[0]_i_4_n_0\,
      I3 => ap_start,
      I4 => \rdata[1]_i_3_n_0\,
      I5 => \rdata[0]_i_5_n_0\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => \^int_input_h_v_reg[8]_0\(0),
      I3 => \rdata[8]_i_4_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
        port map (
      I0 => \rdata[0]_i_6_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \^leaky_v\,
      I4 => \^int_input_w_v_reg[8]_0\(0),
      I5 => \rdata[8]_i_3_n_0\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(1),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \rdata[0]_i_7_n_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0080000000800"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => \rdata[0]_i_8_n_0\,
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => \^bias_en_v\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(0),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => data0(1),
      I3 => \rdata[1]_i_3_n_0\,
      I4 => \rdata[1]_i_4_n_0\,
      I5 => \rdata[1]_i_5_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(0),
      I4 => s_axi_CTRL_BUS_ARADDR(1),
      I5 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A00C000"
    )
        port map (
      I0 => p_0_in,
      I1 => \^int_input_h_v_reg[8]_0\(1),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \rdata[7]_i_2_n_0\,
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(1),
      I1 => \rdata[8]_i_3_n_0\,
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => p_1_in,
      I4 => s_axi_CTRL_BUS_ARADDR(2),
      I5 => \rdata[1]_i_6_n_0\,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[1]_i_6_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[8]_i_4_n_0\,
      I1 => \^int_input_h_v_reg[8]_0\(2),
      I2 => \rdata[8]_i_3_n_0\,
      I3 => \^int_input_w_v_reg[8]_0\(2),
      I4 => \rdata[2]_i_2_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => data0(2),
      I3 => \rdata[1]_i_3_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[8]_i_4_n_0\,
      I1 => \^int_input_h_v_reg[8]_0\(3),
      I2 => \rdata[8]_i_3_n_0\,
      I3 => \^int_input_w_v_reg[8]_0\(3),
      I4 => \rdata[3]_i_2_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => data0(3),
      I3 => \rdata[1]_i_3_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(4),
      I1 => \rdata[8]_i_3_n_0\,
      I2 => \^int_input_h_v_reg[8]_0\(4),
      I3 => \rdata[8]_i_4_n_0\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(5),
      I1 => \rdata[8]_i_3_n_0\,
      I2 => \^int_input_h_v_reg[8]_0\(5),
      I3 => \rdata[8]_i_4_n_0\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(6),
      I1 => \rdata[8]_i_3_n_0\,
      I2 => \^int_input_h_v_reg[8]_0\(6),
      I3 => \rdata[8]_i_4_n_0\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCAA0000"
    )
        port map (
      I0 => data0(7),
      I1 => \^int_input_h_v_reg[8]_0\(7),
      I2 => \^int_input_w_v_reg[8]_0\(7),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => \rdata[7]_i_2_n_0\,
      I5 => s_axi_CTRL_BUS_ARADDR(3),
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(1),
      I2 => s_axi_CTRL_BUS_ARADDR(0),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      O => ar_hs
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_input_w_v_reg[8]_0\(8),
      I1 => \rdata[8]_i_3_n_0\,
      I2 => \^int_input_h_v_reg[8]_0\(8),
      I3 => \rdata[8]_i_4_n_0\,
      O => rdata(8)
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(2),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(0),
      I4 => s_axi_CTRL_BUS_ARADDR(5),
      I5 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(2),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      I3 => s_axi_CTRL_BUS_ARADDR(0),
      I4 => s_axi_CTRL_BUS_ARADDR(5),
      I5 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[8]_i_4_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_CTRL_BUS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_CTRL_BUS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_CTRL_BUS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_CTRL_BUS_RDATA(8),
      R => '0'
    );
\t_V_reg_337[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75000000000000"
    )
        port map (
      I0 => int_ap_ready_reg_0(1),
      I1 => \t_V_reg_337_reg[0]\,
      I2 => bias_en_V_read_reg_1225,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => int_ap_ready_reg_0(0),
      I5 => ap_start,
      O => SR(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    kernel_bias_fp_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \fold_input_ch_V_read_reg_1241_reg[1]\ : out STD_LOGIC;
    \fold_input_ch_V_read_reg_1241_reg[3]\ : out STD_LOGIC;
    \i_op_assign_2_reg_392_reg[0]\ : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    bias_en_V_read_reg_1225 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_fu_78_p2_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram : entity is "yolo_acc_top_kernel_bias_fp_0_V_ram";
end design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^diadi\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal ce0110_out : STD_LOGIC;
  signal \^fold_input_ch_v_read_reg_1241_reg[1]\ : STD_LOGIC;
  signal \^fold_input_ch_v_read_reg_1241_reg[3]\ : STD_LOGIC;
  signal \grp_post_process_unit_fu_412/bias_V_int_reg\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \grp_post_process_unit_fu_430/bias_V_int_reg\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^i_op_assign_2_reg_392_reg[0]\ : STD_LOGIC;
  signal \^kernel_bias_fp_0_v_ce0\ : STD_LOGIC;
  signal rhs_V_1_fu_876_p1 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rhs_V_3_fu_1056_p1 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inStream_b_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair89";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM of ram_reg_i_40 : label is "soft_lutpair89";
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
  DIADI(14 downto 0) <= \^diadi\(14 downto 0);
  DIBDI(14 downto 0) <= \^dibdi\(14 downto 0);
  DOADO(14 downto 0) <= \^doado\(14 downto 0);
  DOBDO(14 downto 0) <= \^dobdo\(14 downto 0);
  WEBWE(0) <= \^webwe\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \fold_input_ch_V_read_reg_1241_reg[1]\ <= \^fold_input_ch_v_read_reg_1241_reg[1]\;
  \fold_input_ch_V_read_reg_1241_reg[3]\ <= \^fold_input_ch_v_read_reg_1241_reg[3]\;
  \i_op_assign_2_reg_392_reg[0]\ <= \^i_op_assign_2_reg_392_reg[0]\;
  kernel_bias_fp_0_V_ce0 <= \^kernel_bias_fp_0_v_ce0\;
\activated_output_V_reg_380[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => ram_reg_0
    );
\activated_output_V_reg_380[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \activated_output_V_reg_380_reg[15]\(0),
      I1 => \activated_output_V_reg_380_reg[15]_0\(0),
      O => ram_reg_1
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => ram_reg_12(1),
      I1 => \ap_CS_fsm[2]_i_2_0\(1),
      I2 => ram_reg_12(2),
      I3 => \ap_CS_fsm[2]_i_2_0\(2),
      I4 => \ap_CS_fsm[2]_i_3_n_0\,
      O => \^fold_input_ch_v_read_reg_1241_reg[1]\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_0\(0),
      I1 => ram_reg_12(0),
      I2 => \ap_CS_fsm[2]_i_2_0\(3),
      I3 => ram_reg_12(3),
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\inStream_b_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_11,
      I2 => bias_en_V_read_reg_1225,
      I3 => \^fold_input_ch_v_read_reg_1241_reg[1]\,
      O => \^ap_cs_fsm_reg[1]\
    );
\p_Val2_16_fu_92_p2_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_412/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2\(15),
      O => S(0)
    );
\p_Val2_16_fu_92_p2_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_430/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2_0\(15),
      O => ram_reg_10(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => \^addrardaddr\(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 5) => \^addrardaddr\(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => rhs_V_1_fu_876_p1(15),
      DIADI(14 downto 0) => \^diadi\(14 downto 0),
      DIBDI(15) => rhs_V_3_fu_1056_p1(15),
      DIBDI(14 downto 0) => \^dibdi\(14 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \grp_post_process_unit_fu_412/bias_V_int_reg\(15),
      DOADO(14 downto 0) => \^doado\(14 downto 0),
      DOBDO(15) => \grp_post_process_unit_fu_430/bias_V_int_reg\(15),
      DOBDO(14 downto 0) => \^dobdo\(14 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^kernel_bias_fp_0_v_ce0\,
      ENBWREN => \^kernel_bias_fp_0_v_ce0\,
      REGCEAREGCE => grp_post_process_unit_fu_403_ap_ce,
      REGCEB => grp_post_process_unit_fu_403_ap_ce,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^webwe\(0),
      WEA(0) => \^webwe\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ce0110_out,
      O => \^kernel_bias_fp_0_v_ce0\
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(6),
      I1 => ram_reg_15,
      I2 => ram_reg_16(6),
      O => \^diadi\(6)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(5),
      I1 => ram_reg_15,
      I2 => ram_reg_16(5),
      O => \^diadi\(5)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(4),
      I1 => ram_reg_15,
      I2 => ram_reg_16(4),
      O => \^diadi\(4)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(3),
      I1 => ram_reg_15,
      I2 => ram_reg_16(3),
      O => \^diadi\(3)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(2),
      I1 => ram_reg_15,
      I2 => ram_reg_16(2),
      O => \^diadi\(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(1),
      I1 => ram_reg_15,
      I2 => ram_reg_16(1),
      O => \^diadi\(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(0),
      I1 => ram_reg_15,
      I2 => ram_reg_16(0),
      O => \^diadi\(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(31),
      I1 => ram_reg_15,
      I2 => ram_reg_16(31),
      O => rhs_V_3_fu_1056_p1(15)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(30),
      I1 => ram_reg_15,
      I2 => ram_reg_16(30),
      O => \^dibdi\(14)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(29),
      I1 => ram_reg_15,
      I2 => ram_reg_16(29),
      O => \^dibdi\(13)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(15),
      I1 => ram_reg_15,
      I2 => ram_reg_16(15),
      O => rhs_V_1_fu_876_p1(15)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(28),
      I1 => ram_reg_15,
      I2 => ram_reg_16(28),
      O => \^dibdi\(12)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(27),
      I1 => ram_reg_15,
      I2 => ram_reg_16(27),
      O => \^dibdi\(11)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(26),
      I1 => ram_reg_15,
      I2 => ram_reg_16(26),
      O => \^dibdi\(10)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(25),
      I1 => ram_reg_15,
      I2 => ram_reg_16(25),
      O => \^dibdi\(9)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(24),
      I1 => ram_reg_15,
      I2 => ram_reg_16(24),
      O => \^dibdi\(8)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(23),
      I1 => ram_reg_15,
      I2 => ram_reg_16(23),
      O => \^dibdi\(7)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(22),
      I1 => ram_reg_15,
      I2 => ram_reg_16(22),
      O => \^dibdi\(6)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(21),
      I1 => ram_reg_15,
      I2 => ram_reg_16(21),
      O => \^dibdi\(5)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(20),
      I1 => ram_reg_15,
      I2 => ram_reg_16(20),
      O => \^dibdi\(4)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(19),
      I1 => ram_reg_15,
      I2 => ram_reg_16(19),
      O => \^dibdi\(3)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(14),
      I1 => ram_reg_15,
      I2 => ram_reg_16(14),
      O => \^diadi\(14)
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F0F0F0"
    )
        port map (
      I0 => \^fold_input_ch_v_read_reg_1241_reg[3]\,
      I1 => ram_reg_13(2),
      I2 => \ap_CS_fsm[2]_i_2_0\(2),
      I3 => Q(1),
      I4 => ap_enable_reg_pp1_iter0,
      O => \^addrardaddr\(2)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(18),
      I1 => ram_reg_15,
      I2 => ram_reg_16(18),
      O => \^dibdi\(2)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(17),
      I1 => ram_reg_15,
      I2 => ram_reg_16(17),
      O => \^dibdi\(1)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(16),
      I1 => ram_reg_15,
      I2 => ram_reg_16(16),
      O => \^dibdi\(0)
    );
ram_reg_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      O => \^webwe\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(13),
      I1 => ram_reg_15,
      I2 => ram_reg_16(13),
      O => \^diadi\(13)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AEA2A"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_0\(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_13(1),
      I4 => \^fold_input_ch_v_read_reg_1241_reg[3]\,
      O => \^addrardaddr\(1)
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \^fold_input_ch_v_read_reg_1241_reg[1]\,
      I1 => bias_en_V_read_reg_1225,
      I2 => ram_reg_11,
      I3 => Q(0),
      O => ce0110_out
    );
ram_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF82"
    )
        port map (
      I0 => \^i_op_assign_2_reg_392_reg[0]\,
      I1 => ram_reg_12(3),
      I2 => ram_reg_13(3),
      I3 => ram_reg_17(0),
      O => \^fold_input_ch_v_read_reg_1241_reg[3]\
    );
ram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ram_reg_13(0),
      I1 => ram_reg_12(0),
      I2 => ram_reg_13(1),
      I3 => ram_reg_12(1),
      I4 => ram_reg_12(2),
      I5 => ram_reg_13(2),
      O => \^i_op_assign_2_reg_392_reg[0]\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(12),
      I1 => ram_reg_15,
      I2 => ram_reg_16(12),
      O => \^diadi\(12)
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AEA2A"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_0\(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ram_reg_13(0),
      I4 => \^fold_input_ch_v_read_reg_1241_reg[3]\,
      O => \^addrardaddr\(0)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(11),
      I1 => ram_reg_15,
      I2 => ram_reg_16(11),
      O => \^diadi\(11)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(10),
      I1 => ram_reg_15,
      I2 => ram_reg_16(10),
      O => \^diadi\(10)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(9),
      I1 => ram_reg_15,
      I2 => ram_reg_16(9),
      O => \^diadi\(9)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(8),
      I1 => ram_reg_15,
      I2 => ram_reg_16(8),
      O => \^diadi\(8)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_14(7),
      I1 => ram_reg_15,
      I2 => ram_reg_16(7),
      O => \^diadi\(7)
    );
\ret_V_fu_78_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \ret_V_fu_78_p2_carry__2\(7),
      O => ram_reg_3(3)
    );
\ret_V_fu_78_p2_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \ret_V_fu_78_p2_carry__2_0\(7),
      O => ram_reg_7(3)
    );
\ret_V_fu_78_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \ret_V_fu_78_p2_carry__2\(6),
      O => ram_reg_3(2)
    );
\ret_V_fu_78_p2_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \ret_V_fu_78_p2_carry__2_0\(6),
      O => ram_reg_7(2)
    );
\ret_V_fu_78_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \ret_V_fu_78_p2_carry__2\(5),
      O => ram_reg_3(1)
    );
\ret_V_fu_78_p2_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \ret_V_fu_78_p2_carry__2_0\(5),
      O => ram_reg_7(1)
    );
\ret_V_fu_78_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \ret_V_fu_78_p2_carry__2\(4),
      O => ram_reg_3(0)
    );
\ret_V_fu_78_p2_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \ret_V_fu_78_p2_carry__2_0\(4),
      O => ram_reg_7(0)
    );
\ret_V_fu_78_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \ret_V_fu_78_p2_carry__2\(11),
      O => ram_reg_4(3)
    );
\ret_V_fu_78_p2_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \ret_V_fu_78_p2_carry__2_0\(11),
      O => ram_reg_8(3)
    );
\ret_V_fu_78_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \ret_V_fu_78_p2_carry__2\(10),
      O => ram_reg_4(2)
    );
\ret_V_fu_78_p2_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \ret_V_fu_78_p2_carry__2_0\(10),
      O => ram_reg_8(2)
    );
\ret_V_fu_78_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \ret_V_fu_78_p2_carry__2\(9),
      O => ram_reg_4(1)
    );
\ret_V_fu_78_p2_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \ret_V_fu_78_p2_carry__2_0\(9),
      O => ram_reg_8(1)
    );
\ret_V_fu_78_p2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \ret_V_fu_78_p2_carry__2\(8),
      O => ram_reg_4(0)
    );
\ret_V_fu_78_p2_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \ret_V_fu_78_p2_carry__2_0\(8),
      O => ram_reg_8(0)
    );
\ret_V_fu_78_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_430/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2_0\(15),
      O => ram_reg_9(3)
    );
\ret_V_fu_78_p2_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_412/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2\(15),
      O => ram_reg_5(3)
    );
\ret_V_fu_78_p2_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \ret_V_fu_78_p2_carry__2\(14),
      O => ram_reg_5(2)
    );
\ret_V_fu_78_p2_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \ret_V_fu_78_p2_carry__2_0\(14),
      O => ram_reg_9(2)
    );
\ret_V_fu_78_p2_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \ret_V_fu_78_p2_carry__2\(13),
      O => ram_reg_5(1)
    );
\ret_V_fu_78_p2_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \ret_V_fu_78_p2_carry__2_0\(13),
      O => ram_reg_9(1)
    );
\ret_V_fu_78_p2_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \ret_V_fu_78_p2_carry__2\(12),
      O => ram_reg_5(0)
    );
\ret_V_fu_78_p2_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \ret_V_fu_78_p2_carry__2_0\(12),
      O => ram_reg_9(0)
    );
\ret_V_fu_78_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \ret_V_fu_78_p2_carry__2\(3),
      O => ram_reg_2(3)
    );
\ret_V_fu_78_p2_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \ret_V_fu_78_p2_carry__2_0\(3),
      O => ram_reg_6(3)
    );
\ret_V_fu_78_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \ret_V_fu_78_p2_carry__2\(2),
      O => ram_reg_2(2)
    );
\ret_V_fu_78_p2_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \ret_V_fu_78_p2_carry__2_0\(2),
      O => ram_reg_6(2)
    );
\ret_V_fu_78_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \ret_V_fu_78_p2_carry__2\(1),
      O => ram_reg_2(1)
    );
\ret_V_fu_78_p2_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \ret_V_fu_78_p2_carry__2_0\(1),
      O => ram_reg_6(1)
    );
\ret_V_fu_78_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \ret_V_fu_78_p2_carry__2\(0),
      O => ram_reg_2(0)
    );
\ret_V_fu_78_p2_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \ret_V_fu_78_p2_carry__2_0\(0),
      O => ram_reg_6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram_4 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    kernel_bias_fp_0_V_ce0 : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ret_V_fu_78_p2_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram_4 : entity is "yolo_acc_top_kernel_bias_fp_0_V_ram";
end design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram_4;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram_4 is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \grp_post_process_unit_fu_403/bias_V_int_reg\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \grp_post_process_unit_fu_421/bias_V_int_reg\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ram_reg_i_6_n_0 : STD_LOGIC;
  signal rhs_V_2_fu_966_p1 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  DIADI(14 downto 0) <= \^diadi\(14 downto 0);
  DIBDI(14 downto 0) <= \^dibdi\(14 downto 0);
  DOADO(14 downto 0) <= \^doado\(14 downto 0);
  DOBDO(14 downto 0) <= \^dobdo\(14 downto 0);
\activated_output_V_reg_380[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => ram_reg_0
    );
\activated_output_V_reg_380[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \activated_output_V_reg_380_reg[15]\(0),
      I1 => \activated_output_V_reg_380_reg[15]_0\(0),
      O => ram_reg_1
    );
\p_Val2_16_fu_92_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_403/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2\(15),
      O => S(0)
    );
\p_Val2_16_fu_92_p2_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_421/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2_0\(15),
      O => ram_reg_10(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => ram_reg_i_6_n_0,
      DIADI(14 downto 0) => \^diadi\(14 downto 0),
      DIBDI(15) => rhs_V_2_fu_966_p1(15),
      DIBDI(14 downto 0) => \^dibdi\(14 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \grp_post_process_unit_fu_403/bias_V_int_reg\(15),
      DOADO(14 downto 0) => \^doado\(14 downto 0),
      DOBDO(15) => \grp_post_process_unit_fu_421/bias_V_int_reg\(15),
      DOBDO(14 downto 0) => \^dobdo\(14 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => kernel_bias_fp_0_V_ce0,
      ENBWREN => kernel_bias_fp_0_V_ce0,
      REGCEAREGCE => grp_post_process_unit_fu_403_ap_ce,
      REGCEB => grp_post_process_unit_fu_403_ap_ce,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(11),
      I1 => ram_reg_11,
      I2 => Q(11),
      O => \^diadi\(11)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(10),
      I1 => ram_reg_11,
      I2 => Q(10),
      O => \^diadi\(10)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(9),
      I1 => ram_reg_11,
      I2 => Q(9),
      O => \^diadi\(9)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(8),
      I1 => ram_reg_11,
      I2 => Q(8),
      O => \^diadi\(8)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(7),
      I1 => ram_reg_11,
      I2 => Q(7),
      O => \^diadi\(7)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(6),
      I1 => ram_reg_11,
      I2 => Q(6),
      O => \^diadi\(6)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(5),
      I1 => ram_reg_11,
      I2 => Q(5),
      O => \^diadi\(5)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(4),
      I1 => ram_reg_11,
      I2 => Q(4),
      O => \^diadi\(4)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(3),
      I1 => ram_reg_11,
      I2 => Q(3),
      O => \^diadi\(3)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(2),
      I1 => ram_reg_11,
      I2 => Q(2),
      O => \^diadi\(2)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(1),
      I1 => ram_reg_11,
      I2 => Q(1),
      O => \^diadi\(1)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(0),
      I1 => ram_reg_11,
      I2 => Q(0),
      O => \^diadi\(0)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(31),
      I1 => ram_reg_11,
      I2 => Q(31),
      O => rhs_V_2_fu_966_p1(15)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(30),
      I1 => ram_reg_11,
      I2 => Q(30),
      O => \^dibdi\(14)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(29),
      I1 => ram_reg_11,
      I2 => Q(29),
      O => \^dibdi\(13)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(28),
      I1 => ram_reg_11,
      I2 => Q(28),
      O => \^dibdi\(12)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(27),
      I1 => ram_reg_11,
      I2 => Q(27),
      O => \^dibdi\(11)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(26),
      I1 => ram_reg_11,
      I2 => Q(26),
      O => \^dibdi\(10)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(25),
      I1 => ram_reg_11,
      I2 => Q(25),
      O => \^dibdi\(9)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(24),
      I1 => ram_reg_11,
      I2 => Q(24),
      O => \^dibdi\(8)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(23),
      I1 => ram_reg_11,
      I2 => Q(23),
      O => \^dibdi\(7)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(22),
      I1 => ram_reg_11,
      I2 => Q(22),
      O => \^dibdi\(6)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(21),
      I1 => ram_reg_11,
      I2 => Q(21),
      O => \^dibdi\(5)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(20),
      I1 => ram_reg_11,
      I2 => Q(20),
      O => \^dibdi\(4)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(19),
      I1 => ram_reg_11,
      I2 => Q(19),
      O => \^dibdi\(3)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(18),
      I1 => ram_reg_11,
      I2 => Q(18),
      O => \^dibdi\(2)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(17),
      I1 => ram_reg_11,
      I2 => Q(17),
      O => \^dibdi\(1)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(16),
      I1 => ram_reg_11,
      I2 => Q(16),
      O => \^dibdi\(0)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => Q(15),
      I1 => ram_reg_11,
      I2 => ram_reg_12(15),
      O => ram_reg_i_6_n_0
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(14),
      I1 => ram_reg_11,
      I2 => Q(14),
      O => \^diadi\(14)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(13),
      I1 => ram_reg_11,
      I2 => Q(13),
      O => \^diadi\(13)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_12(12),
      I1 => ram_reg_11,
      I2 => Q(12),
      O => \^diadi\(12)
    );
\ret_V_fu_78_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \ret_V_fu_78_p2_carry__2\(7),
      O => ram_reg_3(3)
    );
\ret_V_fu_78_p2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \ret_V_fu_78_p2_carry__2_0\(7),
      O => ram_reg_7(3)
    );
\ret_V_fu_78_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \ret_V_fu_78_p2_carry__2\(6),
      O => ram_reg_3(2)
    );
\ret_V_fu_78_p2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \ret_V_fu_78_p2_carry__2_0\(6),
      O => ram_reg_7(2)
    );
\ret_V_fu_78_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \ret_V_fu_78_p2_carry__2\(5),
      O => ram_reg_3(1)
    );
\ret_V_fu_78_p2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \ret_V_fu_78_p2_carry__2_0\(5),
      O => ram_reg_7(1)
    );
\ret_V_fu_78_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \ret_V_fu_78_p2_carry__2\(4),
      O => ram_reg_3(0)
    );
\ret_V_fu_78_p2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \ret_V_fu_78_p2_carry__2_0\(4),
      O => ram_reg_7(0)
    );
\ret_V_fu_78_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \ret_V_fu_78_p2_carry__2\(11),
      O => ram_reg_4(3)
    );
\ret_V_fu_78_p2_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \ret_V_fu_78_p2_carry__2_0\(11),
      O => ram_reg_8(3)
    );
\ret_V_fu_78_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \ret_V_fu_78_p2_carry__2\(10),
      O => ram_reg_4(2)
    );
\ret_V_fu_78_p2_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \ret_V_fu_78_p2_carry__2_0\(10),
      O => ram_reg_8(2)
    );
\ret_V_fu_78_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \ret_V_fu_78_p2_carry__2\(9),
      O => ram_reg_4(1)
    );
\ret_V_fu_78_p2_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \ret_V_fu_78_p2_carry__2_0\(9),
      O => ram_reg_8(1)
    );
\ret_V_fu_78_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \ret_V_fu_78_p2_carry__2\(8),
      O => ram_reg_4(0)
    );
\ret_V_fu_78_p2_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \ret_V_fu_78_p2_carry__2_0\(8),
      O => ram_reg_8(0)
    );
\ret_V_fu_78_p2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_421/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2_0\(15),
      O => ram_reg_9(3)
    );
\ret_V_fu_78_p2_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_post_process_unit_fu_403/bias_V_int_reg\(15),
      I1 => \ret_V_fu_78_p2_carry__2\(15),
      O => ram_reg_5(3)
    );
\ret_V_fu_78_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \ret_V_fu_78_p2_carry__2\(14),
      O => ram_reg_5(2)
    );
\ret_V_fu_78_p2_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \ret_V_fu_78_p2_carry__2_0\(14),
      O => ram_reg_9(2)
    );
\ret_V_fu_78_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \ret_V_fu_78_p2_carry__2\(13),
      O => ram_reg_5(1)
    );
\ret_V_fu_78_p2_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \ret_V_fu_78_p2_carry__2_0\(13),
      O => ram_reg_9(1)
    );
\ret_V_fu_78_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \ret_V_fu_78_p2_carry__2\(12),
      O => ram_reg_5(0)
    );
\ret_V_fu_78_p2_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \ret_V_fu_78_p2_carry__2_0\(12),
      O => ram_reg_9(0)
    );
ret_V_fu_78_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \ret_V_fu_78_p2_carry__2\(3),
      O => ram_reg_2(3)
    );
\ret_V_fu_78_p2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \ret_V_fu_78_p2_carry__2_0\(3),
      O => ram_reg_6(3)
    );
ret_V_fu_78_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \ret_V_fu_78_p2_carry__2\(2),
      O => ram_reg_2(2)
    );
\ret_V_fu_78_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \ret_V_fu_78_p2_carry__2_0\(2),
      O => ram_reg_6(2)
    );
ret_V_fu_78_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \ret_V_fu_78_p2_carry__2\(1),
      O => ram_reg_2(1)
    );
\ret_V_fu_78_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \ret_V_fu_78_p2_carry__2_0\(1),
      O => ram_reg_6(1)
    );
ret_V_fu_78_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \ret_V_fu_78_p2_carry__2\(0),
      O => ram_reg_2(0)
    );
\ret_V_fu_78_p2_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \ret_V_fu_78_p2_carry__2_0\(0),
      O => ram_reg_6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Range2_all_ones_reg_4060 : out STD_LOGIC;
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369 : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_int_reg_reg[15]_1\ : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^range2_all_ones_reg_4060\ : STD_LOGIC;
  signal \ap_return_int_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_18_fu_235_p2_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \p__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln718_reg_395 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[48]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[49]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[50]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[51]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[52]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[53]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[54]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[55]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[56]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[57]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[58]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[59]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[60]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[61]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[62]_i_1\ : label is "soft_lutpair68";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  Range2_all_ones_reg_4060 <= \^range2_all_ones_reg_4060\;
  \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) <= \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0);
\ap_return_int_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(0),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(0)
    );
\ap_return_int_reg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(0),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(0),
      O => \ap_return_int_reg[0]_i_2__0_n_0\
    );
\ap_return_int_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(10),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(10)
    );
\ap_return_int_reg[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(2),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(10),
      O => \ap_return_int_reg[10]_i_2__0_n_0\
    );
\ap_return_int_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(11),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(11)
    );
\ap_return_int_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(3),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(11),
      O => \ap_return_int_reg[11]_i_2__0_n_0\
    );
\ap_return_int_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(12),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(12)
    );
\ap_return_int_reg[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => O(0),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(12),
      O => \ap_return_int_reg[12]_i_2__0_n_0\
    );
\ap_return_int_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(13),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(13)
    );
\ap_return_int_reg[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => O(1),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(13),
      O => \ap_return_int_reg[13]_i_2__0_n_0\
    );
\ap_return_int_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(14),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(14)
    );
\ap_return_int_reg[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(14),
      O => \ap_return_int_reg[14]_i_2__0_n_0\
    );
\ap_return_int_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F000000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[15]\,
      I1 => CO(0),
      I2 => \^p\(13),
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_1\,
      I5 => \ap_return_int_reg_reg[15]_2\(15),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15)
    );
\ap_return_int_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(1),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(1)
    );
\ap_return_int_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(1),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(1),
      O => \ap_return_int_reg[1]_i_2__0_n_0\
    );
\ap_return_int_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(2),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(2)
    );
\ap_return_int_reg[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(2),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(2),
      O => \ap_return_int_reg[2]_i_2__0_n_0\
    );
\ap_return_int_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(3),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(3)
    );
\ap_return_int_reg[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(3),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(3),
      O => \ap_return_int_reg[3]_i_2__0_n_0\
    );
\ap_return_int_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(4),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(4)
    );
\ap_return_int_reg[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(0),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(4),
      O => \ap_return_int_reg[4]_i_2__0_n_0\
    );
\ap_return_int_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(5),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(5)
    );
\ap_return_int_reg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(1),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(5),
      O => \ap_return_int_reg[5]_i_2__0_n_0\
    );
\ap_return_int_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(6),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(6)
    );
\ap_return_int_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(2),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(6),
      O => \ap_return_int_reg[6]_i_2__0_n_0\
    );
\ap_return_int_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(7),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(7)
    );
\ap_return_int_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(3),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(7),
      O => \ap_return_int_reg[7]_i_2__0_n_0\
    );
\ap_return_int_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(8),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(8)
    );
\ap_return_int_reg[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(0),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(8),
      O => \ap_return_int_reg[8]_i_2__0_n_0\
    );
\ap_return_int_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(9),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(9)
    );
\ap_return_int_reg[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(1),
      I2 => \ap_return_int_reg_reg[15]\,
      I3 => \ap_return_int_reg_reg[15]_0\(15),
      I4 => \ap_return_int_reg_reg[15]_0\(9),
      O => \ap_return_int_reg[9]_i_2__0_n_0\
    );
\outStream_V_data_1_payload_A[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(0),
      I3 => p_0,
      I4 => Q(0),
      O => ap_ce_reg_reg(0)
    );
\outStream_V_data_1_payload_A[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(1),
      I3 => p_0,
      I4 => Q(1),
      O => ap_ce_reg_reg(1)
    );
\outStream_V_data_1_payload_A[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(2),
      I3 => p_0,
      I4 => Q(2),
      O => ap_ce_reg_reg(2)
    );
\outStream_V_data_1_payload_A[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(3),
      I3 => p_0,
      I4 => Q(3),
      O => ap_ce_reg_reg(3)
    );
\outStream_V_data_1_payload_A[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(4),
      I3 => p_0,
      I4 => Q(4),
      O => ap_ce_reg_reg(4)
    );
\outStream_V_data_1_payload_A[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(5),
      I3 => p_0,
      I4 => Q(5),
      O => ap_ce_reg_reg(5)
    );
\outStream_V_data_1_payload_A[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(6),
      I3 => p_0,
      I4 => Q(6),
      O => ap_ce_reg_reg(6)
    );
\outStream_V_data_1_payload_A[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(7),
      I3 => p_0,
      I4 => Q(7),
      O => ap_ce_reg_reg(7)
    );
\outStream_V_data_1_payload_A[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(8),
      I3 => p_0,
      I4 => Q(8),
      O => ap_ce_reg_reg(8)
    );
\outStream_V_data_1_payload_A[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(9),
      I3 => p_0,
      I4 => Q(9),
      O => ap_ce_reg_reg(9)
    );
\outStream_V_data_1_payload_A[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(10),
      I3 => p_0,
      I4 => Q(10),
      O => ap_ce_reg_reg(10)
    );
\outStream_V_data_1_payload_A[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(11),
      I3 => p_0,
      I4 => Q(11),
      O => ap_ce_reg_reg(11)
    );
\outStream_V_data_1_payload_A[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(12),
      I3 => p_0,
      I4 => Q(12),
      O => ap_ce_reg_reg(12)
    );
\outStream_V_data_1_payload_A[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(13),
      I3 => p_0,
      I4 => Q(13),
      O => ap_ce_reg_reg(13)
    );
\outStream_V_data_1_payload_A[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__0_n_0\,
      I1 => \ap_return_int_reg_reg[15]_1\,
      I2 => \ap_return_int_reg_reg[15]_2\(14),
      I3 => p_0,
      I4 => Q(14),
      O => ap_ce_reg_reg(14)
    );
\outStream_V_data_1_payload_A[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15),
      I1 => p_0,
      I2 => Q(15),
      O => ap_ce_reg_reg(15)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(15),
      A(28) => D(15),
      A(27) => D(15),
      A(26) => D(15),
      A(25) => D(15),
      A(24) => D(15),
      A(23) => D(15),
      A(22) => D(15),
      A(21) => D(15),
      A(20) => D(15),
      A(19) => D(15),
      A(18) => D(15),
      A(17) => D(15),
      A(16) => D(15),
      A(15 downto 0) => D(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^range2_all_ones_reg_4060\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_RnM_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7) => \p__0\(7),
      P(6 downto 0) => trunc_ln718_reg_395(6 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_Val2_18_fu_235_p2_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A8"
    )
        port map (
      I0 => \p__0\(7),
      I1 => trunc_ln718_reg_395(5),
      I2 => \p_Val2_18_fu_235_p2_carry_i_2__2_n_0\,
      I3 => \^p\(0),
      O => S(0)
    );
\p_Val2_18_fu_235_p2_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln718_reg_395(6),
      I1 => trunc_ln718_reg_395(3),
      I2 => trunc_ln718_reg_395(1),
      I3 => trunc_ln718_reg_395(0),
      I4 => trunc_ln718_reg_395(2),
      I5 => trunc_ln718_reg_395(4),
      O => \p_Val2_18_fu_235_p2_carry_i_2__2_n_0\
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bias_en_V_read_reg_369,
      I1 => p_0,
      O => \^range2_all_ones_reg_4060\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_10 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_10;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_10 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ap_return_int_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_Val2_18_fu_235_p2_carry_i_2_n_0 : STD_LOGIC;
  signal \p__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln718_reg_395 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  p_0(15 downto 0) <= \^p_0\(15 downto 0);
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      O => \^p_0\(0)
    );
\ap_return_int_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(0),
      O => \ap_return_int_reg[0]_i_2_n_0\
    );
\ap_return_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      O => \^p_0\(10)
    );
\ap_return_int_reg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(2),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(10),
      O => \ap_return_int_reg[10]_i_2_n_0\
    );
\ap_return_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      O => \^p_0\(11)
    );
\ap_return_int_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(3),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(11),
      O => \ap_return_int_reg[11]_i_2_n_0\
    );
\ap_return_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      O => \^p_0\(12)
    );
\ap_return_int_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => O(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(12),
      O => \ap_return_int_reg[12]_i_2_n_0\
    );
\ap_return_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      O => \^p_0\(13)
    );
\ap_return_int_reg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => O(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(13),
      O => \ap_return_int_reg[13]_i_2_n_0\
    );
\ap_return_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      O => \^p_0\(14)
    );
\ap_return_int_reg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(14),
      O => \ap_return_int_reg[14]_i_2_n_0\
    );
\ap_return_int_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F000000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I5 => \ap_return_int_reg_reg[15]_0\(15),
      O => \^p_0\(15)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      O => \^p_0\(1)
    );
\ap_return_int_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(1),
      O => \ap_return_int_reg[1]_i_2_n_0\
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      O => \^p_0\(2)
    );
\ap_return_int_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(2),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(2),
      O => \ap_return_int_reg[2]_i_2_n_0\
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      O => \^p_0\(3)
    );
\ap_return_int_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(3),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(3),
      O => \ap_return_int_reg[3]_i_2_n_0\
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      O => \^p_0\(4)
    );
\ap_return_int_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(4),
      O => \ap_return_int_reg[4]_i_2_n_0\
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      O => \^p_0\(5)
    );
\ap_return_int_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(5),
      O => \ap_return_int_reg[5]_i_2_n_0\
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      O => \^p_0\(6)
    );
\ap_return_int_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(2),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(6),
      O => \ap_return_int_reg[6]_i_2_n_0\
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      O => \^p_0\(7)
    );
\ap_return_int_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(3),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(7),
      O => \ap_return_int_reg[7]_i_2_n_0\
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      O => \^p_0\(8)
    );
\ap_return_int_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(8),
      O => \ap_return_int_reg[8]_i_2_n_0\
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      O => \^p_0\(9)
    );
\ap_return_int_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(9),
      O => \ap_return_int_reg[9]_i_2_n_0\
    );
\outStream_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      I3 => ap_ce_reg,
      I4 => Q(0),
      O => ap_ce_reg_reg(0)
    );
\outStream_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      I3 => ap_ce_reg,
      I4 => Q(10),
      O => ap_ce_reg_reg(10)
    );
\outStream_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      I3 => ap_ce_reg,
      I4 => Q(11),
      O => ap_ce_reg_reg(11)
    );
\outStream_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      I3 => ap_ce_reg,
      I4 => Q(12),
      O => ap_ce_reg_reg(12)
    );
\outStream_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      I3 => ap_ce_reg,
      I4 => Q(13),
      O => ap_ce_reg_reg(13)
    );
\outStream_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      I3 => ap_ce_reg,
      I4 => Q(14),
      O => ap_ce_reg_reg(14)
    );
\outStream_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_0\(15),
      I1 => ap_ce_reg,
      I2 => Q(15),
      O => ap_ce_reg_reg(15)
    );
\outStream_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      I3 => ap_ce_reg,
      I4 => Q(1),
      O => ap_ce_reg_reg(1)
    );
\outStream_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      I3 => ap_ce_reg,
      I4 => Q(2),
      O => ap_ce_reg_reg(2)
    );
\outStream_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      I3 => ap_ce_reg,
      I4 => Q(3),
      O => ap_ce_reg_reg(3)
    );
\outStream_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      I3 => ap_ce_reg,
      I4 => Q(4),
      O => ap_ce_reg_reg(4)
    );
\outStream_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      I3 => ap_ce_reg,
      I4 => Q(5),
      O => ap_ce_reg_reg(5)
    );
\outStream_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      I3 => ap_ce_reg,
      I4 => Q(6),
      O => ap_ce_reg_reg(6)
    );
\outStream_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      I3 => ap_ce_reg,
      I4 => Q(7),
      O => ap_ce_reg_reg(7)
    );
\outStream_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      I3 => ap_ce_reg,
      I4 => Q(8),
      O => ap_ce_reg_reg(8)
    );
\outStream_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      I3 => ap_ce_reg,
      I4 => Q(9),
      O => ap_ce_reg_reg(9)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(15),
      A(28) => D(15),
      A(27) => D(15),
      A(26) => D(15),
      A(25) => D(15),
      A(24) => D(15),
      A(23) => D(15),
      A(22) => D(15),
      A(21) => D(15),
      A(20) => D(15),
      A(19) => D(15),
      A(18) => D(15),
      A(17) => D(15),
      A(16) => D(15),
      A(15 downto 0) => D(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Range2_all_ones_reg_4060,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_RnM_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7) => \p__0\(7),
      P(6 downto 0) => trunc_ln718_reg_395(6 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_Val2_18_fu_235_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A8"
    )
        port map (
      I0 => \p__0\(7),
      I1 => trunc_ln718_reg_395(5),
      I2 => p_Val2_18_fu_235_p2_carry_i_2_n_0,
      I3 => \^p\(0),
      O => S(0)
    );
p_Val2_18_fu_235_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln718_reg_395(4),
      I1 => trunc_ln718_reg_395(1),
      I2 => trunc_ln718_reg_395(0),
      I3 => trunc_ln718_reg_395(2),
      I4 => trunc_ln718_reg_395(3),
      I5 => trunc_ln718_reg_395(6),
      O => p_Val2_18_fu_235_p2_carry_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_6 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_6;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_6 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ap_return_int_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_18_fu_235_p2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln718_reg_395 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[32]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[33]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[34]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[35]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[36]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[37]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[38]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[39]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[40]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[41]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[42]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[43]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[44]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[45]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[46]_i_1\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) <= \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0);
\ap_return_int_reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(0)
    );
\ap_return_int_reg[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(0),
      O => \ap_return_int_reg[0]_i_2__1_n_0\
    );
\ap_return_int_reg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(10)
    );
\ap_return_int_reg[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(2),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(10),
      O => \ap_return_int_reg[10]_i_2__1_n_0\
    );
\ap_return_int_reg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(11)
    );
\ap_return_int_reg[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(3),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(11),
      O => \ap_return_int_reg[11]_i_2__1_n_0\
    );
\ap_return_int_reg[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(12)
    );
\ap_return_int_reg[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => O(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(12),
      O => \ap_return_int_reg[12]_i_2__1_n_0\
    );
\ap_return_int_reg[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(13)
    );
\ap_return_int_reg[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => O(1),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(13),
      O => \ap_return_int_reg[13]_i_2__1_n_0\
    );
\ap_return_int_reg[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(14)
    );
\ap_return_int_reg[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(14),
      O => \ap_return_int_reg[14]_i_2__1_n_0\
    );
\ap_return_int_reg[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F000000"
    )
        port map (
      I0 => leaky_V_read_reg_364_pp0_iter1_reg,
      I1 => CO(0),
      I2 => \^p\(13),
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I5 => \ap_return_int_reg_reg[15]_0\(15),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15)
    );
\ap_return_int_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(1)
    );
\ap_return_int_reg[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(1),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(1),
      O => \ap_return_int_reg[1]_i_2__1_n_0\
    );
\ap_return_int_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(2)
    );
\ap_return_int_reg[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(2),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(2),
      O => \ap_return_int_reg[2]_i_2__1_n_0\
    );
\ap_return_int_reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(3)
    );
\ap_return_int_reg[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(3),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(3),
      O => \ap_return_int_reg[3]_i_2__1_n_0\
    );
\ap_return_int_reg[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(4)
    );
\ap_return_int_reg[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(4),
      O => \ap_return_int_reg[4]_i_2__1_n_0\
    );
\ap_return_int_reg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(5)
    );
\ap_return_int_reg[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(1),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(5),
      O => \ap_return_int_reg[5]_i_2__1_n_0\
    );
\ap_return_int_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(6)
    );
\ap_return_int_reg[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(2),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(6),
      O => \ap_return_int_reg[6]_i_2__1_n_0\
    );
\ap_return_int_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(7)
    );
\ap_return_int_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(3),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(7),
      O => \ap_return_int_reg[7]_i_2__1_n_0\
    );
\ap_return_int_reg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(8)
    );
\ap_return_int_reg[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(8),
      O => \ap_return_int_reg[8]_i_2__1_n_0\
    );
\ap_return_int_reg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      O => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(9)
    );
\ap_return_int_reg[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(1),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => \ap_return_int_reg_reg[15]\(9),
      O => \ap_return_int_reg[9]_i_2__1_n_0\
    );
\outStream_V_data_1_payload_A[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      I3 => ap_ce_reg,
      I4 => Q(0),
      O => ap_ce_reg_reg(0)
    );
\outStream_V_data_1_payload_A[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      I3 => ap_ce_reg,
      I4 => Q(1),
      O => ap_ce_reg_reg(1)
    );
\outStream_V_data_1_payload_A[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      I3 => ap_ce_reg,
      I4 => Q(2),
      O => ap_ce_reg_reg(2)
    );
\outStream_V_data_1_payload_A[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      I3 => ap_ce_reg,
      I4 => Q(3),
      O => ap_ce_reg_reg(3)
    );
\outStream_V_data_1_payload_A[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      I3 => ap_ce_reg,
      I4 => Q(4),
      O => ap_ce_reg_reg(4)
    );
\outStream_V_data_1_payload_A[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      I3 => ap_ce_reg,
      I4 => Q(5),
      O => ap_ce_reg_reg(5)
    );
\outStream_V_data_1_payload_A[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      I3 => ap_ce_reg,
      I4 => Q(6),
      O => ap_ce_reg_reg(6)
    );
\outStream_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      I3 => ap_ce_reg,
      I4 => Q(7),
      O => ap_ce_reg_reg(7)
    );
\outStream_V_data_1_payload_A[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      I3 => ap_ce_reg,
      I4 => Q(8),
      O => ap_ce_reg_reg(8)
    );
\outStream_V_data_1_payload_A[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      I3 => ap_ce_reg,
      I4 => Q(9),
      O => ap_ce_reg_reg(9)
    );
\outStream_V_data_1_payload_A[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      I3 => ap_ce_reg,
      I4 => Q(10),
      O => ap_ce_reg_reg(10)
    );
\outStream_V_data_1_payload_A[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      I3 => ap_ce_reg,
      I4 => Q(11),
      O => ap_ce_reg_reg(11)
    );
\outStream_V_data_1_payload_A[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      I3 => ap_ce_reg,
      I4 => Q(12),
      O => ap_ce_reg_reg(12)
    );
\outStream_V_data_1_payload_A[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      I3 => ap_ce_reg,
      I4 => Q(13),
      O => ap_ce_reg_reg(13)
    );
\outStream_V_data_1_payload_A[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__1_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      I3 => ap_ce_reg,
      I4 => Q(14),
      O => ap_ce_reg_reg(14)
    );
\outStream_V_data_1_payload_A[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^leaky_v_read_reg_364_pp0_iter1_reg_reg[0]\(15),
      I1 => ap_ce_reg,
      I2 => Q(15),
      O => ap_ce_reg_reg(15)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(15),
      A(28) => D(15),
      A(27) => D(15),
      A(26) => D(15),
      A(25) => D(15),
      A(24) => D(15),
      A(23) => D(15),
      A(22) => D(15),
      A(21) => D(15),
      A(20) => D(15),
      A(19) => D(15),
      A(18) => D(15),
      A(17) => D(15),
      A(16) => D(15),
      A(15 downto 0) => D(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Range2_all_ones_reg_4060,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_RnM_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7) => \p__0\(7),
      P(6 downto 0) => trunc_ln718_reg_395(6 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_Val2_18_fu_235_p2_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A8"
    )
        port map (
      I0 => \p__0\(7),
      I1 => trunc_ln718_reg_395(5),
      I2 => \p_Val2_18_fu_235_p2_carry_i_2__1_n_0\,
      I3 => \^p\(0),
      O => S(0)
    );
\p_Val2_18_fu_235_p2_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln718_reg_395(6),
      I1 => trunc_ln718_reg_395(3),
      I2 => trunc_ln718_reg_395(1),
      I3 => trunc_ln718_reg_395(0),
      I4 => trunc_ln718_reg_395(2),
      I5 => trunc_ln718_reg_395(4),
      O => \p_Val2_18_fu_235_p2_carry_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_8 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_8;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_8 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ap_return_int_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_return_int_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \^p_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_18_fu_235_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal trunc_ln718_reg_395 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \outStream_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-12 {cell *THIS*}}";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
  p_0(15 downto 0) <= \^p_0\(15 downto 0);
\ap_return_int_reg[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      O => \^p_0\(0)
    );
\ap_return_int_reg[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(0),
      O => \ap_return_int_reg[0]_i_2__2_n_0\
    );
\ap_return_int_reg[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      O => \^p_0\(10)
    );
\ap_return_int_reg[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[11]\(2),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(10),
      O => \ap_return_int_reg[10]_i_2__2_n_0\
    );
\ap_return_int_reg[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      O => \^p_0\(11)
    );
\ap_return_int_reg[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(3),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(11),
      O => \ap_return_int_reg[11]_i_2__2_n_0\
    );
\ap_return_int_reg[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      O => \^p_0\(12)
    );
\ap_return_int_reg[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => O(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(12),
      O => \ap_return_int_reg[12]_i_2__2_n_0\
    );
\ap_return_int_reg[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      O => \^p_0\(13)
    );
\ap_return_int_reg[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => O(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(13),
      O => \ap_return_int_reg[13]_i_2__2_n_0\
    );
\ap_return_int_reg[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      O => \^p_0\(14)
    );
\ap_return_int_reg[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(14),
      O => \ap_return_int_reg[14]_i_2__2_n_0\
    );
\ap_return_int_reg[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F000000"
    )
        port map (
      I0 => \^p\(13),
      I1 => CO(0),
      I2 => leaky_V_read_reg_364_pp0_iter1_reg,
      I3 => \ap_return_int_reg_reg[15]\(15),
      I4 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I5 => \ap_return_int_reg_reg[15]_0\(15),
      O => \^p_0\(15)
    );
\ap_return_int_reg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      O => \^p_0\(1)
    );
\ap_return_int_reg[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(1),
      O => \ap_return_int_reg[1]_i_2__2_n_0\
    );
\ap_return_int_reg[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      O => \^p_0\(2)
    );
\ap_return_int_reg[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[3]\(2),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(2),
      O => \ap_return_int_reg[2]_i_2__2_n_0\
    );
\ap_return_int_reg[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      O => \^p_0\(3)
    );
\ap_return_int_reg[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[3]\(3),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(3),
      O => \ap_return_int_reg[3]_i_2__2_n_0\
    );
\ap_return_int_reg[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      O => \^p_0\(4)
    );
\ap_return_int_reg[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \^p\(13),
      I1 => \ap_return_int_reg_reg[7]\(0),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(4),
      O => \ap_return_int_reg[4]_i_2__2_n_0\
    );
\ap_return_int_reg[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      O => \^p_0\(5)
    );
\ap_return_int_reg[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(5),
      O => \ap_return_int_reg[5]_i_2__2_n_0\
    );
\ap_return_int_reg[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      O => \^p_0\(6)
    );
\ap_return_int_reg[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(2),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(6),
      O => \ap_return_int_reg[6]_i_2__2_n_0\
    );
\ap_return_int_reg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      O => \^p_0\(7)
    );
\ap_return_int_reg[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[7]\(3),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(7),
      O => \ap_return_int_reg[7]_i_2__2_n_0\
    );
\ap_return_int_reg[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      O => \^p_0\(8)
    );
\ap_return_int_reg[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(0),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(8),
      O => \ap_return_int_reg[8]_i_2__2_n_0\
    );
\ap_return_int_reg[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      O => \^p_0\(9)
    );
\ap_return_int_reg[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => \ap_return_int_reg_reg[11]\(1),
      I1 => \^p\(13),
      I2 => \ap_return_int_reg_reg[15]\(15),
      I3 => leaky_V_read_reg_364_pp0_iter1_reg,
      I4 => \ap_return_int_reg_reg[15]\(9),
      O => \ap_return_int_reg[9]_i_2__2_n_0\
    );
\outStream_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[0]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      I3 => ap_ce_reg,
      I4 => Q(0),
      O => ap_ce_reg_reg(0)
    );
\outStream_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[1]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(1),
      I3 => ap_ce_reg,
      I4 => Q(1),
      O => ap_ce_reg_reg(1)
    );
\outStream_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[2]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(2),
      I3 => ap_ce_reg,
      I4 => Q(2),
      O => ap_ce_reg_reg(2)
    );
\outStream_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[3]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(3),
      I3 => ap_ce_reg,
      I4 => Q(3),
      O => ap_ce_reg_reg(3)
    );
\outStream_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[4]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(4),
      I3 => ap_ce_reg,
      I4 => Q(4),
      O => ap_ce_reg_reg(4)
    );
\outStream_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[5]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(5),
      I3 => ap_ce_reg,
      I4 => Q(5),
      O => ap_ce_reg_reg(5)
    );
\outStream_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[6]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(6),
      I3 => ap_ce_reg,
      I4 => Q(6),
      O => ap_ce_reg_reg(6)
    );
\outStream_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[7]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(7),
      I3 => ap_ce_reg,
      I4 => Q(7),
      O => ap_ce_reg_reg(7)
    );
\outStream_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[8]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(8),
      I3 => ap_ce_reg,
      I4 => Q(8),
      O => ap_ce_reg_reg(8)
    );
\outStream_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[9]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(9),
      I3 => ap_ce_reg,
      I4 => Q(9),
      O => ap_ce_reg_reg(9)
    );
\outStream_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[10]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(10),
      I3 => ap_ce_reg,
      I4 => Q(10),
      O => ap_ce_reg_reg(10)
    );
\outStream_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[11]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(11),
      I3 => ap_ce_reg,
      I4 => Q(11),
      O => ap_ce_reg_reg(11)
    );
\outStream_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[12]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(12),
      I3 => ap_ce_reg,
      I4 => Q(12),
      O => ap_ce_reg_reg(12)
    );
\outStream_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[13]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(13),
      I3 => ap_ce_reg,
      I4 => Q(13),
      O => ap_ce_reg_reg(13)
    );
\outStream_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ap_return_int_reg[14]_i_2__2_n_0\,
      I1 => bias_en_V_read_reg_369_pp0_iter1_reg,
      I2 => \ap_return_int_reg_reg[15]_0\(14),
      I3 => ap_ce_reg,
      I4 => Q(14),
      O => ap_ce_reg_reg(14)
    );
\outStream_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_0\(15),
      I1 => ap_ce_reg,
      I2 => Q(15),
      O => ap_ce_reg_reg(15)
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => D(15),
      A(28) => D(15),
      A(27) => D(15),
      A(26) => D(15),
      A(25) => D(15),
      A(24) => D(15),
      A(23) => D(15),
      A(22) => D(15),
      A(21) => D(15),
      A(20) => D(15),
      A(19) => D(15),
      A(18) => D(15),
      A(17) => D(15),
      A(16) => D(15),
      A(15 downto 0) => D(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Range2_all_ones_reg_4060,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_p_RnM_P_UNCONNECTED(47 downto 22),
      P(21 downto 8) => \^p\(13 downto 0),
      P(7) => \p__0\(7),
      P(6 downto 0) => trunc_ln718_reg_395(6 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_Val2_18_fu_235_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A8"
    )
        port map (
      I0 => \p__0\(7),
      I1 => trunc_ln718_reg_395(5),
      I2 => \p_Val2_18_fu_235_p2_carry_i_2__0_n_0\,
      I3 => \^p\(0),
      O => S(0)
    );
\p_Val2_18_fu_235_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln718_reg_395(3),
      I1 => trunc_ln718_reg_395(1),
      I2 => trunc_ln718_reg_395(0),
      I3 => trunc_ln718_reg_395(2),
      I4 => trunc_ln718_reg_395(4),
      I5 => trunc_ln718_reg_395(6),
      O => \p_Val2_18_fu_235_p2_carry_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    kernel_bias_fp_0_V_ce0 : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ret_V_fu_78_p2_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V : entity is "yolo_acc_top_kernel_bias_fp_0_V";
end design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V is
begin
yolo_acc_top_kernel_bias_fp_0_V_ram_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram_4
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      CO(0) => CO(0),
      DIADI(14 downto 0) => DIADI(14 downto 0),
      DIBDI(14 downto 0) => DIBDI(14 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      O(0) => O(0),
      Q(31 downto 0) => Q(31 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      \activated_output_V_reg_380_reg[15]\(0) => \activated_output_V_reg_380_reg[15]\(0),
      \activated_output_V_reg_380_reg[15]_0\(0) => \activated_output_V_reg_380_reg[15]_0\(0),
      ap_clk => ap_clk,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      kernel_bias_fp_0_V_ce0 => kernel_bias_fp_0_V_ce0,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10(0) => ram_reg_9(0),
      ram_reg_11 => ram_reg_10,
      ram_reg_12(31 downto 0) => ram_reg_11(31 downto 0),
      ram_reg_2(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_3(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_4(3 downto 0) => ram_reg_3(3 downto 0),
      ram_reg_5(3 downto 0) => ram_reg_4(3 downto 0),
      ram_reg_6(3 downto 0) => ram_reg_5(3 downto 0),
      ram_reg_7(3 downto 0) => ram_reg_6(3 downto 0),
      ram_reg_8(3 downto 0) => ram_reg_7(3 downto 0),
      ram_reg_9(3 downto 0) => ram_reg_8(3 downto 0),
      \ret_V_fu_78_p2_carry__2\(15 downto 0) => \ret_V_fu_78_p2_carry__2\(15 downto 0),
      \ret_V_fu_78_p2_carry__2_0\(15 downto 0) => \ret_V_fu_78_p2_carry__2_0\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_3 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 14 downto 0 );
    kernel_bias_fp_0_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \fold_input_ch_V_read_reg_1241_reg[1]\ : out STD_LOGIC;
    \fold_input_ch_V_read_reg_1241_reg[3]\ : out STD_LOGIC;
    \i_op_assign_2_reg_392_reg[0]\ : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_11001 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    bias_en_V_read_reg_1225 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm[2]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ret_V_fu_78_p2_carry__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_3 : entity is "yolo_acc_top_kernel_bias_fp_0_V";
end design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_3;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_3 is
begin
yolo_acc_top_kernel_bias_fp_0_V_ram_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_ram
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      CO(0) => CO(0),
      DIADI(14 downto 0) => DIADI(14 downto 0),
      DIBDI(14 downto 0) => DIBDI(14 downto 0),
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(14 downto 0) => DOBDO(14 downto 0),
      O(0) => O(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      WEBWE(0) => WEA(0),
      \activated_output_V_reg_380_reg[15]\(0) => \activated_output_V_reg_380_reg[15]\(0),
      \activated_output_V_reg_380_reg[15]_0\(0) => \activated_output_V_reg_380_reg[15]_0\(0),
      \ap_CS_fsm[2]_i_2_0\(3 downto 0) => \ap_CS_fsm[2]_i_2\(3 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      bias_en_V_read_reg_1225 => bias_en_V_read_reg_1225,
      \fold_input_ch_V_read_reg_1241_reg[1]\ => \fold_input_ch_V_read_reg_1241_reg[1]\,
      \fold_input_ch_V_read_reg_1241_reg[3]\ => \fold_input_ch_V_read_reg_1241_reg[3]\,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      \i_op_assign_2_reg_392_reg[0]\ => \i_op_assign_2_reg_392_reg[0]\,
      kernel_bias_fp_0_V_ce0 => kernel_bias_fp_0_V_ce0,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10(0) => ram_reg_9(0),
      ram_reg_11 => ram_reg_10,
      ram_reg_12(3 downto 0) => ram_reg_11(3 downto 0),
      ram_reg_13(3 downto 0) => ram_reg_12(3 downto 0),
      ram_reg_14(31 downto 0) => ram_reg_13(31 downto 0),
      ram_reg_15 => ram_reg_14,
      ram_reg_16(31 downto 0) => ram_reg_15(31 downto 0),
      ram_reg_17(0) => ram_reg_16(0),
      ram_reg_2(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_3(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_4(3 downto 0) => ram_reg_3(3 downto 0),
      ram_reg_5(3 downto 0) => ram_reg_4(3 downto 0),
      ram_reg_6(3 downto 0) => ram_reg_5(3 downto 0),
      ram_reg_7(3 downto 0) => ram_reg_6(3 downto 0),
      ram_reg_8(3 downto 0) => ram_reg_7(3 downto 0),
      ram_reg_9(3 downto 0) => ram_reg_8(3 downto 0),
      \ret_V_fu_78_p2_carry__2\(15 downto 0) => \ret_V_fu_78_p2_carry__2\(15 downto 0),
      \ret_V_fu_78_p2_carry__2_0\(15 downto 0) => \ret_V_fu_78_p2_carry__2_0\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Range2_all_ones_reg_4060 : out STD_LOGIC;
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369 : in STD_LOGIC;
    \^p\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_int_reg_reg[15]_1\ : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0 is
begin
yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      O(1 downto 0) => O(1 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => S(0),
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3 downto 0) => \ap_return_int_reg_reg[11]\(3 downto 0),
      \ap_return_int_reg_reg[15]\ => \ap_return_int_reg_reg[15]\,
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => \ap_return_int_reg_reg[15]_0\(15 downto 0),
      \ap_return_int_reg_reg[15]_1\ => \ap_return_int_reg_reg[15]_1\,
      \ap_return_int_reg_reg[15]_2\(15 downto 0) => \ap_return_int_reg_reg[15]_2\(15 downto 0),
      \ap_return_int_reg_reg[3]\(3 downto 0) => \ap_return_int_reg_reg[3]\(3 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      bias_en_V_read_reg_369 => bias_en_V_read_reg_369,
      \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) => \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0),
      p_0 => \^p\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_5 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_5;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_5 is
begin
yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_6
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      O(1 downto 0) => O(1 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3 downto 0) => \ap_return_int_reg_reg[11]\(3 downto 0),
      \ap_return_int_reg_reg[15]\(15 downto 0) => \ap_return_int_reg_reg[15]\(15 downto 0),
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => \ap_return_int_reg_reg[15]_0\(15 downto 0),
      \ap_return_int_reg_reg[3]\(3 downto 0) => \ap_return_int_reg_reg[3]\(3 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) => \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_7 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_7;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_7 is
begin
yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_8
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      O(1 downto 0) => O(1 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3 downto 0) => \ap_return_int_reg_reg[11]\(3 downto 0),
      \ap_return_int_reg_reg[15]\(15 downto 0) => \ap_return_int_reg_reg[15]\(15 downto 0),
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => \ap_return_int_reg_reg[15]_0\(15 downto 0),
      \ap_return_int_reg_reg[3]\(3 downto 0) => \ap_return_int_reg_reg[3]\(3 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      p_0(15 downto 0) => \^p\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_return_int_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_int_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_9 : entity is "yolo_acc_top_mul_mul_6ns_16s_22_1_0";
end design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_9;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_9 is
begin
yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_DSP48_0_10
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      O(1 downto 0) => O(1 downto 0),
      P(13 downto 0) => P(13 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => S(0),
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3 downto 0) => \ap_return_int_reg_reg[11]\(3 downto 0),
      \ap_return_int_reg_reg[15]\(15 downto 0) => \ap_return_int_reg_reg[15]\(15 downto 0),
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => \ap_return_int_reg_reg[15]_0\(15 downto 0),
      \ap_return_int_reg_reg[3]\(3 downto 0) => \ap_return_int_reg_reg[3]\(3 downto 0),
      \ap_return_int_reg_reg[7]\(3 downto 0) => \ap_return_int_reg_reg[7]\(3 downto 0),
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      p_0(15 downto 0) => \^p\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_post_process_unit is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ret_V_fu_78_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \activated_output_V_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    \data_in_V_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_post_process_unit : entity is "post_process_unit";
end design_1_yolo_acc_top_0_1_post_process_unit;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_post_process_unit is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal activated_output_V_reg_380 : STD_LOGIC;
  signal \activated_output_V_reg_380[0]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[10]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[11]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[12]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[13]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[14]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[1]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[2]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[3]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[4]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[5]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[6]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[7]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[8]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[9]_i_1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[15]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_16_fu_92_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_i_4_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_7 : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_3 : STD_LOGIC;
  signal select_ln97_1_fu_349_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln713_fu_196_p1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sext_ln713_fu_196_p1__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_180_p3 : STD_LOGIC;
  signal yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46 : STD_LOGIC;
  signal \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[9]_i_1\ : label is "soft_lutpair17";
begin
  CO(0) <= \^co\(0);
  O(0) <= \^o\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
\activated_output_V_reg_380[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_7,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[0]_i_1_n_0\
    );
\activated_output_V_reg_380[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[10]_i_1_n_0\
    );
\activated_output_V_reg_380[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[11]_i_1_n_0\
    );
\activated_output_V_reg_380[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[12]_i_1_n_0\
    );
\activated_output_V_reg_380[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[13]_i_1_n_0\
    );
\activated_output_V_reg_380[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[14]_i_1_n_0\
    );
\activated_output_V_reg_380[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^co\(0),
      I2 => ap_ce_reg,
      O => activated_output_V_reg_380
    );
\activated_output_V_reg_380[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_6,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[1]_i_1_n_0\
    );
\activated_output_V_reg_380[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_5,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[2]_i_1_n_0\
    );
\activated_output_V_reg_380[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_4,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[3]_i_1_n_0\
    );
\activated_output_V_reg_380[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[4]_i_1_n_0\
    );
\activated_output_V_reg_380[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[5]_i_1_n_0\
    );
\activated_output_V_reg_380[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[6]_i_1_n_0\
    );
\activated_output_V_reg_380[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[7]_i_1_n_0\
    );
\activated_output_V_reg_380[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[8]_i_1_n_0\
    );
\activated_output_V_reg_380[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[9]_i_1_n_0\
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[0]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[10]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[11]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[12]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[13]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[14]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[15]\,
      Q => tmp_fu_180_p3,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[1]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[2]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[3]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[4]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[5]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[6]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[7]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[8]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[9]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      R => '0'
    );
\activated_output_V_reg_380_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[0]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[0]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[10]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[10]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[11]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[11]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[12]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[12]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[13]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[13]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[14]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[14]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg[15]_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[15]\,
      R => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[1]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[1]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[2]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[2]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[3]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[3]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[4]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[4]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[5]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[5]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[6]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[6]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[7]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[7]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[8]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[8]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[9]_i_1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[9]\,
      S => activated_output_V_reg_380
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\data_in_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\data_in_V_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\data_in_V_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\data_in_V_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\data_in_V_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\data_in_V_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\data_in_V_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\data_in_V_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\data_in_V_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\data_in_V_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\data_in_V_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\data_in_V_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\data_in_V_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\data_in_V_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\data_in_V_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\data_in_V_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(0),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(0),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(10),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(10),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(11),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(11),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(12),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(12),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(13),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(13),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(14),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(14),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(15),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(15),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(1),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(1),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(2),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(2),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(3),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(3),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(4),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(4),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(5),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(5),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(6),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(6),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(7),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(7),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(8),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(8),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(9),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(9),
      R => '0'
    );
\data_in_V_read_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(0),
      Q => data_in_V_read_reg_375(0),
      R => '0'
    );
\data_in_V_read_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(10),
      Q => data_in_V_read_reg_375(10),
      R => '0'
    );
\data_in_V_read_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(11),
      Q => data_in_V_read_reg_375(11),
      R => '0'
    );
\data_in_V_read_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(12),
      Q => data_in_V_read_reg_375(12),
      R => '0'
    );
\data_in_V_read_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(13),
      Q => data_in_V_read_reg_375(13),
      R => '0'
    );
\data_in_V_read_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(14),
      Q => data_in_V_read_reg_375(14),
      R => '0'
    );
\data_in_V_read_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(15),
      Q => data_in_V_read_reg_375(15),
      R => '0'
    );
\data_in_V_read_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(1),
      Q => data_in_V_read_reg_375(1),
      R => '0'
    );
\data_in_V_read_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(2),
      Q => data_in_V_read_reg_375(2),
      R => '0'
    );
\data_in_V_read_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(3),
      Q => data_in_V_read_reg_375(3),
      R => '0'
    );
\data_in_V_read_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(4),
      Q => data_in_V_read_reg_375(4),
      R => '0'
    );
\data_in_V_read_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(5),
      Q => data_in_V_read_reg_375(5),
      R => '0'
    );
\data_in_V_read_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(6),
      Q => data_in_V_read_reg_375(6),
      R => '0'
    );
\data_in_V_read_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(7),
      Q => data_in_V_read_reg_375(7),
      R => '0'
    );
\data_in_V_read_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(8),
      Q => data_in_V_read_reg_375(8),
      R => '0'
    );
\data_in_V_read_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(9),
      Q => data_in_V_read_reg_375(9),
      R => '0'
    );
p_Val2_16_fu_92_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_16_fu_92_p2_carry_n_0,
      CO(2) => p_Val2_16_fu_92_p2_carry_n_1,
      CO(1) => p_Val2_16_fu_92_p2_carry_n_2,
      CO(0) => p_Val2_16_fu_92_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => p_Val2_16_fu_92_p2_carry_n_4,
      O(2) => p_Val2_16_fu_92_p2_carry_n_5,
      O(1) => p_Val2_16_fu_92_p2_carry_n_6,
      O(0) => p_Val2_16_fu_92_p2_carry_n_7,
      S(3) => p_Val2_16_fu_92_p2_carry_i_1_n_0,
      S(2) => p_Val2_16_fu_92_p2_carry_i_2_n_0,
      S(1) => p_Val2_16_fu_92_p2_carry_i_3_n_0,
      S(0) => p_Val2_16_fu_92_p2_carry_i_4_n_0
    );
\p_Val2_16_fu_92_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_16_fu_92_p2_carry_n_0,
      CO(3) => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__0_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__0_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__0_i_1_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__0_i_2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__0_i_3_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__0_i_4_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOADO(7),
      O => \p_Val2_16_fu_92_p2_carry__0_i_1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => DOADO(6),
      O => \p_Val2_16_fu_92_p2_carry__0_i_2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOADO(5),
      O => \p_Val2_16_fu_92_p2_carry__0_i_3_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => DOADO(4),
      O => \p_Val2_16_fu_92_p2_carry__0_i_4_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(3) => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__1_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__1_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__1_i_1_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__1_i_2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__1_i_3_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__1_i_4_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => DOADO(11),
      O => \p_Val2_16_fu_92_p2_carry__1_i_1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => DOADO(10),
      O => \p_Val2_16_fu_92_p2_carry__1_i_2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => DOADO(9),
      O => \p_Val2_16_fu_92_p2_carry__1_i_3_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => DOADO(8),
      O => \p_Val2_16_fu_92_p2_carry__1_i_4_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_fu_92_p2_carry__2_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__2_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3) => \^o\(0),
      O(2) => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      S(3) => S(0),
      S(2) => \p_Val2_16_fu_92_p2_carry__2_i_2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__2_i_3_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__2_i_4_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => DOADO(14),
      O => \p_Val2_16_fu_92_p2_carry__2_i_2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => DOADO(13),
      O => \p_Val2_16_fu_92_p2_carry__2_i_3_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => DOADO(12),
      O => \p_Val2_16_fu_92_p2_carry__2_i_4_n_0\
    );
p_Val2_16_fu_92_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOADO(3),
      O => p_Val2_16_fu_92_p2_carry_i_1_n_0
    );
p_Val2_16_fu_92_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => DOADO(2),
      O => p_Val2_16_fu_92_p2_carry_i_2_n_0
    );
p_Val2_16_fu_92_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOADO(1),
      O => p_Val2_16_fu_92_p2_carry_i_3_n_0
    );
p_Val2_16_fu_92_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => DOADO(0),
      O => p_Val2_16_fu_92_p2_carry_i_4_n_0
    );
p_Val2_18_fu_235_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_18_fu_235_p2_carry_n_0,
      CO(2) => p_Val2_18_fu_235_p2_carry_n_1,
      CO(1) => p_Val2_18_fu_235_p2_carry_n_2,
      CO(0) => p_Val2_18_fu_235_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln713_fu_196_p1(0),
      O(3) => p_Val2_18_fu_235_p2_carry_n_4,
      O(2) => p_Val2_18_fu_235_p2_carry_n_5,
      O(1) => p_Val2_18_fu_235_p2_carry_n_6,
      O(0) => p_Val2_18_fu_235_p2_carry_n_7,
      S(3 downto 1) => \sext_ln713_fu_196_p1__0\(3 downto 1),
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46
    );
\p_Val2_18_fu_235_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_18_fu_235_p2_carry_n_0,
      CO(3) => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__0_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__0_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(7 downto 4)
    );
\p_Val2_18_fu_235_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(3) => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__1_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__1_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(11 downto 8)
    );
\p_Val2_18_fu_235_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      CO(1) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \sext_ln713_fu_196_p1__0\(13),
      S(0) => sext_ln713_fu_196_p1(12)
    );
ret_V_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_78_p2_carry_n_0,
      CO(2) => ret_V_fu_78_p2_carry_n_1,
      CO(1) => ret_V_fu_78_p2_carry_n_2,
      CO(0) => ret_V_fu_78_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__0_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_78_p2_carry_n_0,
      CO(3) => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__1_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__2_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ret_V_fu_78_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_fu_78_p2_carry__2_i_1_n_0\,
      DI(2 downto 0) => DOADO(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \activated_output_V_reg_380_reg[15]_1\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \ret_V_fu_78_p2_carry__2_i_1_n_0\
    );
yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_9
     port map (
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      D(15) => \activated_output_V_reg_380_reg_n_0_[15]\,
      D(14) => \activated_output_V_reg_380_reg_n_0_[14]\,
      D(13) => \activated_output_V_reg_380_reg_n_0_[13]\,
      D(12) => \activated_output_V_reg_380_reg_n_0_[12]\,
      D(11) => \activated_output_V_reg_380_reg_n_0_[11]\,
      D(10) => \activated_output_V_reg_380_reg_n_0_[10]\,
      D(9) => \activated_output_V_reg_380_reg_n_0_[9]\,
      D(8) => \activated_output_V_reg_380_reg_n_0_[8]\,
      D(7) => \activated_output_V_reg_380_reg_n_0_[7]\,
      D(6) => \activated_output_V_reg_380_reg_n_0_[6]\,
      D(5) => \activated_output_V_reg_380_reg_n_0_[5]\,
      D(4) => \activated_output_V_reg_380_reg_n_0_[4]\,
      D(3) => \activated_output_V_reg_380_reg_n_0_[3]\,
      D(2) => \activated_output_V_reg_380_reg_n_0_[2]\,
      D(1) => \activated_output_V_reg_380_reg_n_0_[1]\,
      D(0) => \activated_output_V_reg_380_reg_n_0_[0]\,
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      P(13) => \sext_ln713_fu_196_p1__0\(13),
      P(12) => sext_ln713_fu_196_p1(12),
      P(11 downto 1) => \sext_ln713_fu_196_p1__0\(11 downto 1),
      P(0) => sext_ln713_fu_196_p1(0),
      Q(15 downto 0) => ap_return_int_reg(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46,
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      \ap_return_int_reg_reg[11]\(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      \ap_return_int_reg_reg[11]\(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      \ap_return_int_reg_reg[11]\(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      \ap_return_int_reg_reg[15]\(15) => tmp_fu_180_p3,
      \ap_return_int_reg_reg[15]\(14) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      \ap_return_int_reg_reg[15]\(13) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      \ap_return_int_reg_reg[15]\(12) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      \ap_return_int_reg_reg[15]\(11) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      \ap_return_int_reg_reg[15]\(10) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      \ap_return_int_reg_reg[15]\(9) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      \ap_return_int_reg_reg[15]\(8) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      \ap_return_int_reg_reg[15]\(7) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      \ap_return_int_reg_reg[15]\(6) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      \ap_return_int_reg_reg[15]\(5) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      \ap_return_int_reg_reg[15]\(4) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      \ap_return_int_reg_reg[15]\(3) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      \ap_return_int_reg_reg[15]\(2) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      \ap_return_int_reg_reg[15]\(1) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      \ap_return_int_reg_reg[15]\(0) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => data_in_V_read_reg_375_pp0_iter1_reg(15 downto 0),
      \ap_return_int_reg_reg[3]\(3) => p_Val2_18_fu_235_p2_carry_n_4,
      \ap_return_int_reg_reg[3]\(2) => p_Val2_18_fu_235_p2_carry_n_5,
      \ap_return_int_reg_reg[3]\(1) => p_Val2_18_fu_235_p2_carry_n_6,
      \ap_return_int_reg_reg[3]\(0) => p_Val2_18_fu_235_p2_carry_n_7,
      \ap_return_int_reg_reg[7]\(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      \ap_return_int_reg_reg[7]\(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      \ap_return_int_reg_reg[7]\(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      \ap_return_int_reg_reg[7]\(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \^p\(15 downto 0) => select_ln97_1_fu_349_p3(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_post_process_unit_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ret_V_fu_78_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \activated_output_V_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    \data_in_V_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_post_process_unit_0 : entity is "post_process_unit";
end design_1_yolo_acc_top_0_1_post_process_unit_0;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_post_process_unit_0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal activated_output_V_reg_380 : STD_LOGIC;
  signal \activated_output_V_reg_380[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[15]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_16_fu_92_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_7 : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_3 : STD_LOGIC;
  signal select_ln97_1_fu_349_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln713_fu_196_p1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sext_ln713_fu_196_p1__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_180_p3 : STD_LOGIC;
  signal yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46 : STD_LOGIC;
  signal \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[10]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[11]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[12]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[13]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[14]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[1]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[3]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[4]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[5]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[6]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[7]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[8]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[9]_i_1__0\ : label is "soft_lutpair39";
begin
  CO(0) <= \^co\(0);
  O(0) <= \^o\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
\activated_output_V_reg_380[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_7,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[0]_i_1__0_n_0\
    );
\activated_output_V_reg_380[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[10]_i_1__0_n_0\
    );
\activated_output_V_reg_380[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[11]_i_1__0_n_0\
    );
\activated_output_V_reg_380[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[12]_i_1__0_n_0\
    );
\activated_output_V_reg_380[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[13]_i_1__0_n_0\
    );
\activated_output_V_reg_380[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[14]_i_1__0_n_0\
    );
\activated_output_V_reg_380[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^co\(0),
      I2 => ap_ce_reg,
      O => activated_output_V_reg_380
    );
\activated_output_V_reg_380[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_6,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[1]_i_1__0_n_0\
    );
\activated_output_V_reg_380[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_5,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[2]_i_1__0_n_0\
    );
\activated_output_V_reg_380[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_4,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[3]_i_1__0_n_0\
    );
\activated_output_V_reg_380[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[4]_i_1__0_n_0\
    );
\activated_output_V_reg_380[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[5]_i_1__0_n_0\
    );
\activated_output_V_reg_380[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[6]_i_1__0_n_0\
    );
\activated_output_V_reg_380[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[7]_i_1__0_n_0\
    );
\activated_output_V_reg_380[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[8]_i_1__0_n_0\
    );
\activated_output_V_reg_380[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[9]_i_1__0_n_0\
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[0]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[10]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[11]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[12]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[13]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[14]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[15]\,
      Q => tmp_fu_180_p3,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[1]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[2]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[3]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[4]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[5]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[6]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[7]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[8]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[9]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      R => '0'
    );
\activated_output_V_reg_380_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[0]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[0]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[10]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[10]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[11]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[11]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[12]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[12]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[13]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[13]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[14]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[14]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg[15]_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[15]\,
      R => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[1]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[1]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[2]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[2]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[3]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[3]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[4]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[4]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[5]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[5]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[6]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[6]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[7]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[7]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[8]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[8]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[9]_i_1__0_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[9]\,
      S => activated_output_V_reg_380
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\data_in_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\data_in_V_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\data_in_V_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\data_in_V_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\data_in_V_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\data_in_V_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\data_in_V_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\data_in_V_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\data_in_V_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\data_in_V_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\data_in_V_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\data_in_V_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\data_in_V_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\data_in_V_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\data_in_V_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\data_in_V_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(0),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(0),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(10),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(10),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(11),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(11),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(12),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(12),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(13),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(13),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(14),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(14),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(15),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(15),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(1),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(1),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(2),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(2),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(3),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(3),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(4),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(4),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(5),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(5),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(6),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(6),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(7),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(7),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(8),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(8),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(9),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(9),
      R => '0'
    );
\data_in_V_read_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(0),
      Q => data_in_V_read_reg_375(0),
      R => '0'
    );
\data_in_V_read_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(10),
      Q => data_in_V_read_reg_375(10),
      R => '0'
    );
\data_in_V_read_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(11),
      Q => data_in_V_read_reg_375(11),
      R => '0'
    );
\data_in_V_read_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(12),
      Q => data_in_V_read_reg_375(12),
      R => '0'
    );
\data_in_V_read_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(13),
      Q => data_in_V_read_reg_375(13),
      R => '0'
    );
\data_in_V_read_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(14),
      Q => data_in_V_read_reg_375(14),
      R => '0'
    );
\data_in_V_read_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(15),
      Q => data_in_V_read_reg_375(15),
      R => '0'
    );
\data_in_V_read_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(1),
      Q => data_in_V_read_reg_375(1),
      R => '0'
    );
\data_in_V_read_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(2),
      Q => data_in_V_read_reg_375(2),
      R => '0'
    );
\data_in_V_read_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(3),
      Q => data_in_V_read_reg_375(3),
      R => '0'
    );
\data_in_V_read_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(4),
      Q => data_in_V_read_reg_375(4),
      R => '0'
    );
\data_in_V_read_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(5),
      Q => data_in_V_read_reg_375(5),
      R => '0'
    );
\data_in_V_read_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(6),
      Q => data_in_V_read_reg_375(6),
      R => '0'
    );
\data_in_V_read_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(7),
      Q => data_in_V_read_reg_375(7),
      R => '0'
    );
\data_in_V_read_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(8),
      Q => data_in_V_read_reg_375(8),
      R => '0'
    );
\data_in_V_read_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(9),
      Q => data_in_V_read_reg_375(9),
      R => '0'
    );
p_Val2_16_fu_92_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_16_fu_92_p2_carry_n_0,
      CO(2) => p_Val2_16_fu_92_p2_carry_n_1,
      CO(1) => p_Val2_16_fu_92_p2_carry_n_2,
      CO(0) => p_Val2_16_fu_92_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => p_Val2_16_fu_92_p2_carry_n_4,
      O(2) => p_Val2_16_fu_92_p2_carry_n_5,
      O(1) => p_Val2_16_fu_92_p2_carry_n_6,
      O(0) => p_Val2_16_fu_92_p2_carry_n_7,
      S(3) => \p_Val2_16_fu_92_p2_carry_i_1__0_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry_i_2__0_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry_i_3__0_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_16_fu_92_p2_carry_n_0,
      CO(3) => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__0_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__0_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__0_i_1__0_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__0_i_2__0_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__0_i_3__0_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__0_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOADO(7),
      O => \p_Val2_16_fu_92_p2_carry__0_i_1__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => DOADO(6),
      O => \p_Val2_16_fu_92_p2_carry__0_i_2__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOADO(5),
      O => \p_Val2_16_fu_92_p2_carry__0_i_3__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => DOADO(4),
      O => \p_Val2_16_fu_92_p2_carry__0_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(3) => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__1_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__1_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__1_i_1__0_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__1_i_2__0_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__1_i_3__0_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__1_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => DOADO(11),
      O => \p_Val2_16_fu_92_p2_carry__1_i_1__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => DOADO(10),
      O => \p_Val2_16_fu_92_p2_carry__1_i_2__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => DOADO(9),
      O => \p_Val2_16_fu_92_p2_carry__1_i_3__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => DOADO(8),
      O => \p_Val2_16_fu_92_p2_carry__1_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_fu_92_p2_carry__2_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__2_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3) => \^o\(0),
      O(2) => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      S(3) => S(0),
      S(2) => \p_Val2_16_fu_92_p2_carry__2_i_2__0_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__2_i_3__0_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__2_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => DOADO(14),
      O => \p_Val2_16_fu_92_p2_carry__2_i_2__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => DOADO(13),
      O => \p_Val2_16_fu_92_p2_carry__2_i_3__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => DOADO(12),
      O => \p_Val2_16_fu_92_p2_carry__2_i_4__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOADO(3),
      O => \p_Val2_16_fu_92_p2_carry_i_1__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => DOADO(2),
      O => \p_Val2_16_fu_92_p2_carry_i_2__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOADO(1),
      O => \p_Val2_16_fu_92_p2_carry_i_3__0_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => DOADO(0),
      O => \p_Val2_16_fu_92_p2_carry_i_4__0_n_0\
    );
p_Val2_18_fu_235_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_18_fu_235_p2_carry_n_0,
      CO(2) => p_Val2_18_fu_235_p2_carry_n_1,
      CO(1) => p_Val2_18_fu_235_p2_carry_n_2,
      CO(0) => p_Val2_18_fu_235_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln713_fu_196_p1(0),
      O(3) => p_Val2_18_fu_235_p2_carry_n_4,
      O(2) => p_Val2_18_fu_235_p2_carry_n_5,
      O(1) => p_Val2_18_fu_235_p2_carry_n_6,
      O(0) => p_Val2_18_fu_235_p2_carry_n_7,
      S(3 downto 1) => \sext_ln713_fu_196_p1__0\(3 downto 1),
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46
    );
\p_Val2_18_fu_235_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_18_fu_235_p2_carry_n_0,
      CO(3) => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__0_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__0_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(7 downto 4)
    );
\p_Val2_18_fu_235_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(3) => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__1_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__1_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(11 downto 8)
    );
\p_Val2_18_fu_235_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      CO(1) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \sext_ln713_fu_196_p1__0\(13),
      S(0) => sext_ln713_fu_196_p1(12)
    );
ret_V_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_78_p2_carry_n_0,
      CO(2) => ret_V_fu_78_p2_carry_n_1,
      CO(1) => ret_V_fu_78_p2_carry_n_2,
      CO(0) => ret_V_fu_78_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__0_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_78_p2_carry_n_0,
      CO(3) => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__1_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOADO(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__2_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ret_V_fu_78_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_fu_78_p2_carry__2_i_1__0_n_0\,
      DI(2 downto 0) => DOADO(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \activated_output_V_reg_380_reg[15]_1\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \ret_V_fu_78_p2_carry__2_i_1__0_n_0\
    );
yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_7
     port map (
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      D(15) => \activated_output_V_reg_380_reg_n_0_[15]\,
      D(14) => \activated_output_V_reg_380_reg_n_0_[14]\,
      D(13) => \activated_output_V_reg_380_reg_n_0_[13]\,
      D(12) => \activated_output_V_reg_380_reg_n_0_[12]\,
      D(11) => \activated_output_V_reg_380_reg_n_0_[11]\,
      D(10) => \activated_output_V_reg_380_reg_n_0_[10]\,
      D(9) => \activated_output_V_reg_380_reg_n_0_[9]\,
      D(8) => \activated_output_V_reg_380_reg_n_0_[8]\,
      D(7) => \activated_output_V_reg_380_reg_n_0_[7]\,
      D(6) => \activated_output_V_reg_380_reg_n_0_[6]\,
      D(5) => \activated_output_V_reg_380_reg_n_0_[5]\,
      D(4) => \activated_output_V_reg_380_reg_n_0_[4]\,
      D(3) => \activated_output_V_reg_380_reg_n_0_[3]\,
      D(2) => \activated_output_V_reg_380_reg_n_0_[2]\,
      D(1) => \activated_output_V_reg_380_reg_n_0_[1]\,
      D(0) => \activated_output_V_reg_380_reg_n_0_[0]\,
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      P(13) => \sext_ln713_fu_196_p1__0\(13),
      P(12) => sext_ln713_fu_196_p1(12),
      P(11 downto 1) => \sext_ln713_fu_196_p1__0\(11 downto 1),
      P(0) => sext_ln713_fu_196_p1(0),
      Q(15 downto 0) => ap_return_int_reg(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46,
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      \ap_return_int_reg_reg[11]\(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      \ap_return_int_reg_reg[11]\(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      \ap_return_int_reg_reg[11]\(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      \ap_return_int_reg_reg[15]\(15) => tmp_fu_180_p3,
      \ap_return_int_reg_reg[15]\(14) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      \ap_return_int_reg_reg[15]\(13) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      \ap_return_int_reg_reg[15]\(12) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      \ap_return_int_reg_reg[15]\(11) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      \ap_return_int_reg_reg[15]\(10) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      \ap_return_int_reg_reg[15]\(9) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      \ap_return_int_reg_reg[15]\(8) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      \ap_return_int_reg_reg[15]\(7) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      \ap_return_int_reg_reg[15]\(6) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      \ap_return_int_reg_reg[15]\(5) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      \ap_return_int_reg_reg[15]\(4) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      \ap_return_int_reg_reg[15]\(3) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      \ap_return_int_reg_reg[15]\(2) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      \ap_return_int_reg_reg[15]\(1) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      \ap_return_int_reg_reg[15]\(0) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => data_in_V_read_reg_375_pp0_iter1_reg(15 downto 0),
      \ap_return_int_reg_reg[3]\(3) => p_Val2_18_fu_235_p2_carry_n_4,
      \ap_return_int_reg_reg[3]\(2) => p_Val2_18_fu_235_p2_carry_n_5,
      \ap_return_int_reg_reg[3]\(1) => p_Val2_18_fu_235_p2_carry_n_6,
      \ap_return_int_reg_reg[3]\(0) => p_Val2_18_fu_235_p2_carry_n_7,
      \ap_return_int_reg_reg[7]\(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      \ap_return_int_reg_reg[7]\(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      \ap_return_int_reg_reg[7]\(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      \ap_return_int_reg_reg[7]\(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \^p\(15 downto 0) => select_ln97_1_fu_349_p3(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_post_process_unit_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Range2_all_ones_reg_4060 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ret_V_fu_78_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \activated_output_V_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    leaky_V_read_reg_364_pp0_iter1_reg : in STD_LOGIC;
    bias_en_V_read_reg_369_pp0_iter1_reg : in STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : in STD_LOGIC;
    \data_in_V_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_post_process_unit_1 : entity is "post_process_unit";
end design_1_yolo_acc_top_0_1_post_process_unit_1;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_post_process_unit_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal activated_output_V_reg_380 : STD_LOGIC;
  signal \activated_output_V_reg_380[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[15]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_Val2_16_fu_92_p2_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_4__1_n_0\ : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_7 : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_3 : STD_LOGIC;
  signal select_ln97_1_fu_349_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln713_fu_196_p1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sext_ln713_fu_196_p1__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_180_p3 : STD_LOGIC;
  signal yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46 : STD_LOGIC;
  signal \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[10]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[11]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[12]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[13]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[14]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[1]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[2]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[3]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[4]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[5]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[6]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[7]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[8]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[9]_i_1__1\ : label is "soft_lutpair61";
begin
  CO(0) <= \^co\(0);
  O(0) <= \^o\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
\activated_output_V_reg_380[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_7,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[0]_i_1__1_n_0\
    );
\activated_output_V_reg_380[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[10]_i_1__1_n_0\
    );
\activated_output_V_reg_380[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[11]_i_1__1_n_0\
    );
\activated_output_V_reg_380[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[12]_i_1__1_n_0\
    );
\activated_output_V_reg_380[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[13]_i_1__1_n_0\
    );
\activated_output_V_reg_380[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[14]_i_1__1_n_0\
    );
\activated_output_V_reg_380[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^co\(0),
      I2 => ap_ce_reg,
      O => activated_output_V_reg_380
    );
\activated_output_V_reg_380[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_6,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[1]_i_1__1_n_0\
    );
\activated_output_V_reg_380[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_5,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[2]_i_1__1_n_0\
    );
\activated_output_V_reg_380[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_4,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[3]_i_1__1_n_0\
    );
\activated_output_V_reg_380[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[4]_i_1__1_n_0\
    );
\activated_output_V_reg_380[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[5]_i_1__1_n_0\
    );
\activated_output_V_reg_380[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[6]_i_1__1_n_0\
    );
\activated_output_V_reg_380[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[7]_i_1__1_n_0\
    );
\activated_output_V_reg_380[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[8]_i_1__1_n_0\
    );
\activated_output_V_reg_380[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[9]_i_1__1_n_0\
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[0]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[10]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[11]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[12]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[13]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[14]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[15]\,
      Q => tmp_fu_180_p3,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[1]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[2]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[3]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[4]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[5]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[6]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[7]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[8]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg_n_0_[9]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      R => '0'
    );
\activated_output_V_reg_380_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[0]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[0]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[10]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[10]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[11]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[11]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[12]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[12]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[13]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[13]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[14]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[14]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380_reg[15]_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[15]\,
      R => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[1]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[1]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[2]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[2]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[3]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[3]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[4]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[4]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[5]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[5]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[6]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[6]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[7]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[7]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[8]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[8]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \activated_output_V_reg_380[9]_i_1__1_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[9]\,
      S => activated_output_V_reg_380
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => select_ln97_1_fu_349_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\data_in_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\data_in_V_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\data_in_V_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\data_in_V_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\data_in_V_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\data_in_V_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\data_in_V_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\data_in_V_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\data_in_V_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\data_in_V_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\data_in_V_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\data_in_V_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\data_in_V_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\data_in_V_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\data_in_V_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\data_in_V_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => \data_in_V_int_reg_reg[15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(0),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(0),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(10),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(10),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(11),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(11),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(12),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(12),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(13),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(13),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(14),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(14),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(15),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(15),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(1),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(1),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(2),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(2),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(3),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(3),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(4),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(4),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(5),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(5),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(6),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(6),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(7),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(7),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(8),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(8),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => data_in_V_read_reg_375(9),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(9),
      R => '0'
    );
\data_in_V_read_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(0),
      Q => data_in_V_read_reg_375(0),
      R => '0'
    );
\data_in_V_read_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(10),
      Q => data_in_V_read_reg_375(10),
      R => '0'
    );
\data_in_V_read_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(11),
      Q => data_in_V_read_reg_375(11),
      R => '0'
    );
\data_in_V_read_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(12),
      Q => data_in_V_read_reg_375(12),
      R => '0'
    );
\data_in_V_read_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(13),
      Q => data_in_V_read_reg_375(13),
      R => '0'
    );
\data_in_V_read_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(14),
      Q => data_in_V_read_reg_375(14),
      R => '0'
    );
\data_in_V_read_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(15),
      Q => data_in_V_read_reg_375(15),
      R => '0'
    );
\data_in_V_read_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(1),
      Q => data_in_V_read_reg_375(1),
      R => '0'
    );
\data_in_V_read_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(2),
      Q => data_in_V_read_reg_375(2),
      R => '0'
    );
\data_in_V_read_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(3),
      Q => data_in_V_read_reg_375(3),
      R => '0'
    );
\data_in_V_read_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(4),
      Q => data_in_V_read_reg_375(4),
      R => '0'
    );
\data_in_V_read_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(5),
      Q => data_in_V_read_reg_375(5),
      R => '0'
    );
\data_in_V_read_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(6),
      Q => data_in_V_read_reg_375(6),
      R => '0'
    );
\data_in_V_read_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(7),
      Q => data_in_V_read_reg_375(7),
      R => '0'
    );
\data_in_V_read_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(8),
      Q => data_in_V_read_reg_375(8),
      R => '0'
    );
\data_in_V_read_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \^q\(9),
      Q => data_in_V_read_reg_375(9),
      R => '0'
    );
p_Val2_16_fu_92_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_16_fu_92_p2_carry_n_0,
      CO(2) => p_Val2_16_fu_92_p2_carry_n_1,
      CO(1) => p_Val2_16_fu_92_p2_carry_n_2,
      CO(0) => p_Val2_16_fu_92_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => p_Val2_16_fu_92_p2_carry_n_4,
      O(2) => p_Val2_16_fu_92_p2_carry_n_5,
      O(1) => p_Val2_16_fu_92_p2_carry_n_6,
      O(0) => p_Val2_16_fu_92_p2_carry_n_7,
      S(3) => \p_Val2_16_fu_92_p2_carry_i_1__1_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry_i_2__1_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry_i_3__1_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_16_fu_92_p2_carry_n_0,
      CO(3) => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__0_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__0_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__0_i_1__1_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__0_i_2__1_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__0_i_3__1_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__0_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOBDO(7),
      O => \p_Val2_16_fu_92_p2_carry__0_i_1__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => DOBDO(6),
      O => \p_Val2_16_fu_92_p2_carry__0_i_2__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOBDO(5),
      O => \p_Val2_16_fu_92_p2_carry__0_i_3__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => DOBDO(4),
      O => \p_Val2_16_fu_92_p2_carry__0_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(3) => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__1_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__1_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__1_i_1__1_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__1_i_2__1_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__1_i_3__1_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__1_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => DOBDO(11),
      O => \p_Val2_16_fu_92_p2_carry__1_i_1__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => DOBDO(10),
      O => \p_Val2_16_fu_92_p2_carry__1_i_2__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => DOBDO(9),
      O => \p_Val2_16_fu_92_p2_carry__1_i_3__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => DOBDO(8),
      O => \p_Val2_16_fu_92_p2_carry__1_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_fu_92_p2_carry__2_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__2_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3) => \^o\(0),
      O(2) => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      S(3) => S(0),
      S(2) => \p_Val2_16_fu_92_p2_carry__2_i_2__1_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__2_i_3__1_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__2_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => DOBDO(14),
      O => \p_Val2_16_fu_92_p2_carry__2_i_2__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => DOBDO(13),
      O => \p_Val2_16_fu_92_p2_carry__2_i_3__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => DOBDO(12),
      O => \p_Val2_16_fu_92_p2_carry__2_i_4__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOBDO(3),
      O => \p_Val2_16_fu_92_p2_carry_i_1__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => DOBDO(2),
      O => \p_Val2_16_fu_92_p2_carry_i_2__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOBDO(1),
      O => \p_Val2_16_fu_92_p2_carry_i_3__1_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => DOBDO(0),
      O => \p_Val2_16_fu_92_p2_carry_i_4__1_n_0\
    );
p_Val2_18_fu_235_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_18_fu_235_p2_carry_n_0,
      CO(2) => p_Val2_18_fu_235_p2_carry_n_1,
      CO(1) => p_Val2_18_fu_235_p2_carry_n_2,
      CO(0) => p_Val2_18_fu_235_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln713_fu_196_p1(0),
      O(3) => p_Val2_18_fu_235_p2_carry_n_4,
      O(2) => p_Val2_18_fu_235_p2_carry_n_5,
      O(1) => p_Val2_18_fu_235_p2_carry_n_6,
      O(0) => p_Val2_18_fu_235_p2_carry_n_7,
      S(3 downto 1) => \sext_ln713_fu_196_p1__0\(3 downto 1),
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46
    );
\p_Val2_18_fu_235_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_18_fu_235_p2_carry_n_0,
      CO(3) => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__0_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__0_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(7 downto 4)
    );
\p_Val2_18_fu_235_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(3) => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__1_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__1_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(11 downto 8)
    );
\p_Val2_18_fu_235_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      CO(1) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \sext_ln713_fu_196_p1__0\(13),
      S(0) => sext_ln713_fu_196_p1(12)
    );
ret_V_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_78_p2_carry_n_0,
      CO(2) => ret_V_fu_78_p2_carry_n_1,
      CO(1) => ret_V_fu_78_p2_carry_n_2,
      CO(0) => ret_V_fu_78_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__0_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_78_p2_carry_n_0,
      CO(3) => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__1_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__2_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ret_V_fu_78_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_fu_78_p2_carry__2_i_1__1_n_0\,
      DI(2 downto 0) => DOBDO(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \activated_output_V_reg_380_reg[15]_1\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \ret_V_fu_78_p2_carry__2_i_1__1_n_0\
    );
yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0_5
     port map (
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      D(15) => \activated_output_V_reg_380_reg_n_0_[15]\,
      D(14) => \activated_output_V_reg_380_reg_n_0_[14]\,
      D(13) => \activated_output_V_reg_380_reg_n_0_[13]\,
      D(12) => \activated_output_V_reg_380_reg_n_0_[12]\,
      D(11) => \activated_output_V_reg_380_reg_n_0_[11]\,
      D(10) => \activated_output_V_reg_380_reg_n_0_[10]\,
      D(9) => \activated_output_V_reg_380_reg_n_0_[9]\,
      D(8) => \activated_output_V_reg_380_reg_n_0_[8]\,
      D(7) => \activated_output_V_reg_380_reg_n_0_[7]\,
      D(6) => \activated_output_V_reg_380_reg_n_0_[6]\,
      D(5) => \activated_output_V_reg_380_reg_n_0_[5]\,
      D(4) => \activated_output_V_reg_380_reg_n_0_[4]\,
      D(3) => \activated_output_V_reg_380_reg_n_0_[3]\,
      D(2) => \activated_output_V_reg_380_reg_n_0_[2]\,
      D(1) => \activated_output_V_reg_380_reg_n_0_[1]\,
      D(0) => \activated_output_V_reg_380_reg_n_0_[0]\,
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      P(13) => \sext_ln713_fu_196_p1__0\(13),
      P(12) => sext_ln713_fu_196_p1(12),
      P(11 downto 1) => \sext_ln713_fu_196_p1__0\(11 downto 1),
      P(0) => sext_ln713_fu_196_p1(0),
      Q(15 downto 0) => ap_return_int_reg(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_46,
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      \ap_return_int_reg_reg[11]\(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      \ap_return_int_reg_reg[11]\(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      \ap_return_int_reg_reg[11]\(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      \ap_return_int_reg_reg[15]\(15) => tmp_fu_180_p3,
      \ap_return_int_reg_reg[15]\(14) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      \ap_return_int_reg_reg[15]\(13) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      \ap_return_int_reg_reg[15]\(12) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      \ap_return_int_reg_reg[15]\(11) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      \ap_return_int_reg_reg[15]\(10) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      \ap_return_int_reg_reg[15]\(9) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      \ap_return_int_reg_reg[15]\(8) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      \ap_return_int_reg_reg[15]\(7) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      \ap_return_int_reg_reg[15]\(6) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      \ap_return_int_reg_reg[15]\(5) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      \ap_return_int_reg_reg[15]\(4) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      \ap_return_int_reg_reg[15]\(3) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      \ap_return_int_reg_reg[15]\(2) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      \ap_return_int_reg_reg[15]\(1) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      \ap_return_int_reg_reg[15]\(0) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => data_in_V_read_reg_375_pp0_iter1_reg(15 downto 0),
      \ap_return_int_reg_reg[3]\(3) => p_Val2_18_fu_235_p2_carry_n_4,
      \ap_return_int_reg_reg[3]\(2) => p_Val2_18_fu_235_p2_carry_n_5,
      \ap_return_int_reg_reg[3]\(1) => p_Val2_18_fu_235_p2_carry_n_6,
      \ap_return_int_reg_reg[3]\(0) => p_Val2_18_fu_235_p2_carry_n_7,
      \ap_return_int_reg_reg[7]\(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      \ap_return_int_reg_reg[7]\(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      \ap_return_int_reg_reg[7]\(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      \ap_return_int_reg_reg[7]\(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) => select_ln97_1_fu_349_p3(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_post_process_unit_2 is
  port (
    ap_ce_reg : out STD_LOGIC;
    Range2_all_ones_reg_4060 : out STD_LOGIC;
    grp_post_process_unit_fu_403_ap_ce : out STD_LOGIC;
    leaky_V_read_reg_364_pp0_iter1_reg : out STD_LOGIC;
    bias_en_V_read_reg_369_pp0_iter1_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_11001 : out STD_LOGIC;
    \icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\ : out STD_LOGIC;
    mul_ln1354_1_reg_1287_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \activated_output_V_reg_380_reg[15]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    leaky_V_read_reg_1233 : in STD_LOGIC;
    bias_en_V_read_reg_1225 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ret_V_fu_78_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ret_V_fu_78_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \activated_output_V_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_ce_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_ce_reg_reg_1 : in STD_LOGIC;
    ap_ce_reg_reg_2 : in STD_LOGIC;
    \output_acc_3_V_reg_1361_reg[15]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    outStream_V_data_1_ack_in : in STD_LOGIC;
    icmp_ln40_reg_1302_pp1_iter4_reg : in STD_LOGIC;
    \output_acc_3_V_reg_1361_reg[15]_0\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 21 downto 0 );
    indvar_flatten17_reg_348_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \data_in_V_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_post_process_unit_2 : entity is "post_process_unit";
end design_1_yolo_acc_top_0_1_post_process_unit_2;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_post_process_unit_2 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal activated_output_V_reg_380 : STD_LOGIC;
  signal \activated_output_V_reg_380[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[0]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[10]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[11]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[12]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[13]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[14]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[15]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[1]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[2]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[3]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[4]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[5]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[6]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[7]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[8]\ : STD_LOGIC;
  signal \activated_output_V_reg_380_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ap_block_pp1_stage0_11001\ : STD_LOGIC;
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bias_en_V_int_reg : STD_LOGIC;
  signal bias_en_V_read_reg_369 : STD_LOGIC;
  signal \^bias_en_v_read_reg_369_pp0_iter1_reg\ : STD_LOGIC;
  signal data_in_V_read_reg_375 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_read_reg_375_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^grp_post_process_unit_fu_403_ap_ce\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302[0]_i_9_n_0\ : STD_LOGIC;
  signal \^icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln40_reg_1302_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal leaky_V_int_reg : STD_LOGIC;
  signal leaky_V_read_reg_364 : STD_LOGIC;
  signal \^leaky_v_read_reg_364_pp0_iter1_reg\ : STD_LOGIC;
  signal \^mul_ln1354_1_reg_1287_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_Val2_16_fu_92_p2_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_fu_92_p2_carry_i_4__2_n_0\ : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_16_fu_92_p2_carry_n_7 : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_18_fu_235_p2_carry__2_n_7\ : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_6 : STD_LOGIC;
  signal p_Val2_18_fu_235_p2_carry_n_7 : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__1_n_3\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_1\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_2\ : STD_LOGIC;
  signal \ret_V_fu_78_p2_carry__2_n_3\ : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_0 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_1 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_2 : STD_LOGIC;
  signal ret_V_fu_78_p2_carry_n_3 : STD_LOGIC;
  signal select_ln97_1_fu_349_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln713_fu_196_p1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sext_ln713_fu_196_p1__0\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal tmp_fu_180_p3 : STD_LOGIC;
  signal yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_47 : STD_LOGIC;
  signal \NLW_icmp_ln40_reg_1302_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln40_reg_1302_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[10]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[11]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[12]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[13]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[14]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[1]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[2]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[3]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[4]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[5]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[6]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[7]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[8]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \activated_output_V_reg_380[9]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[7]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[7]_i_5\ : label is "soft_lutpair88";
begin
  CO(0) <= \^co\(0);
  O(0) <= \^o\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_block_pp1_stage0_11001 <= \^ap_block_pp1_stage0_11001\;
  ap_ce_reg <= \^ap_ce_reg\;
  bias_en_V_read_reg_369_pp0_iter1_reg <= \^bias_en_v_read_reg_369_pp0_iter1_reg\;
  grp_post_process_unit_fu_403_ap_ce <= \^grp_post_process_unit_fu_403_ap_ce\;
  \icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\ <= \^icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\;
  \icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\ <= \^icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\;
  leaky_V_read_reg_364_pp0_iter1_reg <= \^leaky_v_read_reg_364_pp0_iter1_reg\;
  mul_ln1354_1_reg_1287_reg(0) <= \^mul_ln1354_1_reg_1287_reg\(0);
\activated_output_V_reg_380[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_7,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[0]_i_1__2_n_0\
    );
\activated_output_V_reg_380[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[10]_i_1__2_n_0\
    );
\activated_output_V_reg_380[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[11]_i_1__2_n_0\
    );
\activated_output_V_reg_380[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[12]_i_1__2_n_0\
    );
\activated_output_V_reg_380[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[13]_i_1__2_n_0\
    );
\activated_output_V_reg_380[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[14]_i_1__2_n_0\
    );
\activated_output_V_reg_380[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^co\(0),
      I2 => \^ap_ce_reg\,
      O => activated_output_V_reg_380
    );
\activated_output_V_reg_380[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_6,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[1]_i_1__2_n_0\
    );
\activated_output_V_reg_380[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_5,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[2]_i_1__2_n_0\
    );
\activated_output_V_reg_380[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_Val2_16_fu_92_p2_carry_n_4,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[3]_i_1__2_n_0\
    );
\activated_output_V_reg_380[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[4]_i_1__2_n_0\
    );
\activated_output_V_reg_380[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[5]_i_1__2_n_0\
    );
\activated_output_V_reg_380[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[6]_i_1__2_n_0\
    );
\activated_output_V_reg_380[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[7]_i_1__2_n_0\
    );
\activated_output_V_reg_380[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[8]_i_1__2_n_0\
    );
\activated_output_V_reg_380[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      I1 => \^co\(0),
      I2 => \^o\(0),
      O => \activated_output_V_reg_380[9]_i_1__2_n_0\
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[0]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[10]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[11]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[12]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[13]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[14]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[15]\,
      Q => tmp_fu_180_p3,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[1]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[2]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[3]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[4]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[5]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[6]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[7]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[8]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      R => '0'
    );
\activated_output_V_reg_380_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg_n_0_[9]\,
      Q => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      R => '0'
    );
\activated_output_V_reg_380_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[0]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[0]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[10]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[10]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[11]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[11]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[12]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[12]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[13]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[13]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[14]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[14]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380_reg[15]_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[15]\,
      R => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[1]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[1]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[2]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[2]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[3]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[3]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[4]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[4]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[5]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[5]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[6]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[6]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[7]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[7]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[8]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[8]\,
      S => activated_output_V_reg_380
    );
\activated_output_V_reg_380_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \activated_output_V_reg_380[9]_i_1__2_n_0\,
      Q => \activated_output_V_reg_380_reg_n_0_[9]\,
      S => activated_output_V_reg_380
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_post_process_unit_fu_403_ap_ce\,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => select_ln97_1_fu_349_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\bias_en_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => bias_en_V_read_reg_1225,
      Q => bias_en_V_int_reg,
      R => '0'
    );
\bias_en_V_read_reg_369_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => bias_en_V_read_reg_369,
      Q => \^bias_en_v_read_reg_369_pp0_iter1_reg\,
      R => '0'
    );
\bias_en_V_read_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => bias_en_V_int_reg,
      Q => bias_en_V_read_reg_369,
      R => '0'
    );
\data_in_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\data_in_V_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\data_in_V_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\data_in_V_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\data_in_V_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\data_in_V_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\data_in_V_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\data_in_V_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\data_in_V_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\data_in_V_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\data_in_V_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\data_in_V_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\data_in_V_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\data_in_V_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\data_in_V_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\data_in_V_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => \data_in_V_int_reg_reg[15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(0),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(0),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(10),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(10),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(11),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(11),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(12),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(12),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(13),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(13),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(14),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(14),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(15),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(15),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(1),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(1),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(2),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(2),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(3),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(3),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(4),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(4),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(5),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(5),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(6),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(6),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(7),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(7),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(8),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(8),
      R => '0'
    );
\data_in_V_read_reg_375_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => data_in_V_read_reg_375(9),
      Q => data_in_V_read_reg_375_pp0_iter1_reg(9),
      R => '0'
    );
\data_in_V_read_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(0),
      Q => data_in_V_read_reg_375(0),
      R => '0'
    );
\data_in_V_read_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(10),
      Q => data_in_V_read_reg_375(10),
      R => '0'
    );
\data_in_V_read_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(11),
      Q => data_in_V_read_reg_375(11),
      R => '0'
    );
\data_in_V_read_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(12),
      Q => data_in_V_read_reg_375(12),
      R => '0'
    );
\data_in_V_read_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(13),
      Q => data_in_V_read_reg_375(13),
      R => '0'
    );
\data_in_V_read_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(14),
      Q => data_in_V_read_reg_375(14),
      R => '0'
    );
\data_in_V_read_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(15),
      Q => data_in_V_read_reg_375(15),
      R => '0'
    );
\data_in_V_read_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(1),
      Q => data_in_V_read_reg_375(1),
      R => '0'
    );
\data_in_V_read_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(2),
      Q => data_in_V_read_reg_375(2),
      R => '0'
    );
\data_in_V_read_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(3),
      Q => data_in_V_read_reg_375(3),
      R => '0'
    );
\data_in_V_read_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(4),
      Q => data_in_V_read_reg_375(4),
      R => '0'
    );
\data_in_V_read_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(5),
      Q => data_in_V_read_reg_375(5),
      R => '0'
    );
\data_in_V_read_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(6),
      Q => data_in_V_read_reg_375(6),
      R => '0'
    );
\data_in_V_read_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(7),
      Q => data_in_V_read_reg_375(7),
      R => '0'
    );
\data_in_V_read_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(8),
      Q => data_in_V_read_reg_375(8),
      R => '0'
    );
\data_in_V_read_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => \^q\(9),
      Q => data_in_V_read_reg_375(9),
      R => '0'
    );
\icmp_ln40_reg_1302[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => P(0),
      I1 => indvar_flatten17_reg_348_reg(0),
      I2 => indvar_flatten17_reg_348_reg(1),
      I3 => P(1),
      I4 => P(2),
      I5 => indvar_flatten17_reg_348_reg(2),
      O => \icmp_ln40_reg_1302[0]_i_10_n_0\
    );
\icmp_ln40_reg_1302[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => P(21),
      I1 => indvar_flatten17_reg_348_reg(21),
      O => \icmp_ln40_reg_1302[0]_i_3_n_0\
    );
\icmp_ln40_reg_1302[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(18),
      I1 => P(18),
      I2 => indvar_flatten17_reg_348_reg(19),
      I3 => P(19),
      I4 => P(20),
      I5 => indvar_flatten17_reg_348_reg(20),
      O => \icmp_ln40_reg_1302[0]_i_4_n_0\
    );
\icmp_ln40_reg_1302[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(15),
      I1 => P(15),
      I2 => indvar_flatten17_reg_348_reg(16),
      I3 => P(16),
      I4 => P(17),
      I5 => indvar_flatten17_reg_348_reg(17),
      O => \icmp_ln40_reg_1302[0]_i_5_n_0\
    );
\icmp_ln40_reg_1302[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(12),
      I1 => P(12),
      I2 => indvar_flatten17_reg_348_reg(13),
      I3 => P(13),
      I4 => P(14),
      I5 => indvar_flatten17_reg_348_reg(14),
      O => \icmp_ln40_reg_1302[0]_i_6_n_0\
    );
\icmp_ln40_reg_1302[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(9),
      I1 => P(9),
      I2 => indvar_flatten17_reg_348_reg(10),
      I3 => P(10),
      I4 => P(11),
      I5 => indvar_flatten17_reg_348_reg(11),
      O => \icmp_ln40_reg_1302[0]_i_7_n_0\
    );
\icmp_ln40_reg_1302[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(6),
      I1 => P(6),
      I2 => indvar_flatten17_reg_348_reg(7),
      I3 => P(7),
      I4 => P(8),
      I5 => indvar_flatten17_reg_348_reg(8),
      O => \icmp_ln40_reg_1302[0]_i_8_n_0\
    );
\icmp_ln40_reg_1302[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(3),
      I1 => P(3),
      I2 => indvar_flatten17_reg_348_reg(4),
      I3 => P(4),
      I4 => P(5),
      I5 => indvar_flatten17_reg_348_reg(5),
      O => \icmp_ln40_reg_1302[0]_i_9_n_0\
    );
\icmp_ln40_reg_1302_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln40_reg_1302_reg[0]_i_2_n_0\,
      CO(3) => \^mul_ln1354_1_reg_1287_reg\(0),
      CO(2) => \icmp_ln40_reg_1302_reg[0]_i_1_n_1\,
      CO(1) => \icmp_ln40_reg_1302_reg[0]_i_1_n_2\,
      CO(0) => \icmp_ln40_reg_1302_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln40_reg_1302_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln40_reg_1302[0]_i_3_n_0\,
      S(2) => \icmp_ln40_reg_1302[0]_i_4_n_0\,
      S(1) => \icmp_ln40_reg_1302[0]_i_5_n_0\,
      S(0) => \icmp_ln40_reg_1302[0]_i_6_n_0\
    );
\icmp_ln40_reg_1302_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln40_reg_1302_reg[0]_i_2_n_0\,
      CO(2) => \icmp_ln40_reg_1302_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln40_reg_1302_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln40_reg_1302_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln40_reg_1302_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln40_reg_1302[0]_i_7_n_0\,
      S(2) => \icmp_ln40_reg_1302[0]_i_8_n_0\,
      S(1) => \icmp_ln40_reg_1302[0]_i_9_n_0\,
      S(0) => \icmp_ln40_reg_1302[0]_i_10_n_0\
    );
\leaky_V_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_post_process_unit_fu_403_ap_ce\,
      D => leaky_V_read_reg_1233,
      Q => leaky_V_int_reg,
      R => '0'
    );
\leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => leaky_V_read_reg_364,
      Q => \^leaky_v_read_reg_364_pp0_iter1_reg\,
      R => '0'
    );
\leaky_V_read_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => leaky_V_int_reg,
      Q => leaky_V_read_reg_364,
      R => '0'
    );
p_Val2_16_fu_92_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_16_fu_92_p2_carry_n_0,
      CO(2) => p_Val2_16_fu_92_p2_carry_n_1,
      CO(1) => p_Val2_16_fu_92_p2_carry_n_2,
      CO(0) => p_Val2_16_fu_92_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => p_Val2_16_fu_92_p2_carry_n_4,
      O(2) => p_Val2_16_fu_92_p2_carry_n_5,
      O(1) => p_Val2_16_fu_92_p2_carry_n_6,
      O(0) => p_Val2_16_fu_92_p2_carry_n_7,
      S(3) => \p_Val2_16_fu_92_p2_carry_i_1__2_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry_i_2__2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry_i_3__2_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_16_fu_92_p2_carry_n_0,
      CO(3) => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__0_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__0_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \p_Val2_16_fu_92_p2_carry__0_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__0_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__0_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__0_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__0_i_1__2_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__0_i_2__2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__0_i_3__2_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__0_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => DOBDO(7),
      O => \p_Val2_16_fu_92_p2_carry__0_i_1__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => DOBDO(6),
      O => \p_Val2_16_fu_92_p2_carry__0_i_2__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => DOBDO(5),
      O => \p_Val2_16_fu_92_p2_carry__0_i_3__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => DOBDO(4),
      O => \p_Val2_16_fu_92_p2_carry__0_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__0_n_0\,
      CO(3) => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(2) => \p_Val2_16_fu_92_p2_carry__1_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__1_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3) => \p_Val2_16_fu_92_p2_carry__1_n_4\,
      O(2) => \p_Val2_16_fu_92_p2_carry__1_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__1_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__1_n_7\,
      S(3) => \p_Val2_16_fu_92_p2_carry__1_i_1__2_n_0\,
      S(2) => \p_Val2_16_fu_92_p2_carry__1_i_2__2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__1_i_3__2_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__1_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => DOBDO(11),
      O => \p_Val2_16_fu_92_p2_carry__1_i_1__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => DOBDO(10),
      O => \p_Val2_16_fu_92_p2_carry__1_i_2__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => DOBDO(9),
      O => \p_Val2_16_fu_92_p2_carry__1_i_3__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => DOBDO(8),
      O => \p_Val2_16_fu_92_p2_carry__1_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_fu_92_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_16_fu_92_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_fu_92_p2_carry__2_n_1\,
      CO(1) => \p_Val2_16_fu_92_p2_carry__2_n_2\,
      CO(0) => \p_Val2_16_fu_92_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3) => \^o\(0),
      O(2) => \p_Val2_16_fu_92_p2_carry__2_n_5\,
      O(1) => \p_Val2_16_fu_92_p2_carry__2_n_6\,
      O(0) => \p_Val2_16_fu_92_p2_carry__2_n_7\,
      S(3) => S(0),
      S(2) => \p_Val2_16_fu_92_p2_carry__2_i_2__2_n_0\,
      S(1) => \p_Val2_16_fu_92_p2_carry__2_i_3__2_n_0\,
      S(0) => \p_Val2_16_fu_92_p2_carry__2_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => DOBDO(14),
      O => \p_Val2_16_fu_92_p2_carry__2_i_2__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => DOBDO(13),
      O => \p_Val2_16_fu_92_p2_carry__2_i_3__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => DOBDO(12),
      O => \p_Val2_16_fu_92_p2_carry__2_i_4__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => DOBDO(3),
      O => \p_Val2_16_fu_92_p2_carry_i_1__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => DOBDO(2),
      O => \p_Val2_16_fu_92_p2_carry_i_2__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => DOBDO(1),
      O => \p_Val2_16_fu_92_p2_carry_i_3__2_n_0\
    );
\p_Val2_16_fu_92_p2_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => DOBDO(0),
      O => \p_Val2_16_fu_92_p2_carry_i_4__2_n_0\
    );
p_Val2_18_fu_235_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_18_fu_235_p2_carry_n_0,
      CO(2) => p_Val2_18_fu_235_p2_carry_n_1,
      CO(1) => p_Val2_18_fu_235_p2_carry_n_2,
      CO(0) => p_Val2_18_fu_235_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sext_ln713_fu_196_p1(0),
      O(3) => p_Val2_18_fu_235_p2_carry_n_4,
      O(2) => p_Val2_18_fu_235_p2_carry_n_5,
      O(1) => p_Val2_18_fu_235_p2_carry_n_6,
      O(0) => p_Val2_18_fu_235_p2_carry_n_7,
      S(3 downto 1) => \sext_ln713_fu_196_p1__0\(3 downto 1),
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_47
    );
\p_Val2_18_fu_235_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_18_fu_235_p2_carry_n_0,
      CO(3) => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__0_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__0_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(7 downto 4)
    );
\p_Val2_18_fu_235_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__0_n_0\,
      CO(3) => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(2) => \p_Val2_18_fu_235_p2_carry__1_n_1\,
      CO(1) => \p_Val2_18_fu_235_p2_carry__1_n_2\,
      CO(0) => \p_Val2_18_fu_235_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      O(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      O(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      S(3 downto 0) => \sext_ln713_fu_196_p1__0\(11 downto 8)
    );
\p_Val2_18_fu_235_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_18_fu_235_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      CO(1) => \NLW_p_Val2_18_fu_235_p2_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_p_Val2_18_fu_235_p2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \sext_ln713_fu_196_p1__0\(13),
      S(0) => sext_ln713_fu_196_p1(12)
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_ce_reg_reg_0(0),
      I1 => \^ap_block_pp1_stage0_11001\,
      O => \^grp_post_process_unit_fu_403_ap_ce\
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABABABA"
    )
        port map (
      I0 => \^icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\,
      I1 => \^mul_ln1354_1_reg_1287_reg\(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_ce_reg_reg_1,
      I4 => ap_ce_reg_reg_2,
      I5 => \^icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\,
      O => \^ap_block_pp1_stage0_11001\
    );
ret_V_fu_78_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ret_V_fu_78_p2_carry_n_0,
      CO(2) => ret_V_fu_78_p2_carry_n_1,
      CO(1) => ret_V_fu_78_p2_carry_n_2,
      CO(0) => ret_V_fu_78_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(3 downto 0),
      O(3 downto 0) => NLW_ret_V_fu_78_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__0_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ret_V_fu_78_p2_carry_n_0,
      CO(3) => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__0_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__0_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(7 downto 4),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__1_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__0_n_0\,
      CO(3) => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(2) => \ret_V_fu_78_p2_carry__1_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__1_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(11 downto 8),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ret_V_fu_78_p2_carry__2_0\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_fu_78_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ret_V_fu_78_p2_carry__2_n_1\,
      CO(1) => \ret_V_fu_78_p2_carry__2_n_2\,
      CO(0) => \ret_V_fu_78_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \ret_V_fu_78_p2_carry__2_i_1__2_n_0\,
      DI(2 downto 0) => DOBDO(14 downto 12),
      O(3 downto 0) => \NLW_ret_V_fu_78_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \activated_output_V_reg_380_reg[15]_1\(3 downto 0)
    );
\ret_V_fu_78_p2_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \ret_V_fu_78_p2_carry__2_i_1__2_n_0\
    );
\tmp_keep_V_reg_1321[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln40_reg_1302_pp1_iter4_reg,
      I1 => \output_acc_3_V_reg_1361_reg[15]_0\,
      I2 => outStream_V_data_1_ack_in,
      O => \^icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\
    );
\tmp_keep_V_reg_1321[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \output_acc_3_V_reg_1361_reg[15]\,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => outStream_V_data_1_ack_in,
      O => \^icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\
    );
yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_mul_mul_6ns_16s_22_1_0
     port map (
      CO(0) => \p_Val2_18_fu_235_p2_carry__2_n_1\,
      D(15) => \activated_output_V_reg_380_reg_n_0_[15]\,
      D(14) => \activated_output_V_reg_380_reg_n_0_[14]\,
      D(13) => \activated_output_V_reg_380_reg_n_0_[13]\,
      D(12) => \activated_output_V_reg_380_reg_n_0_[12]\,
      D(11) => \activated_output_V_reg_380_reg_n_0_[11]\,
      D(10) => \activated_output_V_reg_380_reg_n_0_[10]\,
      D(9) => \activated_output_V_reg_380_reg_n_0_[9]\,
      D(8) => \activated_output_V_reg_380_reg_n_0_[8]\,
      D(7) => \activated_output_V_reg_380_reg_n_0_[7]\,
      D(6) => \activated_output_V_reg_380_reg_n_0_[6]\,
      D(5) => \activated_output_V_reg_380_reg_n_0_[5]\,
      D(4) => \activated_output_V_reg_380_reg_n_0_[4]\,
      D(3) => \activated_output_V_reg_380_reg_n_0_[3]\,
      D(2) => \activated_output_V_reg_380_reg_n_0_[2]\,
      D(1) => \activated_output_V_reg_380_reg_n_0_[1]\,
      D(0) => \activated_output_V_reg_380_reg_n_0_[0]\,
      O(1) => \p_Val2_18_fu_235_p2_carry__2_n_6\,
      O(0) => \p_Val2_18_fu_235_p2_carry__2_n_7\,
      P(13) => \sext_ln713_fu_196_p1__0\(13),
      P(12) => sext_ln713_fu_196_p1(12),
      P(11 downto 1) => \sext_ln713_fu_196_p1__0\(11 downto 1),
      P(0) => sext_ln713_fu_196_p1(0),
      Q(15 downto 0) => ap_return_int_reg(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => yolo_acc_top_mul_mul_6ns_16s_22_1_0_U1_n_47,
      ap_ce_reg_reg(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[11]\(3) => \p_Val2_18_fu_235_p2_carry__1_n_4\,
      \ap_return_int_reg_reg[11]\(2) => \p_Val2_18_fu_235_p2_carry__1_n_5\,
      \ap_return_int_reg_reg[11]\(1) => \p_Val2_18_fu_235_p2_carry__1_n_6\,
      \ap_return_int_reg_reg[11]\(0) => \p_Val2_18_fu_235_p2_carry__1_n_7\,
      \ap_return_int_reg_reg[15]\ => \^leaky_v_read_reg_364_pp0_iter1_reg\,
      \ap_return_int_reg_reg[15]_0\(15) => tmp_fu_180_p3,
      \ap_return_int_reg_reg[15]_0\(14) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[14]\,
      \ap_return_int_reg_reg[15]_0\(13) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[13]\,
      \ap_return_int_reg_reg[15]_0\(12) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[12]\,
      \ap_return_int_reg_reg[15]_0\(11) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[11]\,
      \ap_return_int_reg_reg[15]_0\(10) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[10]\,
      \ap_return_int_reg_reg[15]_0\(9) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[9]\,
      \ap_return_int_reg_reg[15]_0\(8) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[8]\,
      \ap_return_int_reg_reg[15]_0\(7) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[7]\,
      \ap_return_int_reg_reg[15]_0\(6) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[6]\,
      \ap_return_int_reg_reg[15]_0\(5) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[5]\,
      \ap_return_int_reg_reg[15]_0\(4) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[4]\,
      \ap_return_int_reg_reg[15]_0\(3) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[3]\,
      \ap_return_int_reg_reg[15]_0\(2) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[2]\,
      \ap_return_int_reg_reg[15]_0\(1) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[1]\,
      \ap_return_int_reg_reg[15]_0\(0) => \activated_output_V_reg_380_pp0_iter1_reg_reg_n_0_[0]\,
      \ap_return_int_reg_reg[15]_1\ => \^bias_en_v_read_reg_369_pp0_iter1_reg\,
      \ap_return_int_reg_reg[15]_2\(15 downto 0) => data_in_V_read_reg_375_pp0_iter1_reg(15 downto 0),
      \ap_return_int_reg_reg[3]\(3) => p_Val2_18_fu_235_p2_carry_n_4,
      \ap_return_int_reg_reg[3]\(2) => p_Val2_18_fu_235_p2_carry_n_5,
      \ap_return_int_reg_reg[3]\(1) => p_Val2_18_fu_235_p2_carry_n_6,
      \ap_return_int_reg_reg[3]\(0) => p_Val2_18_fu_235_p2_carry_n_7,
      \ap_return_int_reg_reg[7]\(3) => \p_Val2_18_fu_235_p2_carry__0_n_4\,
      \ap_return_int_reg_reg[7]\(2) => \p_Val2_18_fu_235_p2_carry__0_n_5\,
      \ap_return_int_reg_reg[7]\(1) => \p_Val2_18_fu_235_p2_carry__0_n_6\,
      \ap_return_int_reg_reg[7]\(0) => \p_Val2_18_fu_235_p2_carry__0_n_7\,
      bias_en_V_read_reg_369 => bias_en_V_read_reg_369,
      \leaky_V_read_reg_364_pp0_iter1_reg_reg[0]\(15 downto 0) => select_ln97_1_fu_349_p3(15 downto 0),
      \^p\ => \^ap_ce_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1_yolo_acc_top is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_a_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TREADY : out STD_LOGIC;
    inStream_a_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_a_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_a_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_b_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_b_TVALID : in STD_LOGIC;
    inStream_b_TREADY : out STD_LOGIC;
    inStream_b_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_b_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_b_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_b_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "yolo_acc_top";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b010000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b000001";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b100000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "6'b001000";
  attribute hls_module : string;
  attribute hls_module of design_1_yolo_acc_top_0_1_yolo_acc_top : entity is "yes";
end design_1_yolo_acc_top_0_1_yolo_acc_top;

architecture STRUCTURE of design_1_yolo_acc_top_0_1_yolo_acc_top is
  signal \<const0>\ : STD_LOGIC;
  signal Range2_all_ones_reg_4060 : STD_LOGIC;
  signal add_ln1354_1_fu_542_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1354_1_reg_1281 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1354_1_reg_1281[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[2]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[5]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[6]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[8]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[9]_inv_i_1_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\ : STD_LOGIC;
  signal \add_ln1354_1_reg_1281_reg[9]_inv_n_0\ : STD_LOGIC;
  signal add_ln1354_fu_533_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1354_reg_1275 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1354_reg_1275[9]_inv_i_2_n_0\ : STD_LOGIC;
  signal \add_ln1354_reg_1275_reg[9]_inv_n_0\ : STD_LOGIC;
  signal add_ln43_1_fu_1192_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm1110_out : STD_LOGIC;
  signal ap_NS_fsm1111_out : STD_LOGIC;
  signal ap_block_pp1_stage0_11001 : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
  signal ap_done2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_reg_n_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal bias_V_int_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bias_V_int_reg_6 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bias_V_int_reg_7 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bias_V_int_reg_8 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal bias_en_V : STD_LOGIC;
  signal bias_en_V_read_reg_1225 : STD_LOGIC;
  signal bias_en_V_read_reg_369_pp0_iter1_reg : STD_LOGIC;
  signal data_in_V_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_int_reg_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_int_reg_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_V_int_reg_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fold_input_ch_V : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fold_input_ch_V_read_reg_1241 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_post_process_unit_fu_403_ap_ce : STD_LOGIC;
  signal grp_post_process_unit_fu_403_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_403_n_17 : STD_LOGIC;
  signal grp_post_process_unit_fu_412_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_412_n_17 : STD_LOGIC;
  signal grp_post_process_unit_fu_421_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_421_n_17 : STD_LOGIC;
  signal grp_post_process_unit_fu_430_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_post_process_unit_fu_430_n_22 : STD_LOGIC;
  signal grp_post_process_unit_fu_430_n_24 : STD_LOGIC;
  signal grp_post_process_unit_fu_430_n_26 : STD_LOGIC;
  signal i_V_fu_481_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_op_assign_1_reg_381 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_op_assign_1_reg_381[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[8]_i_4_n_0\ : STD_LOGIC;
  signal \i_op_assign_1_reg_381[8]_i_5_n_0\ : STD_LOGIC;
  signal i_op_assign_2_reg_392 : STD_LOGIC;
  signal \i_op_assign_2_reg_392_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_op_assign_2_reg_392_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_op_assign_2_reg_392_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_op_assign_2_reg_392_reg_n_0_[3]\ : STD_LOGIC;
  signal i_op_assign_reg_359 : STD_LOGIC;
  signal \i_op_assign_reg_359[8]_i_3_n_0\ : STD_LOGIC;
  signal i_op_assign_reg_359_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln40_reg_1302 : STD_LOGIC;
  signal icmp_ln40_reg_1302_pp1_iter1_reg : STD_LOGIC;
  signal icmp_ln40_reg_1302_pp1_iter2_reg : STD_LOGIC;
  signal \icmp_ln40_reg_1302_pp1_iter3_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln40_reg_1302_pp1_iter4_reg : STD_LOGIC;
  signal \icmp_ln46_reg_1297[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln46_reg_1297_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln73_1_fu_578_p2 : STD_LOGIC;
  signal icmp_ln73_2_fu_569_p2 : STD_LOGIC;
  signal \^instream_a_tready\ : STD_LOGIC;
  signal inStream_a_V_data_0_load_A : STD_LOGIC;
  signal inStream_a_V_data_0_load_B : STD_LOGIC;
  signal inStream_a_V_data_0_payload_A : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal inStream_a_V_data_0_payload_B : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal inStream_a_V_data_0_sel : STD_LOGIC;
  signal inStream_a_V_data_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_data_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_data_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_data_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_data_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_data_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_a_V_data_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal inStream_a_V_dest_V_0_data_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inStream_a_V_dest_V_0_load_A : STD_LOGIC;
  signal inStream_a_V_dest_V_0_load_B : STD_LOGIC;
  signal inStream_a_V_dest_V_0_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inStream_a_V_dest_V_0_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inStream_a_V_dest_V_0_sel : STD_LOGIC;
  signal inStream_a_V_dest_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_dest_V_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_dest_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_a_V_id_V_0_data_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inStream_a_V_id_V_0_load_A : STD_LOGIC;
  signal inStream_a_V_id_V_0_load_B : STD_LOGIC;
  signal inStream_a_V_id_V_0_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inStream_a_V_id_V_0_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inStream_a_V_id_V_0_sel : STD_LOGIC;
  signal inStream_a_V_id_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_id_V_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_id_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_id_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_id_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_id_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_a_V_id_V_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal inStream_a_V_keep_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_keep_V_0_load_A : STD_LOGIC;
  signal inStream_a_V_keep_V_0_load_B : STD_LOGIC;
  signal inStream_a_V_keep_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_keep_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_keep_V_0_sel : STD_LOGIC;
  signal inStream_a_V_keep_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_keep_V_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_keep_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_keep_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_keep_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_keep_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_a_V_keep_V_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal inStream_a_V_strb_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_strb_V_0_load_A : STD_LOGIC;
  signal inStream_a_V_strb_V_0_load_B : STD_LOGIC;
  signal inStream_a_V_strb_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_strb_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_a_V_strb_V_0_sel : STD_LOGIC;
  signal inStream_a_V_strb_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_strb_V_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_strb_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_strb_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_strb_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_strb_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_a_V_strb_V_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal inStream_a_V_user_V_0_data_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inStream_a_V_user_V_0_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \inStream_a_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_user_V_0_payload_A[1]_i_1_n_0\ : STD_LOGIC;
  signal inStream_a_V_user_V_0_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \inStream_a_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_user_V_0_payload_B[1]_i_1_n_0\ : STD_LOGIC;
  signal inStream_a_V_user_V_0_sel : STD_LOGIC;
  signal inStream_a_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_user_V_0_sel_wr : STD_LOGIC;
  signal inStream_a_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_a_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_a_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_a_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_a_V_user_V_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^instream_b_tready\ : STD_LOGIC;
  signal inStream_b_V_data_0_load_A : STD_LOGIC;
  signal inStream_b_V_data_0_load_B : STD_LOGIC;
  signal inStream_b_V_data_0_payload_A : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal inStream_b_V_data_0_payload_B : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal inStream_b_V_data_0_sel : STD_LOGIC;
  signal inStream_b_V_data_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\ : STD_LOGIC;
  signal inStream_b_V_data_0_sel_rd_reg_rep_n_0 : STD_LOGIC;
  signal \inStream_b_V_data_0_sel_rd_rep_i_1__0_n_0\ : STD_LOGIC;
  signal inStream_b_V_data_0_sel_rd_rep_i_1_n_0 : STD_LOGIC;
  signal inStream_b_V_data_0_sel_wr : STD_LOGIC;
  signal inStream_b_V_data_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal inStream_b_V_data_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_b_V_data_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_b_V_data_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \inStream_b_V_data_0_state_reg_n_0_[1]\ : STD_LOGIC;
  signal inStream_b_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_b_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \inStream_b_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348[0]_i_2_n_0\ : STD_LOGIC;
  signal indvar_flatten17_reg_348_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten17_reg_348_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_reg_370 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \indvar_flatten_reg_370[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370[12]_i_10_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370[12]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370[12]_i_7_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370[12]_i_8_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370[12]_i_9_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_5_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_5_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_reg_370_reg_n_0_[9]\ : STD_LOGIC;
  signal input_ch_idx_fu_1186_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_h_V : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_h_V_read_reg_1255 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w_V : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w_V_read_reg_1249 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_bias_fp_0_V_U_n_30 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_31 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_32 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_33 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_34 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_35 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_36 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_37 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_38 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_39 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_40 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_41 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_42 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_43 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_44 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_60 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_61 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_62 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_63 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_64 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_65 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_66 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_67 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_68 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_69 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_70 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_71 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_72 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_73 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_74 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_75 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_76 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_77 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_78 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_79 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_80 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_81 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_82 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_83 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_84 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_85 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_86 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_87 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_88 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_89 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_90 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_91 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_92 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_93 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_94 : STD_LOGIC;
  signal kernel_bias_fp_0_V_U_n_95 : STD_LOGIC;
  signal kernel_bias_fp_0_V_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal kernel_bias_fp_0_V_ce0 : STD_LOGIC;
  signal kernel_bias_fp_0_V_we0 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_100 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_101 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_102 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_103 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_104 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_65 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_66 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_67 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_68 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_69 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_70 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_71 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_72 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_73 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_74 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_75 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_76 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_77 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_78 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_79 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_80 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_81 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_82 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_83 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_84 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_85 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_86 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_87 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_88 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_89 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_90 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_91 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_92 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_93 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_94 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_95 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_96 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_97 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_98 : STD_LOGIC;
  signal kernel_bias_fp_1_V_U_n_99 : STD_LOGIC;
  signal leaky_V : STD_LOGIC;
  signal leaky_V_read_reg_1233 : STD_LOGIC;
  signal leaky_V_read_reg_364_pp0_iter1_reg : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_10_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_11_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_12_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_13_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_14_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_15_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_16_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_17_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_18_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_19_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_20_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_21_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_22_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_23_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_24_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_25_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_26_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_27_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_28_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_29_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_2_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_2_n_1 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_2_n_2 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_2_n_3 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_30_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_31_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_32_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_33_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_34_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_35_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_36_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_37_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_38_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_39_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_3_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_3_n_1 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_3_n_2 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_3_n_3 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_40_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_41_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_4_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_4_n_1 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_4_n_2 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_4_n_3 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_5_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_6_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_7_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_8_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_i_9_n_0 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_100 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_101 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_102 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_103 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_104 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_105 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_84 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_85 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_86 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_87 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_88 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_89 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_90 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_91 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_92 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_93 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_94 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_95 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_96 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_97 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_98 : STD_LOGIC;
  signal mul_ln1354_1_reg_1287_reg_n_99 : STD_LOGIC;
  signal mul_ln1354_fu_524_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mul_ln1354_reg_1269 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal outStream_V_data_1_ack_in : STD_LOGIC;
  signal outStream_V_data_1_load_A : STD_LOGIC;
  signal outStream_V_data_1_load_B : STD_LOGIC;
  signal outStream_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal outStream_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal outStream_V_data_1_sel : STD_LOGIC;
  signal outStream_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_data_1_sel_wr : STD_LOGIC;
  signal outStream_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \outStream_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal outStream_V_dest_V_1_load_A : STD_LOGIC;
  signal outStream_V_dest_V_1_load_B : STD_LOGIC;
  signal outStream_V_dest_V_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal outStream_V_dest_V_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal outStream_V_dest_V_1_sel : STD_LOGIC;
  signal outStream_V_dest_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_dest_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_dest_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_id_V_1_load_A : STD_LOGIC;
  signal outStream_V_id_V_1_load_B : STD_LOGIC;
  signal outStream_V_id_V_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal outStream_V_id_V_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal outStream_V_id_V_1_sel : STD_LOGIC;
  signal outStream_V_id_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_id_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_id_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_keep_V_1_load_A : STD_LOGIC;
  signal outStream_V_keep_V_1_load_B : STD_LOGIC;
  signal outStream_V_keep_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outStream_V_keep_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outStream_V_keep_V_1_sel : STD_LOGIC;
  signal outStream_V_keep_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_keep_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_keep_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_A : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_B : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_last_V_1_sel : STD_LOGIC;
  signal outStream_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_strb_V_1_load_A : STD_LOGIC;
  signal outStream_V_strb_V_1_load_B : STD_LOGIC;
  signal outStream_V_strb_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outStream_V_strb_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outStream_V_strb_V_1_sel : STD_LOGIC;
  signal outStream_V_strb_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_strb_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_strb_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_user_V_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_payload_A[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_user_V_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_payload_B[1]_i_1_n_0\ : STD_LOGIC;
  signal outStream_V_user_V_1_sel : STD_LOGIC;
  signal outStream_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal outStream_V_user_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \outStream_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal output_acc_0_V_reg_1346 : STD_LOGIC;
  signal output_acc_0_V_reg_13460 : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[10]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_3_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_5_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_6_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[11]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[12]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[13]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[14]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_11_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_13_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_14_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_15_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_16_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_17_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_19_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_20_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_21_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_22_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_24_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_25_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_26_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_27_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_28_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_29_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_30_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_31_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_5_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_6_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[15]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_3_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_5_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_6_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[3]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_3_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_5_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_6_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[7]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346[9]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_23_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_23_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_acc_0_V_reg_1346_reg_n_0_[9]\ : STD_LOGIC;
  signal output_acc_1_V_reg_1351 : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[10]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[11]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[11]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[11]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[11]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[12]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[13]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[14]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_11_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_13_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_14_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_15_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_16_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_17_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_19_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_20_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_21_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_22_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_24_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_25_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_26_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_27_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_28_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_29_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_30_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_31_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[15]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[3]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[3]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[3]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[3]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[7]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[7]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[7]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[7]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351[9]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_23_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_23_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_acc_1_V_reg_1351_reg_n_0_[9]\ : STD_LOGIC;
  signal output_acc_2_V_reg_1356 : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[10]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[11]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[11]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[11]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[11]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[12]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[13]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[14]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_11_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_13_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_14_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_15_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_16_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_17_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_19_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_20_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_21_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_22_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_24_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_25_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_26_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_27_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_28_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_29_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_30_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_31_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[15]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[3]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[3]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[3]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[3]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[7]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[7]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[7]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[7]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356[9]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_23_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_23_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_acc_2_V_reg_1356_reg_n_0_[9]\ : STD_LOGIC;
  signal output_acc_3_V_reg_1361 : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[10]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[11]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[11]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[11]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[11]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[12]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[13]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[14]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_11_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_13_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_14_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_15_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_16_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_17_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_19_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_20_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_21_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_22_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_24_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_25_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_26_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_27_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_28_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_29_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_30_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_31_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[15]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[3]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[3]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[3]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[3]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[7]_i_10_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[7]_i_7_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[7]_i_8_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[7]_i_9_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[8]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361[9]_i_1_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_23_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_23_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_acc_3_V_reg_1361_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_172_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in26_in : STD_LOGIC;
  signal p_228_in : STD_LOGIC;
  signal p_Result_1_fu_810_p3 : STD_LOGIC;
  signal p_Result_3_fu_900_p3 : STD_LOGIC;
  signal p_Result_5_fu_990_p3 : STD_LOGIC;
  signal p_Result_7_fu_1080_p3 : STD_LOGIC;
  signal p_Result_8_fu_98_p3 : STD_LOGIC;
  signal p_Result_8_fu_98_p3_0 : STD_LOGIC;
  signal p_Result_8_fu_98_p3_2 : STD_LOGIC;
  signal p_Result_8_fu_98_p3_4 : STD_LOGIC;
  signal p_Val2_13_fu_768_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_4_fu_748_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_Val2_8_fu_758_p4 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rhs_V_1_fu_876_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rhs_V_2_fu_966_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rhs_V_3_fu_1056_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^s_axi_ctrl_bus_rdata\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_337 : STD_LOGIC;
  signal t_V_reg_337_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_dest_V_reg_1341 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_dest_V_reg_1341_pp1_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_dest_V_reg_1341_pp1_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_dest_V_reg_1341_pp1_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_reg_1336 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_id_V_reg_1336_pp1_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_id_V_reg_1336_pp1_iter2_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_id_V_reg_1336_pp1_iter3_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_keep_V_reg_1321 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_keep_V_reg_1321[7]_i_4_n_0\ : STD_LOGIC;
  signal tmp_keep_V_reg_1321_pp1_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_keep_V_reg_1321_pp1_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_keep_V_reg_1321_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_fu_1180_p2 : STD_LOGIC;
  signal tmp_last_V_reg_1386 : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386[0]_i_9_n_0\ : STD_LOGIC;
  signal tmp_last_V_reg_1386_pp1_iter1_reg : STD_LOGIC;
  signal tmp_last_V_reg_1386_pp1_iter2_reg : STD_LOGIC;
  signal tmp_last_V_reg_1386_pp1_iter3_reg : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_1386_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal tmp_strb_V_reg_1326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_strb_V_reg_1326_pp1_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_strb_V_reg_1326_pp1_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_strb_V_reg_1326_pp1_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_user_V_reg_1331 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_user_V_reg_1331_pp1_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_user_V_reg_1331_pp1_iter2_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_user_V_reg_1331_pp1_iter3_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal yolo_acc_top_CTRL_BUS_s_axi_U_n_29 : STD_LOGIC;
  signal yolo_acc_top_CTRL_BUS_s_axi_U_n_31 : STD_LOGIC;
  signal zext_ln43_1_fu_619_p1 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \zext_ln43_1_fu_619_p1__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_indvar_flatten17_reg_348_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten17_reg_348_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_reg_370_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_reg_370_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten_reg_370_reg[12]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_370_reg[12]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1354_1_reg_1287_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln1354_1_reg_1287_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln1354_1_reg_1287_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln1354_1_reg_1287_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln1354_1_reg_1287_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_mul_ln1354_1_reg_1287_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln1354_1_reg_1287_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_ln1354_1_reg_1287_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_0_V_reg_1346_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_0_V_reg_1346_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_0_V_reg_1346_reg[15]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_0_V_reg_1346_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_acc_0_V_reg_1346_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_1_V_reg_1351_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_1_V_reg_1351_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_1_V_reg_1351_reg[15]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_1_V_reg_1351_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_acc_1_V_reg_1351_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_2_V_reg_1356_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_2_V_reg_1356_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_2_V_reg_1356_reg[15]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_2_V_reg_1356_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_acc_2_V_reg_1356_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_3_V_reg_1361_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_3_V_reg_1361_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_3_V_reg_1361_reg[15]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_acc_3_V_reg_1361_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_acc_3_V_reg_1361_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_last_V_reg_1386_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_last_V_reg_1386_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln1354_1_reg_1281[9]_inv_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln1354_reg_1275[9]_inv_i_1\ : label is "soft_lutpair163";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_381[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_381[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_381[8]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_op_assign_2_reg_392[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_op_assign_2_reg_392[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_op_assign_2_reg_392[3]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_op_assign_reg_359[8]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of inStream_a_V_data_0_sel_rd_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of inStream_a_V_data_0_sel_wr_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \inStream_a_V_data_0_state[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of inStream_a_V_dest_V_0_sel_rd_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of inStream_a_V_dest_V_0_sel_wr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \inStream_a_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of inStream_a_V_id_V_0_sel_rd_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of inStream_a_V_id_V_0_sel_wr_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \inStream_a_V_id_V_0_state[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of inStream_a_V_keep_V_0_sel_rd_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of inStream_a_V_keep_V_0_sel_wr_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \inStream_a_V_keep_V_0_state[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of inStream_a_V_strb_V_0_sel_rd_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of inStream_a_V_strb_V_0_sel_wr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \inStream_a_V_strb_V_0_state[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of inStream_a_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of inStream_a_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \inStream_a_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of inStream_b_V_data_0_sel_rd_i_1 : label is "soft_lutpair120";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of inStream_b_V_data_0_sel_rd_reg : label is "inStream_b_V_data_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of inStream_b_V_data_0_sel_rd_reg_rep : label is "inStream_b_V_data_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of \inStream_b_V_data_0_sel_rd_reg_rep__0\ : label is "inStream_b_V_data_0_sel_rd_reg";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_370[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of mul_ln1354_1_reg_1287_reg_i_28 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \outStream_TDATA[30]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \outStream_TDATA[32]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \outStream_TDATA[33]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \outStream_TDATA[34]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \outStream_TDATA[35]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \outStream_TDATA[36]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \outStream_TDATA[37]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \outStream_TDATA[38]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \outStream_TDATA[39]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \outStream_TDATA[40]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \outStream_TDATA[41]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \outStream_TDATA[42]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outStream_TDATA[43]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \outStream_TDATA[44]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \outStream_TDATA[45]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \outStream_TDATA[46]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \outStream_TDATA[47]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \outStream_TDATA[48]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \outStream_TDATA[49]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \outStream_TDATA[50]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \outStream_TDATA[51]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \outStream_TDATA[52]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \outStream_TDATA[53]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \outStream_TDATA[54]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outStream_TDATA[55]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \outStream_TDATA[56]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \outStream_TDATA[57]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outStream_TDATA[58]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \outStream_TDATA[59]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \outStream_TDATA[60]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \outStream_TDATA[61]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outStream_TDATA[62]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \outStream_TDEST[0]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \outStream_TDEST[1]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \outStream_TDEST[2]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \outStream_TDEST[3]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \outStream_TDEST[4]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \outStream_TID[0]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \outStream_TID[1]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \outStream_TID[2]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \outStream_TID[3]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \outStream_TID[4]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \outStream_TKEEP[0]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \outStream_TKEEP[1]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \outStream_TKEEP[2]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \outStream_TKEEP[3]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \outStream_TKEEP[4]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \outStream_TKEEP[5]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \outStream_TKEEP[6]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \outStream_TKEEP[7]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \outStream_TSTRB[0]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outStream_TSTRB[1]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outStream_TSTRB[2]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \outStream_TSTRB[4]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \outStream_TSTRB[5]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \outStream_TSTRB[6]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \outStream_TSTRB[7]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \outStream_TUSER[0]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \outStream_TUSER[1]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of outStream_V_data_1_sel_rd_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of outStream_V_data_1_sel_wr_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \outStream_V_data_1_state[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of outStream_V_dest_V_1_sel_rd_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of outStream_V_dest_V_1_sel_wr_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \outStream_V_dest_V_1_state[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of outStream_V_id_V_1_sel_rd_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of outStream_V_id_V_1_sel_wr_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \outStream_V_id_V_1_state[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of outStream_V_keep_V_1_sel_rd_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of outStream_V_keep_V_1_sel_wr_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \outStream_V_keep_V_1_state[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of outStream_V_strb_V_1_sel_rd_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of outStream_V_strb_V_1_sel_wr_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \outStream_V_strb_V_1_state[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of outStream_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of outStream_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \outStream_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[13]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \output_acc_0_V_reg_1346[9]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[10]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[14]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \output_acc_1_V_reg_1351[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[13]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[14]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \output_acc_2_V_reg_1356[9]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[12]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[13]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[14]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \output_acc_3_V_reg_1361[9]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t_V_reg_337[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \t_V_reg_337[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \t_V_reg_337[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t_V_reg_337[3]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1341[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1336[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1336[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1336[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1336[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[6]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[7]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1321[7]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_1386[0]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1326[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1331[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1331[1]_i_1\ : label is "soft_lutpair184";
begin
  inStream_a_TREADY <= \^instream_a_tready\;
  inStream_b_TREADY <= \^instream_b_tready\;
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(31) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(30) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(29) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(28) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(27) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(26) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(25) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(24) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(23) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(22) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(21) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(20) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(19) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(18) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(17) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(16) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(15) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(14) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(13) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(12) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(11) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(10) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(9) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(8 downto 0) <= \^s_axi_ctrl_bus_rdata\(8 downto 0);
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln1354_1_reg_1281[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_h_V_read_reg_1255(0),
      O => add_ln1354_1_fu_542_p2(0)
    );
\add_ln1354_1_reg_1281[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_h_V_read_reg_1255(0),
      I1 => input_h_V_read_reg_1255(1),
      O => \add_ln1354_1_reg_1281[1]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => input_h_V_read_reg_1255(1),
      I1 => input_h_V_read_reg_1255(0),
      I2 => input_h_V_read_reg_1255(2),
      O => \add_ln1354_1_reg_1281[2]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_h_V_read_reg_1255(2),
      I1 => input_h_V_read_reg_1255(0),
      I2 => input_h_V_read_reg_1255(1),
      I3 => input_h_V_read_reg_1255(3),
      O => \add_ln1354_1_reg_1281[3]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => input_h_V_read_reg_1255(3),
      I1 => input_h_V_read_reg_1255(1),
      I2 => input_h_V_read_reg_1255(0),
      I3 => input_h_V_read_reg_1255(2),
      I4 => input_h_V_read_reg_1255(4),
      O => \add_ln1354_1_reg_1281[4]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => input_h_V_read_reg_1255(4),
      I1 => input_h_V_read_reg_1255(2),
      I2 => input_h_V_read_reg_1255(0),
      I3 => input_h_V_read_reg_1255(1),
      I4 => input_h_V_read_reg_1255(3),
      I5 => input_h_V_read_reg_1255(5),
      O => \add_ln1354_1_reg_1281[5]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\,
      I1 => input_h_V_read_reg_1255(6),
      O => \add_ln1354_1_reg_1281[6]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => input_h_V_read_reg_1255(6),
      I1 => \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\,
      I2 => input_h_V_read_reg_1255(7),
      O => \add_ln1354_1_reg_1281[7]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_h_V_read_reg_1255(7),
      I1 => \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\,
      I2 => input_h_V_read_reg_1255(6),
      I3 => input_h_V_read_reg_1255(8),
      O => \add_ln1354_1_reg_1281[8]_i_1_n_0\
    );
\add_ln1354_1_reg_1281[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => input_h_V_read_reg_1255(7),
      I1 => \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\,
      I2 => input_h_V_read_reg_1255(6),
      I3 => input_h_V_read_reg_1255(8),
      O => \add_ln1354_1_reg_1281[9]_inv_i_1_n_0\
    );
\add_ln1354_1_reg_1281[9]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_h_V_read_reg_1255(4),
      I1 => input_h_V_read_reg_1255(2),
      I2 => input_h_V_read_reg_1255(0),
      I3 => input_h_V_read_reg_1255(1),
      I4 => input_h_V_read_reg_1255(3),
      I5 => input_h_V_read_reg_1255(5),
      O => \add_ln1354_1_reg_1281[9]_inv_i_2_n_0\
    );
\add_ln1354_1_reg_1281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_1_fu_542_p2(0),
      Q => add_ln1354_1_reg_1281(0),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[1]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(1),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[2]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(2),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[3]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(3),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[4]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(4),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[5]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(5),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[6]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(6),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[7]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(7),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[8]_i_1_n_0\,
      Q => add_ln1354_1_reg_1281(8),
      R => '0'
    );
\add_ln1354_1_reg_1281_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \add_ln1354_1_reg_1281[9]_inv_i_1_n_0\,
      Q => \add_ln1354_1_reg_1281_reg[9]_inv_n_0\,
      R => '0'
    );
\add_ln1354_reg_1275[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_w_V_read_reg_1249(0),
      O => add_ln1354_fu_533_p2(0)
    );
\add_ln1354_reg_1275[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(1),
      I1 => input_w_V_read_reg_1249(0),
      O => add_ln1354_fu_533_p2(1)
    );
\add_ln1354_reg_1275[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(2),
      I1 => input_w_V_read_reg_1249(0),
      I2 => input_w_V_read_reg_1249(1),
      O => add_ln1354_fu_533_p2(2)
    );
\add_ln1354_reg_1275[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(3),
      I1 => input_w_V_read_reg_1249(1),
      I2 => input_w_V_read_reg_1249(0),
      I3 => input_w_V_read_reg_1249(2),
      O => add_ln1354_fu_533_p2(3)
    );
\add_ln1354_reg_1275[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => input_w_V_read_reg_1249(3),
      I1 => input_w_V_read_reg_1249(1),
      I2 => input_w_V_read_reg_1249(0),
      I3 => input_w_V_read_reg_1249(2),
      I4 => input_w_V_read_reg_1249(4),
      O => add_ln1354_fu_533_p2(4)
    );
\add_ln1354_reg_1275[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(5),
      I1 => input_w_V_read_reg_1249(3),
      I2 => input_w_V_read_reg_1249(1),
      I3 => input_w_V_read_reg_1249(0),
      I4 => input_w_V_read_reg_1249(2),
      I5 => input_w_V_read_reg_1249(4),
      O => add_ln1354_fu_533_p2(5)
    );
\add_ln1354_reg_1275[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(6),
      I1 => \add_ln1354_reg_1275[9]_inv_i_2_n_0\,
      O => add_ln1354_fu_533_p2(6)
    );
\add_ln1354_reg_1275[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => \add_ln1354_reg_1275[9]_inv_i_2_n_0\,
      I2 => input_w_V_read_reg_1249(6),
      O => add_ln1354_fu_533_p2(7)
    );
\add_ln1354_reg_1275[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => \add_ln1354_reg_1275[9]_inv_i_2_n_0\,
      I2 => input_w_V_read_reg_1249(6),
      I3 => input_w_V_read_reg_1249(8),
      O => add_ln1354_fu_533_p2(8)
    );
\add_ln1354_reg_1275[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => \add_ln1354_reg_1275[9]_inv_i_2_n_0\,
      I2 => input_w_V_read_reg_1249(6),
      I3 => input_w_V_read_reg_1249(8),
      O => add_ln1354_fu_533_p2(9)
    );
\add_ln1354_reg_1275[9]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => input_w_V_read_reg_1249(4),
      I1 => input_w_V_read_reg_1249(2),
      I2 => input_w_V_read_reg_1249(0),
      I3 => input_w_V_read_reg_1249(1),
      I4 => input_w_V_read_reg_1249(3),
      I5 => input_w_V_read_reg_1249(5),
      O => \add_ln1354_reg_1275[9]_inv_i_2_n_0\
    );
\add_ln1354_reg_1275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(0),
      Q => add_ln1354_reg_1275(0),
      R => '0'
    );
\add_ln1354_reg_1275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(1),
      Q => add_ln1354_reg_1275(1),
      R => '0'
    );
\add_ln1354_reg_1275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(2),
      Q => add_ln1354_reg_1275(2),
      R => '0'
    );
\add_ln1354_reg_1275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(3),
      Q => add_ln1354_reg_1275(3),
      R => '0'
    );
\add_ln1354_reg_1275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(4),
      Q => add_ln1354_reg_1275(4),
      R => '0'
    );
\add_ln1354_reg_1275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(5),
      Q => add_ln1354_reg_1275(5),
      R => '0'
    );
\add_ln1354_reg_1275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(6),
      Q => add_ln1354_reg_1275(6),
      R => '0'
    );
\add_ln1354_reg_1275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(7),
      Q => add_ln1354_reg_1275(7),
      R => '0'
    );
\add_ln1354_reg_1275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(8),
      Q => add_ln1354_reg_1275(8),
      R => '0'
    );
\add_ln1354_reg_1275_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln1354_fu_533_p2(9),
      Q => \add_ln1354_reg_1275_reg[9]_inv_n_0\,
      R => '0'
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => kernel_bias_fp_1_V_U_n_68,
      I1 => \ap_CS_fsm_reg_n_0_[1]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => ap_block_pp1_stage0_11001,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \ap_CS_fsm[5]_i_2_n_0\,
      I3 => ap_done2,
      I4 => \ap_CS_fsm_reg_n_0_[5]\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF40"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_condition_pp1_exit_iter0_state5,
      I3 => ap_enable_reg_pp1_iter5_reg_n_0,
      I4 => ap_enable_reg_pp1_iter4,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFFAAEA"
    )
        port map (
      I0 => yolo_acc_top_CTRL_BUS_s_axi_U_n_31,
      I1 => outStream_V_strb_V_1_state(0),
      I2 => outStream_V_strb_V_1_state(1),
      I3 => outStream_TREADY,
      I4 => p_1_in26_in,
      I5 => yolo_acc_top_CTRL_BUS_s_axi_U_n_29,
      O => ap_done2
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state4,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_condition_pp1_exit_iter0_state5,
      I4 => ap_block_pp1_stage0_11001,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_condition_pp1_exit_iter0_state5,
      I4 => ap_block_pp1_stage0_11001,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp1_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_11001,
      O => ap_block_pp1_stage0_subdone
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1_reg_n_0,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter5_reg_n_0,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => ap_block_pp1_stage0_11001,
      I4 => ap_CS_fsm_state4,
      O => ap_enable_reg_pp1_iter5_i_1_n_0
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter5_i_1_n_0,
      Q => ap_enable_reg_pp1_iter5_reg_n_0,
      R => '0'
    );
\bias_en_V_read_reg_1225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => bias_en_V,
      Q => bias_en_V_read_reg_1225,
      R => '0'
    );
\fold_input_ch_V_read_reg_1241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => fold_input_ch_V(0),
      Q => fold_input_ch_V_read_reg_1241(0),
      R => '0'
    );
\fold_input_ch_V_read_reg_1241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => fold_input_ch_V(1),
      Q => fold_input_ch_V_read_reg_1241(1),
      R => '0'
    );
\fold_input_ch_V_read_reg_1241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => fold_input_ch_V(2),
      Q => fold_input_ch_V_read_reg_1241(2),
      R => '0'
    );
\fold_input_ch_V_read_reg_1241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => fold_input_ch_V(3),
      Q => fold_input_ch_V_read_reg_1241(3),
      R => '0'
    );
grp_post_process_unit_fu_403: entity work.design_1_yolo_acc_top_0_1_post_process_unit
     port map (
      CO(0) => grp_post_process_unit_fu_403_n_17,
      D(15 downto 0) => grp_post_process_unit_fu_403_ap_return(15 downto 0),
      DOADO(14 downto 0) => bias_V_int_reg_6(14 downto 0),
      O(0) => p_Result_8_fu_98_p3,
      Q(15 downto 0) => data_in_V_int_reg(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => kernel_bias_fp_0_V_U_n_94,
      \activated_output_V_reg_380_reg[15]_0\ => kernel_bias_fp_0_V_U_n_60,
      \activated_output_V_reg_380_reg[15]_1\(3) => kernel_bias_fp_0_V_U_n_74,
      \activated_output_V_reg_380_reg[15]_1\(2) => kernel_bias_fp_0_V_U_n_75,
      \activated_output_V_reg_380_reg[15]_1\(1) => kernel_bias_fp_0_V_U_n_76,
      \activated_output_V_reg_380_reg[15]_1\(0) => kernel_bias_fp_0_V_U_n_77,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      \data_in_V_int_reg_reg[15]_0\(15) => \output_acc_0_V_reg_1346_reg_n_0_[15]\,
      \data_in_V_int_reg_reg[15]_0\(14) => \output_acc_0_V_reg_1346_reg_n_0_[14]\,
      \data_in_V_int_reg_reg[15]_0\(13) => \output_acc_0_V_reg_1346_reg_n_0_[13]\,
      \data_in_V_int_reg_reg[15]_0\(12) => \output_acc_0_V_reg_1346_reg_n_0_[12]\,
      \data_in_V_int_reg_reg[15]_0\(11) => \output_acc_0_V_reg_1346_reg_n_0_[11]\,
      \data_in_V_int_reg_reg[15]_0\(10) => \output_acc_0_V_reg_1346_reg_n_0_[10]\,
      \data_in_V_int_reg_reg[15]_0\(9) => \output_acc_0_V_reg_1346_reg_n_0_[9]\,
      \data_in_V_int_reg_reg[15]_0\(8) => \output_acc_0_V_reg_1346_reg_n_0_[8]\,
      \data_in_V_int_reg_reg[15]_0\(7) => \output_acc_0_V_reg_1346_reg_n_0_[7]\,
      \data_in_V_int_reg_reg[15]_0\(6) => \output_acc_0_V_reg_1346_reg_n_0_[6]\,
      \data_in_V_int_reg_reg[15]_0\(5) => \output_acc_0_V_reg_1346_reg_n_0_[5]\,
      \data_in_V_int_reg_reg[15]_0\(4) => \output_acc_0_V_reg_1346_reg_n_0_[4]\,
      \data_in_V_int_reg_reg[15]_0\(3) => \output_acc_0_V_reg_1346_reg_n_0_[3]\,
      \data_in_V_int_reg_reg[15]_0\(2) => \output_acc_0_V_reg_1346_reg_n_0_[2]\,
      \data_in_V_int_reg_reg[15]_0\(1) => \output_acc_0_V_reg_1346_reg_n_0_[1]\,
      \data_in_V_int_reg_reg[15]_0\(0) => \output_acc_0_V_reg_1346_reg_n_0_[0]\,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \ret_V_fu_78_p2_carry__0_0\(3) => kernel_bias_fp_0_V_U_n_62,
      \ret_V_fu_78_p2_carry__0_0\(2) => kernel_bias_fp_0_V_U_n_63,
      \ret_V_fu_78_p2_carry__0_0\(1) => kernel_bias_fp_0_V_U_n_64,
      \ret_V_fu_78_p2_carry__0_0\(0) => kernel_bias_fp_0_V_U_n_65,
      \ret_V_fu_78_p2_carry__1_0\(3) => kernel_bias_fp_0_V_U_n_66,
      \ret_V_fu_78_p2_carry__1_0\(2) => kernel_bias_fp_0_V_U_n_67,
      \ret_V_fu_78_p2_carry__1_0\(1) => kernel_bias_fp_0_V_U_n_68,
      \ret_V_fu_78_p2_carry__1_0\(0) => kernel_bias_fp_0_V_U_n_69,
      \ret_V_fu_78_p2_carry__2_0\(3) => kernel_bias_fp_0_V_U_n_70,
      \ret_V_fu_78_p2_carry__2_0\(2) => kernel_bias_fp_0_V_U_n_71,
      \ret_V_fu_78_p2_carry__2_0\(1) => kernel_bias_fp_0_V_U_n_72,
      \ret_V_fu_78_p2_carry__2_0\(0) => kernel_bias_fp_0_V_U_n_73
    );
grp_post_process_unit_fu_412: entity work.design_1_yolo_acc_top_0_1_post_process_unit_0
     port map (
      CO(0) => grp_post_process_unit_fu_412_n_17,
      D(15 downto 0) => grp_post_process_unit_fu_412_ap_return(15 downto 0),
      DOADO(14 downto 0) => bias_V_int_reg_8(14 downto 0),
      O(0) => p_Result_8_fu_98_p3_0,
      Q(15 downto 0) => data_in_V_int_reg_1(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => kernel_bias_fp_1_V_U_n_103,
      \activated_output_V_reg_380_reg[15]_0\ => kernel_bias_fp_1_V_U_n_65,
      \activated_output_V_reg_380_reg[15]_1\(3) => kernel_bias_fp_1_V_U_n_83,
      \activated_output_V_reg_380_reg[15]_1\(2) => kernel_bias_fp_1_V_U_n_84,
      \activated_output_V_reg_380_reg[15]_1\(1) => kernel_bias_fp_1_V_U_n_85,
      \activated_output_V_reg_380_reg[15]_1\(0) => kernel_bias_fp_1_V_U_n_86,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      \data_in_V_int_reg_reg[15]_0\(15) => \output_acc_1_V_reg_1351_reg_n_0_[15]\,
      \data_in_V_int_reg_reg[15]_0\(14) => \output_acc_1_V_reg_1351_reg_n_0_[14]\,
      \data_in_V_int_reg_reg[15]_0\(13) => \output_acc_1_V_reg_1351_reg_n_0_[13]\,
      \data_in_V_int_reg_reg[15]_0\(12) => \output_acc_1_V_reg_1351_reg_n_0_[12]\,
      \data_in_V_int_reg_reg[15]_0\(11) => \output_acc_1_V_reg_1351_reg_n_0_[11]\,
      \data_in_V_int_reg_reg[15]_0\(10) => \output_acc_1_V_reg_1351_reg_n_0_[10]\,
      \data_in_V_int_reg_reg[15]_0\(9) => \output_acc_1_V_reg_1351_reg_n_0_[9]\,
      \data_in_V_int_reg_reg[15]_0\(8) => \output_acc_1_V_reg_1351_reg_n_0_[8]\,
      \data_in_V_int_reg_reg[15]_0\(7) => \output_acc_1_V_reg_1351_reg_n_0_[7]\,
      \data_in_V_int_reg_reg[15]_0\(6) => \output_acc_1_V_reg_1351_reg_n_0_[6]\,
      \data_in_V_int_reg_reg[15]_0\(5) => \output_acc_1_V_reg_1351_reg_n_0_[5]\,
      \data_in_V_int_reg_reg[15]_0\(4) => \output_acc_1_V_reg_1351_reg_n_0_[4]\,
      \data_in_V_int_reg_reg[15]_0\(3) => \output_acc_1_V_reg_1351_reg_n_0_[3]\,
      \data_in_V_int_reg_reg[15]_0\(2) => \output_acc_1_V_reg_1351_reg_n_0_[2]\,
      \data_in_V_int_reg_reg[15]_0\(1) => \output_acc_1_V_reg_1351_reg_n_0_[1]\,
      \data_in_V_int_reg_reg[15]_0\(0) => \output_acc_1_V_reg_1351_reg_n_0_[0]\,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \ret_V_fu_78_p2_carry__0_0\(3) => kernel_bias_fp_1_V_U_n_71,
      \ret_V_fu_78_p2_carry__0_0\(2) => kernel_bias_fp_1_V_U_n_72,
      \ret_V_fu_78_p2_carry__0_0\(1) => kernel_bias_fp_1_V_U_n_73,
      \ret_V_fu_78_p2_carry__0_0\(0) => kernel_bias_fp_1_V_U_n_74,
      \ret_V_fu_78_p2_carry__1_0\(3) => kernel_bias_fp_1_V_U_n_75,
      \ret_V_fu_78_p2_carry__1_0\(2) => kernel_bias_fp_1_V_U_n_76,
      \ret_V_fu_78_p2_carry__1_0\(1) => kernel_bias_fp_1_V_U_n_77,
      \ret_V_fu_78_p2_carry__1_0\(0) => kernel_bias_fp_1_V_U_n_78,
      \ret_V_fu_78_p2_carry__2_0\(3) => kernel_bias_fp_1_V_U_n_79,
      \ret_V_fu_78_p2_carry__2_0\(2) => kernel_bias_fp_1_V_U_n_80,
      \ret_V_fu_78_p2_carry__2_0\(1) => kernel_bias_fp_1_V_U_n_81,
      \ret_V_fu_78_p2_carry__2_0\(0) => kernel_bias_fp_1_V_U_n_82
    );
grp_post_process_unit_fu_421: entity work.design_1_yolo_acc_top_0_1_post_process_unit_1
     port map (
      CO(0) => grp_post_process_unit_fu_421_n_17,
      D(15 downto 0) => grp_post_process_unit_fu_421_ap_return(15 downto 0),
      DOBDO(14 downto 0) => bias_V_int_reg(14 downto 0),
      O(0) => p_Result_8_fu_98_p3_2,
      Q(15 downto 0) => data_in_V_int_reg_3(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => kernel_bias_fp_0_V_U_n_95,
      \activated_output_V_reg_380_reg[15]_0\ => kernel_bias_fp_0_V_U_n_61,
      \activated_output_V_reg_380_reg[15]_1\(3) => kernel_bias_fp_0_V_U_n_90,
      \activated_output_V_reg_380_reg[15]_1\(2) => kernel_bias_fp_0_V_U_n_91,
      \activated_output_V_reg_380_reg[15]_1\(1) => kernel_bias_fp_0_V_U_n_92,
      \activated_output_V_reg_380_reg[15]_1\(0) => kernel_bias_fp_0_V_U_n_93,
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      \data_in_V_int_reg_reg[15]_0\(15) => \output_acc_2_V_reg_1356_reg_n_0_[15]\,
      \data_in_V_int_reg_reg[15]_0\(14) => \output_acc_2_V_reg_1356_reg_n_0_[14]\,
      \data_in_V_int_reg_reg[15]_0\(13) => \output_acc_2_V_reg_1356_reg_n_0_[13]\,
      \data_in_V_int_reg_reg[15]_0\(12) => \output_acc_2_V_reg_1356_reg_n_0_[12]\,
      \data_in_V_int_reg_reg[15]_0\(11) => \output_acc_2_V_reg_1356_reg_n_0_[11]\,
      \data_in_V_int_reg_reg[15]_0\(10) => \output_acc_2_V_reg_1356_reg_n_0_[10]\,
      \data_in_V_int_reg_reg[15]_0\(9) => \output_acc_2_V_reg_1356_reg_n_0_[9]\,
      \data_in_V_int_reg_reg[15]_0\(8) => \output_acc_2_V_reg_1356_reg_n_0_[8]\,
      \data_in_V_int_reg_reg[15]_0\(7) => \output_acc_2_V_reg_1356_reg_n_0_[7]\,
      \data_in_V_int_reg_reg[15]_0\(6) => \output_acc_2_V_reg_1356_reg_n_0_[6]\,
      \data_in_V_int_reg_reg[15]_0\(5) => \output_acc_2_V_reg_1356_reg_n_0_[5]\,
      \data_in_V_int_reg_reg[15]_0\(4) => \output_acc_2_V_reg_1356_reg_n_0_[4]\,
      \data_in_V_int_reg_reg[15]_0\(3) => \output_acc_2_V_reg_1356_reg_n_0_[3]\,
      \data_in_V_int_reg_reg[15]_0\(2) => \output_acc_2_V_reg_1356_reg_n_0_[2]\,
      \data_in_V_int_reg_reg[15]_0\(1) => \output_acc_2_V_reg_1356_reg_n_0_[1]\,
      \data_in_V_int_reg_reg[15]_0\(0) => \output_acc_2_V_reg_1356_reg_n_0_[0]\,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      \ret_V_fu_78_p2_carry__0_0\(3) => kernel_bias_fp_0_V_U_n_78,
      \ret_V_fu_78_p2_carry__0_0\(2) => kernel_bias_fp_0_V_U_n_79,
      \ret_V_fu_78_p2_carry__0_0\(1) => kernel_bias_fp_0_V_U_n_80,
      \ret_V_fu_78_p2_carry__0_0\(0) => kernel_bias_fp_0_V_U_n_81,
      \ret_V_fu_78_p2_carry__1_0\(3) => kernel_bias_fp_0_V_U_n_82,
      \ret_V_fu_78_p2_carry__1_0\(2) => kernel_bias_fp_0_V_U_n_83,
      \ret_V_fu_78_p2_carry__1_0\(1) => kernel_bias_fp_0_V_U_n_84,
      \ret_V_fu_78_p2_carry__1_0\(0) => kernel_bias_fp_0_V_U_n_85,
      \ret_V_fu_78_p2_carry__2_0\(3) => kernel_bias_fp_0_V_U_n_86,
      \ret_V_fu_78_p2_carry__2_0\(2) => kernel_bias_fp_0_V_U_n_87,
      \ret_V_fu_78_p2_carry__2_0\(1) => kernel_bias_fp_0_V_U_n_88,
      \ret_V_fu_78_p2_carry__2_0\(0) => kernel_bias_fp_0_V_U_n_89
    );
grp_post_process_unit_fu_430: entity work.design_1_yolo_acc_top_0_1_post_process_unit_2
     port map (
      CO(0) => grp_post_process_unit_fu_430_n_22,
      D(15 downto 0) => grp_post_process_unit_fu_430_ap_return(15 downto 0),
      DOBDO(14 downto 0) => bias_V_int_reg_7(14 downto 0),
      O(0) => p_Result_8_fu_98_p3_4,
      P(21) => mul_ln1354_1_reg_1287_reg_n_84,
      P(20) => mul_ln1354_1_reg_1287_reg_n_85,
      P(19) => mul_ln1354_1_reg_1287_reg_n_86,
      P(18) => mul_ln1354_1_reg_1287_reg_n_87,
      P(17) => mul_ln1354_1_reg_1287_reg_n_88,
      P(16) => mul_ln1354_1_reg_1287_reg_n_89,
      P(15) => mul_ln1354_1_reg_1287_reg_n_90,
      P(14) => mul_ln1354_1_reg_1287_reg_n_91,
      P(13) => mul_ln1354_1_reg_1287_reg_n_92,
      P(12) => mul_ln1354_1_reg_1287_reg_n_93,
      P(11) => mul_ln1354_1_reg_1287_reg_n_94,
      P(10) => mul_ln1354_1_reg_1287_reg_n_95,
      P(9) => mul_ln1354_1_reg_1287_reg_n_96,
      P(8) => mul_ln1354_1_reg_1287_reg_n_97,
      P(7) => mul_ln1354_1_reg_1287_reg_n_98,
      P(6) => mul_ln1354_1_reg_1287_reg_n_99,
      P(5) => mul_ln1354_1_reg_1287_reg_n_100,
      P(4) => mul_ln1354_1_reg_1287_reg_n_101,
      P(3) => mul_ln1354_1_reg_1287_reg_n_102,
      P(2) => mul_ln1354_1_reg_1287_reg_n_103,
      P(1) => mul_ln1354_1_reg_1287_reg_n_104,
      P(0) => mul_ln1354_1_reg_1287_reg_n_105,
      Q(15 downto 0) => data_in_V_int_reg_5(15 downto 0),
      Range2_all_ones_reg_4060 => Range2_all_ones_reg_4060,
      S(0) => kernel_bias_fp_1_V_U_n_104,
      \activated_output_V_reg_380_reg[15]_0\ => kernel_bias_fp_1_V_U_n_66,
      \activated_output_V_reg_380_reg[15]_1\(3) => kernel_bias_fp_1_V_U_n_99,
      \activated_output_V_reg_380_reg[15]_1\(2) => kernel_bias_fp_1_V_U_n_100,
      \activated_output_V_reg_380_reg[15]_1\(1) => kernel_bias_fp_1_V_U_n_101,
      \activated_output_V_reg_380_reg[15]_1\(0) => kernel_bias_fp_1_V_U_n_102,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_ce_reg => ap_ce_reg,
      ap_ce_reg_reg_0(0) => ap_CS_fsm_pp1_stage0,
      ap_ce_reg_reg_1 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      ap_ce_reg_reg_2 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      bias_en_V_read_reg_1225 => bias_en_V_read_reg_1225,
      bias_en_V_read_reg_369_pp0_iter1_reg => bias_en_V_read_reg_369_pp0_iter1_reg,
      \data_in_V_int_reg_reg[15]_0\(15) => \output_acc_3_V_reg_1361_reg_n_0_[15]\,
      \data_in_V_int_reg_reg[15]_0\(14) => \output_acc_3_V_reg_1361_reg_n_0_[14]\,
      \data_in_V_int_reg_reg[15]_0\(13) => \output_acc_3_V_reg_1361_reg_n_0_[13]\,
      \data_in_V_int_reg_reg[15]_0\(12) => \output_acc_3_V_reg_1361_reg_n_0_[12]\,
      \data_in_V_int_reg_reg[15]_0\(11) => \output_acc_3_V_reg_1361_reg_n_0_[11]\,
      \data_in_V_int_reg_reg[15]_0\(10) => \output_acc_3_V_reg_1361_reg_n_0_[10]\,
      \data_in_V_int_reg_reg[15]_0\(9) => \output_acc_3_V_reg_1361_reg_n_0_[9]\,
      \data_in_V_int_reg_reg[15]_0\(8) => \output_acc_3_V_reg_1361_reg_n_0_[8]\,
      \data_in_V_int_reg_reg[15]_0\(7) => \output_acc_3_V_reg_1361_reg_n_0_[7]\,
      \data_in_V_int_reg_reg[15]_0\(6) => \output_acc_3_V_reg_1361_reg_n_0_[6]\,
      \data_in_V_int_reg_reg[15]_0\(5) => \output_acc_3_V_reg_1361_reg_n_0_[5]\,
      \data_in_V_int_reg_reg[15]_0\(4) => \output_acc_3_V_reg_1361_reg_n_0_[4]\,
      \data_in_V_int_reg_reg[15]_0\(3) => \output_acc_3_V_reg_1361_reg_n_0_[3]\,
      \data_in_V_int_reg_reg[15]_0\(2) => \output_acc_3_V_reg_1361_reg_n_0_[2]\,
      \data_in_V_int_reg_reg[15]_0\(1) => \output_acc_3_V_reg_1361_reg_n_0_[1]\,
      \data_in_V_int_reg_reg[15]_0\(0) => \output_acc_3_V_reg_1361_reg_n_0_[0]\,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      \icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\ => grp_post_process_unit_fu_430_n_26,
      icmp_ln40_reg_1302_pp1_iter4_reg => icmp_ln40_reg_1302_pp1_iter4_reg,
      \icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\ => grp_post_process_unit_fu_430_n_24,
      indvar_flatten17_reg_348_reg(21 downto 0) => indvar_flatten17_reg_348_reg(21 downto 0),
      leaky_V_read_reg_1233 => leaky_V_read_reg_1233,
      leaky_V_read_reg_364_pp0_iter1_reg => leaky_V_read_reg_364_pp0_iter1_reg,
      mul_ln1354_1_reg_1287_reg(0) => ap_condition_pp1_exit_iter0_state5,
      outStream_V_data_1_ack_in => outStream_V_data_1_ack_in,
      \output_acc_3_V_reg_1361_reg[15]\ => \icmp_ln40_reg_1302_pp1_iter3_reg_reg_n_0_[0]\,
      \output_acc_3_V_reg_1361_reg[15]_0\ => ap_enable_reg_pp1_iter5_reg_n_0,
      \ret_V_fu_78_p2_carry__0_0\(3) => kernel_bias_fp_1_V_U_n_87,
      \ret_V_fu_78_p2_carry__0_0\(2) => kernel_bias_fp_1_V_U_n_88,
      \ret_V_fu_78_p2_carry__0_0\(1) => kernel_bias_fp_1_V_U_n_89,
      \ret_V_fu_78_p2_carry__0_0\(0) => kernel_bias_fp_1_V_U_n_90,
      \ret_V_fu_78_p2_carry__1_0\(3) => kernel_bias_fp_1_V_U_n_91,
      \ret_V_fu_78_p2_carry__1_0\(2) => kernel_bias_fp_1_V_U_n_92,
      \ret_V_fu_78_p2_carry__1_0\(1) => kernel_bias_fp_1_V_U_n_93,
      \ret_V_fu_78_p2_carry__1_0\(0) => kernel_bias_fp_1_V_U_n_94,
      \ret_V_fu_78_p2_carry__2_0\(3) => kernel_bias_fp_1_V_U_n_95,
      \ret_V_fu_78_p2_carry__2_0\(2) => kernel_bias_fp_1_V_U_n_96,
      \ret_V_fu_78_p2_carry__2_0\(1) => kernel_bias_fp_1_V_U_n_97,
      \ret_V_fu_78_p2_carry__2_0\(0) => kernel_bias_fp_1_V_U_n_98
    );
\i_op_assign_1_reg_381[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA8A"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I1 => p_0_in4_in,
      I2 => i_op_assign_1_reg_381(0),
      I3 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(0)
    );
\i_op_assign_1_reg_381[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF201020"
    )
        port map (
      I0 => i_op_assign_1_reg_381(0),
      I1 => p_0_in4_in,
      I2 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I3 => i_op_assign_1_reg_381(1),
      I4 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(1)
    );
\i_op_assign_1_reg_381[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400015004000"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => i_op_assign_1_reg_381(0),
      I2 => i_op_assign_1_reg_381(1),
      I3 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I4 => i_op_assign_1_reg_381(2),
      I5 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(2)
    );
\i_op_assign_1_reg_381[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAF000AAEEF000"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      I1 => p_228_in,
      I2 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I3 => \i_op_assign_1_reg_381[4]_i_2_n_0\,
      I4 => i_op_assign_1_reg_381(3),
      I5 => p_0_in4_in,
      O => p_1_in(3)
    );
\i_op_assign_1_reg_381[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080007000800"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[4]_i_2_n_0\,
      I1 => i_op_assign_1_reg_381(3),
      I2 => p_0_in4_in,
      I3 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I4 => i_op_assign_1_reg_381(4),
      I5 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(4)
    );
\i_op_assign_1_reg_381[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_op_assign_1_reg_381(2),
      I1 => i_op_assign_1_reg_381(1),
      I2 => i_op_assign_1_reg_381(0),
      I3 => p_0_in4_in,
      O => \i_op_assign_1_reg_381[4]_i_2_n_0\
    );
\i_op_assign_1_reg_381[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC090C0"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \i_op_assign_1_reg_381[5]_i_2_n_0\,
      I2 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I3 => i_op_assign_1_reg_381(5),
      I4 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(5)
    );
\i_op_assign_1_reg_381[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => i_op_assign_1_reg_381(3),
      I1 => i_op_assign_1_reg_381(4),
      I2 => p_0_in4_in,
      I3 => i_op_assign_1_reg_381(0),
      I4 => i_op_assign_1_reg_381(1),
      I5 => i_op_assign_1_reg_381(2),
      O => \i_op_assign_1_reg_381[5]_i_2_n_0\
    );
\i_op_assign_1_reg_381[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFC0000CCCC00AA"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I1 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      I2 => p_228_in,
      I3 => p_0_in4_in,
      I4 => i_op_assign_1_reg_381(6),
      I5 => \i_op_assign_1_reg_381[6]_i_2_n_0\,
      O => p_1_in(6)
    );
\i_op_assign_1_reg_381[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[4]_i_2_n_0\,
      I1 => i_op_assign_1_reg_381(4),
      I2 => i_op_assign_1_reg_381(3),
      I3 => p_0_in4_in,
      I4 => i_op_assign_1_reg_381(5),
      O => \i_op_assign_1_reg_381[6]_i_2_n_0\
    );
\i_op_assign_1_reg_381[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF102010"
    )
        port map (
      I0 => \i_op_assign_1_reg_381[8]_i_3_n_0\,
      I1 => p_0_in4_in,
      I2 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I3 => i_op_assign_1_reg_381(7),
      I4 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(7)
    );
\i_op_assign_1_reg_381[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_228_in,
      I1 => ap_CS_fsm_state4,
      O => \i_op_assign_1_reg_381[8]_i_1_n_0\
    );
\i_op_assign_1_reg_381[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020031000200"
    )
        port map (
      I0 => i_op_assign_1_reg_381(7),
      I1 => p_0_in4_in,
      I2 => \i_op_assign_1_reg_381[8]_i_3_n_0\,
      I3 => \i_op_assign_1_reg_381[8]_i_4_n_0\,
      I4 => i_op_assign_1_reg_381(8),
      I5 => \i_op_assign_1_reg_381[8]_i_5_n_0\,
      O => p_1_in(8)
    );
\i_op_assign_1_reg_381[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_op_assign_1_reg_381(5),
      I1 => p_0_in4_in,
      I2 => i_op_assign_1_reg_381(3),
      I3 => i_op_assign_1_reg_381(4),
      I4 => \i_op_assign_1_reg_381[4]_i_2_n_0\,
      I5 => i_op_assign_1_reg_381(6),
      O => \i_op_assign_1_reg_381[8]_i_3_n_0\
    );
\i_op_assign_1_reg_381[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC3AA0000000000"
    )
        port map (
      I0 => \icmp_ln46_reg_1297_reg_n_0_[0]\,
      I1 => \i_op_assign_2_reg_392_reg_n_0_[3]\,
      I2 => fold_input_ch_V_read_reg_1241(3),
      I3 => p_0_in4_in,
      I4 => kernel_bias_fp_1_V_U_n_70,
      I5 => p_228_in,
      O => \i_op_assign_1_reg_381[8]_i_4_n_0\
    );
\i_op_assign_1_reg_381[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_228_in,
      I1 => kernel_bias_fp_1_V_U_n_69,
      O => \i_op_assign_1_reg_381[8]_i_5_n_0\
    );
\i_op_assign_1_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(0),
      Q => i_op_assign_1_reg_381(0),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(1),
      Q => i_op_assign_1_reg_381(1),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(2),
      Q => i_op_assign_1_reg_381(2),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(3),
      Q => i_op_assign_1_reg_381(3),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(4),
      Q => i_op_assign_1_reg_381(4),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(5),
      Q => i_op_assign_1_reg_381(5),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(6),
      Q => i_op_assign_1_reg_381(6),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(7),
      Q => i_op_assign_1_reg_381(7),
      R => '0'
    );
\i_op_assign_1_reg_381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_op_assign_1_reg_381[8]_i_1_n_0\,
      D => p_1_in(8),
      Q => i_op_assign_1_reg_381(8),
      R => '0'
    );
\i_op_assign_2_reg_392[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => kernel_bias_fp_1_V_U_n_69,
      I1 => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      O => input_ch_idx_fu_1186_p2(0)
    );
\i_op_assign_2_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      I1 => kernel_bias_fp_1_V_U_n_69,
      I2 => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      O => input_ch_idx_fu_1186_p2(1)
    );
\i_op_assign_2_reg_392[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => kernel_bias_fp_1_V_U_n_69,
      I1 => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      I2 => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      I3 => \i_op_assign_2_reg_392_reg_n_0_[2]\,
      O => input_ch_idx_fu_1186_p2(2)
    );
\i_op_assign_2_reg_392[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => p_228_in,
      O => i_op_assign_2_reg_392
    );
\i_op_assign_2_reg_392[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070F0800"
    )
        port map (
      I0 => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      I1 => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      I2 => kernel_bias_fp_1_V_U_n_69,
      I3 => \i_op_assign_2_reg_392_reg_n_0_[2]\,
      I4 => \i_op_assign_2_reg_392_reg_n_0_[3]\,
      O => input_ch_idx_fu_1186_p2(3)
    );
\i_op_assign_2_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => input_ch_idx_fu_1186_p2(0),
      Q => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      R => i_op_assign_2_reg_392
    );
\i_op_assign_2_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => input_ch_idx_fu_1186_p2(1),
      Q => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      R => i_op_assign_2_reg_392
    );
\i_op_assign_2_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => input_ch_idx_fu_1186_p2(2),
      Q => \i_op_assign_2_reg_392_reg_n_0_[2]\,
      R => i_op_assign_2_reg_392
    );
\i_op_assign_2_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => input_ch_idx_fu_1186_p2(3),
      Q => \i_op_assign_2_reg_392_reg_n_0_[3]\,
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(0),
      O => \zext_ln43_1_fu_619_p1__0\(0)
    );
\i_op_assign_reg_359[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(0),
      I1 => i_op_assign_reg_359_reg(1),
      O => \zext_ln43_1_fu_619_p1__0\(1)
    );
\i_op_assign_reg_359[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(0),
      I1 => i_op_assign_reg_359_reg(1),
      I2 => i_op_assign_reg_359_reg(2),
      O => \zext_ln43_1_fu_619_p1__0\(2)
    );
\i_op_assign_reg_359[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(1),
      I1 => i_op_assign_reg_359_reg(0),
      I2 => i_op_assign_reg_359_reg(2),
      I3 => i_op_assign_reg_359_reg(3),
      O => zext_ln43_1_fu_619_p1(3)
    );
\i_op_assign_reg_359[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(3),
      I1 => i_op_assign_reg_359_reg(2),
      I2 => i_op_assign_reg_359_reg(0),
      I3 => i_op_assign_reg_359_reg(1),
      I4 => i_op_assign_reg_359_reg(4),
      O => zext_ln43_1_fu_619_p1(4)
    );
\i_op_assign_reg_359[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(4),
      I1 => i_op_assign_reg_359_reg(1),
      I2 => i_op_assign_reg_359_reg(0),
      I3 => i_op_assign_reg_359_reg(2),
      I4 => i_op_assign_reg_359_reg(3),
      I5 => i_op_assign_reg_359_reg(5),
      O => zext_ln43_1_fu_619_p1(5)
    );
\i_op_assign_reg_359[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_op_assign_reg_359[8]_i_3_n_0\,
      I1 => i_op_assign_reg_359_reg(6),
      O => zext_ln43_1_fu_619_p1(6)
    );
\i_op_assign_reg_359[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_op_assign_reg_359[8]_i_3_n_0\,
      I1 => i_op_assign_reg_359_reg(6),
      I2 => i_op_assign_reg_359_reg(7),
      O => zext_ln43_1_fu_619_p1(7)
    );
\i_op_assign_reg_359[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_228_in,
      I1 => p_0_in4_in,
      O => i_op_assign_reg_359
    );
\i_op_assign_reg_359[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(7),
      I1 => i_op_assign_reg_359_reg(6),
      I2 => \i_op_assign_reg_359[8]_i_3_n_0\,
      I3 => i_op_assign_reg_359_reg(8),
      O => zext_ln43_1_fu_619_p1(8)
    );
\i_op_assign_reg_359[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(4),
      I1 => i_op_assign_reg_359_reg(1),
      I2 => i_op_assign_reg_359_reg(0),
      I3 => i_op_assign_reg_359_reg(2),
      I4 => i_op_assign_reg_359_reg(3),
      I5 => i_op_assign_reg_359_reg(5),
      O => \i_op_assign_reg_359[8]_i_3_n_0\
    );
\i_op_assign_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => \zext_ln43_1_fu_619_p1__0\(0),
      Q => i_op_assign_reg_359_reg(0),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => \zext_ln43_1_fu_619_p1__0\(1),
      Q => i_op_assign_reg_359_reg(1),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => \zext_ln43_1_fu_619_p1__0\(2),
      Q => i_op_assign_reg_359_reg(2),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(3),
      Q => i_op_assign_reg_359_reg(3),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(4),
      Q => i_op_assign_reg_359_reg(4),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(5),
      Q => i_op_assign_reg_359_reg(5),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(6),
      Q => i_op_assign_reg_359_reg(6),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(7),
      Q => i_op_assign_reg_359_reg(7),
      R => i_op_assign_2_reg_392
    );
\i_op_assign_reg_359_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_op_assign_reg_359,
      D => zext_ln43_1_fu_619_p1(8),
      Q => i_op_assign_reg_359_reg(8),
      R => i_op_assign_2_reg_392
    );
\icmp_ln40_reg_1302_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => icmp_ln40_reg_1302,
      Q => icmp_ln40_reg_1302_pp1_iter1_reg,
      R => '0'
    );
\icmp_ln40_reg_1302_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln40_reg_1302_pp1_iter1_reg,
      Q => icmp_ln40_reg_1302_pp1_iter2_reg,
      R => '0'
    );
\icmp_ln40_reg_1302_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => icmp_ln40_reg_1302_pp1_iter2_reg,
      Q => \icmp_ln40_reg_1302_pp1_iter3_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln40_reg_1302_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => \icmp_ln40_reg_1302_pp1_iter3_reg_reg_n_0_[0]\,
      Q => icmp_ln40_reg_1302_pp1_iter4_reg,
      R => '0'
    );
\icmp_ln40_reg_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => ap_condition_pp1_exit_iter0_state5,
      Q => icmp_ln40_reg_1302,
      R => '0'
    );
\icmp_ln46_reg_1297[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(3),
      I1 => fold_input_ch_V_read_reg_1241(2),
      I2 => fold_input_ch_V_read_reg_1241(1),
      I3 => fold_input_ch_V_read_reg_1241(0),
      I4 => ap_CS_fsm_state4,
      I5 => \icmp_ln46_reg_1297_reg_n_0_[0]\,
      O => \icmp_ln46_reg_1297[0]_i_1_n_0\
    );
\icmp_ln46_reg_1297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln46_reg_1297[0]_i_1_n_0\,
      Q => \icmp_ln46_reg_1297_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_data_0_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_data_0_sel_wr,
      O => inStream_a_V_data_0_load_A
    );
\inStream_a_V_data_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(0),
      Q => inStream_a_V_data_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(10),
      Q => inStream_a_V_data_0_payload_A(10),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(11),
      Q => inStream_a_V_data_0_payload_A(11),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(12),
      Q => inStream_a_V_data_0_payload_A(12),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(13),
      Q => inStream_a_V_data_0_payload_A(13),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(14),
      Q => inStream_a_V_data_0_payload_A(14),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(15),
      Q => inStream_a_V_data_0_payload_A(15),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(16),
      Q => inStream_a_V_data_0_payload_A(16),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(17),
      Q => inStream_a_V_data_0_payload_A(17),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(18),
      Q => inStream_a_V_data_0_payload_A(18),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(19),
      Q => inStream_a_V_data_0_payload_A(19),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(1),
      Q => inStream_a_V_data_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(20),
      Q => inStream_a_V_data_0_payload_A(20),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(21),
      Q => inStream_a_V_data_0_payload_A(21),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(22),
      Q => inStream_a_V_data_0_payload_A(22),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(23),
      Q => inStream_a_V_data_0_payload_A(23),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(24),
      Q => inStream_a_V_data_0_payload_A(24),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(25),
      Q => inStream_a_V_data_0_payload_A(25),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(26),
      Q => inStream_a_V_data_0_payload_A(26),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(27),
      Q => inStream_a_V_data_0_payload_A(27),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(28),
      Q => inStream_a_V_data_0_payload_A(28),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(29),
      Q => inStream_a_V_data_0_payload_A(29),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(2),
      Q => inStream_a_V_data_0_payload_A(2),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(30),
      Q => inStream_a_V_data_0_payload_A(30),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(31),
      Q => inStream_a_V_data_0_payload_A(31),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(32),
      Q => inStream_a_V_data_0_payload_A(32),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(33),
      Q => inStream_a_V_data_0_payload_A(33),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(34),
      Q => inStream_a_V_data_0_payload_A(34),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(35),
      Q => inStream_a_V_data_0_payload_A(35),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(36),
      Q => inStream_a_V_data_0_payload_A(36),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(37),
      Q => inStream_a_V_data_0_payload_A(37),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(38),
      Q => inStream_a_V_data_0_payload_A(38),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(39),
      Q => inStream_a_V_data_0_payload_A(39),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(3),
      Q => inStream_a_V_data_0_payload_A(3),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(40),
      Q => inStream_a_V_data_0_payload_A(40),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(41),
      Q => inStream_a_V_data_0_payload_A(41),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(42),
      Q => inStream_a_V_data_0_payload_A(42),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(43),
      Q => inStream_a_V_data_0_payload_A(43),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(44),
      Q => inStream_a_V_data_0_payload_A(44),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(45),
      Q => inStream_a_V_data_0_payload_A(45),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(46),
      Q => inStream_a_V_data_0_payload_A(46),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(47),
      Q => inStream_a_V_data_0_payload_A(47),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(48),
      Q => inStream_a_V_data_0_payload_A(48),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(49),
      Q => inStream_a_V_data_0_payload_A(49),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(4),
      Q => inStream_a_V_data_0_payload_A(4),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(50),
      Q => inStream_a_V_data_0_payload_A(50),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(51),
      Q => inStream_a_V_data_0_payload_A(51),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(52),
      Q => inStream_a_V_data_0_payload_A(52),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(53),
      Q => inStream_a_V_data_0_payload_A(53),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(54),
      Q => inStream_a_V_data_0_payload_A(54),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(55),
      Q => inStream_a_V_data_0_payload_A(55),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(56),
      Q => inStream_a_V_data_0_payload_A(56),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(57),
      Q => inStream_a_V_data_0_payload_A(57),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(58),
      Q => inStream_a_V_data_0_payload_A(58),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(59),
      Q => inStream_a_V_data_0_payload_A(59),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(5),
      Q => inStream_a_V_data_0_payload_A(5),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(60),
      Q => inStream_a_V_data_0_payload_A(60),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(61),
      Q => inStream_a_V_data_0_payload_A(61),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(62),
      Q => inStream_a_V_data_0_payload_A(62),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(63),
      Q => inStream_a_V_data_0_payload_A(63),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(6),
      Q => inStream_a_V_data_0_payload_A(6),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(7),
      Q => inStream_a_V_data_0_payload_A(7),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(8),
      Q => inStream_a_V_data_0_payload_A(8),
      R => '0'
    );
\inStream_a_V_data_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_A,
      D => inStream_a_TDATA(9),
      Q => inStream_a_V_data_0_payload_A(9),
      R => '0'
    );
\inStream_a_V_data_0_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_data_0_sel_wr,
      O => inStream_a_V_data_0_load_B
    );
\inStream_a_V_data_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(0),
      Q => inStream_a_V_data_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(10),
      Q => inStream_a_V_data_0_payload_B(10),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(11),
      Q => inStream_a_V_data_0_payload_B(11),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(12),
      Q => inStream_a_V_data_0_payload_B(12),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(13),
      Q => inStream_a_V_data_0_payload_B(13),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(14),
      Q => inStream_a_V_data_0_payload_B(14),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(15),
      Q => inStream_a_V_data_0_payload_B(15),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(16),
      Q => inStream_a_V_data_0_payload_B(16),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(17),
      Q => inStream_a_V_data_0_payload_B(17),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(18),
      Q => inStream_a_V_data_0_payload_B(18),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(19),
      Q => inStream_a_V_data_0_payload_B(19),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(1),
      Q => inStream_a_V_data_0_payload_B(1),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(20),
      Q => inStream_a_V_data_0_payload_B(20),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(21),
      Q => inStream_a_V_data_0_payload_B(21),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(22),
      Q => inStream_a_V_data_0_payload_B(22),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(23),
      Q => inStream_a_V_data_0_payload_B(23),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(24),
      Q => inStream_a_V_data_0_payload_B(24),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(25),
      Q => inStream_a_V_data_0_payload_B(25),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(26),
      Q => inStream_a_V_data_0_payload_B(26),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(27),
      Q => inStream_a_V_data_0_payload_B(27),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(28),
      Q => inStream_a_V_data_0_payload_B(28),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(29),
      Q => inStream_a_V_data_0_payload_B(29),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(2),
      Q => inStream_a_V_data_0_payload_B(2),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(30),
      Q => inStream_a_V_data_0_payload_B(30),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(31),
      Q => inStream_a_V_data_0_payload_B(31),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(32),
      Q => inStream_a_V_data_0_payload_B(32),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(33),
      Q => inStream_a_V_data_0_payload_B(33),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(34),
      Q => inStream_a_V_data_0_payload_B(34),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(35),
      Q => inStream_a_V_data_0_payload_B(35),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(36),
      Q => inStream_a_V_data_0_payload_B(36),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(37),
      Q => inStream_a_V_data_0_payload_B(37),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(38),
      Q => inStream_a_V_data_0_payload_B(38),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(39),
      Q => inStream_a_V_data_0_payload_B(39),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(3),
      Q => inStream_a_V_data_0_payload_B(3),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(40),
      Q => inStream_a_V_data_0_payload_B(40),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(41),
      Q => inStream_a_V_data_0_payload_B(41),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(42),
      Q => inStream_a_V_data_0_payload_B(42),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(43),
      Q => inStream_a_V_data_0_payload_B(43),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(44),
      Q => inStream_a_V_data_0_payload_B(44),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(45),
      Q => inStream_a_V_data_0_payload_B(45),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(46),
      Q => inStream_a_V_data_0_payload_B(46),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(47),
      Q => inStream_a_V_data_0_payload_B(47),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(48),
      Q => inStream_a_V_data_0_payload_B(48),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(49),
      Q => inStream_a_V_data_0_payload_B(49),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(4),
      Q => inStream_a_V_data_0_payload_B(4),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(50),
      Q => inStream_a_V_data_0_payload_B(50),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(51),
      Q => inStream_a_V_data_0_payload_B(51),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(52),
      Q => inStream_a_V_data_0_payload_B(52),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(53),
      Q => inStream_a_V_data_0_payload_B(53),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(54),
      Q => inStream_a_V_data_0_payload_B(54),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(55),
      Q => inStream_a_V_data_0_payload_B(55),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(56),
      Q => inStream_a_V_data_0_payload_B(56),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(57),
      Q => inStream_a_V_data_0_payload_B(57),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(58),
      Q => inStream_a_V_data_0_payload_B(58),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(59),
      Q => inStream_a_V_data_0_payload_B(59),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(5),
      Q => inStream_a_V_data_0_payload_B(5),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(60),
      Q => inStream_a_V_data_0_payload_B(60),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(61),
      Q => inStream_a_V_data_0_payload_B(61),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(62),
      Q => inStream_a_V_data_0_payload_B(62),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(63),
      Q => inStream_a_V_data_0_payload_B(63),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(6),
      Q => inStream_a_V_data_0_payload_B(6),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(7),
      Q => inStream_a_V_data_0_payload_B(7),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(8),
      Q => inStream_a_V_data_0_payload_B(8),
      R => '0'
    );
\inStream_a_V_data_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_data_0_load_B,
      D => inStream_a_TDATA(9),
      Q => inStream_a_V_data_0_payload_B(9),
      R => '0'
    );
inStream_a_V_data_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_data_0_sel,
      O => inStream_a_V_data_0_sel_rd_i_1_n_0
    );
inStream_a_V_data_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_data_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_data_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_data_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_data_0_sel_wr,
      O => inStream_a_V_data_0_sel_wr_i_1_n_0
    );
inStream_a_V_data_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_data_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_data_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_data_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_data_0_state[0]_i_1_n_0\
    );
\inStream_a_V_data_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_data_0_state(1)
    );
\inStream_a_V_data_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_data_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_data_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_data_0_state(1),
      Q => \inStream_a_V_data_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_a_V_dest_V_0_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => \^instream_a_tready\,
      I2 => inStream_a_V_dest_V_0_sel_wr,
      O => inStream_a_V_dest_V_0_load_A
    );
\inStream_a_V_dest_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(0),
      Q => inStream_a_V_dest_V_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(1),
      Q => inStream_a_V_dest_V_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(2),
      Q => inStream_a_V_dest_V_0_payload_A(2),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(3),
      Q => inStream_a_V_dest_V_0_payload_A(3),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(4),
      Q => inStream_a_V_dest_V_0_payload_A(4),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_A,
      D => inStream_a_TDEST(5),
      Q => inStream_a_V_dest_V_0_payload_A(5),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => \^instream_a_tready\,
      I2 => inStream_a_V_dest_V_0_sel_wr,
      O => inStream_a_V_dest_V_0_load_B
    );
\inStream_a_V_dest_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(0),
      Q => inStream_a_V_dest_V_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(1),
      Q => inStream_a_V_dest_V_0_payload_B(1),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(2),
      Q => inStream_a_V_dest_V_0_payload_B(2),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(3),
      Q => inStream_a_V_dest_V_0_payload_B(3),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(4),
      Q => inStream_a_V_dest_V_0_payload_B(4),
      R => '0'
    );
\inStream_a_V_dest_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_dest_V_0_load_B,
      D => inStream_a_TDEST(5),
      Q => inStream_a_V_dest_V_0_payload_B(5),
      R => '0'
    );
inStream_a_V_dest_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_dest_V_0_sel,
      O => inStream_a_V_dest_V_0_sel_rd_i_1_n_0
    );
inStream_a_V_dest_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_dest_V_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_dest_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_dest_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \^instream_a_tready\,
      I2 => inStream_a_V_dest_V_0_sel_wr,
      O => inStream_a_V_dest_V_0_sel_wr_i_1_n_0
    );
inStream_a_V_dest_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_dest_V_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_dest_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \^instream_a_tready\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_dest_V_0_state[0]_i_1_n_0\
    );
\inStream_a_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => \^instream_a_tready\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_dest_V_0_state(1)
    );
\inStream_a_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_dest_V_0_state(1),
      Q => \^instream_a_tready\,
      R => ap_rst_n_inv
    );
\inStream_a_V_id_V_0_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_id_V_0_sel_wr,
      O => inStream_a_V_id_V_0_load_A
    );
\inStream_a_V_id_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_A,
      D => inStream_a_TID(0),
      Q => inStream_a_V_id_V_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_A,
      D => inStream_a_TID(1),
      Q => inStream_a_V_id_V_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_A,
      D => inStream_a_TID(2),
      Q => inStream_a_V_id_V_0_payload_A(2),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_A,
      D => inStream_a_TID(3),
      Q => inStream_a_V_id_V_0_payload_A(3),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_A,
      D => inStream_a_TID(4),
      Q => inStream_a_V_id_V_0_payload_A(4),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_id_V_0_sel_wr,
      O => inStream_a_V_id_V_0_load_B
    );
\inStream_a_V_id_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_B,
      D => inStream_a_TID(0),
      Q => inStream_a_V_id_V_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_B,
      D => inStream_a_TID(1),
      Q => inStream_a_V_id_V_0_payload_B(1),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_B,
      D => inStream_a_TID(2),
      Q => inStream_a_V_id_V_0_payload_B(2),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_B,
      D => inStream_a_TID(3),
      Q => inStream_a_V_id_V_0_payload_B(3),
      R => '0'
    );
\inStream_a_V_id_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_id_V_0_load_B,
      D => inStream_a_TID(4),
      Q => inStream_a_V_id_V_0_payload_B(4),
      R => '0'
    );
inStream_a_V_id_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_id_V_0_sel,
      O => inStream_a_V_id_V_0_sel_rd_i_1_n_0
    );
inStream_a_V_id_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_id_V_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_id_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_id_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_id_V_0_sel_wr,
      O => inStream_a_V_id_V_0_sel_wr_i_1_n_0
    );
inStream_a_V_id_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_id_V_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_id_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_id_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_id_V_0_state[0]_i_1_n_0\
    );
\inStream_a_V_id_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_id_V_0_state(1)
    );
\inStream_a_V_id_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_id_V_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_id_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_id_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_id_V_0_state(1),
      Q => \inStream_a_V_id_V_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_a_V_keep_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_keep_V_0_sel_wr,
      O => inStream_a_V_keep_V_0_load_A
    );
\inStream_a_V_keep_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(0),
      Q => inStream_a_V_keep_V_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(1),
      Q => inStream_a_V_keep_V_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(2),
      Q => inStream_a_V_keep_V_0_payload_A(2),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(3),
      Q => inStream_a_V_keep_V_0_payload_A(3),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(4),
      Q => inStream_a_V_keep_V_0_payload_A(4),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(5),
      Q => inStream_a_V_keep_V_0_payload_A(5),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(6),
      Q => inStream_a_V_keep_V_0_payload_A(6),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_A,
      D => inStream_a_TKEEP(7),
      Q => inStream_a_V_keep_V_0_payload_A(7),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_keep_V_0_sel_wr,
      O => inStream_a_V_keep_V_0_load_B
    );
\inStream_a_V_keep_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(0),
      Q => inStream_a_V_keep_V_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(1),
      Q => inStream_a_V_keep_V_0_payload_B(1),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(2),
      Q => inStream_a_V_keep_V_0_payload_B(2),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(3),
      Q => inStream_a_V_keep_V_0_payload_B(3),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(4),
      Q => inStream_a_V_keep_V_0_payload_B(4),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(5),
      Q => inStream_a_V_keep_V_0_payload_B(5),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(6),
      Q => inStream_a_V_keep_V_0_payload_B(6),
      R => '0'
    );
\inStream_a_V_keep_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_keep_V_0_load_B,
      D => inStream_a_TKEEP(7),
      Q => inStream_a_V_keep_V_0_payload_B(7),
      R => '0'
    );
inStream_a_V_keep_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_sel_rd_i_1_n_0
    );
inStream_a_V_keep_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_keep_V_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_keep_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_keep_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_keep_V_0_sel_wr,
      O => inStream_a_V_keep_V_0_sel_wr_i_1_n_0
    );
inStream_a_V_keep_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_keep_V_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_keep_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_keep_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_keep_V_0_state[0]_i_1_n_0\
    );
\inStream_a_V_keep_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_keep_V_0_state(1)
    );
\inStream_a_V_keep_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_keep_V_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_keep_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_keep_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_keep_V_0_state(1),
      Q => \inStream_a_V_keep_V_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_a_V_strb_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_strb_V_0_sel_wr,
      O => inStream_a_V_strb_V_0_load_A
    );
\inStream_a_V_strb_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(0),
      Q => inStream_a_V_strb_V_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(1),
      Q => inStream_a_V_strb_V_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(2),
      Q => inStream_a_V_strb_V_0_payload_A(2),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(3),
      Q => inStream_a_V_strb_V_0_payload_A(3),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(4),
      Q => inStream_a_V_strb_V_0_payload_A(4),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(5),
      Q => inStream_a_V_strb_V_0_payload_A(5),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(6),
      Q => inStream_a_V_strb_V_0_payload_A(6),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_A,
      D => inStream_a_TSTRB(7),
      Q => inStream_a_V_strb_V_0_payload_A(7),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_strb_V_0_sel_wr,
      O => inStream_a_V_strb_V_0_load_B
    );
\inStream_a_V_strb_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(0),
      Q => inStream_a_V_strb_V_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(1),
      Q => inStream_a_V_strb_V_0_payload_B(1),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(2),
      Q => inStream_a_V_strb_V_0_payload_B(2),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(3),
      Q => inStream_a_V_strb_V_0_payload_B(3),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(4),
      Q => inStream_a_V_strb_V_0_payload_B(4),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(5),
      Q => inStream_a_V_strb_V_0_payload_B(5),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(6),
      Q => inStream_a_V_strb_V_0_payload_B(6),
      R => '0'
    );
\inStream_a_V_strb_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_a_V_strb_V_0_load_B,
      D => inStream_a_TSTRB(7),
      Q => inStream_a_V_strb_V_0_payload_B(7),
      R => '0'
    );
inStream_a_V_strb_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_sel_rd_i_1_n_0
    );
inStream_a_V_strb_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_strb_V_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_strb_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_strb_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_strb_V_0_sel_wr,
      O => inStream_a_V_strb_V_0_sel_wr_i_1_n_0
    );
inStream_a_V_strb_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_strb_V_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_strb_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_strb_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_strb_V_0_state[0]_i_1_n_0\
    );
\inStream_a_V_strb_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_strb_V_0_state(1)
    );
\inStream_a_V_strb_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_strb_V_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_strb_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_strb_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_strb_V_0_state(1),
      Q => \inStream_a_V_strb_V_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_a_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => inStream_a_TUSER(0),
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I2 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I3 => inStream_a_V_user_V_0_sel_wr,
      I4 => inStream_a_V_user_V_0_payload_A(0),
      O => \inStream_a_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\inStream_a_V_user_V_0_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => inStream_a_TUSER(1),
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I2 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I3 => inStream_a_V_user_V_0_sel_wr,
      I4 => inStream_a_V_user_V_0_payload_A(1),
      O => \inStream_a_V_user_V_0_payload_A[1]_i_1_n_0\
    );
\inStream_a_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => inStream_a_V_user_V_0_payload_A(0),
      R => '0'
    );
\inStream_a_V_user_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_user_V_0_payload_A[1]_i_1_n_0\,
      Q => inStream_a_V_user_V_0_payload_A(1),
      R => '0'
    );
\inStream_a_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => inStream_a_TUSER(0),
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I2 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I3 => inStream_a_V_user_V_0_sel_wr,
      I4 => inStream_a_V_user_V_0_payload_B(0),
      O => \inStream_a_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\inStream_a_V_user_V_0_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => inStream_a_TUSER(1),
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I2 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I3 => inStream_a_V_user_V_0_sel_wr,
      I4 => inStream_a_V_user_V_0_payload_B(1),
      O => \inStream_a_V_user_V_0_payload_B[1]_i_1_n_0\
    );
\inStream_a_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => inStream_a_V_user_V_0_payload_B(0),
      R => '0'
    );
\inStream_a_V_user_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_user_V_0_payload_B[1]_i_1_n_0\,
      Q => inStream_a_V_user_V_0_payload_B(1),
      R => '0'
    );
inStream_a_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_228_in,
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I2 => inStream_a_V_user_V_0_sel,
      O => inStream_a_V_user_V_0_sel_rd_i_1_n_0
    );
inStream_a_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_user_V_0_sel_rd_i_1_n_0,
      Q => inStream_a_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_a_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_a_TVALID,
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_V_user_V_0_sel_wr,
      O => inStream_a_V_user_V_0_sel_wr_i_1_n_0
    );
inStream_a_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_user_V_0_sel_wr_i_1_n_0,
      Q => inStream_a_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_a_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D800F800"
    )
        port map (
      I0 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I1 => inStream_a_TVALID,
      I2 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => p_228_in,
      O => \inStream_a_V_user_V_0_state[0]_i_1_n_0\
    );
\inStream_a_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      I1 => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      I2 => inStream_a_TVALID,
      I3 => p_228_in,
      O => inStream_a_V_user_V_0_state(1)
    );
\inStream_a_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_a_V_user_V_0_state[0]_i_1_n_0\,
      Q => \inStream_a_V_user_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_a_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_a_V_user_V_0_state(1),
      Q => \inStream_a_V_user_V_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_b_V_data_0_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_b_V_data_0_sel_wr,
      O => inStream_b_V_data_0_load_A
    );
\inStream_b_V_data_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(0),
      Q => inStream_b_V_data_0_payload_A(0),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(10),
      Q => inStream_b_V_data_0_payload_A(10),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(11),
      Q => inStream_b_V_data_0_payload_A(11),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(12),
      Q => inStream_b_V_data_0_payload_A(12),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(13),
      Q => inStream_b_V_data_0_payload_A(13),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(14),
      Q => inStream_b_V_data_0_payload_A(14),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(15),
      Q => inStream_b_V_data_0_payload_A(15),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(16),
      Q => inStream_b_V_data_0_payload_A(16),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(17),
      Q => inStream_b_V_data_0_payload_A(17),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(18),
      Q => inStream_b_V_data_0_payload_A(18),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(19),
      Q => inStream_b_V_data_0_payload_A(19),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(1),
      Q => inStream_b_V_data_0_payload_A(1),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(20),
      Q => inStream_b_V_data_0_payload_A(20),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(21),
      Q => inStream_b_V_data_0_payload_A(21),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(22),
      Q => inStream_b_V_data_0_payload_A(22),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(23),
      Q => inStream_b_V_data_0_payload_A(23),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(24),
      Q => inStream_b_V_data_0_payload_A(24),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(25),
      Q => inStream_b_V_data_0_payload_A(25),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(26),
      Q => inStream_b_V_data_0_payload_A(26),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(27),
      Q => inStream_b_V_data_0_payload_A(27),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(28),
      Q => inStream_b_V_data_0_payload_A(28),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(29),
      Q => inStream_b_V_data_0_payload_A(29),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(2),
      Q => inStream_b_V_data_0_payload_A(2),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(30),
      Q => inStream_b_V_data_0_payload_A(30),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(31),
      Q => inStream_b_V_data_0_payload_A(31),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(32),
      Q => inStream_b_V_data_0_payload_A(32),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(33),
      Q => inStream_b_V_data_0_payload_A(33),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(34),
      Q => inStream_b_V_data_0_payload_A(34),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(35),
      Q => inStream_b_V_data_0_payload_A(35),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(36),
      Q => inStream_b_V_data_0_payload_A(36),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(37),
      Q => inStream_b_V_data_0_payload_A(37),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(38),
      Q => inStream_b_V_data_0_payload_A(38),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(39),
      Q => inStream_b_V_data_0_payload_A(39),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(3),
      Q => inStream_b_V_data_0_payload_A(3),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(40),
      Q => inStream_b_V_data_0_payload_A(40),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(41),
      Q => inStream_b_V_data_0_payload_A(41),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(42),
      Q => inStream_b_V_data_0_payload_A(42),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(43),
      Q => inStream_b_V_data_0_payload_A(43),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(44),
      Q => inStream_b_V_data_0_payload_A(44),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(45),
      Q => inStream_b_V_data_0_payload_A(45),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(46),
      Q => inStream_b_V_data_0_payload_A(46),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(47),
      Q => inStream_b_V_data_0_payload_A(47),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(48),
      Q => inStream_b_V_data_0_payload_A(48),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(49),
      Q => inStream_b_V_data_0_payload_A(49),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(4),
      Q => inStream_b_V_data_0_payload_A(4),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(50),
      Q => inStream_b_V_data_0_payload_A(50),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(51),
      Q => inStream_b_V_data_0_payload_A(51),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(52),
      Q => inStream_b_V_data_0_payload_A(52),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(53),
      Q => inStream_b_V_data_0_payload_A(53),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(54),
      Q => inStream_b_V_data_0_payload_A(54),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(55),
      Q => inStream_b_V_data_0_payload_A(55),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(56),
      Q => inStream_b_V_data_0_payload_A(56),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(57),
      Q => inStream_b_V_data_0_payload_A(57),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(58),
      Q => inStream_b_V_data_0_payload_A(58),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(59),
      Q => inStream_b_V_data_0_payload_A(59),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(5),
      Q => inStream_b_V_data_0_payload_A(5),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(60),
      Q => inStream_b_V_data_0_payload_A(60),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(61),
      Q => inStream_b_V_data_0_payload_A(61),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(62),
      Q => inStream_b_V_data_0_payload_A(62),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(63),
      Q => inStream_b_V_data_0_payload_A(63),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(6),
      Q => inStream_b_V_data_0_payload_A(6),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(7),
      Q => inStream_b_V_data_0_payload_A(7),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(8),
      Q => inStream_b_V_data_0_payload_A(8),
      R => '0'
    );
\inStream_b_V_data_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_A,
      D => inStream_b_TDATA(9),
      Q => inStream_b_V_data_0_payload_A(9),
      R => '0'
    );
\inStream_b_V_data_0_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_b_V_data_0_sel_wr,
      O => inStream_b_V_data_0_load_B
    );
\inStream_b_V_data_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(0),
      Q => inStream_b_V_data_0_payload_B(0),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(10),
      Q => inStream_b_V_data_0_payload_B(10),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(11),
      Q => inStream_b_V_data_0_payload_B(11),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(12),
      Q => inStream_b_V_data_0_payload_B(12),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(13),
      Q => inStream_b_V_data_0_payload_B(13),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(14),
      Q => inStream_b_V_data_0_payload_B(14),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(15),
      Q => inStream_b_V_data_0_payload_B(15),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(16),
      Q => inStream_b_V_data_0_payload_B(16),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(17),
      Q => inStream_b_V_data_0_payload_B(17),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(18),
      Q => inStream_b_V_data_0_payload_B(18),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(19),
      Q => inStream_b_V_data_0_payload_B(19),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(1),
      Q => inStream_b_V_data_0_payload_B(1),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(20),
      Q => inStream_b_V_data_0_payload_B(20),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(21),
      Q => inStream_b_V_data_0_payload_B(21),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(22),
      Q => inStream_b_V_data_0_payload_B(22),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(23),
      Q => inStream_b_V_data_0_payload_B(23),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(24),
      Q => inStream_b_V_data_0_payload_B(24),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(25),
      Q => inStream_b_V_data_0_payload_B(25),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(26),
      Q => inStream_b_V_data_0_payload_B(26),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(27),
      Q => inStream_b_V_data_0_payload_B(27),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(28),
      Q => inStream_b_V_data_0_payload_B(28),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(29),
      Q => inStream_b_V_data_0_payload_B(29),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(2),
      Q => inStream_b_V_data_0_payload_B(2),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(30),
      Q => inStream_b_V_data_0_payload_B(30),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(31),
      Q => inStream_b_V_data_0_payload_B(31),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(32),
      Q => inStream_b_V_data_0_payload_B(32),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(33),
      Q => inStream_b_V_data_0_payload_B(33),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(34),
      Q => inStream_b_V_data_0_payload_B(34),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(35),
      Q => inStream_b_V_data_0_payload_B(35),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(36),
      Q => inStream_b_V_data_0_payload_B(36),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(37),
      Q => inStream_b_V_data_0_payload_B(37),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(38),
      Q => inStream_b_V_data_0_payload_B(38),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(39),
      Q => inStream_b_V_data_0_payload_B(39),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(3),
      Q => inStream_b_V_data_0_payload_B(3),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(40),
      Q => inStream_b_V_data_0_payload_B(40),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(41),
      Q => inStream_b_V_data_0_payload_B(41),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(42),
      Q => inStream_b_V_data_0_payload_B(42),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(43),
      Q => inStream_b_V_data_0_payload_B(43),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(44),
      Q => inStream_b_V_data_0_payload_B(44),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(45),
      Q => inStream_b_V_data_0_payload_B(45),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(46),
      Q => inStream_b_V_data_0_payload_B(46),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(47),
      Q => inStream_b_V_data_0_payload_B(47),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(48),
      Q => inStream_b_V_data_0_payload_B(48),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(49),
      Q => inStream_b_V_data_0_payload_B(49),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(4),
      Q => inStream_b_V_data_0_payload_B(4),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(50),
      Q => inStream_b_V_data_0_payload_B(50),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(51),
      Q => inStream_b_V_data_0_payload_B(51),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(52),
      Q => inStream_b_V_data_0_payload_B(52),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(53),
      Q => inStream_b_V_data_0_payload_B(53),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(54),
      Q => inStream_b_V_data_0_payload_B(54),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(55),
      Q => inStream_b_V_data_0_payload_B(55),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(56),
      Q => inStream_b_V_data_0_payload_B(56),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(57),
      Q => inStream_b_V_data_0_payload_B(57),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(58),
      Q => inStream_b_V_data_0_payload_B(58),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(59),
      Q => inStream_b_V_data_0_payload_B(59),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(5),
      Q => inStream_b_V_data_0_payload_B(5),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(60),
      Q => inStream_b_V_data_0_payload_B(60),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(61),
      Q => inStream_b_V_data_0_payload_B(61),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(62),
      Q => inStream_b_V_data_0_payload_B(62),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(63),
      Q => inStream_b_V_data_0_payload_B(63),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(6),
      Q => inStream_b_V_data_0_payload_B(6),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(7),
      Q => inStream_b_V_data_0_payload_B(7),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(8),
      Q => inStream_b_V_data_0_payload_B(8),
      R => '0'
    );
\inStream_b_V_data_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_b_V_data_0_load_B,
      D => inStream_b_TDATA(9),
      Q => inStream_b_V_data_0_payload_B(9),
      R => '0'
    );
inStream_b_V_data_0_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"758A"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => p_228_in,
      I2 => kernel_bias_fp_1_V_U_n_67,
      I3 => inStream_b_V_data_0_sel,
      O => inStream_b_V_data_0_sel_rd_i_1_n_0
    );
inStream_b_V_data_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_b_V_data_0_sel_rd_i_1_n_0,
      Q => inStream_b_V_data_0_sel,
      R => ap_rst_n_inv
    );
inStream_b_V_data_0_sel_rd_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_b_V_data_0_sel_rd_rep_i_1_n_0,
      Q => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      R => ap_rst_n_inv
    );
\inStream_b_V_data_0_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_b_V_data_0_sel_rd_rep_i_1__0_n_0\,
      Q => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      R => ap_rst_n_inv
    );
inStream_b_V_data_0_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"758A"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => p_228_in,
      I2 => kernel_bias_fp_1_V_U_n_67,
      I3 => inStream_b_V_data_0_sel,
      O => inStream_b_V_data_0_sel_rd_rep_i_1_n_0
    );
\inStream_b_V_data_0_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"758A"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => p_228_in,
      I2 => kernel_bias_fp_1_V_U_n_67,
      I3 => inStream_b_V_data_0_sel,
      O => \inStream_b_V_data_0_sel_rd_rep_i_1__0_n_0\
    );
inStream_b_V_data_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_b_TVALID,
      I1 => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      I2 => inStream_b_V_data_0_sel_wr,
      O => inStream_b_V_data_0_sel_wr_i_1_n_0
    );
inStream_b_V_data_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_b_V_data_0_sel_wr_i_1_n_0,
      Q => inStream_b_V_data_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_b_V_data_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0D0D080808080"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      I1 => inStream_b_TVALID,
      I2 => ap_rst_n,
      I3 => p_228_in,
      I4 => kernel_bias_fp_1_V_U_n_67,
      I5 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      O => \inStream_b_V_data_0_state[0]_i_1_n_0\
    );
\inStream_b_V_data_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDFDF"
    )
        port map (
      I0 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I1 => p_228_in,
      I2 => kernel_bias_fp_1_V_U_n_67,
      I3 => inStream_b_TVALID,
      I4 => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      O => inStream_b_V_data_0_state(1)
    );
\inStream_b_V_data_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_b_V_data_0_state[0]_i_1_n_0\,
      Q => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_b_V_data_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_b_V_data_0_state(1),
      Q => \inStream_b_V_data_0_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\inStream_b_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0D0D080808080"
    )
        port map (
      I0 => \^instream_b_tready\,
      I1 => inStream_b_TVALID,
      I2 => ap_rst_n,
      I3 => p_228_in,
      I4 => kernel_bias_fp_1_V_U_n_67,
      I5 => \inStream_b_V_dest_V_0_state_reg_n_0_[0]\,
      O => \inStream_b_V_dest_V_0_state[0]_i_1_n_0\
    );
\inStream_b_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDFDF"
    )
        port map (
      I0 => \inStream_b_V_dest_V_0_state_reg_n_0_[0]\,
      I1 => p_228_in,
      I2 => kernel_bias_fp_1_V_U_n_67,
      I3 => inStream_b_TVALID,
      I4 => \^instream_b_tready\,
      O => inStream_b_V_dest_V_0_state(1)
    );
\inStream_b_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_b_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \inStream_b_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\inStream_b_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_b_V_dest_V_0_state(1),
      Q => \^instream_b_tready\,
      R => ap_rst_n_inv
    );
\indvar_flatten17_reg_348[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten17_reg_348_reg(0),
      O => \indvar_flatten17_reg_348[0]_i_2_n_0\
    );
\indvar_flatten17_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[0]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(0),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten17_reg_348_reg[0]_i_1_n_0\,
      CO(2) => \indvar_flatten17_reg_348_reg[0]_i_1_n_1\,
      CO(1) => \indvar_flatten17_reg_348_reg[0]_i_1_n_2\,
      CO(0) => \indvar_flatten17_reg_348_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten17_reg_348_reg[0]_i_1_n_4\,
      O(2) => \indvar_flatten17_reg_348_reg[0]_i_1_n_5\,
      O(1) => \indvar_flatten17_reg_348_reg[0]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[0]_i_1_n_7\,
      S(3 downto 1) => indvar_flatten17_reg_348_reg(3 downto 1),
      S(0) => \indvar_flatten17_reg_348[0]_i_2_n_0\
    );
\indvar_flatten17_reg_348_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[8]_i_1_n_5\,
      Q => indvar_flatten17_reg_348_reg(10),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[8]_i_1_n_4\,
      Q => indvar_flatten17_reg_348_reg(11),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[12]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(12),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten17_reg_348_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten17_reg_348_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten17_reg_348_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten17_reg_348_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten17_reg_348_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten17_reg_348_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten17_reg_348_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten17_reg_348_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[12]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten17_reg_348_reg(15 downto 12)
    );
\indvar_flatten17_reg_348_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[12]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(13),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[12]_i_1_n_5\,
      Q => indvar_flatten17_reg_348_reg(14),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[12]_i_1_n_4\,
      Q => indvar_flatten17_reg_348_reg(15),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[16]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(16),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten17_reg_348_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten17_reg_348_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten17_reg_348_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten17_reg_348_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten17_reg_348_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten17_reg_348_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten17_reg_348_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten17_reg_348_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[16]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten17_reg_348_reg(19 downto 16)
    );
\indvar_flatten17_reg_348_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[16]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(17),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[16]_i_1_n_5\,
      Q => indvar_flatten17_reg_348_reg(18),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[16]_i_1_n_4\,
      Q => indvar_flatten17_reg_348_reg(19),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[0]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(1),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[20]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(20),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten17_reg_348_reg[16]_i_1_n_0\,
      CO(3 downto 1) => \NLW_indvar_flatten17_reg_348_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten17_reg_348_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten17_reg_348_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \indvar_flatten17_reg_348_reg[20]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[20]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvar_flatten17_reg_348_reg(21 downto 20)
    );
\indvar_flatten17_reg_348_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[20]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(21),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[0]_i_1_n_5\,
      Q => indvar_flatten17_reg_348_reg(2),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[0]_i_1_n_4\,
      Q => indvar_flatten17_reg_348_reg(3),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[4]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(4),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten17_reg_348_reg[0]_i_1_n_0\,
      CO(3) => \indvar_flatten17_reg_348_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten17_reg_348_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten17_reg_348_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten17_reg_348_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten17_reg_348_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten17_reg_348_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten17_reg_348_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[4]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten17_reg_348_reg(7 downto 4)
    );
\indvar_flatten17_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[4]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(5),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[4]_i_1_n_5\,
      Q => indvar_flatten17_reg_348_reg(6),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[4]_i_1_n_4\,
      Q => indvar_flatten17_reg_348_reg(7),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[8]_i_1_n_7\,
      Q => indvar_flatten17_reg_348_reg(8),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten17_reg_348_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten17_reg_348_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten17_reg_348_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten17_reg_348_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten17_reg_348_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten17_reg_348_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten17_reg_348_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten17_reg_348_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten17_reg_348_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten17_reg_348_reg[8]_i_1_n_7\,
      S(3 downto 0) => indvar_flatten17_reg_348_reg(11 downto 8)
    );
\indvar_flatten17_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => \indvar_flatten17_reg_348_reg[8]_i_1_n_6\,
      Q => indvar_flatten17_reg_348_reg(9),
      R => i_op_assign_2_reg_392
    );
\indvar_flatten_reg_370[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0C"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \indvar_flatten_reg_370_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state4,
      I3 => p_228_in,
      O => \indvar_flatten_reg_370[0]_i_1_n_0\
    );
\indvar_flatten_reg_370[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_228_in,
      I2 => ap_CS_fsm_state4,
      O => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mul_ln1354_reg_1269(0),
      I1 => \indvar_flatten_reg_370_reg_n_0_[0]\,
      I2 => \indvar_flatten_reg_370_reg_n_0_[1]\,
      I3 => mul_ln1354_reg_1269(1),
      I4 => mul_ln1354_reg_1269(2),
      I5 => \indvar_flatten_reg_370_reg_n_0_[2]\,
      O => \indvar_flatten_reg_370[12]_i_10_n_0\
    );
\indvar_flatten_reg_370[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state5,
      I1 => grp_post_process_unit_fu_430_n_26,
      I2 => \tmp_keep_V_reg_1321[7]_i_4_n_0\,
      I3 => grp_post_process_unit_fu_430_n_24,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_enable_reg_pp1_iter0,
      O => p_228_in
    );
\indvar_flatten_reg_370[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mul_ln1354_reg_1269(12),
      I1 => \indvar_flatten_reg_370_reg_n_0_[12]\,
      O => \indvar_flatten_reg_370[12]_i_6_n_0\
    );
\indvar_flatten_reg_370[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_reg_370_reg_n_0_[9]\,
      I1 => mul_ln1354_reg_1269(9),
      I2 => \indvar_flatten_reg_370_reg_n_0_[10]\,
      I3 => mul_ln1354_reg_1269(10),
      I4 => mul_ln1354_reg_1269(11),
      I5 => \indvar_flatten_reg_370_reg_n_0_[11]\,
      O => \indvar_flatten_reg_370[12]_i_7_n_0\
    );
\indvar_flatten_reg_370[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_reg_370_reg_n_0_[6]\,
      I1 => mul_ln1354_reg_1269(6),
      I2 => \indvar_flatten_reg_370_reg_n_0_[7]\,
      I3 => mul_ln1354_reg_1269(7),
      I4 => mul_ln1354_reg_1269(8),
      I5 => \indvar_flatten_reg_370_reg_n_0_[8]\,
      O => \indvar_flatten_reg_370[12]_i_8_n_0\
    );
\indvar_flatten_reg_370[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_reg_370_reg_n_0_[3]\,
      I1 => mul_ln1354_reg_1269(3),
      I2 => \indvar_flatten_reg_370_reg_n_0_[4]\,
      I3 => mul_ln1354_reg_1269(4),
      I4 => mul_ln1354_reg_1269(5),
      I5 => \indvar_flatten_reg_370_reg_n_0_[5]\,
      O => \indvar_flatten_reg_370[12]_i_9_n_0\
    );
\indvar_flatten_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_reg_370[0]_i_1_n_0\,
      Q => \indvar_flatten_reg_370_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_reg_370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(10),
      Q => \indvar_flatten_reg_370_reg_n_0_[10]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(11),
      Q => \indvar_flatten_reg_370_reg_n_0_[11]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(12),
      Q => \indvar_flatten_reg_370_reg_n_0_[12]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_370_reg[8]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_reg_370_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_370_reg[12]_i_3_n_1\,
      CO(1) => \indvar_flatten_reg_370_reg[12]_i_3_n_2\,
      CO(0) => \indvar_flatten_reg_370_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln43_1_fu_1192_p2(12 downto 9),
      S(3) => \indvar_flatten_reg_370_reg_n_0_[12]\,
      S(2) => \indvar_flatten_reg_370_reg_n_0_[11]\,
      S(1) => \indvar_flatten_reg_370_reg_n_0_[10]\,
      S(0) => \indvar_flatten_reg_370_reg_n_0_[9]\
    );
\indvar_flatten_reg_370_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_370_reg[12]_i_5_n_0\,
      CO(3 downto 1) => \NLW_indvar_flatten_reg_370_reg[12]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in4_in,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_370_reg[12]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \indvar_flatten_reg_370[12]_i_6_n_0\
    );
\indvar_flatten_reg_370_reg[12]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_370_reg[12]_i_5_n_0\,
      CO(2) => \indvar_flatten_reg_370_reg[12]_i_5_n_1\,
      CO(1) => \indvar_flatten_reg_370_reg[12]_i_5_n_2\,
      CO(0) => \indvar_flatten_reg_370_reg[12]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_370_reg[12]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_370[12]_i_7_n_0\,
      S(2) => \indvar_flatten_reg_370[12]_i_8_n_0\,
      S(1) => \indvar_flatten_reg_370[12]_i_9_n_0\,
      S(0) => \indvar_flatten_reg_370[12]_i_10_n_0\
    );
\indvar_flatten_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(1),
      Q => \indvar_flatten_reg_370_reg_n_0_[1]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(2),
      Q => \indvar_flatten_reg_370_reg_n_0_[2]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(3),
      Q => \indvar_flatten_reg_370_reg_n_0_[3]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(4),
      Q => \indvar_flatten_reg_370_reg_n_0_[4]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_370_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_370_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_370_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_370_reg[4]_i_1_n_3\,
      CYINIT => \indvar_flatten_reg_370_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln43_1_fu_1192_p2(4 downto 1),
      S(3) => \indvar_flatten_reg_370_reg_n_0_[4]\,
      S(2) => \indvar_flatten_reg_370_reg_n_0_[3]\,
      S(1) => \indvar_flatten_reg_370_reg_n_0_[2]\,
      S(0) => \indvar_flatten_reg_370_reg_n_0_[1]\
    );
\indvar_flatten_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(5),
      Q => \indvar_flatten_reg_370_reg_n_0_[5]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(6),
      Q => \indvar_flatten_reg_370_reg_n_0_[6]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(7),
      Q => \indvar_flatten_reg_370_reg_n_0_[7]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(8),
      Q => \indvar_flatten_reg_370_reg_n_0_[8]\,
      R => indvar_flatten_reg_370(12)
    );
\indvar_flatten_reg_370_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_370_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_reg_370_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_reg_370_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_reg_370_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_reg_370_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln43_1_fu_1192_p2(8 downto 5),
      S(3) => \indvar_flatten_reg_370_reg_n_0_[8]\,
      S(2) => \indvar_flatten_reg_370_reg_n_0_[7]\,
      S(1) => \indvar_flatten_reg_370_reg_n_0_[6]\,
      S(0) => \indvar_flatten_reg_370_reg_n_0_[5]\
    );
\indvar_flatten_reg_370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_228_in,
      D => add_ln43_1_fu_1192_p2(9),
      Q => \indvar_flatten_reg_370_reg_n_0_[9]\,
      R => indvar_flatten_reg_370(12)
    );
\input_h_V_read_reg_1255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(0),
      Q => input_h_V_read_reg_1255(0),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(1),
      Q => input_h_V_read_reg_1255(1),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(2),
      Q => input_h_V_read_reg_1255(2),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(3),
      Q => input_h_V_read_reg_1255(3),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(4),
      Q => input_h_V_read_reg_1255(4),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(5),
      Q => input_h_V_read_reg_1255(5),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(6),
      Q => input_h_V_read_reg_1255(6),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(7),
      Q => input_h_V_read_reg_1255(7),
      R => '0'
    );
\input_h_V_read_reg_1255_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_h_V(8),
      Q => input_h_V_read_reg_1255(8),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(0),
      Q => input_w_V_read_reg_1249(0),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(1),
      Q => input_w_V_read_reg_1249(1),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(2),
      Q => input_w_V_read_reg_1249(2),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(3),
      Q => input_w_V_read_reg_1249(3),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(4),
      Q => input_w_V_read_reg_1249(4),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(5),
      Q => input_w_V_read_reg_1249(5),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(6),
      Q => input_w_V_read_reg_1249(6),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(7),
      Q => input_w_V_read_reg_1249(7),
      R => '0'
    );
\input_w_V_read_reg_1249_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => input_w_V(8),
      Q => input_w_V_read_reg_1249(8),
      R => '0'
    );
kernel_bias_fp_0_V_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V
     port map (
      ADDRARDADDR(2 downto 0) => kernel_bias_fp_0_V_address0(3 downto 1),
      CO(0) => grp_post_process_unit_fu_403_n_17,
      DIADI(14) => kernel_bias_fp_0_V_U_n_30,
      DIADI(13) => kernel_bias_fp_0_V_U_n_31,
      DIADI(12) => kernel_bias_fp_0_V_U_n_32,
      DIADI(11) => kernel_bias_fp_0_V_U_n_33,
      DIADI(10) => kernel_bias_fp_0_V_U_n_34,
      DIADI(9) => kernel_bias_fp_0_V_U_n_35,
      DIADI(8) => kernel_bias_fp_0_V_U_n_36,
      DIADI(7) => kernel_bias_fp_0_V_U_n_37,
      DIADI(6) => kernel_bias_fp_0_V_U_n_38,
      DIADI(5) => kernel_bias_fp_0_V_U_n_39,
      DIADI(4) => kernel_bias_fp_0_V_U_n_40,
      DIADI(3) => kernel_bias_fp_0_V_U_n_41,
      DIADI(2) => kernel_bias_fp_0_V_U_n_42,
      DIADI(1) => kernel_bias_fp_0_V_U_n_43,
      DIADI(0) => kernel_bias_fp_0_V_U_n_44,
      DIBDI(14 downto 0) => rhs_V_2_fu_966_p1(14 downto 0),
      DOADO(14 downto 0) => bias_V_int_reg_6(14 downto 0),
      DOBDO(14 downto 0) => bias_V_int_reg(14 downto 0),
      O(0) => p_Result_8_fu_98_p3,
      Q(31 downto 16) => inStream_b_V_data_0_payload_A(47 downto 32),
      Q(15 downto 0) => inStream_b_V_data_0_payload_A(15 downto 0),
      S(0) => kernel_bias_fp_0_V_U_n_94,
      WEA(0) => kernel_bias_fp_0_V_we0,
      \activated_output_V_reg_380_reg[15]\(0) => grp_post_process_unit_fu_421_n_17,
      \activated_output_V_reg_380_reg[15]_0\(0) => p_Result_8_fu_98_p3_2,
      ap_clk => ap_clk,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      kernel_bias_fp_0_V_ce0 => kernel_bias_fp_0_V_ce0,
      ram_reg => kernel_bias_fp_0_V_U_n_60,
      ram_reg_0 => kernel_bias_fp_0_V_U_n_61,
      ram_reg_1(3) => kernel_bias_fp_0_V_U_n_62,
      ram_reg_1(2) => kernel_bias_fp_0_V_U_n_63,
      ram_reg_1(1) => kernel_bias_fp_0_V_U_n_64,
      ram_reg_1(0) => kernel_bias_fp_0_V_U_n_65,
      ram_reg_10 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      ram_reg_11(31 downto 16) => inStream_b_V_data_0_payload_B(47 downto 32),
      ram_reg_11(15 downto 0) => inStream_b_V_data_0_payload_B(15 downto 0),
      ram_reg_2(3) => kernel_bias_fp_0_V_U_n_66,
      ram_reg_2(2) => kernel_bias_fp_0_V_U_n_67,
      ram_reg_2(1) => kernel_bias_fp_0_V_U_n_68,
      ram_reg_2(0) => kernel_bias_fp_0_V_U_n_69,
      ram_reg_3(3) => kernel_bias_fp_0_V_U_n_70,
      ram_reg_3(2) => kernel_bias_fp_0_V_U_n_71,
      ram_reg_3(1) => kernel_bias_fp_0_V_U_n_72,
      ram_reg_3(0) => kernel_bias_fp_0_V_U_n_73,
      ram_reg_4(3) => kernel_bias_fp_0_V_U_n_74,
      ram_reg_4(2) => kernel_bias_fp_0_V_U_n_75,
      ram_reg_4(1) => kernel_bias_fp_0_V_U_n_76,
      ram_reg_4(0) => kernel_bias_fp_0_V_U_n_77,
      ram_reg_5(3) => kernel_bias_fp_0_V_U_n_78,
      ram_reg_5(2) => kernel_bias_fp_0_V_U_n_79,
      ram_reg_5(1) => kernel_bias_fp_0_V_U_n_80,
      ram_reg_5(0) => kernel_bias_fp_0_V_U_n_81,
      ram_reg_6(3) => kernel_bias_fp_0_V_U_n_82,
      ram_reg_6(2) => kernel_bias_fp_0_V_U_n_83,
      ram_reg_6(1) => kernel_bias_fp_0_V_U_n_84,
      ram_reg_6(0) => kernel_bias_fp_0_V_U_n_85,
      ram_reg_7(3) => kernel_bias_fp_0_V_U_n_86,
      ram_reg_7(2) => kernel_bias_fp_0_V_U_n_87,
      ram_reg_7(1) => kernel_bias_fp_0_V_U_n_88,
      ram_reg_7(0) => kernel_bias_fp_0_V_U_n_89,
      ram_reg_8(3) => kernel_bias_fp_0_V_U_n_90,
      ram_reg_8(2) => kernel_bias_fp_0_V_U_n_91,
      ram_reg_8(1) => kernel_bias_fp_0_V_U_n_92,
      ram_reg_8(0) => kernel_bias_fp_0_V_U_n_93,
      ram_reg_9(0) => kernel_bias_fp_0_V_U_n_95,
      \ret_V_fu_78_p2_carry__2\(15 downto 0) => data_in_V_int_reg(15 downto 0),
      \ret_V_fu_78_p2_carry__2_0\(15 downto 0) => data_in_V_int_reg_3(15 downto 0)
    );
kernel_bias_fp_1_V_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_kernel_bias_fp_0_V_3
     port map (
      ADDRARDADDR(2 downto 0) => kernel_bias_fp_0_V_address0(3 downto 1),
      CO(0) => grp_post_process_unit_fu_412_n_17,
      DIADI(14 downto 0) => rhs_V_1_fu_876_p1(14 downto 0),
      DIBDI(14 downto 0) => rhs_V_3_fu_1056_p1(14 downto 0),
      DOADO(14 downto 0) => bias_V_int_reg_8(14 downto 0),
      DOBDO(14 downto 0) => bias_V_int_reg_7(14 downto 0),
      O(0) => p_Result_8_fu_98_p3_0,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[1]\,
      S(0) => kernel_bias_fp_1_V_U_n_103,
      WEA(0) => kernel_bias_fp_0_V_we0,
      \activated_output_V_reg_380_reg[15]\(0) => grp_post_process_unit_fu_430_n_22,
      \activated_output_V_reg_380_reg[15]_0\(0) => p_Result_8_fu_98_p3_4,
      \ap_CS_fsm[2]_i_2\(3 downto 0) => t_V_reg_337_reg(3 downto 0),
      \ap_CS_fsm_reg[1]\ => kernel_bias_fp_1_V_U_n_67,
      ap_block_pp1_stage0_11001 => ap_block_pp1_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      bias_en_V_read_reg_1225 => bias_en_V_read_reg_1225,
      \fold_input_ch_V_read_reg_1241_reg[1]\ => kernel_bias_fp_1_V_U_n_68,
      \fold_input_ch_V_read_reg_1241_reg[3]\ => kernel_bias_fp_1_V_U_n_69,
      grp_post_process_unit_fu_403_ap_ce => grp_post_process_unit_fu_403_ap_ce,
      \i_op_assign_2_reg_392_reg[0]\ => kernel_bias_fp_1_V_U_n_70,
      kernel_bias_fp_0_V_ce0 => kernel_bias_fp_0_V_ce0,
      ram_reg => kernel_bias_fp_1_V_U_n_65,
      ram_reg_0 => kernel_bias_fp_1_V_U_n_66,
      ram_reg_1(3) => kernel_bias_fp_1_V_U_n_71,
      ram_reg_1(2) => kernel_bias_fp_1_V_U_n_72,
      ram_reg_1(1) => kernel_bias_fp_1_V_U_n_73,
      ram_reg_1(0) => kernel_bias_fp_1_V_U_n_74,
      ram_reg_10 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      ram_reg_11(3 downto 0) => fold_input_ch_V_read_reg_1241(3 downto 0),
      ram_reg_12(3) => \i_op_assign_2_reg_392_reg_n_0_[3]\,
      ram_reg_12(2) => \i_op_assign_2_reg_392_reg_n_0_[2]\,
      ram_reg_12(1) => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      ram_reg_12(0) => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      ram_reg_13(31 downto 16) => inStream_b_V_data_0_payload_B(63 downto 48),
      ram_reg_13(15 downto 0) => inStream_b_V_data_0_payload_B(31 downto 16),
      ram_reg_14 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      ram_reg_15(31 downto 16) => inStream_b_V_data_0_payload_A(63 downto 48),
      ram_reg_15(15 downto 0) => inStream_b_V_data_0_payload_A(31 downto 16),
      ram_reg_16(0) => p_0_in4_in,
      ram_reg_2(3) => kernel_bias_fp_1_V_U_n_75,
      ram_reg_2(2) => kernel_bias_fp_1_V_U_n_76,
      ram_reg_2(1) => kernel_bias_fp_1_V_U_n_77,
      ram_reg_2(0) => kernel_bias_fp_1_V_U_n_78,
      ram_reg_3(3) => kernel_bias_fp_1_V_U_n_79,
      ram_reg_3(2) => kernel_bias_fp_1_V_U_n_80,
      ram_reg_3(1) => kernel_bias_fp_1_V_U_n_81,
      ram_reg_3(0) => kernel_bias_fp_1_V_U_n_82,
      ram_reg_4(3) => kernel_bias_fp_1_V_U_n_83,
      ram_reg_4(2) => kernel_bias_fp_1_V_U_n_84,
      ram_reg_4(1) => kernel_bias_fp_1_V_U_n_85,
      ram_reg_4(0) => kernel_bias_fp_1_V_U_n_86,
      ram_reg_5(3) => kernel_bias_fp_1_V_U_n_87,
      ram_reg_5(2) => kernel_bias_fp_1_V_U_n_88,
      ram_reg_5(1) => kernel_bias_fp_1_V_U_n_89,
      ram_reg_5(0) => kernel_bias_fp_1_V_U_n_90,
      ram_reg_6(3) => kernel_bias_fp_1_V_U_n_91,
      ram_reg_6(2) => kernel_bias_fp_1_V_U_n_92,
      ram_reg_6(1) => kernel_bias_fp_1_V_U_n_93,
      ram_reg_6(0) => kernel_bias_fp_1_V_U_n_94,
      ram_reg_7(3) => kernel_bias_fp_1_V_U_n_95,
      ram_reg_7(2) => kernel_bias_fp_1_V_U_n_96,
      ram_reg_7(1) => kernel_bias_fp_1_V_U_n_97,
      ram_reg_7(0) => kernel_bias_fp_1_V_U_n_98,
      ram_reg_8(3) => kernel_bias_fp_1_V_U_n_99,
      ram_reg_8(2) => kernel_bias_fp_1_V_U_n_100,
      ram_reg_8(1) => kernel_bias_fp_1_V_U_n_101,
      ram_reg_8(0) => kernel_bias_fp_1_V_U_n_102,
      ram_reg_9(0) => kernel_bias_fp_1_V_U_n_104,
      \ret_V_fu_78_p2_carry__2\(15 downto 0) => data_in_V_int_reg_1(15 downto 0),
      \ret_V_fu_78_p2_carry__2_0\(15 downto 0) => data_in_V_int_reg_5(15 downto 0)
    );
\leaky_V_read_reg_1233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1111_out,
      D => leaky_V,
      Q => leaky_V_read_reg_1233,
      R => '0'
    );
mul_ln1354_1_reg_1287_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 13) => B"00000000000000000",
      A(12 downto 0) => mul_ln1354_fu_524_p2(12 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln1354_1_reg_1287_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => input_h_V(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln1354_1_reg_1287_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln1354_1_reg_1287_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln1354_1_reg_1287_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state3,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1111_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state4,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln1354_1_reg_1287_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln1354_1_reg_1287_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_mul_ln1354_1_reg_1287_reg_P_UNCONNECTED(47 downto 22),
      P(21) => mul_ln1354_1_reg_1287_reg_n_84,
      P(20) => mul_ln1354_1_reg_1287_reg_n_85,
      P(19) => mul_ln1354_1_reg_1287_reg_n_86,
      P(18) => mul_ln1354_1_reg_1287_reg_n_87,
      P(17) => mul_ln1354_1_reg_1287_reg_n_88,
      P(16) => mul_ln1354_1_reg_1287_reg_n_89,
      P(15) => mul_ln1354_1_reg_1287_reg_n_90,
      P(14) => mul_ln1354_1_reg_1287_reg_n_91,
      P(13) => mul_ln1354_1_reg_1287_reg_n_92,
      P(12) => mul_ln1354_1_reg_1287_reg_n_93,
      P(11) => mul_ln1354_1_reg_1287_reg_n_94,
      P(10) => mul_ln1354_1_reg_1287_reg_n_95,
      P(9) => mul_ln1354_1_reg_1287_reg_n_96,
      P(8) => mul_ln1354_1_reg_1287_reg_n_97,
      P(7) => mul_ln1354_1_reg_1287_reg_n_98,
      P(6) => mul_ln1354_1_reg_1287_reg_n_99,
      P(5) => mul_ln1354_1_reg_1287_reg_n_100,
      P(4) => mul_ln1354_1_reg_1287_reg_n_101,
      P(3) => mul_ln1354_1_reg_1287_reg_n_102,
      P(2) => mul_ln1354_1_reg_1287_reg_n_103,
      P(1) => mul_ln1354_1_reg_1287_reg_n_104,
      P(0) => mul_ln1354_1_reg_1287_reg_n_105,
      PATTERNBDETECT => NLW_mul_ln1354_1_reg_1287_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln1354_1_reg_1287_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln1354_1_reg_1287_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln1354_1_reg_1287_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln1354_1_reg_1287_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln1354_1_reg_1287_reg_i_2_n_0,
      CO(3 downto 1) => NLW_mul_ln1354_1_reg_1287_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => mul_ln1354_fu_524_p2(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_mul_ln1354_1_reg_1287_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
mul_ln1354_1_reg_1287_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_6_n_0,
      I1 => mul_ln1354_1_reg_1287_reg_i_34_n_0,
      I2 => fold_input_ch_V_read_reg_1241(2),
      I3 => input_w_V_read_reg_1249(8),
      I4 => fold_input_ch_V_read_reg_1241(3),
      I5 => input_w_V_read_reg_1249(7),
      O => mul_ln1354_1_reg_1287_reg_i_10_n_0
    );
mul_ln1354_1_reg_1287_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_7_n_0,
      I1 => input_w_V_read_reg_1249(8),
      I2 => fold_input_ch_V_read_reg_1241(1),
      I3 => mul_ln1354_1_reg_1287_reg_i_28_n_0,
      I4 => mul_ln1354_1_reg_1287_reg_i_29_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_11_n_0
    );
mul_ln1354_1_reg_1287_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_8_n_0,
      I1 => input_w_V_read_reg_1249(8),
      I2 => fold_input_ch_V_read_reg_1241(0),
      I3 => mul_ln1354_1_reg_1287_reg_i_31_n_0,
      I4 => mul_ln1354_1_reg_1287_reg_i_30_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_12_n_0
    );
mul_ln1354_1_reg_1287_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => input_w_V_read_reg_1249(6),
      I1 => fold_input_ch_V_read_reg_1241(0),
      I2 => mul_ln1354_1_reg_1287_reg_i_35_n_0,
      I3 => mul_ln1354_1_reg_1287_reg_i_36_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_13_n_0
    );
mul_ln1354_1_reg_1287_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => input_w_V_read_reg_1249(5),
      I1 => fold_input_ch_V_read_reg_1241(0),
      I2 => mul_ln1354_1_reg_1287_reg_i_37_n_0,
      I3 => mul_ln1354_1_reg_1287_reg_i_38_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_14_n_0
    );
mul_ln1354_1_reg_1287_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA000002000000"
    )
        port map (
      I0 => input_w_V_read_reg_1249(4),
      I1 => mul_ln1354_1_reg_1287_reg_i_39_n_0,
      I2 => mul_ln1354_1_reg_1287_reg_i_40_n_0,
      I3 => input_w_V_read_reg_1249(0),
      I4 => fold_input_ch_V_read_reg_1241(0),
      I5 => mul_ln1354_1_reg_1287_reg_i_41_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_15_n_0
    );
mul_ln1354_1_reg_1287_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FDFD02FF00FF00"
    )
        port map (
      I0 => input_w_V_read_reg_1249(0),
      I1 => mul_ln1354_1_reg_1287_reg_i_40_n_0,
      I2 => mul_ln1354_1_reg_1287_reg_i_39_n_0,
      I3 => mul_ln1354_1_reg_1287_reg_i_41_n_0,
      I4 => input_w_V_read_reg_1249(4),
      I5 => fold_input_ch_V_read_reg_1241(0),
      O => mul_ln1354_1_reg_1287_reg_i_16_n_0
    );
mul_ln1354_1_reg_1287_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_13_n_0,
      I1 => input_w_V_read_reg_1249(7),
      I2 => fold_input_ch_V_read_reg_1241(0),
      I3 => mul_ln1354_1_reg_1287_reg_i_33_n_0,
      I4 => mul_ln1354_1_reg_1287_reg_i_32_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_17_n_0
    );
mul_ln1354_1_reg_1287_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_14_n_0,
      I1 => input_w_V_read_reg_1249(6),
      I2 => fold_input_ch_V_read_reg_1241(0),
      I3 => mul_ln1354_1_reg_1287_reg_i_36_n_0,
      I4 => mul_ln1354_1_reg_1287_reg_i_35_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_18_n_0
    );
mul_ln1354_1_reg_1287_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_15_n_0,
      I1 => input_w_V_read_reg_1249(5),
      I2 => fold_input_ch_V_read_reg_1241(0),
      I3 => mul_ln1354_1_reg_1287_reg_i_38_n_0,
      I4 => mul_ln1354_1_reg_1287_reg_i_37_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_19_n_0
    );
mul_ln1354_1_reg_1287_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln1354_1_reg_1287_reg_i_3_n_0,
      CO(3) => mul_ln1354_1_reg_1287_reg_i_2_n_0,
      CO(2) => mul_ln1354_1_reg_1287_reg_i_2_n_1,
      CO(1) => mul_ln1354_1_reg_1287_reg_i_2_n_2,
      CO(0) => mul_ln1354_1_reg_1287_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => mul_ln1354_1_reg_1287_reg_i_5_n_0,
      DI(2) => mul_ln1354_1_reg_1287_reg_i_6_n_0,
      DI(1) => mul_ln1354_1_reg_1287_reg_i_7_n_0,
      DI(0) => mul_ln1354_1_reg_1287_reg_i_8_n_0,
      O(3 downto 0) => mul_ln1354_fu_524_p2(11 downto 8),
      S(3) => mul_ln1354_1_reg_1287_reg_i_9_n_0,
      S(2) => mul_ln1354_1_reg_1287_reg_i_10_n_0,
      S(1) => mul_ln1354_1_reg_1287_reg_i_11_n_0,
      S(0) => mul_ln1354_1_reg_1287_reg_i_12_n_0
    );
mul_ln1354_1_reg_1287_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA556A6A6A"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_16_n_0,
      I1 => input_w_V_read_reg_1249(0),
      I2 => fold_input_ch_V_read_reg_1241(3),
      I3 => input_w_V_read_reg_1249(2),
      I4 => fold_input_ch_V_read_reg_1241(1),
      I5 => mul_ln1354_1_reg_1287_reg_i_40_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_20_n_0
    );
mul_ln1354_1_reg_1287_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(2),
      I1 => fold_input_ch_V_read_reg_1241(1),
      I2 => input_w_V_read_reg_1249(0),
      I3 => fold_input_ch_V_read_reg_1241(3),
      I4 => fold_input_ch_V_read_reg_1241(2),
      I5 => input_w_V_read_reg_1249(1),
      O => mul_ln1354_1_reg_1287_reg_i_21_n_0
    );
mul_ln1354_1_reg_1287_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(1),
      I1 => input_w_V_read_reg_1249(1),
      I2 => fold_input_ch_V_read_reg_1241(2),
      I3 => input_w_V_read_reg_1249(0),
      O => mul_ln1354_1_reg_1287_reg_i_22_n_0
    );
mul_ln1354_1_reg_1287_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_w_V_read_reg_1249(1),
      I1 => fold_input_ch_V_read_reg_1241(0),
      O => mul_ln1354_1_reg_1287_reg_i_23_n_0
    );
mul_ln1354_1_reg_1287_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5955A6AAA6AAA6AA"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_21_n_0,
      I1 => input_w_V_read_reg_1249(0),
      I2 => mul_ln1354_1_reg_1287_reg_i_40_n_0,
      I3 => fold_input_ch_V_read_reg_1241(1),
      I4 => input_w_V_read_reg_1249(3),
      I5 => fold_input_ch_V_read_reg_1241(0),
      O => mul_ln1354_1_reg_1287_reg_i_24_n_0
    );
mul_ln1354_1_reg_1287_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(0),
      I1 => fold_input_ch_V_read_reg_1241(2),
      I2 => input_w_V_read_reg_1249(1),
      I3 => fold_input_ch_V_read_reg_1241(1),
      I4 => fold_input_ch_V_read_reg_1241(0),
      I5 => input_w_V_read_reg_1249(2),
      O => mul_ln1354_1_reg_1287_reg_i_25_n_0
    );
mul_ln1354_1_reg_1287_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(0),
      I1 => input_w_V_read_reg_1249(1),
      I2 => fold_input_ch_V_read_reg_1241(1),
      I3 => input_w_V_read_reg_1249(0),
      O => mul_ln1354_1_reg_1287_reg_i_26_n_0
    );
mul_ln1354_1_reg_1287_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_w_V_read_reg_1249(0),
      I1 => fold_input_ch_V_read_reg_1241(0),
      O => mul_ln1354_1_reg_1287_reg_i_27_n_0
    );
mul_ln1354_1_reg_1287_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(3),
      I1 => input_w_V_read_reg_1249(6),
      I2 => fold_input_ch_V_read_reg_1241(2),
      I3 => input_w_V_read_reg_1249(7),
      O => mul_ln1354_1_reg_1287_reg_i_28_n_0
    );
mul_ln1354_1_reg_1287_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(2),
      I1 => input_w_V_read_reg_1249(6),
      I2 => input_w_V_read_reg_1249(5),
      I3 => fold_input_ch_V_read_reg_1241(3),
      I4 => input_w_V_read_reg_1249(7),
      I5 => fold_input_ch_V_read_reg_1241(1),
      O => mul_ln1354_1_reg_1287_reg_i_29_n_0
    );
mul_ln1354_1_reg_1287_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => mul_ln1354_1_reg_1287_reg_i_4_n_0,
      CO(3) => mul_ln1354_1_reg_1287_reg_i_3_n_0,
      CO(2) => mul_ln1354_1_reg_1287_reg_i_3_n_1,
      CO(1) => mul_ln1354_1_reg_1287_reg_i_3_n_2,
      CO(0) => mul_ln1354_1_reg_1287_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => mul_ln1354_1_reg_1287_reg_i_13_n_0,
      DI(2) => mul_ln1354_1_reg_1287_reg_i_14_n_0,
      DI(1) => mul_ln1354_1_reg_1287_reg_i_15_n_0,
      DI(0) => mul_ln1354_1_reg_1287_reg_i_16_n_0,
      O(3 downto 0) => mul_ln1354_fu_524_p2(7 downto 4),
      S(3) => mul_ln1354_1_reg_1287_reg_i_17_n_0,
      S(2) => mul_ln1354_1_reg_1287_reg_i_18_n_0,
      S(1) => mul_ln1354_1_reg_1287_reg_i_19_n_0,
      S(0) => mul_ln1354_1_reg_1287_reg_i_20_n_0
    );
mul_ln1354_1_reg_1287_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => fold_input_ch_V_read_reg_1241(1),
      I2 => input_w_V_read_reg_1249(6),
      I3 => fold_input_ch_V_read_reg_1241(2),
      I4 => fold_input_ch_V_read_reg_1241(3),
      I5 => input_w_V_read_reg_1249(5),
      O => mul_ln1354_1_reg_1287_reg_i_30_n_0
    );
mul_ln1354_1_reg_1287_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(2),
      I1 => input_w_V_read_reg_1249(5),
      I2 => input_w_V_read_reg_1249(6),
      I3 => fold_input_ch_V_read_reg_1241(1),
      I4 => input_w_V_read_reg_1249(4),
      I5 => fold_input_ch_V_read_reg_1241(3),
      O => mul_ln1354_1_reg_1287_reg_i_31_n_0
    );
mul_ln1354_1_reg_1287_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(4),
      I1 => fold_input_ch_V_read_reg_1241(3),
      I2 => input_w_V_read_reg_1249(5),
      I3 => fold_input_ch_V_read_reg_1241(2),
      I4 => fold_input_ch_V_read_reg_1241(1),
      I5 => input_w_V_read_reg_1249(6),
      O => mul_ln1354_1_reg_1287_reg_i_32_n_0
    );
mul_ln1354_1_reg_1287_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => input_w_V_read_reg_1249(4),
      I1 => fold_input_ch_V_read_reg_1241(2),
      I2 => fold_input_ch_V_read_reg_1241(1),
      I3 => input_w_V_read_reg_1249(5),
      I4 => fold_input_ch_V_read_reg_1241(3),
      I5 => input_w_V_read_reg_1249(3),
      O => mul_ln1354_1_reg_1287_reg_i_33_n_0
    );
mul_ln1354_1_reg_1287_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880808088000000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(2),
      I1 => input_w_V_read_reg_1249(7),
      I2 => input_w_V_read_reg_1249(6),
      I3 => fold_input_ch_V_read_reg_1241(1),
      I4 => input_w_V_read_reg_1249(8),
      I5 => fold_input_ch_V_read_reg_1241(3),
      O => mul_ln1354_1_reg_1287_reg_i_34_n_0
    );
mul_ln1354_1_reg_1287_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(5),
      I1 => fold_input_ch_V_read_reg_1241(1),
      I2 => input_w_V_read_reg_1249(3),
      I3 => fold_input_ch_V_read_reg_1241(3),
      I4 => fold_input_ch_V_read_reg_1241(2),
      I5 => input_w_V_read_reg_1249(4),
      O => mul_ln1354_1_reg_1287_reg_i_35_n_0
    );
mul_ln1354_1_reg_1287_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(2),
      I1 => input_w_V_read_reg_1249(3),
      I2 => input_w_V_read_reg_1249(2),
      I3 => fold_input_ch_V_read_reg_1241(3),
      I4 => input_w_V_read_reg_1249(4),
      I5 => fold_input_ch_V_read_reg_1241(1),
      O => mul_ln1354_1_reg_1287_reg_i_36_n_0
    );
mul_ln1354_1_reg_1287_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(4),
      I1 => fold_input_ch_V_read_reg_1241(1),
      I2 => input_w_V_read_reg_1249(3),
      I3 => fold_input_ch_V_read_reg_1241(2),
      I4 => fold_input_ch_V_read_reg_1241(3),
      I5 => input_w_V_read_reg_1249(2),
      O => mul_ln1354_1_reg_1287_reg_i_37_n_0
    );
mul_ln1354_1_reg_1287_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(2),
      I1 => input_w_V_read_reg_1249(2),
      I2 => input_w_V_read_reg_1249(3),
      I3 => fold_input_ch_V_read_reg_1241(1),
      I4 => input_w_V_read_reg_1249(1),
      I5 => fold_input_ch_V_read_reg_1241(3),
      O => mul_ln1354_1_reg_1287_reg_i_38_n_0
    );
mul_ln1354_1_reg_1287_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => input_w_V_read_reg_1249(3),
      I1 => fold_input_ch_V_read_reg_1241(1),
      O => mul_ln1354_1_reg_1287_reg_i_39_n_0
    );
mul_ln1354_1_reg_1287_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mul_ln1354_1_reg_1287_reg_i_4_n_0,
      CO(2) => mul_ln1354_1_reg_1287_reg_i_4_n_1,
      CO(1) => mul_ln1354_1_reg_1287_reg_i_4_n_2,
      CO(0) => mul_ln1354_1_reg_1287_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => mul_ln1354_1_reg_1287_reg_i_21_n_0,
      DI(2) => mul_ln1354_1_reg_1287_reg_i_22_n_0,
      DI(1) => mul_ln1354_1_reg_1287_reg_i_23_n_0,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1354_fu_524_p2(3 downto 0),
      S(3) => mul_ln1354_1_reg_1287_reg_i_24_n_0,
      S(2) => mul_ln1354_1_reg_1287_reg_i_25_n_0,
      S(1) => mul_ln1354_1_reg_1287_reg_i_26_n_0,
      S(0) => mul_ln1354_1_reg_1287_reg_i_27_n_0
    );
mul_ln1354_1_reg_1287_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => input_w_V_read_reg_1249(1),
      I1 => fold_input_ch_V_read_reg_1241(2),
      O => mul_ln1354_1_reg_1287_reg_i_40_n_0
    );
mul_ln1354_1_reg_1287_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => input_w_V_read_reg_1249(1),
      I1 => fold_input_ch_V_read_reg_1241(3),
      I2 => input_w_V_read_reg_1249(2),
      I3 => fold_input_ch_V_read_reg_1241(2),
      I4 => fold_input_ch_V_read_reg_1241(1),
      I5 => input_w_V_read_reg_1249(3),
      O => mul_ln1354_1_reg_1287_reg_i_41_n_0
    );
mul_ln1354_1_reg_1287_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0808080008000"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => fold_input_ch_V_read_reg_1241(3),
      I2 => fold_input_ch_V_read_reg_1241(2),
      I3 => input_w_V_read_reg_1249(6),
      I4 => fold_input_ch_V_read_reg_1241(1),
      I5 => input_w_V_read_reg_1249(8),
      O => mul_ln1354_1_reg_1287_reg_i_5_n_0
    );
mul_ln1354_1_reg_1287_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => mul_ln1354_1_reg_1287_reg_i_28_n_0,
      I1 => input_w_V_read_reg_1249(8),
      I2 => fold_input_ch_V_read_reg_1241(1),
      I3 => mul_ln1354_1_reg_1287_reg_i_29_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_6_n_0
    );
mul_ln1354_1_reg_1287_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => input_w_V_read_reg_1249(8),
      I1 => fold_input_ch_V_read_reg_1241(0),
      I2 => mul_ln1354_1_reg_1287_reg_i_30_n_0,
      I3 => mul_ln1354_1_reg_1287_reg_i_31_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_7_n_0
    );
mul_ln1354_1_reg_1287_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => input_w_V_read_reg_1249(7),
      I1 => fold_input_ch_V_read_reg_1241(0),
      I2 => mul_ln1354_1_reg_1287_reg_i_32_n_0,
      I3 => mul_ln1354_1_reg_1287_reg_i_33_n_0,
      O => mul_ln1354_1_reg_1287_reg_i_8_n_0
    );
mul_ln1354_1_reg_1287_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FA000C0000000"
    )
        port map (
      I0 => fold_input_ch_V_read_reg_1241(1),
      I1 => input_w_V_read_reg_1249(6),
      I2 => fold_input_ch_V_read_reg_1241(2),
      I3 => input_w_V_read_reg_1249(7),
      I4 => fold_input_ch_V_read_reg_1241(3),
      I5 => input_w_V_read_reg_1249(8),
      O => mul_ln1354_1_reg_1287_reg_i_9_n_0
    );
\mul_ln1354_reg_1269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(0),
      Q => mul_ln1354_reg_1269(0),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(10),
      Q => mul_ln1354_reg_1269(10),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(11),
      Q => mul_ln1354_reg_1269(11),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(12),
      Q => mul_ln1354_reg_1269(12),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(1),
      Q => mul_ln1354_reg_1269(1),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(2),
      Q => mul_ln1354_reg_1269(2),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(3),
      Q => mul_ln1354_reg_1269(3),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(4),
      Q => mul_ln1354_reg_1269(4),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(5),
      Q => mul_ln1354_reg_1269(5),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(6),
      Q => mul_ln1354_reg_1269(6),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(7),
      Q => mul_ln1354_reg_1269(7),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(8),
      Q => mul_ln1354_reg_1269(8),
      R => '0'
    );
\mul_ln1354_reg_1269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => mul_ln1354_fu_524_p2(9),
      Q => mul_ln1354_reg_1269(9),
      R => '0'
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(0),
      I1 => outStream_V_data_1_payload_A(0),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(10),
      I1 => outStream_V_data_1_payload_A(10),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(11),
      I1 => outStream_V_data_1_payload_A(11),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(12),
      I1 => outStream_V_data_1_payload_A(12),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(13),
      I1 => outStream_V_data_1_payload_A(13),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(14),
      I1 => outStream_V_data_1_payload_A(14),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(15),
      I1 => outStream_V_data_1_payload_A(15),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(16),
      I1 => outStream_V_data_1_payload_A(16),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(17),
      I1 => outStream_V_data_1_payload_A(17),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(18),
      I1 => outStream_V_data_1_payload_A(18),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(19),
      I1 => outStream_V_data_1_payload_A(19),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(1),
      I1 => outStream_V_data_1_payload_A(1),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(20),
      I1 => outStream_V_data_1_payload_A(20),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(21),
      I1 => outStream_V_data_1_payload_A(21),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(22),
      I1 => outStream_V_data_1_payload_A(22),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(23),
      I1 => outStream_V_data_1_payload_A(23),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(24),
      I1 => outStream_V_data_1_payload_A(24),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(25),
      I1 => outStream_V_data_1_payload_A(25),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(26),
      I1 => outStream_V_data_1_payload_A(26),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(27),
      I1 => outStream_V_data_1_payload_A(27),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(28),
      I1 => outStream_V_data_1_payload_A(28),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(29),
      I1 => outStream_V_data_1_payload_A(29),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(2),
      I1 => outStream_V_data_1_payload_A(2),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(30),
      I1 => outStream_V_data_1_payload_A(30),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(31),
      I1 => outStream_V_data_1_payload_A(31),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(32),
      I1 => outStream_V_data_1_payload_A(32),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(32)
    );
\outStream_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(33),
      I1 => outStream_V_data_1_payload_A(33),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(33)
    );
\outStream_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(34),
      I1 => outStream_V_data_1_payload_A(34),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(34)
    );
\outStream_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(35),
      I1 => outStream_V_data_1_payload_A(35),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(35)
    );
\outStream_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(36),
      I1 => outStream_V_data_1_payload_A(36),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(36)
    );
\outStream_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(37),
      I1 => outStream_V_data_1_payload_A(37),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(37)
    );
\outStream_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(38),
      I1 => outStream_V_data_1_payload_A(38),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(38)
    );
\outStream_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(39),
      I1 => outStream_V_data_1_payload_A(39),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(39)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(3),
      I1 => outStream_V_data_1_payload_A(3),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(40),
      I1 => outStream_V_data_1_payload_A(40),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(40)
    );
\outStream_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(41),
      I1 => outStream_V_data_1_payload_A(41),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(41)
    );
\outStream_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(42),
      I1 => outStream_V_data_1_payload_A(42),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(42)
    );
\outStream_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(43),
      I1 => outStream_V_data_1_payload_A(43),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(43)
    );
\outStream_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(44),
      I1 => outStream_V_data_1_payload_A(44),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(44)
    );
\outStream_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(45),
      I1 => outStream_V_data_1_payload_A(45),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(45)
    );
\outStream_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(46),
      I1 => outStream_V_data_1_payload_A(46),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(46)
    );
\outStream_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(47),
      I1 => outStream_V_data_1_payload_A(47),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(47)
    );
\outStream_TDATA[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(48),
      I1 => outStream_V_data_1_payload_A(48),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(48)
    );
\outStream_TDATA[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(49),
      I1 => outStream_V_data_1_payload_A(49),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(49)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(4),
      I1 => outStream_V_data_1_payload_A(4),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(50),
      I1 => outStream_V_data_1_payload_A(50),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(50)
    );
\outStream_TDATA[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(51),
      I1 => outStream_V_data_1_payload_A(51),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(51)
    );
\outStream_TDATA[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(52),
      I1 => outStream_V_data_1_payload_A(52),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(52)
    );
\outStream_TDATA[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(53),
      I1 => outStream_V_data_1_payload_A(53),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(53)
    );
\outStream_TDATA[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(54),
      I1 => outStream_V_data_1_payload_A(54),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(54)
    );
\outStream_TDATA[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(55),
      I1 => outStream_V_data_1_payload_A(55),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(55)
    );
\outStream_TDATA[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(56),
      I1 => outStream_V_data_1_payload_A(56),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(56)
    );
\outStream_TDATA[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(57),
      I1 => outStream_V_data_1_payload_A(57),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(57)
    );
\outStream_TDATA[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(58),
      I1 => outStream_V_data_1_payload_A(58),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(58)
    );
\outStream_TDATA[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(59),
      I1 => outStream_V_data_1_payload_A(59),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(59)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(5),
      I1 => outStream_V_data_1_payload_A(5),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(60),
      I1 => outStream_V_data_1_payload_A(60),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(60)
    );
\outStream_TDATA[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(61),
      I1 => outStream_V_data_1_payload_A(61),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(61)
    );
\outStream_TDATA[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(62),
      I1 => outStream_V_data_1_payload_A(62),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(62)
    );
\outStream_TDATA[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(63),
      I1 => outStream_V_data_1_payload_A(63),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(63)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(6),
      I1 => outStream_V_data_1_payload_A(6),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(7),
      I1 => outStream_V_data_1_payload_A(7),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(8),
      I1 => outStream_V_data_1_payload_A(8),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_1_payload_B(9),
      I1 => outStream_V_data_1_payload_A(9),
      I2 => outStream_V_data_1_sel,
      O => outStream_TDATA(9)
    );
\outStream_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(0),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(0),
      O => outStream_TDEST(0)
    );
\outStream_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(1),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(1),
      O => outStream_TDEST(1)
    );
\outStream_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(2),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(2),
      O => outStream_TDEST(2)
    );
\outStream_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(3),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(3),
      O => outStream_TDEST(3)
    );
\outStream_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(4),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(4),
      O => outStream_TDEST(4)
    );
\outStream_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_dest_V_1_payload_B(5),
      I1 => outStream_V_dest_V_1_sel,
      I2 => outStream_V_dest_V_1_payload_A(5),
      O => outStream_TDEST(5)
    );
\outStream_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_id_V_1_payload_B(0),
      I1 => outStream_V_id_V_1_sel,
      I2 => outStream_V_id_V_1_payload_A(0),
      O => outStream_TID(0)
    );
\outStream_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_id_V_1_payload_B(1),
      I1 => outStream_V_id_V_1_sel,
      I2 => outStream_V_id_V_1_payload_A(1),
      O => outStream_TID(1)
    );
\outStream_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_id_V_1_payload_B(2),
      I1 => outStream_V_id_V_1_sel,
      I2 => outStream_V_id_V_1_payload_A(2),
      O => outStream_TID(2)
    );
\outStream_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_id_V_1_payload_B(3),
      I1 => outStream_V_id_V_1_sel,
      I2 => outStream_V_id_V_1_payload_A(3),
      O => outStream_TID(3)
    );
\outStream_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_id_V_1_payload_B(4),
      I1 => outStream_V_id_V_1_sel,
      I2 => outStream_V_id_V_1_payload_A(4),
      O => outStream_TID(4)
    );
\outStream_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(0),
      I1 => outStream_V_keep_V_1_payload_A(0),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(0)
    );
\outStream_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(1),
      I1 => outStream_V_keep_V_1_payload_A(1),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(1)
    );
\outStream_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(2),
      I1 => outStream_V_keep_V_1_payload_A(2),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(2)
    );
\outStream_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(3),
      I1 => outStream_V_keep_V_1_payload_A(3),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(3)
    );
\outStream_TKEEP[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(4),
      I1 => outStream_V_keep_V_1_payload_A(4),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(4)
    );
\outStream_TKEEP[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(5),
      I1 => outStream_V_keep_V_1_payload_A(5),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(5)
    );
\outStream_TKEEP[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(6),
      I1 => outStream_V_keep_V_1_payload_A(6),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(6)
    );
\outStream_TKEEP[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_keep_V_1_payload_B(7),
      I1 => outStream_V_keep_V_1_payload_A(7),
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_TKEEP(7)
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_last_V_1_payload_B,
      I1 => outStream_V_last_V_1_sel,
      I2 => outStream_V_last_V_1_payload_A,
      O => outStream_TLAST(0)
    );
\outStream_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(0),
      I1 => outStream_V_strb_V_1_payload_A(0),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(0)
    );
\outStream_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(1),
      I1 => outStream_V_strb_V_1_payload_A(1),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(1)
    );
\outStream_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(2),
      I1 => outStream_V_strb_V_1_payload_A(2),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(2)
    );
\outStream_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(3),
      I1 => outStream_V_strb_V_1_payload_A(3),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(3)
    );
\outStream_TSTRB[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(4),
      I1 => outStream_V_strb_V_1_payload_A(4),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(4)
    );
\outStream_TSTRB[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(5),
      I1 => outStream_V_strb_V_1_payload_A(5),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(5)
    );
\outStream_TSTRB[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(6),
      I1 => outStream_V_strb_V_1_payload_A(6),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(6)
    );
\outStream_TSTRB[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_strb_V_1_payload_B(7),
      I1 => outStream_V_strb_V_1_payload_A(7),
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_TSTRB(7)
    );
\outStream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_user_V_1_payload_B(0),
      I1 => outStream_V_user_V_1_sel,
      I2 => outStream_V_user_V_1_payload_A(0),
      O => outStream_TUSER(0)
    );
\outStream_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_user_V_1_payload_B(1),
      I1 => outStream_V_user_V_1_sel,
      I2 => outStream_V_user_V_1_payload_A(1),
      O => outStream_TUSER(1)
    );
\outStream_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \outStream_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_1_ack_in,
      I2 => outStream_V_data_1_sel_wr,
      O => outStream_V_data_1_load_A
    );
\outStream_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(0),
      Q => outStream_V_data_1_payload_A(0),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(10),
      Q => outStream_V_data_1_payload_A(10),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(11),
      Q => outStream_V_data_1_payload_A(11),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(12),
      Q => outStream_V_data_1_payload_A(12),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(13),
      Q => outStream_V_data_1_payload_A(13),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(14),
      Q => outStream_V_data_1_payload_A(14),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(15),
      Q => outStream_V_data_1_payload_A(15),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(0),
      Q => outStream_V_data_1_payload_A(16),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(1),
      Q => outStream_V_data_1_payload_A(17),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(2),
      Q => outStream_V_data_1_payload_A(18),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(3),
      Q => outStream_V_data_1_payload_A(19),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(1),
      Q => outStream_V_data_1_payload_A(1),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(4),
      Q => outStream_V_data_1_payload_A(20),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(5),
      Q => outStream_V_data_1_payload_A(21),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(6),
      Q => outStream_V_data_1_payload_A(22),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(7),
      Q => outStream_V_data_1_payload_A(23),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(8),
      Q => outStream_V_data_1_payload_A(24),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(9),
      Q => outStream_V_data_1_payload_A(25),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(10),
      Q => outStream_V_data_1_payload_A(26),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(11),
      Q => outStream_V_data_1_payload_A(27),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(12),
      Q => outStream_V_data_1_payload_A(28),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(13),
      Q => outStream_V_data_1_payload_A(29),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(2),
      Q => outStream_V_data_1_payload_A(2),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(14),
      Q => outStream_V_data_1_payload_A(30),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_412_ap_return(15),
      Q => outStream_V_data_1_payload_A(31),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(0),
      Q => outStream_V_data_1_payload_A(32),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(1),
      Q => outStream_V_data_1_payload_A(33),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(2),
      Q => outStream_V_data_1_payload_A(34),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(3),
      Q => outStream_V_data_1_payload_A(35),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(4),
      Q => outStream_V_data_1_payload_A(36),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(5),
      Q => outStream_V_data_1_payload_A(37),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(6),
      Q => outStream_V_data_1_payload_A(38),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(7),
      Q => outStream_V_data_1_payload_A(39),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(3),
      Q => outStream_V_data_1_payload_A(3),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(8),
      Q => outStream_V_data_1_payload_A(40),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(9),
      Q => outStream_V_data_1_payload_A(41),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(10),
      Q => outStream_V_data_1_payload_A(42),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(11),
      Q => outStream_V_data_1_payload_A(43),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(12),
      Q => outStream_V_data_1_payload_A(44),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(13),
      Q => outStream_V_data_1_payload_A(45),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(14),
      Q => outStream_V_data_1_payload_A(46),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_421_ap_return(15),
      Q => outStream_V_data_1_payload_A(47),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(0),
      Q => outStream_V_data_1_payload_A(48),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(1),
      Q => outStream_V_data_1_payload_A(49),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(4),
      Q => outStream_V_data_1_payload_A(4),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(2),
      Q => outStream_V_data_1_payload_A(50),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(3),
      Q => outStream_V_data_1_payload_A(51),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(4),
      Q => outStream_V_data_1_payload_A(52),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(5),
      Q => outStream_V_data_1_payload_A(53),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(6),
      Q => outStream_V_data_1_payload_A(54),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(7),
      Q => outStream_V_data_1_payload_A(55),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(8),
      Q => outStream_V_data_1_payload_A(56),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(9),
      Q => outStream_V_data_1_payload_A(57),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(10),
      Q => outStream_V_data_1_payload_A(58),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(11),
      Q => outStream_V_data_1_payload_A(59),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(5),
      Q => outStream_V_data_1_payload_A(5),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(12),
      Q => outStream_V_data_1_payload_A(60),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(13),
      Q => outStream_V_data_1_payload_A(61),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(14),
      Q => outStream_V_data_1_payload_A(62),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_430_ap_return(15),
      Q => outStream_V_data_1_payload_A(63),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(6),
      Q => outStream_V_data_1_payload_A(6),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(7),
      Q => outStream_V_data_1_payload_A(7),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(8),
      Q => outStream_V_data_1_payload_A(8),
      R => '0'
    );
\outStream_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_A,
      D => grp_post_process_unit_fu_403_ap_return(9),
      Q => outStream_V_data_1_payload_A(9),
      R => '0'
    );
\outStream_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \outStream_V_data_1_state_reg_n_0_[0]\,
      I1 => outStream_V_data_1_ack_in,
      I2 => outStream_V_data_1_sel_wr,
      O => outStream_V_data_1_load_B
    );
\outStream_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(0),
      Q => outStream_V_data_1_payload_B(0),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(10),
      Q => outStream_V_data_1_payload_B(10),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(11),
      Q => outStream_V_data_1_payload_B(11),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(12),
      Q => outStream_V_data_1_payload_B(12),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(13),
      Q => outStream_V_data_1_payload_B(13),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(14),
      Q => outStream_V_data_1_payload_B(14),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(15),
      Q => outStream_V_data_1_payload_B(15),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(0),
      Q => outStream_V_data_1_payload_B(16),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(1),
      Q => outStream_V_data_1_payload_B(17),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(2),
      Q => outStream_V_data_1_payload_B(18),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(3),
      Q => outStream_V_data_1_payload_B(19),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(1),
      Q => outStream_V_data_1_payload_B(1),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(4),
      Q => outStream_V_data_1_payload_B(20),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(5),
      Q => outStream_V_data_1_payload_B(21),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(6),
      Q => outStream_V_data_1_payload_B(22),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(7),
      Q => outStream_V_data_1_payload_B(23),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(8),
      Q => outStream_V_data_1_payload_B(24),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(9),
      Q => outStream_V_data_1_payload_B(25),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(10),
      Q => outStream_V_data_1_payload_B(26),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(11),
      Q => outStream_V_data_1_payload_B(27),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(12),
      Q => outStream_V_data_1_payload_B(28),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(13),
      Q => outStream_V_data_1_payload_B(29),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(2),
      Q => outStream_V_data_1_payload_B(2),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(14),
      Q => outStream_V_data_1_payload_B(30),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_412_ap_return(15),
      Q => outStream_V_data_1_payload_B(31),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(0),
      Q => outStream_V_data_1_payload_B(32),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(1),
      Q => outStream_V_data_1_payload_B(33),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(2),
      Q => outStream_V_data_1_payload_B(34),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(3),
      Q => outStream_V_data_1_payload_B(35),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(4),
      Q => outStream_V_data_1_payload_B(36),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(5),
      Q => outStream_V_data_1_payload_B(37),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(6),
      Q => outStream_V_data_1_payload_B(38),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(7),
      Q => outStream_V_data_1_payload_B(39),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(3),
      Q => outStream_V_data_1_payload_B(3),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(8),
      Q => outStream_V_data_1_payload_B(40),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(9),
      Q => outStream_V_data_1_payload_B(41),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(10),
      Q => outStream_V_data_1_payload_B(42),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(11),
      Q => outStream_V_data_1_payload_B(43),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(12),
      Q => outStream_V_data_1_payload_B(44),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(13),
      Q => outStream_V_data_1_payload_B(45),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(14),
      Q => outStream_V_data_1_payload_B(46),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_421_ap_return(15),
      Q => outStream_V_data_1_payload_B(47),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(0),
      Q => outStream_V_data_1_payload_B(48),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(1),
      Q => outStream_V_data_1_payload_B(49),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(4),
      Q => outStream_V_data_1_payload_B(4),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(2),
      Q => outStream_V_data_1_payload_B(50),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(3),
      Q => outStream_V_data_1_payload_B(51),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(4),
      Q => outStream_V_data_1_payload_B(52),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(5),
      Q => outStream_V_data_1_payload_B(53),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(6),
      Q => outStream_V_data_1_payload_B(54),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(7),
      Q => outStream_V_data_1_payload_B(55),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(8),
      Q => outStream_V_data_1_payload_B(56),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(9),
      Q => outStream_V_data_1_payload_B(57),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(10),
      Q => outStream_V_data_1_payload_B(58),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(11),
      Q => outStream_V_data_1_payload_B(59),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(5),
      Q => outStream_V_data_1_payload_B(5),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(12),
      Q => outStream_V_data_1_payload_B(60),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(13),
      Q => outStream_V_data_1_payload_B(61),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(14),
      Q => outStream_V_data_1_payload_B(62),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_430_ap_return(15),
      Q => outStream_V_data_1_payload_B(63),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(6),
      Q => outStream_V_data_1_payload_B(6),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(7),
      Q => outStream_V_data_1_payload_B(7),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(8),
      Q => outStream_V_data_1_payload_B(8),
      R => '0'
    );
\outStream_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_1_load_B,
      D => grp_post_process_unit_fu_403_ap_return(9),
      Q => outStream_V_data_1_payload_B(9),
      R => '0'
    );
outStream_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_data_1_state_reg_n_0_[0]\,
      I2 => outStream_V_data_1_sel,
      O => outStream_V_data_1_sel_rd_i_1_n_0
    );
outStream_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_1_sel_rd_i_1_n_0,
      Q => outStream_V_data_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_data_1_ack_in,
      I1 => p_172_in,
      I2 => outStream_V_data_1_sel_wr,
      O => outStream_V_data_1_sel_wr_i_1_n_0
    );
outStream_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_1_sel_wr_i_1_n_0,
      Q => outStream_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_data_1_ack_in,
      I3 => \outStream_V_data_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \outStream_V_data_1_state[0]_i_1_n_0\
    );
\outStream_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_data_1_ack_in,
      I3 => \outStream_V_data_1_state_reg_n_0_[0]\,
      O => \outStream_V_data_1_state[1]_i_1_n_0\
    );
\outStream_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_1_state[0]_i_1_n_0\,
      Q => \outStream_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\outStream_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_1_state[1]_i_1_n_0\,
      Q => outStream_V_data_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^outstream_tvalid\,
      I1 => outStream_V_dest_V_1_state(1),
      I2 => outStream_V_dest_V_1_sel_wr,
      O => outStream_V_dest_V_1_load_A
    );
\outStream_V_dest_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(0),
      Q => outStream_V_dest_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_dest_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(1),
      Q => outStream_V_dest_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_dest_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(2),
      Q => outStream_V_dest_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_dest_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(3),
      Q => outStream_V_dest_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_dest_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(4),
      Q => outStream_V_dest_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_dest_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_A,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(5),
      Q => outStream_V_dest_V_1_payload_A(5),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^outstream_tvalid\,
      I1 => outStream_V_dest_V_1_state(1),
      I2 => outStream_V_dest_V_1_sel_wr,
      O => outStream_V_dest_V_1_load_B
    );
\outStream_V_dest_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(0),
      Q => outStream_V_dest_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(1),
      Q => outStream_V_dest_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(2),
      Q => outStream_V_dest_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(3),
      Q => outStream_V_dest_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(4),
      Q => outStream_V_dest_V_1_payload_B(4),
      R => '0'
    );
\outStream_V_dest_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_dest_V_1_load_B,
      D => tmp_dest_V_reg_1341_pp1_iter3_reg(5),
      Q => outStream_V_dest_V_1_payload_B(5),
      R => '0'
    );
outStream_V_dest_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^outstream_tvalid\,
      I1 => outStream_TREADY,
      I2 => outStream_V_dest_V_1_sel,
      O => outStream_V_dest_V_1_sel_rd_i_1_n_0
    );
outStream_V_dest_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_dest_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_dest_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_dest_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_dest_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_dest_V_1_sel_wr,
      O => outStream_V_dest_V_1_sel_wr_i_1_n_0
    );
outStream_V_dest_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_dest_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_dest_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_dest_V_1_state(1),
      I3 => \^outstream_tvalid\,
      I4 => ap_rst_n,
      O => \outStream_V_dest_V_1_state[0]_i_1_n_0\
    );
\outStream_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln40_reg_1302_pp1_iter3_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ap_block_pp1_stage0_11001,
      O => p_172_in
    );
\outStream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_dest_V_1_state(1),
      I3 => \^outstream_tvalid\,
      O => \outStream_V_dest_V_1_state[1]_i_1_n_0\
    );
\outStream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^outstream_tvalid\,
      R => '0'
    );
\outStream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_dest_V_1_state(1),
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => outStream_V_id_V_1_state(0),
      I1 => outStream_V_id_V_1_state(1),
      I2 => outStream_V_id_V_1_sel_wr,
      O => outStream_V_id_V_1_load_A
    );
\outStream_V_id_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_A,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(0),
      Q => outStream_V_id_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_id_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_A,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(1),
      Q => outStream_V_id_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_id_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_A,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(2),
      Q => outStream_V_id_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_id_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_A,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(3),
      Q => outStream_V_id_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_id_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_A,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(4),
      Q => outStream_V_id_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_id_V_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => outStream_V_id_V_1_state(0),
      I1 => outStream_V_id_V_1_state(1),
      I2 => outStream_V_id_V_1_sel_wr,
      O => outStream_V_id_V_1_load_B
    );
\outStream_V_id_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_B,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(0),
      Q => outStream_V_id_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_id_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_B,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(1),
      Q => outStream_V_id_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_id_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_B,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(2),
      Q => outStream_V_id_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_id_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_B,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(3),
      Q => outStream_V_id_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_id_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_id_V_1_load_B,
      D => tmp_id_V_reg_1336_pp1_iter3_reg(4),
      Q => outStream_V_id_V_1_payload_B(4),
      R => '0'
    );
outStream_V_id_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_id_V_1_state(0),
      I1 => outStream_TREADY,
      I2 => outStream_V_id_V_1_sel,
      O => outStream_V_id_V_1_sel_rd_i_1_n_0
    );
outStream_V_id_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_id_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_id_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_id_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_id_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_id_V_1_sel_wr,
      O => outStream_V_id_V_1_sel_wr_i_1_n_0
    );
outStream_V_id_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_id_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_id_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_id_V_1_state(1),
      I3 => outStream_V_id_V_1_state(0),
      I4 => ap_rst_n,
      O => \outStream_V_id_V_1_state[0]_i_1_n_0\
    );
\outStream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_id_V_1_state(1),
      I3 => outStream_V_id_V_1_state(0),
      O => \outStream_V_id_V_1_state[1]_i_1_n_0\
    );
\outStream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[0]_i_1_n_0\,
      Q => outStream_V_id_V_1_state(0),
      R => '0'
    );
\outStream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_id_V_1_state(1),
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(0),
      I1 => outStream_V_keep_V_1_state(1),
      I2 => outStream_V_keep_V_1_sel_wr,
      O => outStream_V_keep_V_1_load_A
    );
\outStream_V_keep_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(0),
      Q => outStream_V_keep_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(1),
      Q => outStream_V_keep_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(2),
      Q => outStream_V_keep_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(3),
      Q => outStream_V_keep_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(4),
      Q => outStream_V_keep_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(5),
      Q => outStream_V_keep_V_1_payload_A(5),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(6),
      Q => outStream_V_keep_V_1_payload_A(6),
      R => '0'
    );
\outStream_V_keep_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_A,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(7),
      Q => outStream_V_keep_V_1_payload_A(7),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(0),
      I1 => outStream_V_keep_V_1_state(1),
      I2 => outStream_V_keep_V_1_sel_wr,
      O => outStream_V_keep_V_1_load_B
    );
\outStream_V_keep_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(0),
      Q => outStream_V_keep_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(1),
      Q => outStream_V_keep_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(2),
      Q => outStream_V_keep_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(3),
      Q => outStream_V_keep_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(4),
      Q => outStream_V_keep_V_1_payload_B(4),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(5),
      Q => outStream_V_keep_V_1_payload_B(5),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(6),
      Q => outStream_V_keep_V_1_payload_B(6),
      R => '0'
    );
\outStream_V_keep_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_keep_V_1_load_B,
      D => tmp_keep_V_reg_1321_pp1_iter3_reg(7),
      Q => outStream_V_keep_V_1_payload_B(7),
      R => '0'
    );
outStream_V_keep_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(0),
      I1 => outStream_TREADY,
      I2 => outStream_V_keep_V_1_sel,
      O => outStream_V_keep_V_1_sel_rd_i_1_n_0
    );
outStream_V_keep_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_keep_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_keep_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_keep_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_keep_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_keep_V_1_sel_wr,
      O => outStream_V_keep_V_1_sel_wr_i_1_n_0
    );
outStream_V_keep_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_keep_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_keep_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_keep_V_1_state(1),
      I3 => outStream_V_keep_V_1_state(0),
      I4 => ap_rst_n,
      O => \outStream_V_keep_V_1_state[0]_i_1_n_0\
    );
\outStream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_keep_V_1_state(1),
      I3 => outStream_V_keep_V_1_state(0),
      O => \outStream_V_keep_V_1_state[1]_i_1_n_0\
    );
\outStream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[0]_i_1_n_0\,
      Q => outStream_V_keep_V_1_state(0),
      R => '0'
    );
\outStream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_keep_V_1_state(1),
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_reg_1386_pp1_iter3_reg,
      I1 => outStream_V_last_V_1_state(0),
      I2 => outStream_V_last_V_1_state(1),
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_A,
      O => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_A,
      R => '0'
    );
\outStream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_last_V_reg_1386_pp1_iter3_reg,
      I1 => outStream_V_last_V_1_state(0),
      I2 => outStream_V_last_V_1_state(1),
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_B,
      O => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\outStream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_payload_B,
      R => '0'
    );
outStream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_last_V_1_state(0),
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_sel,
      O => outStream_V_last_V_1_sel_rd_i_1_n_0
    );
outStream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_last_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_last_V_1_sel_wr,
      O => outStream_V_last_V_1_sel_wr_i_1_n_0
    );
outStream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_last_V_1_state(1),
      I3 => outStream_V_last_V_1_state(0),
      I4 => ap_rst_n,
      O => \outStream_V_last_V_1_state[0]_i_1_n_0\
    );
\outStream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_state(1),
      I3 => outStream_V_last_V_1_state(0),
      O => \outStream_V_last_V_1_state[1]_i_1_n_0\
    );
\outStream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[0]_i_1_n_0\,
      Q => outStream_V_last_V_1_state(0),
      R => '0'
    );
\outStream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_last_V_1_state(1),
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(0),
      I1 => outStream_V_strb_V_1_state(1),
      I2 => outStream_V_strb_V_1_sel_wr,
      O => outStream_V_strb_V_1_load_A
    );
\outStream_V_strb_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(0),
      Q => outStream_V_strb_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(1),
      Q => outStream_V_strb_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(2),
      Q => outStream_V_strb_V_1_payload_A(2),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(3),
      Q => outStream_V_strb_V_1_payload_A(3),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(4),
      Q => outStream_V_strb_V_1_payload_A(4),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(5),
      Q => outStream_V_strb_V_1_payload_A(5),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(6),
      Q => outStream_V_strb_V_1_payload_A(6),
      R => '0'
    );
\outStream_V_strb_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_A,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(7),
      Q => outStream_V_strb_V_1_payload_A(7),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(0),
      I1 => outStream_V_strb_V_1_state(1),
      I2 => outStream_V_strb_V_1_sel_wr,
      O => outStream_V_strb_V_1_load_B
    );
\outStream_V_strb_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(0),
      Q => outStream_V_strb_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(1),
      Q => outStream_V_strb_V_1_payload_B(1),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(2),
      Q => outStream_V_strb_V_1_payload_B(2),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(3),
      Q => outStream_V_strb_V_1_payload_B(3),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(4),
      Q => outStream_V_strb_V_1_payload_B(4),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(5),
      Q => outStream_V_strb_V_1_payload_B(5),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(6),
      Q => outStream_V_strb_V_1_payload_B(6),
      R => '0'
    );
\outStream_V_strb_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_strb_V_1_load_B,
      D => tmp_strb_V_reg_1326_pp1_iter3_reg(7),
      Q => outStream_V_strb_V_1_payload_B(7),
      R => '0'
    );
outStream_V_strb_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(0),
      I1 => outStream_TREADY,
      I2 => outStream_V_strb_V_1_sel,
      O => outStream_V_strb_V_1_sel_rd_i_1_n_0
    );
outStream_V_strb_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_strb_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_strb_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_strb_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_strb_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_strb_V_1_sel_wr,
      O => outStream_V_strb_V_1_sel_wr_i_1_n_0
    );
outStream_V_strb_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_strb_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_strb_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_strb_V_1_state(1),
      I3 => outStream_V_strb_V_1_state(0),
      I4 => ap_rst_n,
      O => \outStream_V_strb_V_1_state[0]_i_1_n_0\
    );
\outStream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_strb_V_1_state(1),
      I3 => outStream_V_strb_V_1_state(0),
      O => \outStream_V_strb_V_1_state[1]_i_1_n_0\
    );
\outStream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[0]_i_1_n_0\,
      Q => outStream_V_strb_V_1_state(0),
      R => '0'
    );
\outStream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_strb_V_1_state(1),
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_reg_1331_pp1_iter3_reg(0),
      I1 => outStream_V_user_V_1_state(0),
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_sel_wr,
      I4 => outStream_V_user_V_1_payload_A(0),
      O => \outStream_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\outStream_V_user_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_reg_1331_pp1_iter3_reg(1),
      I1 => outStream_V_user_V_1_state(0),
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_sel_wr,
      I4 => outStream_V_user_V_1_payload_A(1),
      O => \outStream_V_user_V_1_payload_A[1]_i_1_n_0\
    );
\outStream_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => outStream_V_user_V_1_payload_A(0),
      R => '0'
    );
\outStream_V_user_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_payload_A[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_payload_A(1),
      R => '0'
    );
\outStream_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_reg_1331_pp1_iter3_reg(0),
      I1 => outStream_V_user_V_1_state(0),
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_sel_wr,
      I4 => outStream_V_user_V_1_payload_B(0),
      O => \outStream_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\outStream_V_user_V_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_reg_1331_pp1_iter3_reg(1),
      I1 => outStream_V_user_V_1_state(0),
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_sel_wr,
      I4 => outStream_V_user_V_1_payload_B(1),
      O => \outStream_V_user_V_1_payload_B[1]_i_1_n_0\
    );
\outStream_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => outStream_V_user_V_1_payload_B(0),
      R => '0'
    );
\outStream_V_user_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_payload_B[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_payload_B(1),
      R => '0'
    );
outStream_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_user_V_1_state(0),
      I1 => outStream_TREADY,
      I2 => outStream_V_user_V_1_sel,
      O => outStream_V_user_V_1_sel_rd_i_1_n_0
    );
outStream_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_user_V_1_sel_rd_i_1_n_0,
      Q => outStream_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_user_V_1_state(1),
      I1 => p_172_in,
      I2 => outStream_V_user_V_1_sel_wr,
      O => outStream_V_user_V_1_sel_wr_i_1_n_0
    );
outStream_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_user_V_1_sel_wr_i_1_n_0,
      Q => outStream_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_172_in,
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_state(0),
      I4 => ap_rst_n,
      O => \outStream_V_user_V_1_state[0]_i_1_n_0\
    );
\outStream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFF"
    )
        port map (
      I0 => p_172_in,
      I1 => outStream_TREADY,
      I2 => outStream_V_user_V_1_state(1),
      I3 => outStream_V_user_V_1_state(0),
      O => \outStream_V_user_V_1_state[1]_i_1_n_0\
    );
\outStream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[0]_i_1_n_0\,
      Q => outStream_V_user_V_1_state(0),
      R => '0'
    );
\outStream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[1]_i_1_n_0\,
      Q => outStream_V_user_V_1_state(1),
      R => ap_rst_n_inv
    );
\output_acc_0_V_reg_1346[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[3]_i_2_n_7\,
      O => \output_acc_0_V_reg_1346[0]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[11]_i_2_n_5\,
      O => \output_acc_0_V_reg_1346[10]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[11]_i_2_n_4\,
      O => \output_acc_0_V_reg_1346[11]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(8),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(8),
      I3 => inStream_b_V_data_0_payload_A(8),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(8),
      O => \output_acc_0_V_reg_1346[11]_i_10_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(11),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(11),
      O => \output_acc_0_V_reg_1346[11]_i_3_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(10),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(10),
      O => \output_acc_0_V_reg_1346[11]_i_4_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(9),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(9),
      O => \output_acc_0_V_reg_1346[11]_i_5_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(8),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(8),
      O => \output_acc_0_V_reg_1346[11]_i_6_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(11),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(11),
      I3 => inStream_b_V_data_0_payload_A(11),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(11),
      O => \output_acc_0_V_reg_1346[11]_i_7_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(10),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(10),
      I3 => inStream_b_V_data_0_payload_A(10),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(10),
      O => \output_acc_0_V_reg_1346[11]_i_8_n_0\
    );
\output_acc_0_V_reg_1346[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(9),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(9),
      I3 => inStream_b_V_data_0_payload_A(9),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(9),
      O => \output_acc_0_V_reg_1346[11]_i_9_n_0\
    );
\output_acc_0_V_reg_1346[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[15]_i_3_n_7\,
      O => \output_acc_0_V_reg_1346[12]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[15]_i_3_n_6\,
      O => \output_acc_0_V_reg_1346[13]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[15]_i_3_n_5\,
      O => \output_acc_0_V_reg_1346[14]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(13),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(13),
      I3 => inStream_b_V_data_0_payload_A(13),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(13),
      O => \output_acc_0_V_reg_1346[15]_i_10_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(12),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(12),
      I3 => inStream_b_V_data_0_payload_A(12),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(12),
      O => \output_acc_0_V_reg_1346[15]_i_11_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_B(15),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_A(15),
      O => \output_acc_0_V_reg_1346[15]_i_13_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(15),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(15),
      I3 => inStream_a_V_data_0_payload_A(15),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(15),
      O => \output_acc_0_V_reg_1346[15]_i_14_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(14),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(14),
      I3 => inStream_a_V_data_0_payload_A(14),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(14),
      O => \output_acc_0_V_reg_1346[15]_i_15_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(13),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(13),
      I3 => inStream_a_V_data_0_payload_A(13),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(13),
      O => \output_acc_0_V_reg_1346[15]_i_16_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(12),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(12),
      I3 => inStream_a_V_data_0_payload_A(12),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(12),
      O => \output_acc_0_V_reg_1346[15]_i_17_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(11),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(11),
      I3 => inStream_a_V_data_0_payload_A(11),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(11),
      O => \output_acc_0_V_reg_1346[15]_i_19_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => \output_acc_0_V_reg_1346[15]_i_2_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(10),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(10),
      I3 => inStream_a_V_data_0_payload_A(10),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(10),
      O => \output_acc_0_V_reg_1346[15]_i_20_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(9),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(9),
      I3 => inStream_a_V_data_0_payload_A(9),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(9),
      O => \output_acc_0_V_reg_1346[15]_i_21_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(8),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(8),
      I3 => inStream_a_V_data_0_payload_A(8),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(8),
      O => \output_acc_0_V_reg_1346[15]_i_22_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(7),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(7),
      I3 => inStream_a_V_data_0_payload_A(7),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(7),
      O => \output_acc_0_V_reg_1346[15]_i_24_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(6),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(6),
      I3 => inStream_a_V_data_0_payload_A(6),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(6),
      O => \output_acc_0_V_reg_1346[15]_i_25_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(5),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(5),
      I3 => inStream_a_V_data_0_payload_A(5),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(5),
      O => \output_acc_0_V_reg_1346[15]_i_26_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(4),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(4),
      I3 => inStream_a_V_data_0_payload_A(4),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(4),
      O => \output_acc_0_V_reg_1346[15]_i_27_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(3),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(3),
      I3 => inStream_a_V_data_0_payload_A(3),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(3),
      O => \output_acc_0_V_reg_1346[15]_i_28_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(2),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(2),
      I3 => inStream_a_V_data_0_payload_A(2),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(2),
      O => \output_acc_0_V_reg_1346[15]_i_29_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(1),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(1),
      I3 => inStream_a_V_data_0_payload_A(1),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(1),
      O => \output_acc_0_V_reg_1346[15]_i_30_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(0),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(0),
      I3 => inStream_a_V_data_0_payload_A(0),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(0),
      O => \output_acc_0_V_reg_1346[15]_i_31_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(14),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(14),
      O => \output_acc_0_V_reg_1346[15]_i_5_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(13),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(13),
      O => \output_acc_0_V_reg_1346[15]_i_6_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(12),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(12),
      O => \output_acc_0_V_reg_1346[15]_i_7_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(15),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(15),
      I3 => inStream_b_V_data_0_payload_A(15),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(15),
      O => \output_acc_0_V_reg_1346[15]_i_8_n_0\
    );
\output_acc_0_V_reg_1346[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(14),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(14),
      I3 => inStream_b_V_data_0_payload_A(14),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(14),
      O => \output_acc_0_V_reg_1346[15]_i_9_n_0\
    );
\output_acc_0_V_reg_1346[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[3]_i_2_n_6\,
      O => \output_acc_0_V_reg_1346[1]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[3]_i_2_n_5\,
      O => \output_acc_0_V_reg_1346[2]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[3]_i_2_n_4\,
      O => \output_acc_0_V_reg_1346[3]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(0),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(0),
      I3 => inStream_b_V_data_0_payload_A(0),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(0),
      O => \output_acc_0_V_reg_1346[3]_i_10_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(3),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(3),
      O => \output_acc_0_V_reg_1346[3]_i_3_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(2),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(2),
      O => \output_acc_0_V_reg_1346[3]_i_4_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(1),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(1),
      O => \output_acc_0_V_reg_1346[3]_i_5_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(0),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(0),
      O => \output_acc_0_V_reg_1346[3]_i_6_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(3),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(3),
      I3 => inStream_b_V_data_0_payload_A(3),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(3),
      O => \output_acc_0_V_reg_1346[3]_i_7_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(2),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(2),
      I3 => inStream_b_V_data_0_payload_A(2),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(2),
      O => \output_acc_0_V_reg_1346[3]_i_8_n_0\
    );
\output_acc_0_V_reg_1346[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(1),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(1),
      I3 => inStream_b_V_data_0_payload_A(1),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(1),
      O => \output_acc_0_V_reg_1346[3]_i_9_n_0\
    );
\output_acc_0_V_reg_1346[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[7]_i_2_n_7\,
      O => \output_acc_0_V_reg_1346[4]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[7]_i_2_n_6\,
      O => \output_acc_0_V_reg_1346[5]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[7]_i_2_n_5\,
      O => \output_acc_0_V_reg_1346[6]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[7]_i_2_n_4\,
      O => \output_acc_0_V_reg_1346[7]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(4),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(4),
      I3 => inStream_b_V_data_0_payload_A(4),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(4),
      O => \output_acc_0_V_reg_1346[7]_i_10_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(7),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(7),
      O => \output_acc_0_V_reg_1346[7]_i_3_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(6),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(6),
      O => \output_acc_0_V_reg_1346[7]_i_4_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(5),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(5),
      O => \output_acc_0_V_reg_1346[7]_i_5_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(4),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(4),
      O => \output_acc_0_V_reg_1346[7]_i_6_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(7),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(7),
      I3 => inStream_b_V_data_0_payload_A(7),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(7),
      O => \output_acc_0_V_reg_1346[7]_i_7_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(6),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(6),
      I3 => inStream_b_V_data_0_payload_A(6),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(6),
      O => \output_acc_0_V_reg_1346[7]_i_8_n_0\
    );
\output_acc_0_V_reg_1346[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(5),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(5),
      I3 => inStream_b_V_data_0_payload_A(5),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(5),
      O => \output_acc_0_V_reg_1346[7]_i_9_n_0\
    );
\output_acc_0_V_reg_1346[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[11]_i_2_n_7\,
      O => \output_acc_0_V_reg_1346[8]_i_1_n_0\
    );
\output_acc_0_V_reg_1346[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_1_fu_810_p3,
      I1 => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_0_V_reg_1346_reg[11]_i_2_n_6\,
      O => \output_acc_0_V_reg_1346[9]_i_1_n_0\
    );
\output_acc_0_V_reg_1346_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[0]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[0]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[10]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[10]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[11]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[11]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[7]_i_2_n_0\,
      CO(3) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_0_V_reg_1346[11]_i_3_n_0\,
      DI(2) => \output_acc_0_V_reg_1346[11]_i_4_n_0\,
      DI(1) => \output_acc_0_V_reg_1346[11]_i_5_n_0\,
      DI(0) => \output_acc_0_V_reg_1346[11]_i_6_n_0\,
      O(3) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_4\,
      O(2) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_5\,
      O(1) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_6\,
      O(0) => \output_acc_0_V_reg_1346_reg[11]_i_2_n_7\,
      S(3) => \output_acc_0_V_reg_1346[11]_i_7_n_0\,
      S(2) => \output_acc_0_V_reg_1346[11]_i_8_n_0\,
      S(1) => \output_acc_0_V_reg_1346[11]_i_9_n_0\,
      S(0) => \output_acc_0_V_reg_1346[11]_i_10_n_0\
    );
\output_acc_0_V_reg_1346_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[12]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[12]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[13]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[13]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[14]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[14]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[15]_i_2_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[15]\,
      R => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[15]_i_18_n_0\,
      CO(3) => \output_acc_0_V_reg_1346_reg[15]_i_12_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[15]_i_12_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[15]_i_12_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => kernel_bias_fp_0_V_U_n_33,
      DI(2) => kernel_bias_fp_0_V_U_n_34,
      DI(1) => kernel_bias_fp_0_V_U_n_35,
      DI(0) => kernel_bias_fp_0_V_U_n_36,
      O(3 downto 0) => \NLW_output_acc_0_V_reg_1346_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_0_V_reg_1346[15]_i_19_n_0\,
      S(2) => \output_acc_0_V_reg_1346[15]_i_20_n_0\,
      S(1) => \output_acc_0_V_reg_1346[15]_i_21_n_0\,
      S(0) => \output_acc_0_V_reg_1346[15]_i_22_n_0\
    );
\output_acc_0_V_reg_1346_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[15]_i_23_n_0\,
      CO(3) => \output_acc_0_V_reg_1346_reg[15]_i_18_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[15]_i_18_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[15]_i_18_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => kernel_bias_fp_0_V_U_n_37,
      DI(2) => kernel_bias_fp_0_V_U_n_38,
      DI(1) => kernel_bias_fp_0_V_U_n_39,
      DI(0) => kernel_bias_fp_0_V_U_n_40,
      O(3 downto 0) => \NLW_output_acc_0_V_reg_1346_reg[15]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_0_V_reg_1346[15]_i_24_n_0\,
      S(2) => \output_acc_0_V_reg_1346[15]_i_25_n_0\,
      S(1) => \output_acc_0_V_reg_1346[15]_i_26_n_0\,
      S(0) => \output_acc_0_V_reg_1346[15]_i_27_n_0\
    );
\output_acc_0_V_reg_1346_reg[15]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_0_V_reg_1346_reg[15]_i_23_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[15]_i_23_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[15]_i_23_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[15]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => kernel_bias_fp_0_V_U_n_41,
      DI(2) => kernel_bias_fp_0_V_U_n_42,
      DI(1) => kernel_bias_fp_0_V_U_n_43,
      DI(0) => kernel_bias_fp_0_V_U_n_44,
      O(3 downto 0) => \NLW_output_acc_0_V_reg_1346_reg[15]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_0_V_reg_1346[15]_i_28_n_0\,
      S(2) => \output_acc_0_V_reg_1346[15]_i_29_n_0\,
      S(1) => \output_acc_0_V_reg_1346[15]_i_30_n_0\,
      S(0) => \output_acc_0_V_reg_1346[15]_i_31_n_0\
    );
\output_acc_0_V_reg_1346_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[11]_i_2_n_0\,
      CO(3) => \NLW_output_acc_0_V_reg_1346_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \output_acc_0_V_reg_1346[15]_i_5_n_0\,
      DI(1) => \output_acc_0_V_reg_1346[15]_i_6_n_0\,
      DI(0) => \output_acc_0_V_reg_1346[15]_i_7_n_0\,
      O(3) => p_Result_1_fu_810_p3,
      O(2) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_5\,
      O(1) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_6\,
      O(0) => \output_acc_0_V_reg_1346_reg[15]_i_3_n_7\,
      S(3) => \output_acc_0_V_reg_1346[15]_i_8_n_0\,
      S(2) => \output_acc_0_V_reg_1346[15]_i_9_n_0\,
      S(1) => \output_acc_0_V_reg_1346[15]_i_10_n_0\,
      S(0) => \output_acc_0_V_reg_1346[15]_i_11_n_0\
    );
\output_acc_0_V_reg_1346_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[15]_i_12_n_0\,
      CO(3) => \output_acc_0_V_reg_1346_reg[15]_i_4_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[15]_i_4_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[15]_i_4_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_0_V_reg_1346[15]_i_13_n_0\,
      DI(2) => kernel_bias_fp_0_V_U_n_30,
      DI(1) => kernel_bias_fp_0_V_U_n_31,
      DI(0) => kernel_bias_fp_0_V_U_n_32,
      O(3 downto 0) => \NLW_output_acc_0_V_reg_1346_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_0_V_reg_1346[15]_i_14_n_0\,
      S(2) => \output_acc_0_V_reg_1346[15]_i_15_n_0\,
      S(1) => \output_acc_0_V_reg_1346[15]_i_16_n_0\,
      S(0) => \output_acc_0_V_reg_1346[15]_i_17_n_0\
    );
\output_acc_0_V_reg_1346_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[1]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[1]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[2]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[2]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[3]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[3]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_0_V_reg_1346[3]_i_3_n_0\,
      DI(2) => \output_acc_0_V_reg_1346[3]_i_4_n_0\,
      DI(1) => \output_acc_0_V_reg_1346[3]_i_5_n_0\,
      DI(0) => \output_acc_0_V_reg_1346[3]_i_6_n_0\,
      O(3) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_4\,
      O(2) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_5\,
      O(1) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_6\,
      O(0) => \output_acc_0_V_reg_1346_reg[3]_i_2_n_7\,
      S(3) => \output_acc_0_V_reg_1346[3]_i_7_n_0\,
      S(2) => \output_acc_0_V_reg_1346[3]_i_8_n_0\,
      S(1) => \output_acc_0_V_reg_1346[3]_i_9_n_0\,
      S(0) => \output_acc_0_V_reg_1346[3]_i_10_n_0\
    );
\output_acc_0_V_reg_1346_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[4]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[4]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[5]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[5]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[6]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[6]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[7]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[7]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_0_V_reg_1346_reg[3]_i_2_n_0\,
      CO(3) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_0\,
      CO(2) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_1\,
      CO(1) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_2\,
      CO(0) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_0_V_reg_1346[7]_i_3_n_0\,
      DI(2) => \output_acc_0_V_reg_1346[7]_i_4_n_0\,
      DI(1) => \output_acc_0_V_reg_1346[7]_i_5_n_0\,
      DI(0) => \output_acc_0_V_reg_1346[7]_i_6_n_0\,
      O(3) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_4\,
      O(2) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_5\,
      O(1) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_6\,
      O(0) => \output_acc_0_V_reg_1346_reg[7]_i_2_n_7\,
      S(3) => \output_acc_0_V_reg_1346[7]_i_7_n_0\,
      S(2) => \output_acc_0_V_reg_1346[7]_i_8_n_0\,
      S(1) => \output_acc_0_V_reg_1346[7]_i_9_n_0\,
      S(0) => \output_acc_0_V_reg_1346[7]_i_10_n_0\
    );
\output_acc_0_V_reg_1346_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[8]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[8]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_0_V_reg_1346_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_0_V_reg_1346[9]_i_1_n_0\,
      Q => \output_acc_0_V_reg_1346_reg_n_0_[9]\,
      S => output_acc_0_V_reg_1346
    );
\output_acc_1_V_reg_1351[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[3]_i_2_n_7\,
      O => \output_acc_1_V_reg_1351[0]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[11]_i_2_n_5\,
      O => \output_acc_1_V_reg_1351[10]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[11]_i_2_n_4\,
      O => \output_acc_1_V_reg_1351[11]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(24),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(24),
      I3 => inStream_b_V_data_0_payload_A(24),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(24),
      O => \output_acc_1_V_reg_1351[11]_i_10_n_0\
    );
\output_acc_1_V_reg_1351[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(27),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(27),
      O => p_Val2_4_fu_748_p4(11)
    );
\output_acc_1_V_reg_1351[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(26),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(26),
      O => p_Val2_4_fu_748_p4(10)
    );
\output_acc_1_V_reg_1351[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(25),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(25),
      O => p_Val2_4_fu_748_p4(9)
    );
\output_acc_1_V_reg_1351[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(24),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(24),
      O => p_Val2_4_fu_748_p4(8)
    );
\output_acc_1_V_reg_1351[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(27),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(27),
      I3 => inStream_b_V_data_0_payload_A(27),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(27),
      O => \output_acc_1_V_reg_1351[11]_i_7_n_0\
    );
\output_acc_1_V_reg_1351[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(26),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(26),
      I3 => inStream_b_V_data_0_payload_A(26),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(26),
      O => \output_acc_1_V_reg_1351[11]_i_8_n_0\
    );
\output_acc_1_V_reg_1351[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(25),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(25),
      I3 => inStream_b_V_data_0_payload_A(25),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(25),
      O => \output_acc_1_V_reg_1351[11]_i_9_n_0\
    );
\output_acc_1_V_reg_1351[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[15]_i_3_n_7\,
      O => \output_acc_1_V_reg_1351[12]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[15]_i_3_n_6\,
      O => \output_acc_1_V_reg_1351[13]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[15]_i_3_n_5\,
      O => \output_acc_1_V_reg_1351[14]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(29),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(29),
      I3 => inStream_b_V_data_0_payload_A(29),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(29),
      O => \output_acc_1_V_reg_1351[15]_i_10_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(28),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(28),
      I3 => inStream_b_V_data_0_payload_A(28),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(28),
      O => \output_acc_1_V_reg_1351[15]_i_11_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(31),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(31),
      O => \output_acc_1_V_reg_1351[15]_i_13_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(31),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(31),
      I3 => inStream_a_V_data_0_payload_A(31),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(31),
      O => \output_acc_1_V_reg_1351[15]_i_14_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(30),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(30),
      I3 => inStream_a_V_data_0_payload_A(30),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(30),
      O => \output_acc_1_V_reg_1351[15]_i_15_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(29),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(29),
      I3 => inStream_a_V_data_0_payload_A(29),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(29),
      O => \output_acc_1_V_reg_1351[15]_i_16_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(28),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(28),
      I3 => inStream_a_V_data_0_payload_A(28),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(28),
      O => \output_acc_1_V_reg_1351[15]_i_17_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(27),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(27),
      I3 => inStream_a_V_data_0_payload_A(27),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(27),
      O => \output_acc_1_V_reg_1351[15]_i_19_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => \output_acc_1_V_reg_1351[15]_i_2_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(26),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(26),
      I3 => inStream_a_V_data_0_payload_A(26),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(26),
      O => \output_acc_1_V_reg_1351[15]_i_20_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(25),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(25),
      I3 => inStream_a_V_data_0_payload_A(25),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(25),
      O => \output_acc_1_V_reg_1351[15]_i_21_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(24),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(24),
      I3 => inStream_a_V_data_0_payload_A(24),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(24),
      O => \output_acc_1_V_reg_1351[15]_i_22_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(23),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(23),
      I3 => inStream_a_V_data_0_payload_A(23),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(23),
      O => \output_acc_1_V_reg_1351[15]_i_24_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(22),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(22),
      I3 => inStream_a_V_data_0_payload_A(22),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(22),
      O => \output_acc_1_V_reg_1351[15]_i_25_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(21),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(21),
      I3 => inStream_a_V_data_0_payload_A(21),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(21),
      O => \output_acc_1_V_reg_1351[15]_i_26_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(20),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(20),
      I3 => inStream_a_V_data_0_payload_A(20),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(20),
      O => \output_acc_1_V_reg_1351[15]_i_27_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(19),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(19),
      I3 => inStream_a_V_data_0_payload_A(19),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(19),
      O => \output_acc_1_V_reg_1351[15]_i_28_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(18),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(18),
      I3 => inStream_a_V_data_0_payload_A(18),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(18),
      O => \output_acc_1_V_reg_1351[15]_i_29_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(17),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(17),
      I3 => inStream_a_V_data_0_payload_A(17),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(17),
      O => \output_acc_1_V_reg_1351[15]_i_30_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(16),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(16),
      I3 => inStream_a_V_data_0_payload_A(16),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(16),
      O => \output_acc_1_V_reg_1351[15]_i_31_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(30),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(30),
      O => p_Val2_4_fu_748_p4(14)
    );
\output_acc_1_V_reg_1351[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(29),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(29),
      O => p_Val2_4_fu_748_p4(13)
    );
\output_acc_1_V_reg_1351[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(28),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(28),
      O => p_Val2_4_fu_748_p4(12)
    );
\output_acc_1_V_reg_1351[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(31),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(31),
      I3 => inStream_b_V_data_0_payload_A(31),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(31),
      O => \output_acc_1_V_reg_1351[15]_i_8_n_0\
    );
\output_acc_1_V_reg_1351[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(30),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(30),
      I3 => inStream_b_V_data_0_payload_A(30),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(30),
      O => \output_acc_1_V_reg_1351[15]_i_9_n_0\
    );
\output_acc_1_V_reg_1351[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[3]_i_2_n_6\,
      O => \output_acc_1_V_reg_1351[1]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[3]_i_2_n_5\,
      O => \output_acc_1_V_reg_1351[2]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[3]_i_2_n_4\,
      O => \output_acc_1_V_reg_1351[3]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(16),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(16),
      I3 => inStream_b_V_data_0_payload_A(16),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(16),
      O => \output_acc_1_V_reg_1351[3]_i_10_n_0\
    );
\output_acc_1_V_reg_1351[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(19),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(19),
      O => p_Val2_4_fu_748_p4(3)
    );
\output_acc_1_V_reg_1351[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(18),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(18),
      O => p_Val2_4_fu_748_p4(2)
    );
\output_acc_1_V_reg_1351[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(17),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(17),
      O => p_Val2_4_fu_748_p4(1)
    );
\output_acc_1_V_reg_1351[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(16),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(16),
      O => p_Val2_4_fu_748_p4(0)
    );
\output_acc_1_V_reg_1351[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(19),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(19),
      I3 => inStream_b_V_data_0_payload_A(19),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(19),
      O => \output_acc_1_V_reg_1351[3]_i_7_n_0\
    );
\output_acc_1_V_reg_1351[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(18),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(18),
      I3 => inStream_b_V_data_0_payload_A(18),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(18),
      O => \output_acc_1_V_reg_1351[3]_i_8_n_0\
    );
\output_acc_1_V_reg_1351[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(17),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(17),
      I3 => inStream_b_V_data_0_payload_A(17),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(17),
      O => \output_acc_1_V_reg_1351[3]_i_9_n_0\
    );
\output_acc_1_V_reg_1351[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[7]_i_2_n_7\,
      O => \output_acc_1_V_reg_1351[4]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[7]_i_2_n_6\,
      O => \output_acc_1_V_reg_1351[5]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[7]_i_2_n_5\,
      O => \output_acc_1_V_reg_1351[6]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[7]_i_2_n_4\,
      O => \output_acc_1_V_reg_1351[7]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(20),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(20),
      I3 => inStream_b_V_data_0_payload_A(20),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(20),
      O => \output_acc_1_V_reg_1351[7]_i_10_n_0\
    );
\output_acc_1_V_reg_1351[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(23),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(23),
      O => p_Val2_4_fu_748_p4(7)
    );
\output_acc_1_V_reg_1351[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(22),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(22),
      O => p_Val2_4_fu_748_p4(6)
    );
\output_acc_1_V_reg_1351[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(21),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(21),
      O => p_Val2_4_fu_748_p4(5)
    );
\output_acc_1_V_reg_1351[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(20),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(20),
      O => p_Val2_4_fu_748_p4(4)
    );
\output_acc_1_V_reg_1351[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(23),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(23),
      I3 => inStream_b_V_data_0_payload_A(23),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(23),
      O => \output_acc_1_V_reg_1351[7]_i_7_n_0\
    );
\output_acc_1_V_reg_1351[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(22),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(22),
      I3 => inStream_b_V_data_0_payload_A(22),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(22),
      O => \output_acc_1_V_reg_1351[7]_i_8_n_0\
    );
\output_acc_1_V_reg_1351[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(21),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(21),
      I3 => inStream_b_V_data_0_payload_A(21),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(21),
      O => \output_acc_1_V_reg_1351[7]_i_9_n_0\
    );
\output_acc_1_V_reg_1351[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[11]_i_2_n_7\,
      O => \output_acc_1_V_reg_1351[8]_i_1_n_0\
    );
\output_acc_1_V_reg_1351[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_3_fu_900_p3,
      I1 => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_1_V_reg_1351_reg[11]_i_2_n_6\,
      O => \output_acc_1_V_reg_1351[9]_i_1_n_0\
    );
\output_acc_1_V_reg_1351_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[0]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[0]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[10]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[10]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[11]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[11]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[7]_i_2_n_0\,
      CO(3) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_4_fu_748_p4(11 downto 8),
      O(3) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_4\,
      O(2) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_5\,
      O(1) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_6\,
      O(0) => \output_acc_1_V_reg_1351_reg[11]_i_2_n_7\,
      S(3) => \output_acc_1_V_reg_1351[11]_i_7_n_0\,
      S(2) => \output_acc_1_V_reg_1351[11]_i_8_n_0\,
      S(1) => \output_acc_1_V_reg_1351[11]_i_9_n_0\,
      S(0) => \output_acc_1_V_reg_1351[11]_i_10_n_0\
    );
\output_acc_1_V_reg_1351_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[12]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[12]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[13]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[13]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[14]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[14]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[15]_i_2_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[15]\,
      R => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[15]_i_18_n_0\,
      CO(3) => \output_acc_1_V_reg_1351_reg[15]_i_12_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[15]_i_12_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[15]_i_12_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_1_fu_876_p1(11 downto 8),
      O(3 downto 0) => \NLW_output_acc_1_V_reg_1351_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_1_V_reg_1351[15]_i_19_n_0\,
      S(2) => \output_acc_1_V_reg_1351[15]_i_20_n_0\,
      S(1) => \output_acc_1_V_reg_1351[15]_i_21_n_0\,
      S(0) => \output_acc_1_V_reg_1351[15]_i_22_n_0\
    );
\output_acc_1_V_reg_1351_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[15]_i_23_n_0\,
      CO(3) => \output_acc_1_V_reg_1351_reg[15]_i_18_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[15]_i_18_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[15]_i_18_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_1_fu_876_p1(7 downto 4),
      O(3 downto 0) => \NLW_output_acc_1_V_reg_1351_reg[15]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_1_V_reg_1351[15]_i_24_n_0\,
      S(2) => \output_acc_1_V_reg_1351[15]_i_25_n_0\,
      S(1) => \output_acc_1_V_reg_1351[15]_i_26_n_0\,
      S(0) => \output_acc_1_V_reg_1351[15]_i_27_n_0\
    );
\output_acc_1_V_reg_1351_reg[15]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_1_V_reg_1351_reg[15]_i_23_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[15]_i_23_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[15]_i_23_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[15]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_1_fu_876_p1(3 downto 0),
      O(3 downto 0) => \NLW_output_acc_1_V_reg_1351_reg[15]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_1_V_reg_1351[15]_i_28_n_0\,
      S(2) => \output_acc_1_V_reg_1351[15]_i_29_n_0\,
      S(1) => \output_acc_1_V_reg_1351[15]_i_30_n_0\,
      S(0) => \output_acc_1_V_reg_1351[15]_i_31_n_0\
    );
\output_acc_1_V_reg_1351_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[11]_i_2_n_0\,
      CO(3) => \NLW_output_acc_1_V_reg_1351_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_4_fu_748_p4(14 downto 12),
      O(3) => p_Result_3_fu_900_p3,
      O(2) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_5\,
      O(1) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_6\,
      O(0) => \output_acc_1_V_reg_1351_reg[15]_i_3_n_7\,
      S(3) => \output_acc_1_V_reg_1351[15]_i_8_n_0\,
      S(2) => \output_acc_1_V_reg_1351[15]_i_9_n_0\,
      S(1) => \output_acc_1_V_reg_1351[15]_i_10_n_0\,
      S(0) => \output_acc_1_V_reg_1351[15]_i_11_n_0\
    );
\output_acc_1_V_reg_1351_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[15]_i_12_n_0\,
      CO(3) => \output_acc_1_V_reg_1351_reg[15]_i_4_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[15]_i_4_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[15]_i_4_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_1_V_reg_1351[15]_i_13_n_0\,
      DI(2 downto 0) => rhs_V_1_fu_876_p1(14 downto 12),
      O(3 downto 0) => \NLW_output_acc_1_V_reg_1351_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_1_V_reg_1351[15]_i_14_n_0\,
      S(2) => \output_acc_1_V_reg_1351[15]_i_15_n_0\,
      S(1) => \output_acc_1_V_reg_1351[15]_i_16_n_0\,
      S(0) => \output_acc_1_V_reg_1351[15]_i_17_n_0\
    );
\output_acc_1_V_reg_1351_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[1]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[1]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[2]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[2]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[3]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[3]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_4_fu_748_p4(3 downto 0),
      O(3) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_4\,
      O(2) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_5\,
      O(1) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_6\,
      O(0) => \output_acc_1_V_reg_1351_reg[3]_i_2_n_7\,
      S(3) => \output_acc_1_V_reg_1351[3]_i_7_n_0\,
      S(2) => \output_acc_1_V_reg_1351[3]_i_8_n_0\,
      S(1) => \output_acc_1_V_reg_1351[3]_i_9_n_0\,
      S(0) => \output_acc_1_V_reg_1351[3]_i_10_n_0\
    );
\output_acc_1_V_reg_1351_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[4]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[4]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[5]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[5]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[6]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[6]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[7]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[7]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_1_V_reg_1351_reg[3]_i_2_n_0\,
      CO(3) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_0\,
      CO(2) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_1\,
      CO(1) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_2\,
      CO(0) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_4_fu_748_p4(7 downto 4),
      O(3) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_4\,
      O(2) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_5\,
      O(1) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_6\,
      O(0) => \output_acc_1_V_reg_1351_reg[7]_i_2_n_7\,
      S(3) => \output_acc_1_V_reg_1351[7]_i_7_n_0\,
      S(2) => \output_acc_1_V_reg_1351[7]_i_8_n_0\,
      S(1) => \output_acc_1_V_reg_1351[7]_i_9_n_0\,
      S(0) => \output_acc_1_V_reg_1351[7]_i_10_n_0\
    );
\output_acc_1_V_reg_1351_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[8]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[8]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_1_V_reg_1351_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_1_V_reg_1351[9]_i_1_n_0\,
      Q => \output_acc_1_V_reg_1351_reg_n_0_[9]\,
      S => output_acc_1_V_reg_1351
    );
\output_acc_2_V_reg_1356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[3]_i_2_n_7\,
      O => \output_acc_2_V_reg_1356[0]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[11]_i_2_n_5\,
      O => \output_acc_2_V_reg_1356[10]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[11]_i_2_n_4\,
      O => \output_acc_2_V_reg_1356[11]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(40),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(40),
      I3 => inStream_b_V_data_0_payload_A(40),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(40),
      O => \output_acc_2_V_reg_1356[11]_i_10_n_0\
    );
\output_acc_2_V_reg_1356[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(43),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(43),
      O => p_Val2_8_fu_758_p4(11)
    );
\output_acc_2_V_reg_1356[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(42),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(42),
      O => p_Val2_8_fu_758_p4(10)
    );
\output_acc_2_V_reg_1356[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(41),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(41),
      O => p_Val2_8_fu_758_p4(9)
    );
\output_acc_2_V_reg_1356[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(40),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(40),
      O => p_Val2_8_fu_758_p4(8)
    );
\output_acc_2_V_reg_1356[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(43),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(43),
      I3 => inStream_b_V_data_0_payload_A(43),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(43),
      O => \output_acc_2_V_reg_1356[11]_i_7_n_0\
    );
\output_acc_2_V_reg_1356[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(42),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(42),
      I3 => inStream_b_V_data_0_payload_A(42),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(42),
      O => \output_acc_2_V_reg_1356[11]_i_8_n_0\
    );
\output_acc_2_V_reg_1356[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(41),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(41),
      I3 => inStream_b_V_data_0_payload_A(41),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(41),
      O => \output_acc_2_V_reg_1356[11]_i_9_n_0\
    );
\output_acc_2_V_reg_1356[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[15]_i_3_n_7\,
      O => \output_acc_2_V_reg_1356[12]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[15]_i_3_n_6\,
      O => \output_acc_2_V_reg_1356[13]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[15]_i_3_n_5\,
      O => \output_acc_2_V_reg_1356[14]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(45),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(45),
      I3 => inStream_b_V_data_0_payload_A(45),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(45),
      O => \output_acc_2_V_reg_1356[15]_i_10_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(44),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(44),
      I3 => inStream_b_V_data_0_payload_A(44),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(44),
      O => \output_acc_2_V_reg_1356[15]_i_11_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(47),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(47),
      O => \output_acc_2_V_reg_1356[15]_i_13_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(47),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(47),
      I3 => inStream_a_V_data_0_payload_A(47),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(47),
      O => \output_acc_2_V_reg_1356[15]_i_14_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(46),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(46),
      I3 => inStream_a_V_data_0_payload_A(46),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(46),
      O => \output_acc_2_V_reg_1356[15]_i_15_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(45),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(45),
      I3 => inStream_a_V_data_0_payload_A(45),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(45),
      O => \output_acc_2_V_reg_1356[15]_i_16_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(44),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(44),
      I3 => inStream_a_V_data_0_payload_A(44),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(44),
      O => \output_acc_2_V_reg_1356[15]_i_17_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(43),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(43),
      I3 => inStream_a_V_data_0_payload_A(43),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(43),
      O => \output_acc_2_V_reg_1356[15]_i_19_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => \output_acc_2_V_reg_1356[15]_i_2_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(42),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(42),
      I3 => inStream_a_V_data_0_payload_A(42),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(42),
      O => \output_acc_2_V_reg_1356[15]_i_20_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(41),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(41),
      I3 => inStream_a_V_data_0_payload_A(41),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(41),
      O => \output_acc_2_V_reg_1356[15]_i_21_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(40),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(40),
      I3 => inStream_a_V_data_0_payload_A(40),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(40),
      O => \output_acc_2_V_reg_1356[15]_i_22_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(39),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(39),
      I3 => inStream_a_V_data_0_payload_A(39),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(39),
      O => \output_acc_2_V_reg_1356[15]_i_24_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(38),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(38),
      I3 => inStream_a_V_data_0_payload_A(38),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(38),
      O => \output_acc_2_V_reg_1356[15]_i_25_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(37),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(37),
      I3 => inStream_a_V_data_0_payload_A(37),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(37),
      O => \output_acc_2_V_reg_1356[15]_i_26_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(36),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(36),
      I3 => inStream_a_V_data_0_payload_A(36),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(36),
      O => \output_acc_2_V_reg_1356[15]_i_27_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(35),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(35),
      I3 => inStream_a_V_data_0_payload_A(35),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(35),
      O => \output_acc_2_V_reg_1356[15]_i_28_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(34),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(34),
      I3 => inStream_a_V_data_0_payload_A(34),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(34),
      O => \output_acc_2_V_reg_1356[15]_i_29_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(33),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(33),
      I3 => inStream_a_V_data_0_payload_A(33),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(33),
      O => \output_acc_2_V_reg_1356[15]_i_30_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(32),
      I1 => \inStream_b_V_data_0_sel_rd_reg_rep__0_n_0\,
      I2 => inStream_b_V_data_0_payload_B(32),
      I3 => inStream_a_V_data_0_payload_A(32),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(32),
      O => \output_acc_2_V_reg_1356[15]_i_31_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(46),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(46),
      O => p_Val2_8_fu_758_p4(14)
    );
\output_acc_2_V_reg_1356[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(45),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(45),
      O => p_Val2_8_fu_758_p4(13)
    );
\output_acc_2_V_reg_1356[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(44),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(44),
      O => p_Val2_8_fu_758_p4(12)
    );
\output_acc_2_V_reg_1356[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(47),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(47),
      I3 => inStream_b_V_data_0_payload_A(47),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(47),
      O => \output_acc_2_V_reg_1356[15]_i_8_n_0\
    );
\output_acc_2_V_reg_1356[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(46),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(46),
      I3 => inStream_b_V_data_0_payload_A(46),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(46),
      O => \output_acc_2_V_reg_1356[15]_i_9_n_0\
    );
\output_acc_2_V_reg_1356[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[3]_i_2_n_6\,
      O => \output_acc_2_V_reg_1356[1]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[3]_i_2_n_5\,
      O => \output_acc_2_V_reg_1356[2]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[3]_i_2_n_4\,
      O => \output_acc_2_V_reg_1356[3]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(32),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(32),
      I3 => inStream_b_V_data_0_payload_A(32),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(32),
      O => \output_acc_2_V_reg_1356[3]_i_10_n_0\
    );
\output_acc_2_V_reg_1356[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(35),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(35),
      O => p_Val2_8_fu_758_p4(3)
    );
\output_acc_2_V_reg_1356[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(34),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(34),
      O => p_Val2_8_fu_758_p4(2)
    );
\output_acc_2_V_reg_1356[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(33),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(33),
      O => p_Val2_8_fu_758_p4(1)
    );
\output_acc_2_V_reg_1356[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(32),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(32),
      O => p_Val2_8_fu_758_p4(0)
    );
\output_acc_2_V_reg_1356[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(35),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(35),
      I3 => inStream_b_V_data_0_payload_A(35),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(35),
      O => \output_acc_2_V_reg_1356[3]_i_7_n_0\
    );
\output_acc_2_V_reg_1356[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(34),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(34),
      I3 => inStream_b_V_data_0_payload_A(34),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(34),
      O => \output_acc_2_V_reg_1356[3]_i_8_n_0\
    );
\output_acc_2_V_reg_1356[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(33),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(33),
      I3 => inStream_b_V_data_0_payload_A(33),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(33),
      O => \output_acc_2_V_reg_1356[3]_i_9_n_0\
    );
\output_acc_2_V_reg_1356[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[7]_i_2_n_7\,
      O => \output_acc_2_V_reg_1356[4]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[7]_i_2_n_6\,
      O => \output_acc_2_V_reg_1356[5]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[7]_i_2_n_5\,
      O => \output_acc_2_V_reg_1356[6]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[7]_i_2_n_4\,
      O => \output_acc_2_V_reg_1356[7]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(36),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(36),
      I3 => inStream_b_V_data_0_payload_A(36),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(36),
      O => \output_acc_2_V_reg_1356[7]_i_10_n_0\
    );
\output_acc_2_V_reg_1356[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(39),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(39),
      O => p_Val2_8_fu_758_p4(7)
    );
\output_acc_2_V_reg_1356[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(38),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(38),
      O => p_Val2_8_fu_758_p4(6)
    );
\output_acc_2_V_reg_1356[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(37),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(37),
      O => p_Val2_8_fu_758_p4(5)
    );
\output_acc_2_V_reg_1356[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(36),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(36),
      O => p_Val2_8_fu_758_p4(4)
    );
\output_acc_2_V_reg_1356[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(39),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(39),
      I3 => inStream_b_V_data_0_payload_A(39),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(39),
      O => \output_acc_2_V_reg_1356[7]_i_7_n_0\
    );
\output_acc_2_V_reg_1356[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(38),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(38),
      I3 => inStream_b_V_data_0_payload_A(38),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(38),
      O => \output_acc_2_V_reg_1356[7]_i_8_n_0\
    );
\output_acc_2_V_reg_1356[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(37),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(37),
      I3 => inStream_b_V_data_0_payload_A(37),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(37),
      O => \output_acc_2_V_reg_1356[7]_i_9_n_0\
    );
\output_acc_2_V_reg_1356[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[11]_i_2_n_7\,
      O => \output_acc_2_V_reg_1356[8]_i_1_n_0\
    );
\output_acc_2_V_reg_1356[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_5_fu_990_p3,
      I1 => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_2_V_reg_1356_reg[11]_i_2_n_6\,
      O => \output_acc_2_V_reg_1356[9]_i_1_n_0\
    );
\output_acc_2_V_reg_1356_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[0]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[0]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[10]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[10]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[11]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[11]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[7]_i_2_n_0\,
      CO(3) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_8_fu_758_p4(11 downto 8),
      O(3) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_4\,
      O(2) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_5\,
      O(1) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_6\,
      O(0) => \output_acc_2_V_reg_1356_reg[11]_i_2_n_7\,
      S(3) => \output_acc_2_V_reg_1356[11]_i_7_n_0\,
      S(2) => \output_acc_2_V_reg_1356[11]_i_8_n_0\,
      S(1) => \output_acc_2_V_reg_1356[11]_i_9_n_0\,
      S(0) => \output_acc_2_V_reg_1356[11]_i_10_n_0\
    );
\output_acc_2_V_reg_1356_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[12]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[12]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[13]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[13]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[14]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[14]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[15]_i_2_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[15]\,
      R => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[15]_i_18_n_0\,
      CO(3) => \output_acc_2_V_reg_1356_reg[15]_i_12_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[15]_i_12_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[15]_i_12_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_2_fu_966_p1(11 downto 8),
      O(3 downto 0) => \NLW_output_acc_2_V_reg_1356_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_2_V_reg_1356[15]_i_19_n_0\,
      S(2) => \output_acc_2_V_reg_1356[15]_i_20_n_0\,
      S(1) => \output_acc_2_V_reg_1356[15]_i_21_n_0\,
      S(0) => \output_acc_2_V_reg_1356[15]_i_22_n_0\
    );
\output_acc_2_V_reg_1356_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[15]_i_23_n_0\,
      CO(3) => \output_acc_2_V_reg_1356_reg[15]_i_18_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[15]_i_18_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[15]_i_18_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_2_fu_966_p1(7 downto 4),
      O(3 downto 0) => \NLW_output_acc_2_V_reg_1356_reg[15]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_2_V_reg_1356[15]_i_24_n_0\,
      S(2) => \output_acc_2_V_reg_1356[15]_i_25_n_0\,
      S(1) => \output_acc_2_V_reg_1356[15]_i_26_n_0\,
      S(0) => \output_acc_2_V_reg_1356[15]_i_27_n_0\
    );
\output_acc_2_V_reg_1356_reg[15]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_2_V_reg_1356_reg[15]_i_23_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[15]_i_23_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[15]_i_23_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[15]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_2_fu_966_p1(3 downto 0),
      O(3 downto 0) => \NLW_output_acc_2_V_reg_1356_reg[15]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_2_V_reg_1356[15]_i_28_n_0\,
      S(2) => \output_acc_2_V_reg_1356[15]_i_29_n_0\,
      S(1) => \output_acc_2_V_reg_1356[15]_i_30_n_0\,
      S(0) => \output_acc_2_V_reg_1356[15]_i_31_n_0\
    );
\output_acc_2_V_reg_1356_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[11]_i_2_n_0\,
      CO(3) => \NLW_output_acc_2_V_reg_1356_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_8_fu_758_p4(14 downto 12),
      O(3) => p_Result_5_fu_990_p3,
      O(2) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_5\,
      O(1) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_6\,
      O(0) => \output_acc_2_V_reg_1356_reg[15]_i_3_n_7\,
      S(3) => \output_acc_2_V_reg_1356[15]_i_8_n_0\,
      S(2) => \output_acc_2_V_reg_1356[15]_i_9_n_0\,
      S(1) => \output_acc_2_V_reg_1356[15]_i_10_n_0\,
      S(0) => \output_acc_2_V_reg_1356[15]_i_11_n_0\
    );
\output_acc_2_V_reg_1356_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[15]_i_12_n_0\,
      CO(3) => \output_acc_2_V_reg_1356_reg[15]_i_4_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[15]_i_4_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[15]_i_4_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_2_V_reg_1356[15]_i_13_n_0\,
      DI(2 downto 0) => rhs_V_2_fu_966_p1(14 downto 12),
      O(3 downto 0) => \NLW_output_acc_2_V_reg_1356_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_2_V_reg_1356[15]_i_14_n_0\,
      S(2) => \output_acc_2_V_reg_1356[15]_i_15_n_0\,
      S(1) => \output_acc_2_V_reg_1356[15]_i_16_n_0\,
      S(0) => \output_acc_2_V_reg_1356[15]_i_17_n_0\
    );
\output_acc_2_V_reg_1356_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[1]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[1]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[2]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[2]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[3]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[3]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_8_fu_758_p4(3 downto 0),
      O(3) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_4\,
      O(2) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_5\,
      O(1) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_6\,
      O(0) => \output_acc_2_V_reg_1356_reg[3]_i_2_n_7\,
      S(3) => \output_acc_2_V_reg_1356[3]_i_7_n_0\,
      S(2) => \output_acc_2_V_reg_1356[3]_i_8_n_0\,
      S(1) => \output_acc_2_V_reg_1356[3]_i_9_n_0\,
      S(0) => \output_acc_2_V_reg_1356[3]_i_10_n_0\
    );
\output_acc_2_V_reg_1356_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[4]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[4]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[5]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[5]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[6]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[6]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[7]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[7]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_2_V_reg_1356_reg[3]_i_2_n_0\,
      CO(3) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_0\,
      CO(2) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_1\,
      CO(1) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_2\,
      CO(0) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_8_fu_758_p4(7 downto 4),
      O(3) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_4\,
      O(2) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_5\,
      O(1) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_6\,
      O(0) => \output_acc_2_V_reg_1356_reg[7]_i_2_n_7\,
      S(3) => \output_acc_2_V_reg_1356[7]_i_7_n_0\,
      S(2) => \output_acc_2_V_reg_1356[7]_i_8_n_0\,
      S(1) => \output_acc_2_V_reg_1356[7]_i_9_n_0\,
      S(0) => \output_acc_2_V_reg_1356[7]_i_10_n_0\
    );
\output_acc_2_V_reg_1356_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[8]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[8]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_2_V_reg_1356_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_2_V_reg_1356[9]_i_1_n_0\,
      Q => \output_acc_2_V_reg_1356_reg_n_0_[9]\,
      S => output_acc_2_V_reg_1356
    );
\output_acc_3_V_reg_1361[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[3]_i_2_n_7\,
      O => \output_acc_3_V_reg_1361[0]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[11]_i_2_n_5\,
      O => \output_acc_3_V_reg_1361[10]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[11]_i_2_n_4\,
      O => \output_acc_3_V_reg_1361[11]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(56),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(56),
      I3 => inStream_b_V_data_0_payload_A(56),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(56),
      O => \output_acc_3_V_reg_1361[11]_i_10_n_0\
    );
\output_acc_3_V_reg_1361[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(59),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(59),
      O => p_Val2_13_fu_768_p4(11)
    );
\output_acc_3_V_reg_1361[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(58),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(58),
      O => p_Val2_13_fu_768_p4(10)
    );
\output_acc_3_V_reg_1361[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(57),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(57),
      O => p_Val2_13_fu_768_p4(9)
    );
\output_acc_3_V_reg_1361[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(56),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(56),
      O => p_Val2_13_fu_768_p4(8)
    );
\output_acc_3_V_reg_1361[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(59),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(59),
      I3 => inStream_b_V_data_0_payload_A(59),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(59),
      O => \output_acc_3_V_reg_1361[11]_i_7_n_0\
    );
\output_acc_3_V_reg_1361[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(58),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(58),
      I3 => inStream_b_V_data_0_payload_A(58),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(58),
      O => \output_acc_3_V_reg_1361[11]_i_8_n_0\
    );
\output_acc_3_V_reg_1361[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(57),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(57),
      I3 => inStream_b_V_data_0_payload_A(57),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(57),
      O => \output_acc_3_V_reg_1361[11]_i_9_n_0\
    );
\output_acc_3_V_reg_1361[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[15]_i_3_n_7\,
      O => \output_acc_3_V_reg_1361[12]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[15]_i_3_n_6\,
      O => \output_acc_3_V_reg_1361[13]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[15]_i_3_n_5\,
      O => \output_acc_3_V_reg_1361[14]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(61),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(61),
      I3 => inStream_b_V_data_0_payload_A(61),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(61),
      O => \output_acc_3_V_reg_1361[15]_i_10_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(60),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(60),
      I3 => inStream_b_V_data_0_payload_A(60),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(60),
      O => \output_acc_3_V_reg_1361[15]_i_11_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(63),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(63),
      O => \output_acc_3_V_reg_1361[15]_i_13_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(63),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(63),
      I3 => inStream_a_V_data_0_payload_A(63),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(63),
      O => \output_acc_3_V_reg_1361[15]_i_14_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(62),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(62),
      I3 => inStream_a_V_data_0_payload_A(62),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(62),
      O => \output_acc_3_V_reg_1361[15]_i_15_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(61),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(61),
      I3 => inStream_a_V_data_0_payload_A(61),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(61),
      O => \output_acc_3_V_reg_1361[15]_i_16_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(60),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(60),
      I3 => inStream_a_V_data_0_payload_A(60),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(60),
      O => \output_acc_3_V_reg_1361[15]_i_17_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(59),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(59),
      I3 => inStream_a_V_data_0_payload_A(59),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(59),
      O => \output_acc_3_V_reg_1361[15]_i_19_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      O => \output_acc_3_V_reg_1361[15]_i_2_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(58),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(58),
      I3 => inStream_a_V_data_0_payload_A(58),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(58),
      O => \output_acc_3_V_reg_1361[15]_i_20_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(57),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(57),
      I3 => inStream_a_V_data_0_payload_A(57),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(57),
      O => \output_acc_3_V_reg_1361[15]_i_21_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(56),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(56),
      I3 => inStream_a_V_data_0_payload_A(56),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(56),
      O => \output_acc_3_V_reg_1361[15]_i_22_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(55),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(55),
      I3 => inStream_a_V_data_0_payload_A(55),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(55),
      O => \output_acc_3_V_reg_1361[15]_i_24_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(54),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(54),
      I3 => inStream_a_V_data_0_payload_A(54),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(54),
      O => \output_acc_3_V_reg_1361[15]_i_25_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(53),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(53),
      I3 => inStream_a_V_data_0_payload_A(53),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(53),
      O => \output_acc_3_V_reg_1361[15]_i_26_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(52),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(52),
      I3 => inStream_a_V_data_0_payload_A(52),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(52),
      O => \output_acc_3_V_reg_1361[15]_i_27_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(51),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(51),
      I3 => inStream_a_V_data_0_payload_A(51),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(51),
      O => \output_acc_3_V_reg_1361[15]_i_28_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(50),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(50),
      I3 => inStream_a_V_data_0_payload_A(50),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(50),
      O => \output_acc_3_V_reg_1361[15]_i_29_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(49),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(49),
      I3 => inStream_a_V_data_0_payload_A(49),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(49),
      O => \output_acc_3_V_reg_1361[15]_i_30_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_b_V_data_0_payload_A(48),
      I1 => inStream_b_V_data_0_sel_rd_reg_rep_n_0,
      I2 => inStream_b_V_data_0_payload_B(48),
      I3 => inStream_a_V_data_0_payload_A(48),
      I4 => inStream_a_V_data_0_sel,
      I5 => inStream_a_V_data_0_payload_B(48),
      O => \output_acc_3_V_reg_1361[15]_i_31_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(62),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(62),
      O => p_Val2_13_fu_768_p4(14)
    );
\output_acc_3_V_reg_1361[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(61),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(61),
      O => p_Val2_13_fu_768_p4(13)
    );
\output_acc_3_V_reg_1361[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(60),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(60),
      O => p_Val2_13_fu_768_p4(12)
    );
\output_acc_3_V_reg_1361[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(63),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(63),
      I3 => inStream_b_V_data_0_payload_A(63),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(63),
      O => \output_acc_3_V_reg_1361[15]_i_8_n_0\
    );
\output_acc_3_V_reg_1361[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(62),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(62),
      I3 => inStream_b_V_data_0_payload_A(62),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(62),
      O => \output_acc_3_V_reg_1361[15]_i_9_n_0\
    );
\output_acc_3_V_reg_1361[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[3]_i_2_n_6\,
      O => \output_acc_3_V_reg_1361[1]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[3]_i_2_n_5\,
      O => \output_acc_3_V_reg_1361[2]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[3]_i_2_n_4\,
      O => \output_acc_3_V_reg_1361[3]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(48),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(48),
      I3 => inStream_b_V_data_0_payload_A(48),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(48),
      O => \output_acc_3_V_reg_1361[3]_i_10_n_0\
    );
\output_acc_3_V_reg_1361[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(51),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(51),
      O => p_Val2_13_fu_768_p4(3)
    );
\output_acc_3_V_reg_1361[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(50),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(50),
      O => p_Val2_13_fu_768_p4(2)
    );
\output_acc_3_V_reg_1361[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(49),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(49),
      O => p_Val2_13_fu_768_p4(1)
    );
\output_acc_3_V_reg_1361[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(48),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(48),
      O => p_Val2_13_fu_768_p4(0)
    );
\output_acc_3_V_reg_1361[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(51),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(51),
      I3 => inStream_b_V_data_0_payload_A(51),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(51),
      O => \output_acc_3_V_reg_1361[3]_i_7_n_0\
    );
\output_acc_3_V_reg_1361[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(50),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(50),
      I3 => inStream_b_V_data_0_payload_A(50),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(50),
      O => \output_acc_3_V_reg_1361[3]_i_8_n_0\
    );
\output_acc_3_V_reg_1361[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(49),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(49),
      I3 => inStream_b_V_data_0_payload_A(49),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(49),
      O => \output_acc_3_V_reg_1361[3]_i_9_n_0\
    );
\output_acc_3_V_reg_1361[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[7]_i_2_n_7\,
      O => \output_acc_3_V_reg_1361[4]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[7]_i_2_n_6\,
      O => \output_acc_3_V_reg_1361[5]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[7]_i_2_n_5\,
      O => \output_acc_3_V_reg_1361[6]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[7]_i_2_n_4\,
      O => \output_acc_3_V_reg_1361[7]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(52),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(52),
      I3 => inStream_b_V_data_0_payload_A(52),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(52),
      O => \output_acc_3_V_reg_1361[7]_i_10_n_0\
    );
\output_acc_3_V_reg_1361[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(55),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(55),
      O => p_Val2_13_fu_768_p4(7)
    );
\output_acc_3_V_reg_1361[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(54),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(54),
      O => p_Val2_13_fu_768_p4(6)
    );
\output_acc_3_V_reg_1361[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(53),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(53),
      O => p_Val2_13_fu_768_p4(5)
    );
\output_acc_3_V_reg_1361[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_B(52),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_A(52),
      O => p_Val2_13_fu_768_p4(4)
    );
\output_acc_3_V_reg_1361[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(55),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(55),
      I3 => inStream_b_V_data_0_payload_A(55),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(55),
      O => \output_acc_3_V_reg_1361[7]_i_7_n_0\
    );
\output_acc_3_V_reg_1361[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(54),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(54),
      I3 => inStream_b_V_data_0_payload_A(54),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(54),
      O => \output_acc_3_V_reg_1361[7]_i_8_n_0\
    );
\output_acc_3_V_reg_1361[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => inStream_a_V_data_0_payload_A(53),
      I1 => inStream_a_V_data_0_sel,
      I2 => inStream_a_V_data_0_payload_B(53),
      I3 => inStream_b_V_data_0_payload_A(53),
      I4 => inStream_b_V_data_0_sel,
      I5 => inStream_b_V_data_0_payload_B(53),
      O => \output_acc_3_V_reg_1361[7]_i_9_n_0\
    );
\output_acc_3_V_reg_1361[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[11]_i_2_n_7\,
      O => \output_acc_3_V_reg_1361[8]_i_1_n_0\
    );
\output_acc_3_V_reg_1361[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_Result_7_fu_1080_p3,
      I1 => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      I2 => output_acc_0_V_reg_13460,
      I3 => \output_acc_3_V_reg_1361_reg[11]_i_2_n_6\,
      O => \output_acc_3_V_reg_1361[9]_i_1_n_0\
    );
\output_acc_3_V_reg_1361_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[0]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[0]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[10]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[10]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[11]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[11]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[7]_i_2_n_0\,
      CO(3) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_13_fu_768_p4(11 downto 8),
      O(3) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_4\,
      O(2) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_5\,
      O(1) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_6\,
      O(0) => \output_acc_3_V_reg_1361_reg[11]_i_2_n_7\,
      S(3) => \output_acc_3_V_reg_1361[11]_i_7_n_0\,
      S(2) => \output_acc_3_V_reg_1361[11]_i_8_n_0\,
      S(1) => \output_acc_3_V_reg_1361[11]_i_9_n_0\,
      S(0) => \output_acc_3_V_reg_1361[11]_i_10_n_0\
    );
\output_acc_3_V_reg_1361_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[12]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[12]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[13]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[13]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[14]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[14]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[15]_i_2_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[15]\,
      R => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[15]_i_18_n_0\,
      CO(3) => \output_acc_3_V_reg_1361_reg[15]_i_12_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[15]_i_12_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[15]_i_12_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_3_fu_1056_p1(11 downto 8),
      O(3 downto 0) => \NLW_output_acc_3_V_reg_1361_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_3_V_reg_1361[15]_i_19_n_0\,
      S(2) => \output_acc_3_V_reg_1361[15]_i_20_n_0\,
      S(1) => \output_acc_3_V_reg_1361[15]_i_21_n_0\,
      S(0) => \output_acc_3_V_reg_1361[15]_i_22_n_0\
    );
\output_acc_3_V_reg_1361_reg[15]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[15]_i_23_n_0\,
      CO(3) => \output_acc_3_V_reg_1361_reg[15]_i_18_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[15]_i_18_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[15]_i_18_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[15]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_3_fu_1056_p1(7 downto 4),
      O(3 downto 0) => \NLW_output_acc_3_V_reg_1361_reg[15]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_3_V_reg_1361[15]_i_24_n_0\,
      S(2) => \output_acc_3_V_reg_1361[15]_i_25_n_0\,
      S(1) => \output_acc_3_V_reg_1361[15]_i_26_n_0\,
      S(0) => \output_acc_3_V_reg_1361[15]_i_27_n_0\
    );
\output_acc_3_V_reg_1361_reg[15]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_3_V_reg_1361_reg[15]_i_23_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[15]_i_23_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[15]_i_23_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[15]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_3_fu_1056_p1(3 downto 0),
      O(3 downto 0) => \NLW_output_acc_3_V_reg_1361_reg[15]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_3_V_reg_1361[15]_i_28_n_0\,
      S(2) => \output_acc_3_V_reg_1361[15]_i_29_n_0\,
      S(1) => \output_acc_3_V_reg_1361[15]_i_30_n_0\,
      S(0) => \output_acc_3_V_reg_1361[15]_i_31_n_0\
    );
\output_acc_3_V_reg_1361_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[11]_i_2_n_0\,
      CO(3) => \NLW_output_acc_3_V_reg_1361_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_Val2_13_fu_768_p4(14 downto 12),
      O(3) => p_Result_7_fu_1080_p3,
      O(2) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_5\,
      O(1) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_6\,
      O(0) => \output_acc_3_V_reg_1361_reg[15]_i_3_n_7\,
      S(3) => \output_acc_3_V_reg_1361[15]_i_8_n_0\,
      S(2) => \output_acc_3_V_reg_1361[15]_i_9_n_0\,
      S(1) => \output_acc_3_V_reg_1361[15]_i_10_n_0\,
      S(0) => \output_acc_3_V_reg_1361[15]_i_11_n_0\
    );
\output_acc_3_V_reg_1361_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[15]_i_12_n_0\,
      CO(3) => \output_acc_3_V_reg_1361_reg[15]_i_4_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[15]_i_4_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[15]_i_4_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \output_acc_3_V_reg_1361[15]_i_13_n_0\,
      DI(2 downto 0) => rhs_V_3_fu_1056_p1(14 downto 12),
      O(3 downto 0) => \NLW_output_acc_3_V_reg_1361_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \output_acc_3_V_reg_1361[15]_i_14_n_0\,
      S(2) => \output_acc_3_V_reg_1361[15]_i_15_n_0\,
      S(1) => \output_acc_3_V_reg_1361[15]_i_16_n_0\,
      S(0) => \output_acc_3_V_reg_1361[15]_i_17_n_0\
    );
\output_acc_3_V_reg_1361_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[1]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[1]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[2]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[2]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[3]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[3]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_13_fu_768_p4(3 downto 0),
      O(3) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_4\,
      O(2) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_5\,
      O(1) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_6\,
      O(0) => \output_acc_3_V_reg_1361_reg[3]_i_2_n_7\,
      S(3) => \output_acc_3_V_reg_1361[3]_i_7_n_0\,
      S(2) => \output_acc_3_V_reg_1361[3]_i_8_n_0\,
      S(1) => \output_acc_3_V_reg_1361[3]_i_9_n_0\,
      S(0) => \output_acc_3_V_reg_1361[3]_i_10_n_0\
    );
\output_acc_3_V_reg_1361_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[4]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[4]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[5]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[5]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[6]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[6]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[7]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[7]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_acc_3_V_reg_1361_reg[3]_i_2_n_0\,
      CO(3) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_0\,
      CO(2) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_1\,
      CO(1) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_2\,
      CO(0) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_Val2_13_fu_768_p4(7 downto 4),
      O(3) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_4\,
      O(2) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_5\,
      O(1) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_6\,
      O(0) => \output_acc_3_V_reg_1361_reg[7]_i_2_n_7\,
      S(3) => \output_acc_3_V_reg_1361[7]_i_7_n_0\,
      S(2) => \output_acc_3_V_reg_1361[7]_i_8_n_0\,
      S(1) => \output_acc_3_V_reg_1361[7]_i_9_n_0\,
      S(0) => \output_acc_3_V_reg_1361[7]_i_10_n_0\
    );
\output_acc_3_V_reg_1361_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[8]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[8]\,
      S => output_acc_3_V_reg_1361
    );
\output_acc_3_V_reg_1361_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => \output_acc_3_V_reg_1361[9]_i_1_n_0\,
      Q => \output_acc_3_V_reg_1361_reg_n_0_[9]\,
      S => output_acc_3_V_reg_1361
    );
\t_V_reg_337[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_337_reg(0),
      O => i_V_fu_481_p2(0)
    );
\t_V_reg_337[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_337_reg(0),
      I1 => t_V_reg_337_reg(1),
      O => i_V_fu_481_p2(1)
    );
\t_V_reg_337[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_reg_337_reg(0),
      I1 => t_V_reg_337_reg(1),
      I2 => t_V_reg_337_reg(2),
      O => i_V_fu_481_p2(2)
    );
\t_V_reg_337[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[1]\,
      I1 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      I2 => bias_en_V_read_reg_1225,
      I3 => kernel_bias_fp_1_V_U_n_68,
      O => ap_NS_fsm1110_out
    );
\t_V_reg_337[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_337_reg(2),
      I1 => t_V_reg_337_reg(1),
      I2 => t_V_reg_337_reg(0),
      I3 => t_V_reg_337_reg(3),
      O => i_V_fu_481_p2(3)
    );
\t_V_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1110_out,
      D => i_V_fu_481_p2(0),
      Q => t_V_reg_337_reg(0),
      R => t_V_reg_337
    );
\t_V_reg_337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1110_out,
      D => i_V_fu_481_p2(1),
      Q => t_V_reg_337_reg(1),
      R => t_V_reg_337
    );
\t_V_reg_337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1110_out,
      D => i_V_fu_481_p2(2),
      Q => t_V_reg_337_reg(2),
      R => t_V_reg_337
    );
\t_V_reg_337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1110_out,
      D => i_V_fu_481_p2(3),
      Q => t_V_reg_337_reg(3),
      R => t_V_reg_337
    );
\tmp_dest_V_reg_1341[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(0),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(0),
      O => inStream_a_V_dest_V_0_data_out(0)
    );
\tmp_dest_V_reg_1341[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(1),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(1),
      O => inStream_a_V_dest_V_0_data_out(1)
    );
\tmp_dest_V_reg_1341[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(2),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(2),
      O => inStream_a_V_dest_V_0_data_out(2)
    );
\tmp_dest_V_reg_1341[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(3),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(3),
      O => inStream_a_V_dest_V_0_data_out(3)
    );
\tmp_dest_V_reg_1341[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(4),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(4),
      O => inStream_a_V_dest_V_0_data_out(4)
    );
\tmp_dest_V_reg_1341[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_dest_V_0_payload_B(5),
      I1 => inStream_a_V_dest_V_0_sel,
      I2 => inStream_a_V_dest_V_0_payload_A(5),
      O => inStream_a_V_dest_V_0_data_out(5)
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(0),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(1),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(2),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(2),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(3),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(3),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(4),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(4),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_dest_V_reg_1341(5),
      Q => tmp_dest_V_reg_1341_pp1_iter1_reg(5),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(0),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(0),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(1),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(1),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(2),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(2),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(3),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(3),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(4),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(4),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter1_reg(5),
      Q => tmp_dest_V_reg_1341_pp1_iter2_reg(5),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(0),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(0),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(1),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(1),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(2),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(2),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(3),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(3),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(4),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(4),
      R => '0'
    );
\tmp_dest_V_reg_1341_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_dest_V_reg_1341_pp1_iter2_reg(5),
      Q => tmp_dest_V_reg_1341_pp1_iter3_reg(5),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(0),
      Q => tmp_dest_V_reg_1341(0),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(1),
      Q => tmp_dest_V_reg_1341(1),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(2),
      Q => tmp_dest_V_reg_1341(2),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(3),
      Q => tmp_dest_V_reg_1341(3),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(4),
      Q => tmp_dest_V_reg_1341(4),
      R => '0'
    );
\tmp_dest_V_reg_1341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_dest_V_0_data_out(5),
      Q => tmp_dest_V_reg_1341(5),
      R => '0'
    );
\tmp_id_V_reg_1336[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_id_V_0_payload_B(0),
      I1 => inStream_a_V_id_V_0_sel,
      I2 => inStream_a_V_id_V_0_payload_A(0),
      O => inStream_a_V_id_V_0_data_out(0)
    );
\tmp_id_V_reg_1336[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_id_V_0_payload_B(1),
      I1 => inStream_a_V_id_V_0_sel,
      I2 => inStream_a_V_id_V_0_payload_A(1),
      O => inStream_a_V_id_V_0_data_out(1)
    );
\tmp_id_V_reg_1336[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_id_V_0_payload_B(2),
      I1 => inStream_a_V_id_V_0_sel,
      I2 => inStream_a_V_id_V_0_payload_A(2),
      O => inStream_a_V_id_V_0_data_out(2)
    );
\tmp_id_V_reg_1336[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_id_V_0_payload_B(3),
      I1 => inStream_a_V_id_V_0_sel,
      I2 => inStream_a_V_id_V_0_payload_A(3),
      O => inStream_a_V_id_V_0_data_out(3)
    );
\tmp_id_V_reg_1336[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_id_V_0_payload_B(4),
      I1 => inStream_a_V_id_V_0_sel,
      I2 => inStream_a_V_id_V_0_payload_A(4),
      O => inStream_a_V_id_V_0_data_out(4)
    );
\tmp_id_V_reg_1336_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_id_V_reg_1336(0),
      Q => tmp_id_V_reg_1336_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_id_V_reg_1336(1),
      Q => tmp_id_V_reg_1336_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_id_V_reg_1336(2),
      Q => tmp_id_V_reg_1336_pp1_iter1_reg(2),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_id_V_reg_1336(3),
      Q => tmp_id_V_reg_1336_pp1_iter1_reg(3),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_id_V_reg_1336(4),
      Q => tmp_id_V_reg_1336_pp1_iter1_reg(4),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter1_reg(0),
      Q => tmp_id_V_reg_1336_pp1_iter2_reg(0),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter1_reg(1),
      Q => tmp_id_V_reg_1336_pp1_iter2_reg(1),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter1_reg(2),
      Q => tmp_id_V_reg_1336_pp1_iter2_reg(2),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter1_reg(3),
      Q => tmp_id_V_reg_1336_pp1_iter2_reg(3),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter1_reg(4),
      Q => tmp_id_V_reg_1336_pp1_iter2_reg(4),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter2_reg(0),
      Q => tmp_id_V_reg_1336_pp1_iter3_reg(0),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter2_reg(1),
      Q => tmp_id_V_reg_1336_pp1_iter3_reg(1),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter2_reg(2),
      Q => tmp_id_V_reg_1336_pp1_iter3_reg(2),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter2_reg(3),
      Q => tmp_id_V_reg_1336_pp1_iter3_reg(3),
      R => '0'
    );
\tmp_id_V_reg_1336_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_id_V_reg_1336_pp1_iter2_reg(4),
      Q => tmp_id_V_reg_1336_pp1_iter3_reg(4),
      R => '0'
    );
\tmp_id_V_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_id_V_0_data_out(0),
      Q => tmp_id_V_reg_1336(0),
      R => '0'
    );
\tmp_id_V_reg_1336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_id_V_0_data_out(1),
      Q => tmp_id_V_reg_1336(1),
      R => '0'
    );
\tmp_id_V_reg_1336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_id_V_0_data_out(2),
      Q => tmp_id_V_reg_1336(2),
      R => '0'
    );
\tmp_id_V_reg_1336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_id_V_0_data_out(3),
      Q => tmp_id_V_reg_1336(3),
      R => '0'
    );
\tmp_id_V_reg_1336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_id_V_0_data_out(4),
      Q => tmp_id_V_reg_1336(4),
      R => '0'
    );
\tmp_keep_V_reg_1321[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(0),
      I1 => inStream_a_V_keep_V_0_payload_A(0),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(0)
    );
\tmp_keep_V_reg_1321[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(1),
      I1 => inStream_a_V_keep_V_0_payload_A(1),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(1)
    );
\tmp_keep_V_reg_1321[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(2),
      I1 => inStream_a_V_keep_V_0_payload_A(2),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(2)
    );
\tmp_keep_V_reg_1321[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(3),
      I1 => inStream_a_V_keep_V_0_payload_A(3),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(3)
    );
\tmp_keep_V_reg_1321[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(4),
      I1 => inStream_a_V_keep_V_0_payload_A(4),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(4)
    );
\tmp_keep_V_reg_1321[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(5),
      I1 => inStream_a_V_keep_V_0_payload_A(5),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(5)
    );
\tmp_keep_V_reg_1321[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(6),
      I1 => inStream_a_V_keep_V_0_payload_A(6),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(6)
    );
\tmp_keep_V_reg_1321[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000222"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => grp_post_process_unit_fu_430_n_24,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \tmp_keep_V_reg_1321[7]_i_4_n_0\,
      I4 => grp_post_process_unit_fu_430_n_26,
      I5 => ap_condition_pp1_exit_iter0_state5,
      O => output_acc_0_V_reg_13460
    );
\tmp_keep_V_reg_1321[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_keep_V_0_payload_B(7),
      I1 => inStream_a_V_keep_V_0_payload_A(7),
      I2 => inStream_a_V_keep_V_0_sel,
      O => inStream_a_V_keep_V_0_data_out(7)
    );
\tmp_keep_V_reg_1321[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \inStream_a_V_data_0_state_reg_n_0_[0]\,
      I1 => \inStream_b_V_data_0_state_reg_n_0_[0]\,
      O => \tmp_keep_V_reg_1321[7]_i_4_n_0\
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(0),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(1),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(2),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(2),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(3),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(3),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(4),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(4),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(5),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(5),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(6),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(6),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_keep_V_reg_1321(7),
      Q => tmp_keep_V_reg_1321_pp1_iter1_reg(7),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(0),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(0),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(1),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(1),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(2),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(2),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(3),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(3),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(4),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(4),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(5),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(5),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(6),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(6),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter1_reg(7),
      Q => tmp_keep_V_reg_1321_pp1_iter2_reg(7),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(0),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(0),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(1),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(1),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(2),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(2),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(3),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(3),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(4),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(4),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(5),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(5),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(6),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(6),
      R => '0'
    );
\tmp_keep_V_reg_1321_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_keep_V_reg_1321_pp1_iter2_reg(7),
      Q => tmp_keep_V_reg_1321_pp1_iter3_reg(7),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(0),
      Q => tmp_keep_V_reg_1321(0),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(1),
      Q => tmp_keep_V_reg_1321(1),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(2),
      Q => tmp_keep_V_reg_1321(2),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(3),
      Q => tmp_keep_V_reg_1321(3),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(4),
      Q => tmp_keep_V_reg_1321(4),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(5),
      Q => tmp_keep_V_reg_1321(5),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(6),
      Q => tmp_keep_V_reg_1321(6),
      R => '0'
    );
\tmp_keep_V_reg_1321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_keep_V_0_data_out(7),
      Q => tmp_keep_V_reg_1321(7),
      R => '0'
    );
\tmp_last_V_reg_1386[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => kernel_bias_fp_1_V_U_n_69,
      I1 => icmp_ln73_1_fu_578_p2,
      I2 => icmp_ln73_2_fu_569_p2,
      I3 => \i_op_assign_2_reg_392_reg_n_0_[3]\,
      I4 => \tmp_last_V_reg_1386[0]_i_4_n_0\,
      O => tmp_last_V_fu_1180_p2
    );
\tmp_last_V_reg_1386[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(1),
      I1 => add_ln1354_1_reg_1281(1),
      I2 => i_op_assign_reg_359_reg(0),
      I3 => add_ln1354_1_reg_1281(0),
      I4 => add_ln1354_1_reg_1281(2),
      I5 => i_op_assign_reg_359_reg(2),
      O => \tmp_last_V_reg_1386[0]_i_10_n_0\
    );
\tmp_last_V_reg_1386[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \i_op_assign_2_reg_392_reg_n_0_[1]\,
      I1 => \i_op_assign_2_reg_392_reg_n_0_[0]\,
      I2 => kernel_bias_fp_1_V_U_n_69,
      I3 => \i_op_assign_2_reg_392_reg_n_0_[2]\,
      O => \tmp_last_V_reg_1386[0]_i_4_n_0\
    );
\tmp_last_V_reg_1386[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_1_reg_381(6),
      I1 => add_ln1354_reg_1275(6),
      I2 => i_op_assign_1_reg_381(7),
      I3 => add_ln1354_reg_1275(7),
      I4 => add_ln1354_reg_1275(8),
      I5 => i_op_assign_1_reg_381(8),
      O => \tmp_last_V_reg_1386[0]_i_5_n_0\
    );
\tmp_last_V_reg_1386[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_1_reg_381(3),
      I1 => add_ln1354_reg_1275(3),
      I2 => i_op_assign_1_reg_381(4),
      I3 => add_ln1354_reg_1275(4),
      I4 => add_ln1354_reg_1275(5),
      I5 => i_op_assign_1_reg_381(5),
      O => \tmp_last_V_reg_1386[0]_i_6_n_0\
    );
\tmp_last_V_reg_1386[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_1_reg_381(0),
      I1 => add_ln1354_reg_1275(0),
      I2 => i_op_assign_1_reg_381(1),
      I3 => add_ln1354_reg_1275(1),
      I4 => add_ln1354_reg_1275(2),
      I5 => i_op_assign_1_reg_381(2),
      O => \tmp_last_V_reg_1386[0]_i_7_n_0\
    );
\tmp_last_V_reg_1386[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(7),
      I1 => add_ln1354_1_reg_1281(7),
      I2 => i_op_assign_reg_359_reg(6),
      I3 => add_ln1354_1_reg_1281(6),
      I4 => add_ln1354_1_reg_1281(8),
      I5 => i_op_assign_reg_359_reg(8),
      O => \tmp_last_V_reg_1386[0]_i_8_n_0\
    );
\tmp_last_V_reg_1386[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_op_assign_reg_359_reg(3),
      I1 => add_ln1354_1_reg_1281(3),
      I2 => i_op_assign_reg_359_reg(4),
      I3 => add_ln1354_1_reg_1281(4),
      I4 => add_ln1354_1_reg_1281(5),
      I5 => i_op_assign_reg_359_reg(5),
      O => \tmp_last_V_reg_1386[0]_i_9_n_0\
    );
\tmp_last_V_reg_1386_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_last_V_reg_1386,
      Q => tmp_last_V_reg_1386_pp1_iter1_reg,
      R => '0'
    );
\tmp_last_V_reg_1386_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_last_V_reg_1386_pp1_iter1_reg,
      Q => tmp_last_V_reg_1386_pp1_iter2_reg,
      R => '0'
    );
\tmp_last_V_reg_1386_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_last_V_reg_1386_pp1_iter2_reg,
      Q => tmp_last_V_reg_1386_pp1_iter3_reg,
      R => '0'
    );
\tmp_last_V_reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => tmp_last_V_fu_1180_p2,
      Q => tmp_last_V_reg_1386,
      R => '0'
    );
\tmp_last_V_reg_1386_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln73_1_fu_578_p2,
      CO(2) => \tmp_last_V_reg_1386_reg[0]_i_2_n_1\,
      CO(1) => \tmp_last_V_reg_1386_reg[0]_i_2_n_2\,
      CO(0) => \tmp_last_V_reg_1386_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_tmp_last_V_reg_1386_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln1354_reg_1275_reg[9]_inv_n_0\,
      S(2) => \tmp_last_V_reg_1386[0]_i_5_n_0\,
      S(1) => \tmp_last_V_reg_1386[0]_i_6_n_0\,
      S(0) => \tmp_last_V_reg_1386[0]_i_7_n_0\
    );
\tmp_last_V_reg_1386_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln73_2_fu_569_p2,
      CO(2) => \tmp_last_V_reg_1386_reg[0]_i_3_n_1\,
      CO(1) => \tmp_last_V_reg_1386_reg[0]_i_3_n_2\,
      CO(0) => \tmp_last_V_reg_1386_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_tmp_last_V_reg_1386_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln1354_1_reg_1281_reg[9]_inv_n_0\,
      S(2) => \tmp_last_V_reg_1386[0]_i_8_n_0\,
      S(1) => \tmp_last_V_reg_1386[0]_i_9_n_0\,
      S(0) => \tmp_last_V_reg_1386[0]_i_10_n_0\
    );
\tmp_strb_V_reg_1326[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(0),
      I1 => inStream_a_V_strb_V_0_payload_A(0),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(0)
    );
\tmp_strb_V_reg_1326[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(1),
      I1 => inStream_a_V_strb_V_0_payload_A(1),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(1)
    );
\tmp_strb_V_reg_1326[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(2),
      I1 => inStream_a_V_strb_V_0_payload_A(2),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(2)
    );
\tmp_strb_V_reg_1326[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(3),
      I1 => inStream_a_V_strb_V_0_payload_A(3),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(3)
    );
\tmp_strb_V_reg_1326[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(4),
      I1 => inStream_a_V_strb_V_0_payload_A(4),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(4)
    );
\tmp_strb_V_reg_1326[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(5),
      I1 => inStream_a_V_strb_V_0_payload_A(5),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(5)
    );
\tmp_strb_V_reg_1326[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(6),
      I1 => inStream_a_V_strb_V_0_payload_A(6),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(6)
    );
\tmp_strb_V_reg_1326[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => inStream_a_V_strb_V_0_payload_B(7),
      I1 => inStream_a_V_strb_V_0_payload_A(7),
      I2 => inStream_a_V_strb_V_0_sel,
      O => inStream_a_V_strb_V_0_data_out(7)
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(0),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(1),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(2),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(2),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(3),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(3),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(4),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(4),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(5),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(5),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(6),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(6),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_strb_V_reg_1326(7),
      Q => tmp_strb_V_reg_1326_pp1_iter1_reg(7),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(0),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(0),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(1),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(1),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(2),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(2),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(3),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(3),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(4),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(4),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(5),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(5),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(6),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(6),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter1_reg(7),
      Q => tmp_strb_V_reg_1326_pp1_iter2_reg(7),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(0),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(0),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(1),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(1),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(2),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(2),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(3),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(3),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(4),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(4),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(5),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(5),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(6),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(6),
      R => '0'
    );
\tmp_strb_V_reg_1326_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_strb_V_reg_1326_pp1_iter2_reg(7),
      Q => tmp_strb_V_reg_1326_pp1_iter3_reg(7),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(0),
      Q => tmp_strb_V_reg_1326(0),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(1),
      Q => tmp_strb_V_reg_1326(1),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(2),
      Q => tmp_strb_V_reg_1326(2),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(3),
      Q => tmp_strb_V_reg_1326(3),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(4),
      Q => tmp_strb_V_reg_1326(4),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(5),
      Q => tmp_strb_V_reg_1326(5),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(6),
      Q => tmp_strb_V_reg_1326(6),
      R => '0'
    );
\tmp_strb_V_reg_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_strb_V_0_data_out(7),
      Q => tmp_strb_V_reg_1326(7),
      R => '0'
    );
\tmp_user_V_reg_1331[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_user_V_0_payload_B(0),
      I1 => inStream_a_V_user_V_0_sel,
      I2 => inStream_a_V_user_V_0_payload_A(0),
      O => inStream_a_V_user_V_0_data_out(0)
    );
\tmp_user_V_reg_1331[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inStream_a_V_user_V_0_payload_B(1),
      I1 => inStream_a_V_user_V_0_sel,
      I2 => inStream_a_V_user_V_0_payload_A(1),
      O => inStream_a_V_user_V_0_data_out(1)
    );
\tmp_user_V_reg_1331_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_user_V_reg_1331(0),
      Q => tmp_user_V_reg_1331_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_user_V_reg_1331_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_post_process_unit_fu_403_ap_ce,
      D => tmp_user_V_reg_1331(1),
      Q => tmp_user_V_reg_1331_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_user_V_reg_1331_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_user_V_reg_1331_pp1_iter1_reg(0),
      Q => tmp_user_V_reg_1331_pp1_iter2_reg(0),
      R => '0'
    );
\tmp_user_V_reg_1331_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_user_V_reg_1331_pp1_iter1_reg(1),
      Q => tmp_user_V_reg_1331_pp1_iter2_reg(1),
      R => '0'
    );
\tmp_user_V_reg_1331_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_user_V_reg_1331_pp1_iter2_reg(0),
      Q => tmp_user_V_reg_1331_pp1_iter3_reg(0),
      R => '0'
    );
\tmp_user_V_reg_1331_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => tmp_user_V_reg_1331_pp1_iter2_reg(1),
      Q => tmp_user_V_reg_1331_pp1_iter3_reg(1),
      R => '0'
    );
\tmp_user_V_reg_1331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_user_V_0_data_out(0),
      Q => tmp_user_V_reg_1331(0),
      R => '0'
    );
\tmp_user_V_reg_1331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_acc_0_V_reg_13460,
      D => inStream_a_V_user_V_0_data_out(1),
      Q => tmp_user_V_reg_1331(1),
      R => '0'
    );
yolo_acc_top_CTRL_BUS_s_axi_U: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top_CTRL_BUS_s_axi
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm1111_out,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_BUS_WREADY,
      Q(3 downto 0) => fold_input_ch_V(3 downto 0),
      SR(0) => t_V_reg_337,
      \ap_CS_fsm_reg[1]\ => kernel_bias_fp_1_V_U_n_68,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bias_en_V => bias_en_V,
      bias_en_V_read_reg_1225 => bias_en_V_read_reg_1225,
      int_ap_ready_reg_0(2) => \ap_CS_fsm_reg_n_0_[5]\,
      int_ap_ready_reg_0(1) => \ap_CS_fsm_reg_n_0_[1]\,
      int_ap_ready_reg_0(0) => \ap_CS_fsm_reg_n_0_[0]\,
      int_ap_ready_reg_1 => \outStream_V_data_1_state_reg_n_0_[0]\,
      int_ap_ready_reg_2 => \^outstream_tvalid\,
      \int_input_h_V_reg[8]_0\(8 downto 0) => input_h_V(8 downto 0),
      \int_input_w_V_reg[8]_0\(8 downto 0) => input_w_V(8 downto 0),
      interrupt => interrupt,
      leaky_V => leaky_V,
      outStream_TREADY => outStream_TREADY,
      outStream_V_data_1_ack_in => outStream_V_data_1_ack_in,
      \outStream_V_data_1_state_reg[1]\ => yolo_acc_top_CTRL_BUS_s_axi_U_n_29,
      outStream_V_dest_V_1_state(0) => outStream_V_dest_V_1_state(1),
      outStream_V_id_V_1_state(1 downto 0) => outStream_V_id_V_1_state(1 downto 0),
      outStream_V_keep_V_1_state(1 downto 0) => outStream_V_keep_V_1_state(1 downto 0),
      outStream_V_last_V_1_state(1 downto 0) => outStream_V_last_V_1_state(1 downto 0),
      outStream_V_strb_V_1_state(1 downto 0) => outStream_V_strb_V_1_state(1 downto 0),
      outStream_V_user_V_1_state(1 downto 0) => outStream_V_user_V_1_state(1 downto 0),
      \outStream_V_user_V_1_state_reg[0]\ => yolo_acc_top_CTRL_BUS_s_axi_U_n_31,
      p_1_in26_in => p_1_in26_in,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(8 downto 0) => \^s_axi_ctrl_bus_rdata\(8 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(8 downto 0) => s_axi_CTRL_BUS_WDATA(8 downto 0),
      s_axi_CTRL_BUS_WSTRB(1 downto 0) => s_axi_CTRL_BUS_WSTRB(1 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID,
      \t_V_reg_337_reg[0]\ => \inStream_b_V_data_0_state_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_acc_top_0_1 is
  port (
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_a_TVALID : in STD_LOGIC;
    inStream_a_TREADY : out STD_LOGIC;
    inStream_a_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_a_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_a_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_a_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_a_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_a_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_b_TVALID : in STD_LOGIC;
    inStream_b_TREADY : out STD_LOGIC;
    inStream_b_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_b_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_b_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_b_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_b_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_b_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_yolo_acc_top_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_yolo_acc_top_0_1 : entity is "design_1_yolo_acc_top_0_1,yolo_acc_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_yolo_acc_top_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_yolo_acc_top_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_yolo_acc_top_0_1 : entity is "yolo_acc_top,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of design_1_yolo_acc_top_0_1 : entity is "yes";
end design_1_yolo_acc_top_0_1;

architecture STRUCTURE of design_1_yolo_acc_top_0_1 is
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "6'b010000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "6'b000001";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "6'b100000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "6'b001000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:inStream_a:inStream_b:outStream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_a_TREADY : signal is "xilinx.com:interface:axis:1.0 inStream_a TREADY";
  attribute X_INTERFACE_INFO of inStream_a_TVALID : signal is "xilinx.com:interface:axis:1.0 inStream_a TVALID";
  attribute X_INTERFACE_INFO of inStream_b_TREADY : signal is "xilinx.com:interface:axis:1.0 inStream_b TREADY";
  attribute X_INTERFACE_INFO of inStream_b_TVALID : signal is "xilinx.com:interface:axis:1.0 inStream_b TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of outStream_TREADY : signal is "xilinx.com:interface:axis:1.0 outStream TREADY";
  attribute X_INTERFACE_INFO of outStream_TVALID : signal is "xilinx.com:interface:axis:1.0 outStream TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID";
  attribute X_INTERFACE_INFO of inStream_a_TDATA : signal is "xilinx.com:interface:axis:1.0 inStream_a TDATA";
  attribute X_INTERFACE_INFO of inStream_a_TDEST : signal is "xilinx.com:interface:axis:1.0 inStream_a TDEST";
  attribute X_INTERFACE_INFO of inStream_a_TID : signal is "xilinx.com:interface:axis:1.0 inStream_a TID";
  attribute X_INTERFACE_PARAMETER of inStream_a_TID : signal is "XIL_INTERFACENAME inStream_a, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_a_TKEEP : signal is "xilinx.com:interface:axis:1.0 inStream_a TKEEP";
  attribute X_INTERFACE_INFO of inStream_a_TLAST : signal is "xilinx.com:interface:axis:1.0 inStream_a TLAST";
  attribute X_INTERFACE_INFO of inStream_a_TSTRB : signal is "xilinx.com:interface:axis:1.0 inStream_a TSTRB";
  attribute X_INTERFACE_INFO of inStream_a_TUSER : signal is "xilinx.com:interface:axis:1.0 inStream_a TUSER";
  attribute X_INTERFACE_INFO of inStream_b_TDATA : signal is "xilinx.com:interface:axis:1.0 inStream_b TDATA";
  attribute X_INTERFACE_INFO of inStream_b_TDEST : signal is "xilinx.com:interface:axis:1.0 inStream_b TDEST";
  attribute X_INTERFACE_INFO of inStream_b_TID : signal is "xilinx.com:interface:axis:1.0 inStream_b TID";
  attribute X_INTERFACE_PARAMETER of inStream_b_TID : signal is "XIL_INTERFACENAME inStream_b, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_b_TKEEP : signal is "xilinx.com:interface:axis:1.0 inStream_b TKEEP";
  attribute X_INTERFACE_INFO of inStream_b_TLAST : signal is "xilinx.com:interface:axis:1.0 inStream_b TLAST";
  attribute X_INTERFACE_INFO of inStream_b_TSTRB : signal is "xilinx.com:interface:axis:1.0 inStream_b TSTRB";
  attribute X_INTERFACE_INFO of inStream_b_TUSER : signal is "xilinx.com:interface:axis:1.0 inStream_b TUSER";
  attribute X_INTERFACE_INFO of outStream_TDATA : signal is "xilinx.com:interface:axis:1.0 outStream TDATA";
  attribute X_INTERFACE_INFO of outStream_TDEST : signal is "xilinx.com:interface:axis:1.0 outStream TDEST";
  attribute X_INTERFACE_INFO of outStream_TID : signal is "xilinx.com:interface:axis:1.0 outStream TID";
  attribute X_INTERFACE_PARAMETER of outStream_TID : signal is "XIL_INTERFACENAME outStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of outStream_TKEEP : signal is "xilinx.com:interface:axis:1.0 outStream TKEEP";
  attribute X_INTERFACE_INFO of outStream_TLAST : signal is "xilinx.com:interface:axis:1.0 outStream TLAST";
  attribute X_INTERFACE_INFO of outStream_TSTRB : signal is "xilinx.com:interface:axis:1.0 outStream TSTRB";
  attribute X_INTERFACE_INFO of outStream_TUSER : signal is "xilinx.com:interface:axis:1.0 outStream TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB";
begin
inst: entity work.design_1_yolo_acc_top_0_1_yolo_acc_top
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_a_TDATA(63 downto 0) => inStream_a_TDATA(63 downto 0),
      inStream_a_TDEST(5 downto 0) => inStream_a_TDEST(5 downto 0),
      inStream_a_TID(4 downto 0) => inStream_a_TID(4 downto 0),
      inStream_a_TKEEP(7 downto 0) => inStream_a_TKEEP(7 downto 0),
      inStream_a_TLAST(0) => inStream_a_TLAST(0),
      inStream_a_TREADY => inStream_a_TREADY,
      inStream_a_TSTRB(7 downto 0) => inStream_a_TSTRB(7 downto 0),
      inStream_a_TUSER(1 downto 0) => inStream_a_TUSER(1 downto 0),
      inStream_a_TVALID => inStream_a_TVALID,
      inStream_b_TDATA(63 downto 0) => inStream_b_TDATA(63 downto 0),
      inStream_b_TDEST(5 downto 0) => inStream_b_TDEST(5 downto 0),
      inStream_b_TID(4 downto 0) => inStream_b_TID(4 downto 0),
      inStream_b_TKEEP(7 downto 0) => inStream_b_TKEEP(7 downto 0),
      inStream_b_TLAST(0) => inStream_b_TLAST(0),
      inStream_b_TREADY => inStream_b_TREADY,
      inStream_b_TSTRB(7 downto 0) => inStream_b_TSTRB(7 downto 0),
      inStream_b_TUSER(1 downto 0) => inStream_b_TUSER(1 downto 0),
      inStream_b_TVALID => inStream_b_TVALID,
      interrupt => interrupt,
      outStream_TDATA(63 downto 0) => outStream_TDATA(63 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(7 downto 0) => outStream_TKEEP(7 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(7 downto 0) => outStream_TSTRB(7 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWREADY => s_axi_CTRL_BUS_AWREADY,
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BRESP(1 downto 0) => s_axi_CTRL_BUS_BRESP(1 downto 0),
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 0) => s_axi_CTRL_BUS_RDATA(31 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RRESP(1 downto 0) => s_axi_CTRL_BUS_RRESP(1 downto 0),
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 0) => s_axi_CTRL_BUS_WDATA(31 downto 0),
      s_axi_CTRL_BUS_WREADY => s_axi_CTRL_BUS_WREADY,
      s_axi_CTRL_BUS_WSTRB(3 downto 0) => s_axi_CTRL_BUS_WSTRB(3 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
end STRUCTURE;
