
@inproceedings{r3_Cache-Aware_Task_Scheduling,
Author = {Yang, Teng-Feng and Lin, Chung-Hsiang and Yang, Chia-Lin},
Book-Group-Author = {IEEE
   ITRI},
Title = {Cache-Aware Task Scheduling on Multi-Core Architecture},
Booktitle = {2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST
   (VLSI-DAT)},
Year = {2010},
Pages = {139-142},
Note = {International Symposium on VLSI Design Automation and Test (VLSI-DAT),
   Hsinchu, TAIWAN, APR 26-29, 2010},
ISBN = {978-1-4244-5271-2},
ORCID-Numbers = {YANG, CHIA-LIN/0000-0003-0091-5027},
Unique-ID = {WOS:000300486600036},
}
