$comment
	File created using the following command:
		vcd file PWM_DCMotor.msim.vcd -direction
$end
$date
	Wed May 29 17:47:02 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module pwm_dcmotor_vhd_vec_tst $end
$var wire 1 ! CLK1 $end
$var wire 1 " DCmot_speedv [2] $end
$var wire 1 # DCmot_speedv [1] $end
$var wire 1 $ DCmot_speedv [0] $end
$var wire 1 % dir_mot $end
$var wire 1 & PWM_DCmot $end
$var wire 1 ' PWM_DCmot_rev $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_CLK1 $end
$var wire 1 2 ww_DCmot_speedv [2] $end
$var wire 1 3 ww_DCmot_speedv [1] $end
$var wire 1 4 ww_DCmot_speedv [0] $end
$var wire 1 5 ww_dir_mot $end
$var wire 1 6 ww_PWM_DCmot $end
$var wire 1 7 ww_PWM_DCmot_rev $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 > \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 B \CLK1~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 C \CLK1~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 D \CLK1~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 E \CLK1~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 F \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 G \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 H \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 J \PWM_DCmot~output_o\ $end
$var wire 1 K \PWM_DCmot_rev~output_o\ $end
$var wire 1 L \CLK1~input_o\ $end
$var wire 1 M \CLK1~inputclkctrl_outclk\ $end
$var wire 1 N \dir_mot~input_o\ $end
$var wire 1 O \DCmot_speedv[2]~input_o\ $end
$var wire 1 P \U0|counter~1_combout\ $end
$var wire 1 Q \U0|counter~2_combout\ $end
$var wire 1 R \U0|counter~0_combout\ $end
$var wire 1 S \DCmot_speedv[1]~input_o\ $end
$var wire 1 T \DCmot_speedv[0]~input_o\ $end
$var wire 1 U \U0|LessThan0~0_combout\ $end
$var wire 1 V \U0|LessThan0~1_combout\ $end
$var wire 1 W \U0|PWM_DCmot~q\ $end
$var wire 1 X \PWM_DCmot~0_combout\ $end
$var wire 1 Y \PWM_DCmot~reg0_q\ $end
$var wire 1 Z \PWM_DCmot_rev~0_combout\ $end
$var wire 1 [ \PWM_DCmot_rev~reg0_q\ $end
$var wire 1 \ \U0|counter\ [2] $end
$var wire 1 ] \U0|counter\ [1] $end
$var wire 1 ^ \U0|counter\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0&
0'
0(
1)
x*
1+
1,
1-
1.
1/
10
01
05
06
07
0F
zG
zH
zI
0J
0K
0L
0M
0N
1O
0P
1Q
0R
1S
0T
1U
1V
0W
0X
0Y
0Z
0[
1"
1#
0$
12
13
04
0\
0]
0^
1B
1C
1D
0E
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#20000
1!
11
1L
1E
1M
1^
1W
1Z
1P
0Q
#40000
0!
01
0L
0E
0M
#60000
1!
11
1L
1E
1M
1]
0^
1[
1K
1Q
0U
17
1'
#80000
0!
01
0L
0E
0M
#100000
1!
11
1L
1E
1M
1^
0P
0Q
1R
#120000
0!
01
0L
0E
0M
#140000
1!
11
1L
1E
1M
0]
0^
1\
0V
1Q
1U
1V
#160000
0!
01
0L
0E
0M
#180000
1!
11
1L
1E
1M
1^
1P
0Q
#200000
0!
01
0L
0E
0M
#220000
1!
11
1L
1E
1M
1]
0^
0P
0R
0U
0V
#240000
0!
01
0L
0E
0M
#260000
1!
11
1L
1E
1M
0]
0\
0W
0Z
1V
1Q
1U
#280000
0!
01
0L
0E
0M
#300000
1!
11
1L
1E
1M
1^
1W
0[
0K
1Z
1P
0Q
07
0'
#320000
0!
01
0L
0E
0M
#340000
1!
11
1L
1E
1M
1]
0^
1[
1K
1Q
0U
17
1'
#360000
0!
01
0L
0E
0M
#380000
1!
11
1L
1E
1M
1^
0P
0Q
1R
#400000
0!
01
0L
0E
0M
#420000
1!
11
1L
1E
1M
0]
0^
1\
0V
1Q
1U
1V
#440000
0!
01
0L
0E
0M
#460000
1!
11
1L
1E
1M
1^
1P
0Q
#480000
0!
01
0L
0E
0M
#500000
1!
11
1L
1E
1M
1]
0^
0P
0R
0U
0V
#520000
0!
01
0L
0E
0M
#540000
1!
11
1L
1E
1M
0]
0\
0W
0Z
1V
1Q
1U
#560000
0!
01
0L
0E
0M
#580000
1!
11
1L
1E
1M
1^
1W
0[
0K
1Z
1P
0Q
07
0'
#600000
0!
01
0L
0E
0M
#620000
1!
11
1L
1E
1M
1]
0^
1[
1K
1Q
0U
17
1'
#640000
0!
01
0L
0E
0M
#660000
1!
11
1L
1E
1M
1^
0P
0Q
1R
#680000
0!
01
0L
0E
0M
#700000
1!
11
1L
1E
1M
0]
0^
1\
0V
1Q
1U
1V
#720000
0!
01
0L
0E
0M
#740000
1!
11
1L
1E
1M
1^
1P
0Q
#760000
0!
01
0L
0E
0M
#780000
1!
11
1L
1E
1M
1]
0^
0P
0R
0U
0V
#800000
0!
01
0L
0E
0M
#820000
1!
11
1L
1E
1M
0]
0\
0W
0Z
1V
1Q
1U
#840000
0!
01
0L
0E
0M
#860000
1!
11
1L
1E
1M
1^
1W
0[
0K
1Z
1P
0Q
07
0'
#880000
0!
01
0L
0E
0M
#900000
1!
11
1L
1E
1M
1]
0^
1[
1K
1Q
0U
17
1'
#920000
0!
01
0L
0E
0M
#940000
1!
11
1L
1E
1M
1^
0P
0Q
1R
#960000
0!
01
0L
0E
0M
#980000
1!
11
1L
1E
1M
0]
0^
1\
0V
1Q
1U
1V
#1000000
