// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _stream_in_row_4_HH_
#define _stream_in_row_4_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct stream_in_row_4 : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<128> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<9> > row_buffer_V_address1;
    sc_out< sc_logic > row_buffer_V_ce1;
    sc_out< sc_logic > row_buffer_V_we1;
    sc_out< sc_lv<128> > row_buffer_V_d1;
    sc_in< sc_logic > skip_flag;
    sc_in< sc_lv<2> > rowBufferIdx_V;


    // Module declarations
    stream_in_row_4(sc_module_name name);
    SC_HAS_PROCESS(stream_in_row_4);

    ~stream_in_row_4();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln29_reg_223;
    sc_signal< sc_lv<1> > icmp_ln33_reg_232;
    sc_signal< sc_lv<64> > v2_V_0_reg_103;
    sc_signal< sc_lv<7> > w_0_0_reg_115;
    sc_signal< sc_lv<1> > skip_flag_read_read_fu_74_p2;
    sc_signal< sc_lv<9> > mul_ln321_fu_154_p2;
    sc_signal< sc_lv<9> > mul_ln321_reg_218;
    sc_signal< sc_lv<1> > icmp_ln29_fu_160_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op24_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln29_reg_223_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln29_fu_166_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln33_fu_172_p2;
    sc_signal< sc_lv<9> > add_ln321_fu_182_p2;
    sc_signal< sc_lv<9> > add_ln321_reg_236;
    sc_signal< sc_lv<9> > add_ln321_reg_236_pp0_iter1_reg;
    sc_signal< sc_lv<64> > trunc_ln96_fu_197_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_reg_V_0_reg_126;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_reg_V_0_reg_126;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_reg_V_0_reg_126;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_v1_V_0_reg_139;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_v1_V_0_reg_139;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_v1_V_0_reg_139;
    sc_signal< sc_lv<64> > zext_ln321_3_fu_210_p1;
    sc_signal< sc_lv<2> > mul_ln321_fu_154_p0;
    sc_signal< sc_lv<9> > zext_ln321_2_fu_178_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<9> > mul_ln321_fu_154_p00;
    sc_signal< bool > ap_condition_93;
    sc_signal< bool > ap_condition_133;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_51;
    static const sc_lv<7> ap_const_lv7_51;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln29_fu_166_p2();
    void thread_add_ln321_fu_182_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_133();
    void thread_ap_condition_93();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_reg_V_0_reg_126();
    void thread_ap_phi_reg_pp0_iter0_v1_V_0_reg_139();
    void thread_ap_predicate_op24_read_state3();
    void thread_ap_ready();
    void thread_icmp_ln29_fu_160_p2();
    void thread_icmp_ln33_fu_172_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_mul_ln321_fu_154_p0();
    void thread_mul_ln321_fu_154_p00();
    void thread_mul_ln321_fu_154_p2();
    void thread_row_buffer_V_address1();
    void thread_row_buffer_V_ce1();
    void thread_row_buffer_V_d1();
    void thread_row_buffer_V_we1();
    void thread_skip_flag_read_read_fu_74_p2();
    void thread_trunc_ln96_fu_197_p1();
    void thread_zext_ln321_2_fu_178_p1();
    void thread_zext_ln321_3_fu_210_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
