#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000090e440 .scope module, "test_shift_register" "test_shift_register" 2 25;
 .timescale 0 0;
v000000000289e6e0_0 .var "Clk", 0 0;
v000000000289e780_0 .var "Din", 7 0;
v000000000289e820_0 .var "Load", 0 0;
v000000000289e8c0_0 .var "ShiftR", 0 0;
v000000000289e960_0 .var "Sin", 0 0;
v000000000289ea00_0 .net "Sout", 0 0, L_000000000289f810;  1 drivers
v000000000289f9f0_0 .var "nReset", 0 0;
S_000000000090e5c0 .scope module, "u1" "shift_register" 2 35, 2 1 0, S_000000000090e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "nReset"
    .port_info 2 /INPUT 1 "Load"
    .port_info 3 /INPUT 1 "ShiftR"
    .port_info 4 /INPUT 1 "Sin"
    .port_info 5 /INPUT 8 "Din"
    .port_info 6 /OUTPUT 1 "Sout"
v000000000090e740_0 .net "Clk", 0 0, v000000000289e6e0_0;  1 drivers
v000000000284b5c0_0 .net "Din", 7 0, v000000000289e780_0;  1 drivers
v000000000289e320_0 .net "Load", 0 0, v000000000289e820_0;  1 drivers
v000000000289e3c0_0 .net "ShiftR", 0 0, v000000000289e8c0_0;  1 drivers
v000000000289e460_0 .net "Sin", 0 0, v000000000289e960_0;  1 drivers
v000000000289e500_0 .net "Sout", 0 0, L_000000000289f810;  alias, 1 drivers
v000000000289e5a0_0 .net "nReset", 0 0, v000000000289f9f0_0;  1 drivers
v000000000289e640_0 .var "shift_reg", 7 0;
E_0000000002848e80 .event posedge, v000000000090e740_0;
L_000000000289f810 .part v000000000289e640_0, 0, 1;
    .scope S_000000000090e5c0;
T_0 ;
    %wait E_0000000002848e80;
    %load/vec4 v000000000289e5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000289e640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000289e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000284b5c0_0;
    %assign/vec4 v000000000289e640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000289e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000000000289e460_0;
    %load/vec4 v000000000289e640_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000289e640_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000090e440;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000000000289e6e0_0;
    %inv;
    %store/vec4 v000000000289e6e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000090e440;
T_2 ;
    %vpi_call 2 52 "$dumpfile", "seq1.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000289e780_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289f9f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289e820_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000000000289e780_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289e8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289e960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289e960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289e960_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000289f9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000289e820_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sequential1.v";
