[2025-09-17 12:27:22] START suite=qualcomm_srv trace=srv577_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv577_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2797386 heartbeat IPC: 3.575 cumulative IPC: 3.575 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5400884 heartbeat IPC: 3.841 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5400884 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5400884 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14467678 heartbeat IPC: 1.103 cumulative IPC: 1.103 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23557040 heartbeat IPC: 1.1 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32716157 heartbeat IPC: 1.092 cumulative IPC: 1.098 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41825403 heartbeat IPC: 1.098 cumulative IPC: 1.098 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50830704 heartbeat IPC: 1.11 cumulative IPC: 1.101 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59746951 heartbeat IPC: 1.122 cumulative IPC: 1.104 (Simulation time: 00 hr 08 min 28 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv577_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 68719578 heartbeat IPC: 1.115 cumulative IPC: 1.106 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77816966 heartbeat IPC: 1.099 cumulative IPC: 1.105 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 86676317 heartbeat IPC: 1.129 cumulative IPC: 1.107 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 90165023 cumulative IPC: 1.109 (Simulation time: 00 hr 13 min 11 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 90165023 cumulative IPC: 1.109 (Simulation time: 00 hr 13 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv577_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.109 instructions: 100000002 cycles: 90165023
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.54 Average ROB Occupancy at Mispredict: 30.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06371
BRANCH_INDIRECT: 0.3263
BRANCH_CONDITIONAL: 11.92
BRANCH_DIRECT_CALL: 0.3896
BRANCH_INDIRECT_CALL: 0.4714
BRANCH_RETURN: 0.3687


====Backend Stall Breakdown====
ROB_STALL: 191508
LQ_STALL: 0
SQ_STALL: 851619


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.273384
REPLAY_LOAD: 70.43252
NON_REPLAY_LOAD: 14.084402

== Total ==
ADDR_TRANS: 34548
REPLAY_LOAD: 22961
NON_REPLAY_LOAD: 133999

== Counts ==
ADDR_TRANS: 278
REPLAY_LOAD: 326
NON_REPLAY_LOAD: 9514

cpu0->cpu0_STLB TOTAL        ACCESS:    2091896 HIT:    2066363 MISS:      25533 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2091896 HIT:    2066363 MISS:      25533 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9576609 HIT:    8636423 MISS:     940186 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7770687 HIT:    6958714 MISS:     811973 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597426 HIT:     526020 MISS:      71406 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149845 HIT:    1139854 MISS:       9991 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      58651 HIT:      11835 MISS:      46816 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15057304 HIT:    7619417 MISS:    7437887 MSHR_MERGE:    1844682
cpu0->cpu0_L1I LOAD         ACCESS:   15057304 HIT:    7619417 MISS:    7437887 MSHR_MERGE:    1844682
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29599432 HIT:   25059332 MISS:    4540100 MSHR_MERGE:    1706538
cpu0->cpu0_L1D LOAD         ACCESS:   16467808 HIT:   13783441 MISS:    2684367 MSHR_MERGE:     506885
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13068536 HIT:   11271584 MISS:    1796952 MSHR_MERGE:    1199523
cpu0->cpu0_L1D TRANSLATION  ACCESS:      63088 HIT:       4307 MISS:      58781 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12371811 HIT:   10303804 MISS:    2068007 MSHR_MERGE:    1040589
cpu0->cpu0_ITLB LOAD         ACCESS:   12371811 HIT:   10303804 MISS:    2068007 MSHR_MERGE:    1040589
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.279 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28139449 HIT:   26708584 MISS:    1430865 MSHR_MERGE:     366387
cpu0->cpu0_DTLB LOAD         ACCESS:   28139449 HIT:   26708584 MISS:    1430865 MSHR_MERGE:     366387
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.648 cycles
cpu0->LLC TOTAL        ACCESS:    1048187 HIT:     963335 MISS:      84852 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     811973 HIT:     751089 MISS:      60884 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      71406 HIT:      64639 MISS:       6767 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117992 HIT:     117404 MISS:        588 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46816 HIT:      30203 MISS:      16613 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1353
  ROW_BUFFER_MISS:      82911
  AVG DBUS CONGESTED CYCLE: 4.566
Channel 0 WQ ROW_BUFFER_HIT:        989
  ROW_BUFFER_MISS:       7486
  FULL:          0
Channel 0 REFRESHES ISSUED:       7513

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501919       584654        82898         9478
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1322         3255         1751
  STLB miss resolved @ L2C                0          400         3158         5429         4036
  STLB miss resolved @ LLC                0          118         5735        15535        10954
  STLB miss resolved @ MEM                0            0         2110         8711        13082

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189821        46835      1408789       104437          599
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7          673          553           61
  STLB miss resolved @ L2C                0          250         2080         1071           36
  STLB miss resolved @ LLC                0           48         2182         2593          109
  STLB miss resolved @ MEM                0            0          444          512          213
[2025-09-17 12:40:34] END   suite=qualcomm_srv trace=srv577_ap (rc=0)
