INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/HalfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HalfAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sources_1/new/Adder_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/loren/Desktop/Lab/Adder/Adder/Adder.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
