{"sha": "682abf8d15c091b67158a8eee5b93a14b9b9740b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjgyYWJmOGQxNWMwOTFiNjcxNThhOGVlZTViOTNhMTRiOWI5NzQwYg==", "commit": {"author": {"name": "Wei Xiao", "email": "wei3.xiao@intel.com", "date": "2018-11-12T08:52:37Z"}, "committer": {"name": "Xuepeng Guo", "email": "xguo@gcc.gnu.org", "date": "2018-11-12T08:52:37Z"}, "message": "sse.md: Combine VFIXUPIMM* patterns\n\n2018-11-12 Wei Xiao <wei3.xiao@intel.com>\n\n        * config/i386/sse.md: Combine VFIXUPIMM* patterns\n        (<avx512>_fixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n        (<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n        (<avx512>_fixupimm<mode>_mask<round_saeonly_name>): Remove.\n        (avx512f_sfixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n        (avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n        (avx512f_sfixupimm<mode>_mask<round_saeonly_name>): Remove.\n\nFrom-SVN: r266026", "tree": {"sha": "dd929868b07906b25e09593526e850b71991fdaa", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dd929868b07906b25e09593526e850b71991fdaa"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/682abf8d15c091b67158a8eee5b93a14b9b9740b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/682abf8d15c091b67158a8eee5b93a14b9b9740b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/682abf8d15c091b67158a8eee5b93a14b9b9740b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/682abf8d15c091b67158a8eee5b93a14b9b9740b/comments", "author": {"login": "williamweixiao", "id": 23331893, "node_id": "MDQ6VXNlcjIzMzMxODkz", "avatar_url": "https://avatars.githubusercontent.com/u/23331893?v=4", "gravatar_id": "", "url": "https://api.github.com/users/williamweixiao", "html_url": "https://github.com/williamweixiao", "followers_url": "https://api.github.com/users/williamweixiao/followers", "following_url": "https://api.github.com/users/williamweixiao/following{/other_user}", "gists_url": "https://api.github.com/users/williamweixiao/gists{/gist_id}", "starred_url": "https://api.github.com/users/williamweixiao/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/williamweixiao/subscriptions", "organizations_url": "https://api.github.com/users/williamweixiao/orgs", "repos_url": "https://api.github.com/users/williamweixiao/repos", "events_url": "https://api.github.com/users/williamweixiao/events{/privacy}", "received_events_url": "https://api.github.com/users/williamweixiao/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8f64958b766d25f6ccf962da92983a32e4aa37ae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f64958b766d25f6ccf962da92983a32e4aa37ae", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8f64958b766d25f6ccf962da92983a32e4aa37ae"}], "stats": {"total": 52, "additions": 16, "deletions": 36}, "files": [{"sha": "b12964f6d20c825c88cdae207d2cba148be6f99d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/682abf8d15c091b67158a8eee5b93a14b9b9740b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/682abf8d15c091b67158a8eee5b93a14b9b9740b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=682abf8d15c091b67158a8eee5b93a14b9b9740b", "patch": "@@ -1,3 +1,13 @@\n+2018-11-12 Wei Xiao <wei3.xiao@intel.com>\n+\n+\t* config/i386/sse.md: Combine VFIXUPIMM* patterns\n+\t(<avx512>_fixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n+\t(<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n+\t(<avx512>_fixupimm<mode>_mask<round_saeonly_name>): Remove.\n+\t(avx512f_sfixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n+\t(avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n+\t(avx512f_sfixupimm<mode>_mask<round_saeonly_name>): Remove.\n+\n 2018-11-11  Sandra Loosemore  <sandra@codesourcery.com>\n \n \tPR c/69502"}, {"sha": "5020c058d648c95488c3a66d086997a5da794f86", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 6, "deletions": 36, "changes": 42, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/682abf8d15c091b67158a8eee5b93a14b9b9740b/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/682abf8d15c091b67158a8eee5b93a14b9b9740b/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=682abf8d15c091b67158a8eee5b93a14b9b9740b", "patch": "@@ -8817,37 +8817,22 @@\n    (match_operand:<avx512fmaskmode> 4 \"register_operand\")]\n   \"TARGET_AVX512F\"\n {\n-  emit_insn (gen_<avx512>_fixupimm<mode>_maskz_1<round_saeonly_expand_name> (\n+  emit_insn (gen_<avx512>_fixupimm<mode>_mask<round_saeonly_expand_name> (\n \toperands[0], operands[1], operands[2], operands[3],\n \tCONST0_RTX (<MODE>mode), operands[4]\n \t<round_saeonly_expand_operand5>));\n   DONE;\n })\n \n-(define_insn \"<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>\"\n+(define_insn \"<avx512>_fixupimm<mode><mask_name><round_saeonly_name>\"\n   [(set (match_operand:VF_AVX512VL 0 \"register_operand\" \"=v\")\n         (unspec:VF_AVX512VL\n           [(match_operand:VF_AVX512VL 1 \"register_operand\" \"v\")\n            (match_operand:<sseintvecmode> 2 \"nonimmediate_operand\" \"<round_saeonly_constraint>\")\n            (match_operand:SI 3 \"const_0_to_255_operand\")]\n            UNSPEC_FIXUPIMM))]\n   \"TARGET_AVX512F\"\n-  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_sd_mask_op4>%2, %1, %0<sd_mask_op4>|%0<sd_mask_op4>, %1, %2<round_saeonly_sd_mask_op4>, %3}\";\n-  [(set_attr \"prefix\" \"evex\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-(define_insn \"<avx512>_fixupimm<mode>_mask<round_saeonly_name>\"\n-  [(set (match_operand:VF_AVX512VL 0 \"register_operand\" \"=v\")\n-\t(vec_merge:VF_AVX512VL\n-          (unspec:VF_AVX512VL\n-            [(match_operand:VF_AVX512VL 1 \"register_operand\" \"v\")\n-             (match_operand:<sseintvecmode> 2 \"nonimmediate_operand\" \"<round_saeonly_constraint>\")\n-             (match_operand:SI 3 \"const_0_to_255_operand\")]\n-             UNSPEC_FIXUPIMM)\n-\t  (match_operand:VF_AVX512VL 4 \"register_operand\" \"0\")\n-\t  (match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n-  \"TARGET_AVX512F\"\n-  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_op6>%2, %1, %0%{%5%}|%0%{%5%}, %1, %2<round_saeonly_op6>, %3}\";\n+  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_mask_op4>%2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %2<round_saeonly_mask_op4>, %3}\";\n   [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -8859,37 +8844,22 @@\n    (match_operand:<avx512fmaskmode> 4 \"register_operand\")]\n   \"TARGET_AVX512F\"\n {\n-  emit_insn (gen_avx512f_sfixupimm<mode>_maskz_1<round_saeonly_expand_name> (\n+  emit_insn (gen_avx512f_sfixupimm<mode>_mask<round_saeonly_expand_name> (\n \toperands[0], operands[1], operands[2], operands[3],\n \tCONST0_RTX (<MODE>mode), operands[4]\n \t<round_saeonly_expand_operand5>));\n   DONE;\n })\n \n-(define_insn \"avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>\"\n+(define_insn \"avx512f_sfixupimm<mode><mask_name><round_saeonly_name>\"\n   [(set (match_operand:VF_128 0 \"register_operand\" \"=v\")\n         (unspec:VF_128\n           [(match_operand:VF_128 1 \"register_operand\" \"v\")\n \t     (match_operand:<sseintvecmode> 2 \"<round_saeonly_nimm_predicate>\" \"<round_saeonly_constraint>\")\n \t     (match_operand:SI 3 \"const_0_to_255_operand\")]\n \t    UNSPEC_FIXUPIMM))]\n    \"TARGET_AVX512F\"\n-   \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_sd_mask_op4>%2, %1, %0<sd_mask_op4>|%0<sd_mask_op4>, %1, %<iptr>2<round_saeonly_sd_mask_op4>, %3}\";\n-   [(set_attr \"prefix\" \"evex\")\n-   (set_attr \"mode\" \"<ssescalarmode>\")])\n-\n-(define_insn \"avx512f_sfixupimm<mode>_mask<round_saeonly_name>\"\n-  [(set (match_operand:VF_128 0 \"register_operand\" \"=v\")\n-\t(vec_merge:VF_128\n-\t    (unspec:VF_128\n-\t       [(match_operand:VF_128 1 \"register_operand\" \"v\")\n-\t\t(match_operand:<sseintvecmode> 2 \"<round_saeonly_nimm_predicate>\" \"<round_saeonly_constraint>\")\n-\t\t(match_operand:SI 3 \"const_0_to_255_operand\")]\n-\t       UNSPEC_FIXUPIMM)\n-\t  (match_operand:VF_128 4 \"register_operand\" \"0\")\n-\t  (match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n-  \"TARGET_AVX512F\"\n-  \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_op6>%2, %1, %0%{%5%}|%0%{%5%}, %1, %<iptr>2<round_saeonly_op6>, %3}\";\n+  \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_mask_op4>%2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %<iptr>2<round_saeonly_mask_op4>, %3}\";\n   [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n "}]}