                                                          Log file                                                       

Generated by MIG MIG Version 4.0
Coregen 14.7 - Build Number P_INT.20161201 on 周四 9月 24 15:51:11 2020


Creating the directory 
/root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design
Created the SDC file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/par/example_top.xdc Successfully
Copied the Traffic Gen Files Successfully
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/par/readme.txt Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/xsim_files.prj Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/xsim_options.tcl Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/xsim_run.sh Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/readme.txt Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/sim.do Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/sim_tb_top.v Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/ies_run.sh Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/vcs_run.sh Successfully
..Successful
Created the file - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/wiredly.v Successfully
..Successful
Created the Top Level File - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/rtl/example_top_temp.v
Created the Top Level File - /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/sim/sim_tb_top.v
The design output files are located in /root/sram_NetFPGA-SUME-live/.Xil/Vivado-1738-cial/coregen/mig_7series_0/_tmp/mig_7a_0/example_design/rtl and ..example_design/par for rtl & ucf files respectively.
