; EGraph for __adddf3 - Block 97
; Total instructions: 3
; Input registers: 3, Output registers: 3

(include "../../../../../../Saturation/base.egg")

; Input register declarations (used but not defined in this block)
(let a0_0 (RegVal "a0_0"))
(let a5_0 (RegVal "a5_0"))
(let zero_0 (RegVal "zero_0"))

; ============================================
; Instruction sequence as a DAG
; ============================================

;; Step 1:     or rd=a1_0 rs1=a5_0 rs2=a0_0
(let a1_0_val (Or a5_0 a0_0))

;; Step 2:     sltu rd=a1_1 rs1=zero_0 rs2=a1_0
; Unsupported:     sltu rd=a1_1 rs1=zero_0 rs2=a1_0

;; Step 3:     jal rd=zero_1 addr=1ee34
(let zero_1_val (Jal (ImmVal 0)))

; ============================================
; Run saturation to apply rewrite rules
; ============================================
(run 10)

; ============================================
; Print eclass IDs for each instruction
; ============================================
(print-eclass-id a1_0_val)
(print-eclass-id zero_1_val)