{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431724404811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431724404811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 17:13:24 2015 " "Processing started: Fri May 15 17:13:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431724404811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431724404811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip -c chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431724404811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1431724405452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SerOutputCtrlr.v(29) " "Verilog HDL information at SerOutputCtrlr.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "../SerOutputCtrlr.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/SerOutputCtrlr.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431724405624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/verilog final/v1.0.10/seroutputctrlr.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/verilog final/v1.0.10/seroutputctrlr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerOutputCtrlr " "Found entity 1: SerOutputCtrlr" {  } { { "../SerOutputCtrlr.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/SerOutputCtrlr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724405639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "QueueController.v(168) " "Verilog HDL information at QueueController.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431724405671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/verilog final/v1.0.10/queuecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/verilog final/v1.0.10/queuecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 QueueController " "Found entity 1: QueueController" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724405687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724405687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/verilog final/v1.0.10/framer.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/verilog final/v1.0.10/framer.v" { { "Info" "ISGN_ENTITY_NAME" "1 framer " "Found entity 1: framer" {  } { { "../framer.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/framer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724405702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724405702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/verilog final/v1.0.10/dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/verilog final/v1.0.10/dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "../dpram.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724405765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724405765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/verilog final/v1.0.10/chip.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/verilog final/v1.0.10/chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip " "Found entity 1: chip" {  } { { "../chip.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724405796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724405796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip " "Elaborating entity \"chip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431724405967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framer framer:UU2 " "Elaborating entity \"framer\" for hierarchy \"framer:UU2\"" {  } { { "../chip.v" "UU2" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406030 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 framer.v(77) " "Verilog HDL assignment warning at framer.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../framer.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/framer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431724406030 "|chip|framer:UU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QueueController QueueController:UU3 " "Elaborating entity \"QueueController\" for hierarchy \"QueueController:UU3\"" {  } { { "../chip.v" "UU3" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "get_from_que_state QueueController.v(46) " "Verilog HDL or VHDL warning at QueueController.v(46): object \"get_from_que_state\" assigned a value but never read" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431724406093 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 QueueController.v(214) " "Verilog HDL assignment warning at QueueController.v(214): truncated value with size 32 to match size of target (9)" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431724406108 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QueueController.v(216) " "Verilog HDL assignment warning at QueueController.v(216): truncated value with size 32 to match size of target (4)" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431724406108 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "QueueController.v(178) " "Verilog HDL Case Statement warning at QueueController.v(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1431724406108 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 QueueController.v(251) " "Verilog HDL assignment warning at QueueController.v(251): truncated value with size 32 to match size of target (9)" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431724406108 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QueueController.v(253) " "Verilog HDL assignment warning at QueueController.v(253): truncated value with size 32 to match size of target (4)" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431724406108 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pkts_serving_rate.data_a 0 QueueController.v(35) " "Net \"pkts_serving_rate.data_a\" at QueueController.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431724406124 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pkts_serving_rate.waddr_a 0 QueueController.v(35) " "Net \"pkts_serving_rate.waddr_a\" at QueueController.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431724406124 "|chip|QueueController:UU3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pkts_serving_rate.we_a 0 QueueController.v(35) " "Net \"pkts_serving_rate.we_a\" at QueueController.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../QueueController.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431724406124 "|chip|QueueController:UU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram QueueController:UU3\|dpram:U21 " "Elaborating entity \"dpram\" for hierarchy \"QueueController:UU3\|dpram:U21\"" {  } { { "../QueueController.v" "U21" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component\"" {  } { { "../dpram.v" "altsyncram_component" { Text "E:/Documents/Verilog Final/v1.0.10/dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component\"" {  } { { "../dpram.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component " "Instantiated megafunction \"QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406655 ""}  } { { "../dpram.v" "" { Text "E:/Documents/Verilog Final/v1.0.10/dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431724406655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmn1 " "Found entity 1: altsyncram_kmn1" {  } { { "db/altsyncram_kmn1.tdf" "" { Text "E:/Documents/Verilog Final/v1.0.10/synthesize/db/altsyncram_kmn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431724406827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431724406827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmn1 QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component\|altsyncram_kmn1:auto_generated " "Elaborating entity \"altsyncram_kmn1\" for hierarchy \"QueueController:UU3\|dpram:U21\|altsyncram:altsyncram_component\|altsyncram_kmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724406842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerOutputCtrlr SerOutputCtrlr:UU4 " "Elaborating entity \"SerOutputCtrlr\" for hierarchy \"SerOutputCtrlr:UU4\"" {  } { { "../chip.v" "UU4" { Text "E:/Documents/Verilog Final/v1.0.10/chip.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431724407078 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "QueueController:UU3\|pkts_serving_rate " "RAM logic \"QueueController:UU3\|pkts_serving_rate\" is uninferred due to inappropriate RAM size" {  } { { "../QueueController.v" "pkts_serving_rate" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1431724408015 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "QueueController:UU3\|que_is_full " "RAM logic \"QueueController:UU3\|que_is_full\" is uninferred due to inappropriate RAM size" {  } { { "../QueueController.v" "que_is_full" { Text "E:/Documents/Verilog Final/v1.0.10/QueueController.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1431724408015 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1431724408015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1431724409702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431724410436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Verilog Final/v1.0.10/synthesize/output_files/chip.map.smsg " "Generated suppressed messages file E:/Documents/Verilog Final/v1.0.10/synthesize/output_files/chip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431724410827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431724411484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431724411484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1210 " "Implemented 1210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431724412171 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431724412171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "949 " "Implemented 949 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431724412171 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1431724412171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431724412171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431724412405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 17:13:32 2015 " "Processing ended: Fri May 15 17:13:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431724412405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431724412405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431724412405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431724412405 ""}
