$comment
	File created using the following command:
		vcd file part3.msim.vcd -direction
$end
$date
	Mon Oct 12 17:25:55 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module part3_vlg_vec_tst $end
$var reg 9 ! SW [8:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end
$var wire 1 , sampler $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 SW[4]~input_o $end
$var wire 1 5 SW[8]~input_o $end
$var wire 1 6 SW[0]~input_o $end
$var wire 1 7 A0|s~combout $end
$var wire 1 8 SW[1]~input_o $end
$var wire 1 9 SW[5]~input_o $end
$var wire 1 : A1|s~combout $end
$var wire 1 ; SW[6]~input_o $end
$var wire 1 < SW[2]~input_o $end
$var wire 1 = A1|c2~0_combout $end
$var wire 1 > A2|s~combout $end
$var wire 1 ? SW[7]~input_o $end
$var wire 1 @ SW[3]~input_o $end
$var wire 1 A A3|s~combout $end
$var wire 1 B A3|c2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001110 !
0+
1*
0)
0(
1'
0&
0%
0$
0#
0"
x,
0-
1.
x/
10
11
12
03
04
05
06
07
18
09
1:
1;
1<
0=
0>
0?
1@
0A
1B
$end
#1000000
