Simulator report for CourseWork
Sat May 11 02:03:09 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 165 nodes    ;
; Simulation Coverage         ;      51.52 % ;
; Total Number of Transitions ; 393          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; VWF          ;               ;
; Vector input source                                                                        ; RowWForm.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      51.52 % ;
; Total nodes checked                                 ; 165          ;
; Total output ports checked                          ; 165          ;
; Total output ports with complete 1/0-value coverage ; 85           ;
; Total output ports with no 1/0-value coverage       ; 78           ;
; Total output ports with no 1-value coverage         ; 80           ;
; Total output ports with no 0-value coverage         ; 78           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |RowBlock|Output[7]                                                                             ; |RowBlock|Output[7]                                                                             ; pin_out          ;
; |RowBlock|Output[6]                                                                             ; |RowBlock|Output[6]                                                                             ; pin_out          ;
; |RowBlock|Output[5]                                                                             ; |RowBlock|Output[5]                                                                             ; pin_out          ;
; |RowBlock|Output[4]                                                                             ; |RowBlock|Output[4]                                                                             ; pin_out          ;
; |RowBlock|Output[3]                                                                             ; |RowBlock|Output[3]                                                                             ; pin_out          ;
; |RowBlock|Output[2]                                                                             ; |RowBlock|Output[2]                                                                             ; pin_out          ;
; |RowBlock|Output[1]                                                                             ; |RowBlock|Output[1]                                                                             ; pin_out          ;
; |RowBlock|Output[0]                                                                             ; |RowBlock|Output[0]                                                                             ; pin_out          ;
; |RowBlock|Hit                                                                                   ; |RowBlock|Hit                                                                                   ; out              ;
; |RowBlock|Clock                                                                                 ; |RowBlock|Clock                                                                                 ; out              ;
; |RowBlock|inst15                                                                                ; |RowBlock|inst15                                                                                ; out0             ;
; |RowBlock|Write                                                                                 ; |RowBlock|Write                                                                                 ; out              ;
; |RowBlock|FirstWord                                                                             ; |RowBlock|FirstWord                                                                             ; out              ;
; |RowBlock|inst16                                                                                ; |RowBlock|inst16                                                                                ; out0             ;
; |RowBlock|FirstWordUpdate                                                                       ; |RowBlock|FirstWordUpdate                                                                       ; out              ;
; |RowBlock|Input[7]                                                                              ; |RowBlock|Input[7]                                                                              ; out              ;
; |RowBlock|Input[6]                                                                              ; |RowBlock|Input[6]                                                                              ; out              ;
; |RowBlock|Input[5]                                                                              ; |RowBlock|Input[5]                                                                              ; out              ;
; |RowBlock|Input[4]                                                                              ; |RowBlock|Input[4]                                                                              ; out              ;
; |RowBlock|Input[3]                                                                              ; |RowBlock|Input[3]                                                                              ; out              ;
; |RowBlock|Input[2]                                                                              ; |RowBlock|Input[2]                                                                              ; out              ;
; |RowBlock|Input[1]                                                                              ; |RowBlock|Input[1]                                                                              ; out              ;
; |RowBlock|Input[0]                                                                              ; |RowBlock|Input[0]                                                                              ; out              ;
; |RowBlock|inst14                                                                                ; |RowBlock|inst14                                                                                ; out0             ;
; |RowBlock|SecondWord                                                                            ; |RowBlock|SecondWord                                                                            ; out              ;
; |RowBlock|inst17                                                                                ; |RowBlock|inst17                                                                                ; out0             ;
; |RowBlock|SecondWordUpdate                                                                      ; |RowBlock|SecondWordUpdate                                                                      ; out              ;
; |RowBlock|inst13                                                                                ; |RowBlock|inst13                                                                                ; out0             ;
; |RowBlock|ThirdWord                                                                             ; |RowBlock|ThirdWord                                                                             ; out              ;
; |RowBlock|inst18                                                                                ; |RowBlock|inst18                                                                                ; out0             ;
; |RowBlock|ThirdWordUpdate                                                                       ; |RowBlock|ThirdWordUpdate                                                                       ; out              ;
; |RowBlock|inst12                                                                                ; |RowBlock|inst12                                                                                ; out0             ;
; |RowBlock|FourthWord                                                                            ; |RowBlock|FourthWord                                                                            ; out              ;
; |RowBlock|inst19                                                                                ; |RowBlock|inst19                                                                                ; out0             ;
; |RowBlock|FourthWordUpdate                                                                      ; |RowBlock|FourthWordUpdate                                                                      ; out              ;
; |RowBlock|Offset[1]                                                                             ; |RowBlock|Offset[1]                                                                             ; out              ;
; |RowBlock|Offset[0]                                                                             ; |RowBlock|Offset[0]                                                                             ; out              ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[3]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |RowBlock|Output[8]                                                                             ; |RowBlock|Output[8]                                                                             ; pin_out          ;
; |RowBlock|Input[8]                                                                              ; |RowBlock|Input[8]                                                                              ; out              ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[8]                             ; |RowBlock|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[8]                             ; out              ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |RowBlock|Input[8]                                                                              ; |RowBlock|Input[8]                                                                              ; out              ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                        ; |RowBlock|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                        ; |RowBlock|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w1_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w2_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w6_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n0_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l1_w8_n1_mux_dataout   ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w1_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w2_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w4_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w6_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~0 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1 ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout~1 ; out0             ;
; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout   ; |RowBlock|lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w8_n0_mux_dataout   ; out0             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 11 02:03:09 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseWork -c CourseWork
Info: Using vector source file "C:/Users/serge/Downloads/CourseWork/RowWForm.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of RowWForm.vwf called CourseWork.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      51.52 %
Info: Number of transitions in simulation is 393
Info: Vector file RowWForm.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat May 11 02:03:09 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


