#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 11 19:14:37 2023
# Process ID: 1181455
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_DivideBy2N_0_0_synth_1
# Command line: vivado -log design_1_DivideBy2N_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DivideBy2N_0_0.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_DivideBy2N_0_0_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source design_1_DivideBy2N_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_DivideBy2N_0_0
Command: synth_design -top design_1_DivideBy2N_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1181685
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.469 ; gain = 357.832 ; free physical = 7793 ; free virtual = 18043
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.481; parent = 838.812; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2751.699; parent = 1750.473; children = 1001.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DivideBy2N_0_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DivideBy2N_0_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_DivideBy2N_0_0/synth/design_1_DivideBy2N_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1817.438 ; gain = 424.801 ; free physical = 6755 ; free virtual = 17016
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.481; parent = 838.812; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2818.668; parent = 1817.441; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1835.250 ; gain = 442.613 ; free physical = 6701 ; free virtual = 16961
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.481; parent = 838.812; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2836.480; parent = 1835.254; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1843.254 ; gain = 450.617 ; free physical = 6689 ; free virtual = 16949
INFO: [Device 21-403] Loading part xc7z010clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.481; parent = 838.812; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2844.484; parent = 1843.258; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.262 ; gain = 458.625 ; free physical = 6613 ; free virtual = 16874
Synthesis current peak Physical Memory [PSS] (MB): peak = 973.481; parent = 838.812; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2852.492; parent = 1851.266; children = 1001.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.574 ; gain = 578.938 ; free physical = 5578 ; free virtual = 15842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1175.531; parent = 1043.224; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2972.805; parent = 1971.578; children = 1001.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1971.574 ; gain = 578.938 ; free physical = 5573 ; free virtual = 15837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1178.683; parent = 1046.375; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2972.805; parent = 1971.578; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 5569 ; free virtual = 15833
Synthesis current peak Physical Memory [PSS] (MB): peak = 1178.905; parent = 1046.598; children = 134.670
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6302 ; free virtual = 16568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.753; parent = 1050.520; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6298 ; free virtual = 16564
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.769; parent = 1050.535; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6292 ; free virtual = 16558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.800; parent = 1050.566; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6286 ; free virtual = 16552
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.800; parent = 1050.573; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6280 ; free virtual = 16546
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.800; parent = 1050.573; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6308 ; free virtual = 16573
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.808; parent = 1050.584; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |FDCE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |     3|
|2     |  inst   |DivideBy2N |     3|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6364 ; free virtual = 16630
Synthesis current peak Physical Memory [PSS] (MB): peak = 1186.854; parent = 1050.631; children = 136.233
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2980.812; parent = 1979.586; children = 1001.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.582 ; gain = 586.945 ; free physical = 6463 ; free virtual = 16729
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1979.590 ; gain = 586.945 ; free physical = 6491 ; free virtual = 16756
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.520 ; gain = 0.000 ; free physical = 6627 ; free virtual = 16893
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.113 ; gain = 0.000 ; free physical = 6399 ; free virtual = 16664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6c6cf1d3
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2072.113 ; gain = 679.477 ; free physical = 6580 ; free virtual = 16846
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DivideBy2N_0_0, cache-ID = 536b2f7232d27c16
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis2c/project_1/project_1.runs/design_1_DivideBy2N_0_0_synth_1/design_1_DivideBy2N_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DivideBy2N_0_0_utilization_synth.rpt -pb design_1_DivideBy2N_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 19:15:03 2023...
