#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 10 10:11:04 2019
# Process ID: 16046
# Current directory: /home/student03/projects/fsm_counter/fsm_counter.runs/synth_1
# Command line: vivado -log fsm_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm_counter.tcl
# Log file: /home/student03/projects/fsm_counter/fsm_counter.runs/synth_1/fsm_counter.vds
# Journal file: /home/student03/projects/fsm_counter/fsm_counter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fsm_counter.tcl -notrace
Command: synth_design -top fsm_counter -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16058 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1391.070 ; gain = 0.000 ; free physical = 1883 ; free virtual = 5743
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsm_counter' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:57]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:49]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:73]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:78]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:83]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:88]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:93]
INFO: [Synth 8-4471] merging register 'slow_counter_reg[2:0]' into 'slow_counter_reg[2:0]' [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element slow_counter_reg was removed.  [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'fsm_counter' (1#1) [/home/student03/projects/fsm_counter/fsm_counter.srcs/sources_1/new/fsm_counter.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 15.418 ; free physical = 1894 ; free virtual = 5754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 15.418 ; free physical = 1896 ; free virtual = 5756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 15.418 ; free physical = 1896 ; free virtual = 5756
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student03/projects/fsm_counter/fsm_counter.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [/home/student03/projects/fsm_counter/fsm_counter.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student03/projects/fsm_counter/fsm_counter.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsm_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsm_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1656 ; free virtual = 5516
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1657 ; free virtual = 5517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1657 ; free virtual = 5517
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1657 ; free virtual = 5517
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1725 ; free virtual = 5585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1725 ; free virtual = 5585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1727 ; free virtual = 5587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1717 ; free virtual = 5578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 11    
+---Muxes : 
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 11    
+---Muxes : 
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'next_state_reg[2]__6' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[0]__5' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[2]__5' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[1]__4' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[0]__3' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[1]__3' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[0]__1' (FD) to 'next_state_reg[0]__6'
INFO: [Synth 8-3886] merging instance 'next_state_reg[0]__6' (FD) to 'next_state_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'next_state_reg[2]__0' (FD) to 'next_state_reg[1]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[1]__0 )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1707 ; free virtual = 5568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1584 ; free virtual = 5446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1584 ; free virtual = 5446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT5   |     1|
|7     |LUT6   |     1|
|8     |FDCE   |     4|
|9     |FDPE   |     3|
|10    |FDRE   |    31|
|11    |LDC    |     3|
|12    |IBUF   |     2|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1583 ; free virtual = 5445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1755.395 ; gain = 15.418 ; free physical = 1636 ; free virtual = 5498
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1755.395 ; gain = 364.324 ; free physical = 1636 ; free virtual = 5498
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1578 ; free virtual = 5440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.395 ; gain = 364.406 ; free physical = 1633 ; free virtual = 5495
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.395 ; gain = 0.000 ; free physical = 1633 ; free virtual = 5495
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student03/projects/fsm_counter/fsm_counter.runs/synth_1/fsm_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_counter_utilization_synth.rpt -pb fsm_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 10:11:24 2019...
