--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7431 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.015ns.
--------------------------------------------------------------------------------
Slack:                  12.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.965ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.965ns (1.904ns logic, 5.061ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.817ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.904ns logic, 4.913ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.803ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.803ns (1.941ns logic, 4.862ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.BQ      Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7_2
    SLICE_X15Y33.D5      net (fanout=11)       0.464   M_gamefsm_q_FSM_FFd7_2
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.809ns logic, 4.881ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (1.941ns logic, 4.714ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  13.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.A5      net (fanout=11)       1.534   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcya                0.474   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (2.103ns logic, 4.511ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_clk_counter_q_12 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer/M_clk_counter_q_12 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_timer_clk_count[4]
                                                       timer/M_clk_counter_q_12
    SLICE_X12Y32.B2      net (fanout=2)        1.552   M_timer_clk_count[1]
    SLICE_X12Y32.COUT    Topcyb                0.483   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<1>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (2.063ns logic, 4.529ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.587ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.B5      net (fanout=11)       1.498   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyb                0.483   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<1>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.587ns (2.112ns logic, 4.475ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  13.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.BQ      Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7_2
    SLICE_X15Y33.D5      net (fanout=11)       0.464   M_gamefsm_q_FSM_FFd7_2
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.542ns (1.809ns logic, 4.733ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D3      net (fanout=2)        0.605   a[15]_GND_3_o_add_2_OUT[10]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.770ns logic, 4.735ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.499ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.AMUX    Tcina                 0.220   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X13Y35.D1      net (fanout=2)        0.562   a[15]_GND_3_o_add_2_OUT[12]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (1.804ns logic, 4.695ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.A5      net (fanout=11)       1.534   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcya                0.474   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<0>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.103ns logic, 4.363ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  13.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D4      net (fanout=2)        0.504   a[15]_GND_3_o_add_2_OUT[11]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (1.811ns logic, 4.634ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_clk_counter_q_12 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer/M_clk_counter_q_12 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_timer_clk_count[4]
                                                       timer/M_clk_counter_q_12
    SLICE_X12Y32.B2      net (fanout=2)        1.552   M_timer_clk_count[1]
    SLICE_X12Y32.COUT    Topcyb                0.483   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<1>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (2.063ns logic, 4.381ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.439ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.B5      net (fanout=11)       1.498   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyb                0.483   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<1>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (2.112ns logic, 4.327ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  13.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X13Y34.D3      net (fanout=15)       1.077   M_clogic_bsel[1]
    SLICE_X13Y34.D       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       aselector/Mmux_out141
    SLICE_X12Y34.BX      net (fanout=1)        0.511   M_aselector_out[9]
    SLICE_X12Y34.COUT    Tbxcy                 0.156   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.858ns logic, 4.559ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X13Y33.D6      net (fanout=15)       0.599   M_clogic_bsel[1]
    SLICE_X13Y33.D       Tilo                  0.259   M_clogic_alufn[1]
                                                       aselector/Mmux_out131
    SLICE_X12Y34.AX      net (fanout=1)        0.893   M_aselector_out[8]
    SLICE_X12Y34.COUT    Taxcy                 0.248   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.950ns logic, 4.463ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.408ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_1 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    SLICE_X13Y33.C5      net (fanout=1)        0.593   M_gamefsm_q_FSM_FFd9_1
    SLICE_X13Y33.C       Tilo                  0.259   M_clogic_alufn[1]
                                                       M_game_opcode<10>1
    SLICE_X12Y32.AX      net (fanout=1)        0.691   M_clogic_alufn[4]
    SLICE_X12Y32.COUT    Taxcy                 0.259   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (2.147ns logic, 4.261ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  13.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.DMUX    Topdd                 0.463   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X13Y34.A2      net (fanout=3)        0.941   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X13Y34.A       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>2
    SLICE_X12Y37.D2      net (fanout=2)        0.978   game/aluout[15]_GND_13_o_equal_5_o<15>1
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (1.586ns logic, 4.820ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D3      net (fanout=2)        0.605   a[15]_GND_3_o_add_2_OUT[10]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (1.770ns logic, 4.587ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  13.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.AMUX    Tcina                 0.220   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X13Y35.D1      net (fanout=2)        0.562   a[15]_GND_3_o_add_2_OUT[12]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (1.804ns logic, 4.547ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D3      net (fanout=2)        0.605   a[15]_GND_3_o_add_2_OUT[10]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (1.807ns logic, 4.536ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.COUT    Tbyp                  0.093   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.AMUX    Tcina                 0.220   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X13Y35.D1      net (fanout=2)        0.562   a[15]_GND_3_o_add_2_OUT[12]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.841ns logic, 4.496ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.BMUX    Tcinb                 0.310   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y36.D1      net (fanout=1)        1.339   a[15]_GND_3_o_add_2_OUT[5]
    SLICE_X12Y36.D       Tilo                  0.254   M_clogic_wesnkpos
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>1
    SLICE_X12Y37.D6      net (fanout=4)        0.341   game/aluout[15]_GND_13_o_equal_5_o[15]
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (1.740ns logic, 4.584ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y33.D3      net (fanout=15)       0.644   M_clogic_bsel[1]
    SLICE_X15Y33.D       Tilo                  0.259   M_aselector_out[7]
                                                       aselector/Mmux_out121
    SLICE_X12Y33.DX      net (fanout=1)        1.443   M_aselector_out[7]
    SLICE_X12Y33.COUT    Tdxcy                 0.109   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D4      net (fanout=2)        0.504   a[15]_GND_3_o_add_2_OUT[11]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.811ns logic, 4.486ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  13.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X13Y36.A5      net (fanout=15)       0.902   M_clogic_bsel[1]
    SLICE_X13Y36.A       Tilo                  0.259   M_snake_snk_hd_pos[11]
                                                       M_aselector_out<12>1
    SLICE_X12Y35.CX      net (fanout=2)        0.690   M_aselector_out[14]
    SLICE_X12Y35.DMUX    Tcxd                  0.333   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (1.715ns logic, 4.560ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X13Y34.D3      net (fanout=15)       1.077   M_clogic_bsel[1]
    SLICE_X13Y34.D       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       aselector/Mmux_out141
    SLICE_X12Y34.BX      net (fanout=1)        0.511   M_aselector_out[9]
    SLICE_X12Y34.COUT    Tbxcy                 0.156   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.269ns (1.858ns logic, 4.411ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  13.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.283ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_2 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.D1      net (fanout=11)       1.885   M_gamefsm_q_FSM_FFd9_2
    SLICE_X12Y32.COUT    Topcyd                0.312   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X12Y33.COUT    Tbyp                  0.093   M_gamefsm_q_FSM_FFd9_1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X12Y34.DMUX    Tcind                 0.320   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X13Y35.D4      net (fanout=2)        0.504   a[15]_GND_3_o_add_2_OUT[11]
    SLICE_X13Y35.D       Tilo                  0.259   game/aluout[15]_GND_13_o_equal_5_o<15>3
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X12Y37.D1      net (fanout=2)        1.024   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (1.848ns logic, 4.435ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  13.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X13Y33.D6      net (fanout=15)       0.599   M_clogic_bsel[1]
    SLICE_X13Y33.D       Tilo                  0.259   M_clogic_alufn[1]
                                                       aselector/Mmux_out131
    SLICE_X12Y34.AX      net (fanout=1)        0.893   M_aselector_out[8]
    SLICE_X12Y34.COUT    Taxcy                 0.248   M_clogic_wetmr
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X12Y35.DMUX    Tcind                 0.320   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y37.D1      net (fanout=6)        1.041   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X15Y37.D       Tilo                  0.259   game/N28
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X12Y37.D4      net (fanout=1)        0.911   game/N28
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.BX      net (fanout=2)        0.868   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (1.950ns logic, 4.315ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  13.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_clk_counter_q_12 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timer/M_clk_counter_q_12 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   M_timer_clk_count[4]
                                                       timer/M_clk_counter_q_12
    SLICE_X12Y32.B2      net (fanout=2)        1.552   M_timer_clk_count[1]
    SLICE_X12Y32.DMUX    Topbd                 0.695   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<1>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X13Y34.A2      net (fanout=3)        0.941   a[15]_GND_3_o_add_2_OUT[3]
    SLICE_X13Y34.A       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>2
    SLICE_X12Y37.D2      net (fanout=2)        0.978   game/aluout[15]_GND_13_o_equal_5_o<15>1
    SLICE_X12Y37.D       Tilo                  0.254   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X12Y33.CX      net (fanout=2)        1.016   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X12Y33.CLK     Tdick                 0.085   M_gamefsm_q_FSM_FFd9_1
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (1.769ns logic, 4.487ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[3]/CLK
  Logical resource: snake/slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[3]/CLK
  Logical resource: snake/slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[3]/CLK
  Logical resource: snake/slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[3]/CLK
  Logical resource: snake/slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[7]/CLK
  Logical resource: snake/slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[7]/CLK
  Logical resource: snake/slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[7]/CLK
  Logical resource: snake/slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[7]/CLK
  Logical resource: snake/slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[11]/CLK
  Logical resource: snake/slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[11]/CLK
  Logical resource: snake/slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[11]/CLK
  Logical resource: snake/slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[11]/CLK
  Logical resource: snake/slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[15]/CLK
  Logical resource: snake/slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[15]/CLK
  Logical resource: snake/slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[15]/CLK
  Logical resource: snake/slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[15]/CLK
  Logical resource: snake/slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[19]/CLK
  Logical resource: snake/slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[19]/CLK
  Logical resource: snake/slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[19]/CLK
  Logical resource: snake/slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[19]/CLK
  Logical resource: snake/slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[23]/CLK
  Logical resource: snake/slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[23]/CLK
  Logical resource: snake/slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[23]/CLK
  Logical resource: snake/slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[23]/CLK
  Logical resource: snake/slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[26]/CLK
  Logical resource: snake/slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[26]/CLK
  Logical resource: snake/slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: snake/slowclk/M_ctr_q[26]/CLK
  Logical resource: snake/slowclk/M_ctr_q_26/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_direction_q_FSM_FFd2/CLK
  Logical resource: control/M_direction_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_direction_q_FSM_FFd2/CLK
  Logical resource: control/M_direction_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.015|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7431 paths, 0 nets, and 376 connections

Design statistics:
   Minimum period:   7.015ns{1}   (Maximum frequency: 142.552MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 16:52:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



