{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738213771478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738213771478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 23:09:31 2025 " "Processing started: Wed Jan 29 23:09:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738213771478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213771478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213771478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738213771767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738213771767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xxgp.sv 1 1 " "Found 1 design units, including 1 entities, in source file xxgp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xxgp " "Found entity 1: xxgp" {  } { { "xxgp.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/xxgp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213776997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213776997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xgp.sv 1 1 " "Found 1 design units, including 1 entities, in source file xgp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xgp " "Found entity 1: xgp" {  } { { "xgp.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/xgp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213776998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213776998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_bird " "Found entity 1: sum_bird" {  } { { "sum_bird.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/sum_bird.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213776999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213776999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "king.sv 1 1 " "Found 1 design units, including 1 entities, in source file king.sv" { { "Info" "ISGN_ENTITY_NAME" "1 king " "Found entity 1: king" {  } { { "king.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/king.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213777000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jester.sv 1 1 " "Found 1 design units, including 1 entities, in source file jester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jester " "Found entity 1: jester" {  } { { "jester.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213777002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b dif_bird.sv(2) " "Verilog HDL Declaration information at dif_bird.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "dif_bird.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/dif_bird.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738213777003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dif_bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file dif_bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dif_bird " "Found entity 1: dif_bird" {  } { { "dif_bird.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/dif_bird.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213777003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carryy " "Found entity 1: carryy" {  } { { "carry.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213777005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_gp.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_gp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_gp " "Found entity 1: all_gp" {  } { { "all_gp.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/all_gp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738213777006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jester " "Elaborating entity \"jester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738213777031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "king king:dut " "Elaborating entity \"king\" for hierarchy \"king:dut\"" {  } { { "jester.sv" "dut" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777036 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "of_dif 0 king.sv(6) " "Net \"of_dif\" at king.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "king.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/king.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738213777037 "|jester|king:dut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "of_sum king.sv(6) " "Output port \"of_sum\" at king.sv(6) has no driver" {  } { { "king.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/king.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738213777037 "|jester|king:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_bird king:dut\|sum_bird:dut " "Elaborating entity \"sum_bird\" for hierarchy \"king:dut\|sum_bird:dut\"" {  } { { "king.sv" "dut" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/king.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_gp king:dut\|sum_bird:dut\|all_gp:dave " "Elaborating entity \"all_gp\" for hierarchy \"king:dut\|sum_bird:dut\|all_gp:dave\"" {  } { { "sum_bird.sv" "dave" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/sum_bird.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xgp king:dut\|sum_bird:dut\|all_gp:dave\|xgp:gp0 " "Elaborating entity \"xgp\" for hierarchy \"king:dut\|sum_bird:dut\|all_gp:dave\|xgp:gp0\"" {  } { { "all_gp.sv" "gp0" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/all_gp.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xxgp king:dut\|sum_bird:dut\|all_gp:dave\|xxgp:gpp0 " "Elaborating entity \"xxgp\" for hierarchy \"king:dut\|sum_bird:dut\|all_gp:dave\|xxgp:gpp0\"" {  } { { "all_gp.sv" "gpp0" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/all_gp.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryy king:dut\|sum_bird:dut\|carryy:c1 " "Elaborating entity \"carryy\" for hierarchy \"king:dut\|sum_bird:dut\|carryy:c1\"" {  } { { "sum_bird.sv" "c1" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/sum_bird.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dif_bird king:dut\|dif_bird:dut2 " "Elaborating entity \"dif_bird\" for hierarchy \"king:dut\|dif_bird:dut2\"" {  } { { "king.sv" "dut2" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/king.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213777073 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738213777527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum_cout\[0\] GND " "Pin \"sum_cout\[0\]\" is stuck at GND" {  } { { "jester.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738213777575 "|jester|sum_cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dif_cout\[0\] VCC " "Pin \"dif_cout\[0\]\" is stuck at VCC" {  } { { "jester.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738213777575 "|jester|dif_cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "of_sum GND " "Pin \"of_sum\" is stuck at GND" {  } { { "jester.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738213777575 "|jester|of_sum"} { "Warning" "WMLS_MLS_STUCK_PIN" "of_dif GND " "Pin \"of_dif\" is stuck at GND" {  } { { "jester.sv" "" { Text "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/jester.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738213777575 "|jester|of_dif"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738213777575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738213777623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/panda/Documents/ece texts books/ece 469/ECE469/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213777906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738213778067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738213778067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738213778255 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738213778255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738213778255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738213778255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738213778266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 23:09:38 2025 " "Processing ended: Wed Jan 29 23:09:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738213778266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738213778266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738213778266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738213778266 ""}
