Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 23:30:46 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1155 |          353 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             173 |           58 |
| Yes          | No                    | No                     |             459 |          156 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                        Enable Signal                                                        |                                                                                  Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/load_p1                                                         |                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/load_p2                                              | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p2[3]_i_1_n_5                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/load_p2_0                                            | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/data_p2[3]_i_1__0_n_5                                                                                                  |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/E[0]                                                 | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/ap_enable_reg_pp0_iter1_reg_1                                                                               |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/load_p1                                                         |                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_fu_5960/flow_control_loop_pipe_sequential_init_U/x_fu_1640                             |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/flow_control_loop_pipe_sequential_init_U/i_fu_76     |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                  | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_5                                                                                                                              |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029/flow_control_loop_pipe_sequential_init_U/i_fu_300    |                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg |                1 |              5 |         5.00 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/flow_control_loop_pipe_sequential_init_U/i_3_fu_440  |                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604/flow_control_loop_pipe_sequential_init_U/i_1_fu_380  |                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_enable_reg_pp0_iter2                                                      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/flow_control_loop_pipe_sequential_init_U/i_fu_3100   |                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_2_fu_5744/ap_enable_reg_pp0_iter1                                                      | bd_0_i/hls_inst/inst/grp_matmul_xnor_2_fu_5744/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610/flow_control_loop_pipe_sequential_init_U/i_2_fu_5480 |                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/ap_enable_reg_pp0_iter1_reg_0[0]                     |                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/load_p1                                                         |                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/ap_enable_reg_pp0_iter1                                                      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/grp_matmul_xnor_1_fu_4814_res_0_ce0                                          | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/E[0]                                                             |                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/flow_control_loop_pipe_sequential_init_U/i_fu_3188   |                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_2_fu_5744/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_5940              |                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_2_fu_5744/res_3_ce0                                                                    | bd_0_i/hls_inst/inst/grp_matmul_xnor_2_fu_5744/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                      |                6 |             14 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_matmul_xnor_1_fu_4814/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_32120             |                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p1                                                          |                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p2                                                          |                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/layer3_activations_U/layer3_activations_ce1                                                            |                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/E[0]                                                 |                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/E[0]                                                            |                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/load_p1                                                         |                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034/output_stream_TDATA_reg1                             |                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/trunc_ln153_1_reg_2133[0]                                                                                   |               11 |             32 |         2.91 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888/ap_predicate_pred1012_state3_i_1_n_5                                                                        |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/p_0_in__3                                                       |                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/p_0_in                                               |                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/p_0_in__0                                            |                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/p_0_in__1                                            |                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/p_0_in__2                                            |                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/layer2_activations_3_U/E[0]                                                                            |                                                                                                                                                                                    |               40 |             92 |         2.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880/layer2_activations_3_ce0                             |                                                                                                                                                                                    |               28 |             96 |         3.43 |
|  ap_clk      |                                                                                                                             | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                  |               35 |             99 |         2.83 |
|  ap_clk      |                                                                                                                             |                                                                                                                                                                                    |              353 |           1160 |         3.29 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


