{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400730 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400732 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400733 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       acds_cadence License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       acds_cadence License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400735 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400735 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_lite License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_lite License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400737 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400738 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_developer License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400740 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400740 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_debug License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_debug License text:  ea84a5e2464f TS_OK SIGN=\"1E27 C980 33CD 38BC 5532 368B 116D C1F8 34E0 5436 99A0 5A2E 1C8C 8DD0 C9C6 011B A5A9 932B 08DE C5ED 9E62 2868 5A32 6397 D9B8 5C3A B8E8 4E4F CEC7 C836\" License path:  C:\\altera\\13.0\\quartus\\bin64\\license.dat FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1640001400742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640001400743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640001400743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 19:56:40 2021 " "Processing started: Mon Dec 20 19:56:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640001400743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640001400743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640001400743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1640001401130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myclock.v 3 3 " "Found 3 design units, including 3 entities, in source file myclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 secControl " "Found entity 1: secControl" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640001401170 ""} { "Info" "ISGN_ENTITY_NAME" "2 lightControl " "Found entity 2: lightControl" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640001401170 ""} { "Info" "ISGN_ENTITY_NAME" "3 xiaodou " "Found entity 3: xiaodou" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640001401170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640001401170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyClock " "Found entity 1: MyClock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640001401173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640001401173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockpart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockpart " "Found entity 1: clockpart" {  } { { "clockpart.bdf" "" { Schematic "C:/altera/13.0/MyClock/clockpart.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640001401176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640001401176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyClock " "Elaborating entity \"MyClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640001401252 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst31 " "Block or symbol \"OR2\" of instance \"inst31\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 256 304 200 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst33 " "Block or symbol \"OR2\" of instance \"inst33\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 336 384 200 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst35 " "Block or symbol \"OR2\" of instance \"inst35\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 728 776 200 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst37 " "Block or symbol \"OR2\" of instance \"inst37\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 808 856 200 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst39 " "Block or symbol \"OR2\" of instance \"inst39\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 1184 1232 200 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst41 " "Block or symbol \"OR2\" of instance \"inst41\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 1264 1312 200 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst43 " "Block or symbol \"OR2\" of instance \"inst43\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 1448 1496 200 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst45 " "Block or symbol \"OR2\" of instance \"inst45\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 1528 1576 200 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst56 " "Block or symbol \"OR2\" of instance \"inst56\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 488 536 200 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst59 " "Block or symbol \"OR2\" of instance \"inst59\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 600 648 200 "inst59" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst58 " "Block or symbol \"OR2\" of instance \"inst58\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 960 1008 200 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst61 " "Block or symbol \"OR2\" of instance \"inst61\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 136 1072 1120 200 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst84 " "Block or symbol \"AND6\" of instance \"inst84\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 648 1320 1384 760 "inst84" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 672 1384 1448 720 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1640001401254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst14 " "Elaborating entity \"74160\" for hierarchy \"74160:inst14\"" {  } { { "MyClock.bdf" "inst14" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 328 888 1072 448 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst14 " "Elaborated megafunction instantiation \"74160:inst14\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 328 888 1072 448 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secControl secControl:inst88 " "Elaborating entity \"secControl\" for hierarchy \"secControl:inst88\"" {  } { { "MyClock.bdf" "inst88" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 216 -112 32 296 "inst88" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MyClock.v(15) " "Verilog HDL assignment warning at MyClock.v(15): truncated value with size 32 to match size of target (28)" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640001401284 "|MyClock|secControl:inst88"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyClock.v(23) " "Verilog HDL assignment warning at MyClock.v(23): truncated value with size 32 to match size of target (16)" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640001401284 "|MyClock|secControl:inst88"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst67 " "Elaborating entity \"7447\" for hierarchy \"7447:inst67\"" {  } { { "MyClock.bdf" "inst67" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 824 1528 1648 984 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst67 " "Elaborated megafunction instantiation \"7447:inst67\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 824 1528 1648 984 "inst67" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst11 " "Elaborating entity \"74157\" for hierarchy \"74157:inst11\"" {  } { { "MyClock.bdf" "inst11" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 528 576 696 720 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst11 " "Elaborated megafunction instantiation \"74157:inst11\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 528 576 696 720 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst23 " "Elaborating entity \"74138\" for hierarchy \"74138:inst23\"" {  } { { "MyClock.bdf" "inst23" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 680 168 288 840 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst23 " "Elaborated megafunction instantiation \"74138:inst23\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 680 168 288 840 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst69 " "Elaborating entity \"74154\" for hierarchy \"74154:inst69\"" {  } { { "MyClock.bdf" "inst69" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 464 -184 -64 752 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst69 " "Elaborated megafunction instantiation \"74154:inst69\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 464 -184 -64 752 "inst69" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightControl lightControl:inst108 " "Elaborating entity \"lightControl\" for hierarchy \"lightControl:inst108\"" {  } { { "MyClock.bdf" "inst108" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 48 -184 -56 128 "inst108" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MyClock.v(44) " "Verilog HDL assignment warning at MyClock.v(44): truncated value with size 32 to match size of target (5)" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1640001401404 "|MyClock|lightControl:inst108"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst103 " "Elaborating entity \"7485\" for hierarchy \"7485:inst103\"" {  } { { "MyClock.bdf" "inst103" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 1144 1592 1712 1352 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst103 " "Elaborated megafunction instantiation \"7485:inst103\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 1144 1592 1712 1352 "inst103" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst103\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst103\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/altera/13.0/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst103\|f7485:sub 7485:inst103 " "Elaborated megafunction instantiation \"7485:inst103\|f7485:sub\", which is child of megafunction instantiation \"7485:inst103\"" {  } { { "7485.tdf" "" { Text "c:/altera/13.0/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 1144 1592 1712 1352 "inst103" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst102 " "Elaborating entity \"7485\" for hierarchy \"7485:inst102\"" {  } { { "MyClock.bdf" "inst102" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 1352 1448 1568 1560 "inst102" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640001401456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst102 " "Elaborated megafunction instantiation \"7485:inst102\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { 1352 1448 1568 1560 "inst102" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001401457 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "2 " "Ignored 2 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Quartus II" 0 -1 1640001401586 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1640001401586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MyClock.v" "" { Text "C:/altera/13.0/MyClock/MyClock.v" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1640001401818 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1640001401818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1640001401976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640001402212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402212 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change3 " "No output dependent on input pin \"change3\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 384 400 136 "change3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change2 " "No output dependent on input pin \"change2\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 344 360 136 "change2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change1 " "No output dependent on input pin \"change1\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 304 320 136 "change1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change0 " "No output dependent on input pin \"change0\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 264 280 136 "change0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change7 " "No output dependent on input pin \"change7\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 608 624 136 "change7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change6 " "No output dependent on input pin \"change6\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 576 592 136 "change6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change5 " "No output dependent on input pin \"change5\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 536 552 136 "change5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change4 " "No output dependent on input pin \"change4\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 496 512 136 "change4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change11 " "No output dependent on input pin \"change11\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 856 872 136 "change11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change10 " "No output dependent on input pin \"change10\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 816 832 136 "change10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change9 " "No output dependent on input pin \"change9\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 776 792 136 "change9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change8 " "No output dependent on input pin \"change8\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 736 752 136 "change8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change15 " "No output dependent on input pin \"change15\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1080 1096 136 "change15" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change15"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change14 " "No output dependent on input pin \"change14\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1048 1064 136 "change14" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change13 " "No output dependent on input pin \"change13\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1008 1024 136 "change13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change12 " "No output dependent on input pin \"change12\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 968 984 136 "change12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change19 " "No output dependent on input pin \"change19\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1312 1328 136 "change19" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change19"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change18 " "No output dependent on input pin \"change18\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1272 1288 136 "change18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change18"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change17 " "No output dependent on input pin \"change17\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1232 1248 136 "change17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change16 " "No output dependent on input pin \"change16\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1192 1208 136 "change16" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change16"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change23 " "No output dependent on input pin \"change23\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1576 1592 136 "change23" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change23"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change22 " "No output dependent on input pin \"change22\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1536 1552 136 "change22" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change22"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change21 " "No output dependent on input pin \"change21\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1496 1512 136 "change21" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change21"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change20 " "No output dependent on input pin \"change20\"" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/13.0/MyClock/MyClock.bdf" { { -32 1456 1472 136 "change20" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640001402258 "|MyClock|change20"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1640001402258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640001402260 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640001402260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640001402260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640001402260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640001402275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 19:56:42 2021 " "Processing ended: Mon Dec 20 19:56:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640001402275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640001402275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640001402275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640001402275 ""}
