<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="6d2e4ce2-d0eb-47d3-a0e7-0d184fccaf39" class="confluenceTable"><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/customer/RvSilicon_Ncore_3.7.0_rtl121024/top_metrics.html" rel="nofollow">12-10-2024</a></p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>3.7.0 stable</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>ncore_de08_v05_slice_ott120.mpf</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>RTLA - flat</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>01/30/2025: Top level flat run with 1.5 Ghz freq, 0% ULVT and No MBit cells. </p></td></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/customer/RvSilicon_Ncore_3.7.0_rtl121024/top_metrics.html" rel="nofollow">12-10-2024</a></p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>3.7.0 stable</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>ncore_de08_v05_slice_ott120.mpf</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>RTLA - blocks</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>01/31/2025: Blocks run with 1.5 Ghz freq, 0% ULVT and No MBit cells.</p></td></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/customer/RvSilicon_Ncore_3.7.0_Rel_rtl032225/top_metrics.html" rel="nofollow">03-22-2025</a></p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>3.7.0 Rel</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>ncore_de08_v05_slice_ott120.mpf</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>RTLA - blocks</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>03/26/2025: Blocks run with 1.5 Ghz freq, 0% ULVT and No MBit cells.</p></td></tr></tbody></table></div><p>Summary:</p><p>01/30/2025</p><ul><li><p>Flat run with 1.5G (customer default target is 1.2G) shows it is close in meeting timing. </p></li><li><p>It has ~60ps WNS with very few paths, they are fixable with ULVT.</p></li></ul><p>01/31/2025 </p><ul><li><p>Blocks synthesis with 1.5G clock speed, few critical blocks have violations, need rtl fix.</p></li></ul><p>03/26/2025 </p><ul><li><p>IOAIU violations are increased compared to last 3.7.0 stable run. </p></li><li><p>DMI/NCAIU memory violations are mainly due to high library setup requirement on MEB pins. They are RF memories, will explore different type of memories to address these violations.</p></li></ul><p />