#contributor : Aaron , generated by script from template provided by Xilinx
#name : V6_BUFGCE
#key:V6_BUFGCE
# --

BUFGCE U_BUFGCE (
   .O(O),   // 1-bit output: Clock buffer output
   .CE(CE), // 1-bit input: Clock enable input for I0 input
   .I(I)    // 1-bit input: Primary clock input
);

