
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.163970                       # Number of seconds simulated
sim_ticks                                163970309500                       # Number of ticks simulated
final_tick                               163970309500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40768                       # Simulator instruction rate (inst/s)
host_op_rate                                    75306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9541164                       # Simulator tick rate (ticks/s)
host_mem_usage                                 651268                       # Number of bytes of host memory used
host_seconds                                 17185.57                       # Real time elapsed on the host
sim_insts                                   700629715                       # Number of instructions simulated
sim_ops                                    1294171220                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            44608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           131328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              175936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        44608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          44608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               697                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2052                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2749                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks              1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              272049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              800925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1072975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         272049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            272049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks              390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks              390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             272049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             800925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1073365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2750                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  176000                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   176000                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               157                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   163970285000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2750                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2322                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      293                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      101                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          352                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     491.272727                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    291.572205                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    407.974546                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            92     26.14%     26.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           62     17.61%     43.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           30      8.52%     52.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      4.26%     56.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      3.41%     59.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      3.41%     63.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      1.70%     65.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           34      9.66%     74.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           89     25.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           352                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      43642500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 95205000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    13750000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15870.00                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34620.00                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          1.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.25                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2387                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  86.80                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    59603884.04                       # Average gap between requests
system.mem_ctrl.pageHitRate                     86.77                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9453360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              19713450                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1160160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         59050860                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         21641760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       39301033980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             39436497930                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.509993                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          163924041000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2021500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        9402000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  163738202250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     56359250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       34753250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    129571250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    546480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10181640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26621850                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2819040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        115519620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         21826080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       39269839020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             39485610390                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.809513                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          163903882250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6441000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       15678000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  163593712500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     56833250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44308250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    253336500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                99745365                       # Number of BP lookups
system.cpu.branchPred.condPredicted          99745365                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            601359                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             99642018                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   74657                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                150                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        99642018                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           99640869                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1149                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          759                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   206075580                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     9208600                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           302                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            80                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    62217433                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        327940620                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           62290865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      709461866                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    99745365                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           99715526                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     265001091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1202842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           352                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          121                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  62217365                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                524754                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          327895247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.995327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.199759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 84647310     25.82%     25.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8218312      2.51%     28.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 19967530      6.09%     34.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 74154569     22.62%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   115447      0.04%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 19736548      6.02%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  7638175      2.33%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 12880716      3.93%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                100536640     30.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            327895247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.304157                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.163385                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 73588259                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              36601486                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 191735652                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              25368429                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 601421                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1305717361                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 601421                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 84503013                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3935357                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2230                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 206098949                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              32754277                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1305202746                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              21603031                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 241049                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1648025400                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2968175646                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1103023439                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         951898600                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1633784427                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 14240973                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             99                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 148524899                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            206415118                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9213473                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             30282                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              197                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1298918712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 290                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1298187560                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1451                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4747781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4196821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            255                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     327895247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.959153                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.619208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3331698      1.02%      1.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21710152      6.62%      7.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            57374924     17.50%     25.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26535152      8.09%     33.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            80426173     24.53%     57.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            76812731     23.43%     81.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            56194169     17.14%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4893241      1.49%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              617007      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       327895247                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  229310      6.15%      6.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                500234     13.41%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     43      0.00%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    51      0.00%     19.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2999458     80.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               46      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            619402      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             838288011     64.57%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  210      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    90      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           243714048     18.77%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               235650      0.02%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               90412      0.01%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       206120310     15.88%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        9119427      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1298187560                       # Type of FU issued
system.cpu.iq.rate                           3.958606                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3729142                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002873                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1802273314                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         740653519                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    735880038                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads          1125727646                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          563013304                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    560402441                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              736667863                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               564629437                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1017                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       774454                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7859                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 601421                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  145940                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 36688                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1298919002                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1256433                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             206415118                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9213473                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 36675                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         597271                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               602993                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1296699782                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             206075528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1487778                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    215284124                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98920630                       # Number of branches executed
system.cpu.iew.exec_stores                    9208596                       # Number of stores executed
system.cpu.iew.exec_rate                     3.954069                       # Inst execution rate
system.cpu.iew.wb_sent                     1296341130                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1296282479                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1112577630                       # num instructions producing a value
system.cpu.iew.wb_consumers                1744889242                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.952796                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637621                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4747785                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            601399                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    327148066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.955919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.913849                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3982965      1.22%      1.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     85002893     25.98%     27.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     63303602     19.35%     46.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     42769309     13.07%     59.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     14640733      4.48%     64.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     13264055      4.05%     68.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1040077      0.32%     68.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2025929      0.62%     69.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    101118503     30.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    327148066                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            700629715                       # Number of instructions committed
system.cpu.commit.committedOps             1294171220                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      214846278                       # Number of memory references committed
system.cpu.commit.loads                     205640664                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   98876621                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                  560313492                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 947800077                       # Number of committed integer instructions.
system.cpu.commit.function_calls                74891                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       595237      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        835057568     64.52%     64.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              93      0.00%     64.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               84      0.00%     64.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      243671960     18.83%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          228424      0.02%     83.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          86442      0.01%     83.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    205412240     15.87%     99.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      9119172      0.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1294171220                       # Class of committed instruction
system.cpu.commit.bw_lim_events             101118503                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1524948568                       # The number of ROB reads
system.cpu.rob.rob_writes                  2598585643                       # The number of ROB writes
system.cpu.timesIdled                             584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   700629715                       # Number of Instructions Simulated
system.cpu.committedOps                    1294171220                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.468066                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.468066                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.136453                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.136453                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1095086371                       # number of integer regfile reads
system.cpu.int_regfile_writes               636251011                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 943355645                       # number of floating regfile reads
system.cpu.fp_regfile_writes                551340136                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 493888492                       # number of cc regfile reads
system.cpu.cc_regfile_writes                448717921                       # number of cc regfile writes
system.cpu.misc_regfile_reads               413177573                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              3166                       # number of replacements
system.cpu.dcache.tags.tagsinuse           837.654887                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           215273819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          51377.999761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   837.654887                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.818022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.818022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          990                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         430563930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        430563930                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    206070972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206070972                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9202847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9202847                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     215273819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        215273819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    215273819                       # number of overall hits
system.cpu.dcache.overall_hits::total       215273819                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3284                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2767                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         6051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6051                       # number of overall misses
system.cpu.dcache.overall_misses::total          6051                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     57068500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57068500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    162991500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    162991500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    220060000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220060000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    220060000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220060000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    206074256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    206074256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9205614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9205614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    215279870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    215279870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    215279870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    215279870                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000301                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17377.740560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17377.740560                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58905.493314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58905.493314                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36367.542555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36367.542555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36367.542555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36367.542555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2678                       # number of writebacks
system.cpu.dcache.writebacks::total              2678                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1858                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1861                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1426                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2764                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4190                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     29543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    160061000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    160061000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    189604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    189604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    189604000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    189604000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20717.391304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20717.391304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57909.189580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57909.189580                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45251.551313                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45251.551313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45251.551313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45251.551313                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1179                       # number of replacements
system.cpu.icache.tags.tagsinuse           249.983144                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            62215468                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1433                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43416.237264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   249.983144                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.976497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         124436159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        124436159                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     62215468                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        62215468                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      62215468                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         62215468                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     62215468                       # number of overall hits
system.cpu.icache.overall_hits::total        62215468                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1895                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1895                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1895                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1895                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1895                       # number of overall misses
system.cpu.icache.overall_misses::total          1895                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     99624999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99624999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     99624999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99624999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     99624999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99624999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     62217363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     62217363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     62217363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     62217363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     62217363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     62217363                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52572.558839                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52572.558839                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52572.558839                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52572.558839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52572.558839                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52572.558839                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2180                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     69993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     69993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     69993500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69993500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48775.958188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48775.958188                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48775.958188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48775.958188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48775.958188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48775.958188                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           9970                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2859                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2679                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1674                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2764                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2764                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2861                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4047                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11546                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        91712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       439552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   531264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 8                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5633                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000888                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.029782                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5628     99.91%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5633                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7663000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2149999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6286497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    8                       # number of replacements
system.l2cache.tags.tagsinuse             1868.817450                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7215                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2750                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.623636                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.246250                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   618.564758                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1250.006442                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000060                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.151017                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.305177                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.456254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2742                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2676                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.669434                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                82494                       # Number of tag accesses
system.l2cache.tags.data_accesses               82494                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         2678                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2678                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data           842                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              842                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          736                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         1295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2031                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              736                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data             2137                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2873                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             736                       # number of overall hits
system.l2cache.overall_hits::cpu.data            2137                       # number of overall hits
system.l2cache.overall_hits::total               2873                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1922                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1922                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          699                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          131                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          830                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            699                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2053                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2752                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           699                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2053                       # number of overall misses
system.l2cache.overall_misses::total             2752                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    147070000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    147070000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     60098000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     13774500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     73872500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     60098000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    160844500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    220942500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     60098000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    160844500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    220942500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         2678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2678                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         2764                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2764                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1435                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1426                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1435                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         4190                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5625                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1435                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         4190                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5625                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.695369                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.695369                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.487108                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.091865                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.290108                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.487108                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.489976                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.489244                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.487108                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.489976                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.489244                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 76519.250780                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76519.250780                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 85977.110157                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105148.854962                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89003.012048                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 85977.110157                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78346.078909                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80284.338663                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 85977.110157                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78346.078909                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80284.338663                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks               1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data         1922                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1922                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          699                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          130                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          829                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          699                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2052                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2751                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          699                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2052                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2751                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    127850000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    127850000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     53128000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     12414500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     65542500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     53128000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    140264500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    193392500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     53128000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    140264500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    193392500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.695369                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.695369                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.487108                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.091164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.289759                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.487108                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.489737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.489067                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.487108                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.489737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.489067                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66519.250780                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66519.250780                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 76005.722461                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95496.153846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79062.123040                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 76005.722461                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68355.019493                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70298.982188                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 76005.722461                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68355.019493                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70298.982188                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 163970309500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1922                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           828                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2750                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1380000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7495250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
