UVM_INFO <removed> @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_WARNING <removed> @ 0: reporter [UVM/RSRC/NOREGEX] a resource with meta characters in the field name has been created "model.rfile0"
UVM_WARNING <removed> @ 0: uvm_test_top.uenv.uos [UVM_DEPRECATED] count config parameter is deprecated and not part of the UVM standard
-------------------------------------------------------------------------
Name                       Type           Size  Value                    
-------------------------------------------------------------------------
model                      mmap0_type     -     @2551                    
  rfile0                   rfile0_t       -     @2573                    
    ureg0                  ureg0_t        -     @2583                    
      destination          uvm_reg_field  ...    RW ureg0[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg0[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg0[31:16]=16'h0000
    ureg1                  ureg1_t        -     @2591                    
      destination          uvm_reg_field  ...    RW ureg1[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg1[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg1[31:16]=16'h0000
    ureg2                  ureg2_t        -     @2598                    
      destination          uvm_reg_field  ...    RW ureg2[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg2[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg2[31:16]=16'h0000
    ureg3                  ureg3_t        -     @2605                    
      destination          uvm_reg_field  ...    RW ureg3[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg3[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg3[31:16]=16'h0000
    ureg4                  ureg4_t        -     @2612                    
      destination          uvm_reg_field  ...    RW ureg4[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg4[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg4[31:16]=16'h0000
    ureg5                  ureg5_t        -     @2619                    
      destination          uvm_reg_field  ...    RW ureg5[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg5[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg5[31:16]=16'h0000
    ureg6                  ureg6_t        -     @2626                    
      destination          uvm_reg_field  ...    RW ureg6[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg6[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg6[31:16]=16'h0000
    ureg7                  ureg7_t        -     @2633                    
      destination          uvm_reg_field  ...    RW ureg7[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg7[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg7[31:16]=16'h0000
    ureg8                  ureg8_t        -     @2640                    
      destination          uvm_reg_field  ...    RW ureg8[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg8[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg8[31:16]=16'h0000
    ureg9                  ureg9_t        -     @2647                    
      destination          uvm_reg_field  ...    RW ureg9[13:0]=14'h0000 
      frame_kind           uvm_reg_field  ...    RW ureg9[15:14]=2'h0    
      rsvd                 uvm_reg_field  ...    RW ureg9[31:16]=16'h0000
    default_map            uvm_reg_map    -     @2866                    
      endian                              ...   UVM_LITTLE_ENDIAN        
      effective sequencer  uvc_sequencer  ...   uvm_test_top.uenv.uos    
      ureg0                ureg0_t        ...   @2583 +'h0               
      ureg1                ureg1_t        ...   @2591 +'h4               
      ureg2                ureg2_t        ...   @2598 +'h8               
      ureg3                ureg3_t        ...   @2605 +'hc               
      ureg4                ureg4_t        ...   @2612 +'h10              
      ureg5                ureg5_t        ...   @2619 +'h14              
      ureg6                ureg6_t        ...   @2626 +'h18              
      ureg7                ureg7_t        ...   @2633 +'h1c              
      ureg8                ureg8_t        ...   @2640 +'h20              
      ureg9                ureg9_t        ...   @2647 +'h24              
  default_map              uvm_reg_map    -     @2563                    
    endian                                ...   UVM_LITTLE_ENDIAN        
    effective sequencer    uvc_sequencer  ...   uvm_test_top.uenv.uos    
    default_map            uvm_reg_map    -     @2866                    
      endian                              ...   UVM_LITTLE_ENDIAN        
      effective sequencer  uvc_sequencer  ...   uvm_test_top.uenv.uos    
      ureg0                ureg0_t        ...   @2583 +'h0               
      ureg1                ureg1_t        ...   @2591 +'h4               
      ureg2                ureg2_t        ...   @2598 +'h8               
      ureg3                ureg3_t        ...   @2605 +'hc               
      ureg4                ureg4_t        ...   @2612 +'h10              
      ureg5                ureg5_t        ...   @2619 +'h14              
      ureg6                ureg6_t        ...   @2626 +'h18              
      ureg7                ureg7_t        ...   @2633 +'h1c              
      ureg8                ureg8_t        ...   @2640 +'h20              
      ureg9                ureg9_t        ...   @2647 +'h24              
-------------------------------------------------------------------------
-------------------------------------------------------------------
Name                     Type           Size  Value                
-------------------------------------------------------------------
default_map              uvm_reg_map    -     @2563                
  endian                                ...   UVM_LITTLE_ENDIAN    
  effective sequencer    uvc_sequencer  ...   uvm_test_top.uenv.uos
  default_map            uvm_reg_map    -     @2866                
    endian                              ...   UVM_LITTLE_ENDIAN    
    effective sequencer  uvc_sequencer  ...   uvm_test_top.uenv.uos
    ureg0                ureg0_t        ...   @2583 +'h0           
    ureg1                ureg1_t        ...   @2591 +'h4           
    ureg2                ureg2_t        ...   @2598 +'h8           
    ureg3                ureg3_t        ...   @2605 +'hc           
    ureg4                ureg4_t        ...   @2612 +'h10          
    ureg5                ureg5_t        ...   @2619 +'h14          
    ureg6                ureg6_t        ...   @2626 +'h18          
    ureg7                ureg7_t        ...   @2633 +'h1c          
    ureg8                ureg8_t        ...   @2640 +'h20          
    ureg9                ureg9_t        ...   @2647 +'h24          
-------------------------------------------------------------------
------------------------------------------------------------
Name                     Type                    Size  Value
------------------------------------------------------------
uvm_test_top             test                    -     @2462
  uenv                   uvm_env                 -     @2904
    uod                  uvm_driver #(REQ,RSP)   -     @3636
      rsp_port           uvm_analysis_port       -     @3736
      seq_item_port      uvm_seq_item_pull_port  -     @3686
    uos                  uvc_sequencer           -     @2980
      rsp_export         uvm_analysis_export     -     @3041
      seq_item_export    uvm_seq_item_pull_imp   -     @3603
      arbitration_queue  array                   0     -    
      lock_queue         array                   0     -    
      num_last_reqs      integral                32    'd1  
      num_last_rsps      integral                32    'd1  
------------------------------------------------------------
UVM_INFO test.sv(44) @ 0: reporter@@test_seq [TEST_SEQ] <><><><><><><><><><><><><><><><><><><><><><><>
UVM_INFO test.sv(45) @ 0: reporter@@test_seq [TEST_SEQ]   Starting Test Sequence
UVM_INFO test.sv(46) @ 0: reporter@@test_seq [TEST_SEQ] <><><><><><><><><><><><><><><><><><><><><><><>

UVM_INFO test.sv(48) @ 0: reporter@@test_seq [TEST_SEQ] Backdoor mirror the shadow. Expect mismatch errors
ERROR:          VPI       VISNOR
         Attempting to access testm.dut.myreg[0] by vpi_get_value() routine which does not have read access.
        ./uvc_pkg.sv, 106: 
UVM_INFO @ 0: reporter [RegModel] Read  register via DPI backdoor: model.rfile0.ureg0=0
UVM_ERROR <removed> @ 0: reporter [RegModel] Register "model.rfile0.ureg0" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000000000abcd)
UVM_INFO <removed> @ 0: reporter [RegModel] Field destination (model.rfile0.ureg0[13:0]) mismatch read=14'h0 mirrored=14'h2bcd 
UVM_INFO <removed> @ 0: reporter [RegModel] Field frame_kind (model.rfile0.ureg0[15:14]) mismatch read=2'h0 mirrored=2'h2 
UVM_INFO <removed> @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
** UVM TEST PASSED **
UVM TEST EXPECT 1 UVM_ERROR
UVM_INFO <removed> @ 0: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO <removed> @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   11
UVM_WARNING :    2
UVM_ERROR :    1
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[RegModel]     4
[TEST_DONE]     1
[TEST_SEQ]     4
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM/RSRC/NOREGEX]     1
[UVM_DEPRECATED]     1

Simulation complete via $finish(1) at time 0 FS + 231

