--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250270 paths analyzed, 31214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.956ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/sig000002bd (SLICE_X76Y65.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_mulfp/sig000002bd (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.956ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_mulfp/sig000002bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y89.YQ      Tcko                  0.340   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X63Y108.F1     net (fanout=692)      2.673   tfm_inst/CalculatePixOS_mux
    SLICE_X63Y108.XMUX   Tif5x                 0.566   N3829
                                                       tfm_inst/mulfpce85_SW0_f5_G
                                                       tfm_inst/mulfpce85_SW0_f5
    SLICE_X51Y75.F4      net (fanout=1)        1.579   N3829
    SLICE_X51Y75.X       Tilo                  0.194   tfm_inst/mulfpce85
                                                       tfm_inst/mulfpce85
    SLICE_X51Y74.F4      net (fanout=1)        0.159   tfm_inst/mulfpce85
    SLICE_X51Y74.X       Tilo                  0.194   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce201
    SLICE_X76Y65.CE      net (fanout=217)      3.697   tfm_inst/mulfpce
    SLICE_X76Y65.CLK     Tceck                 0.554   tfm_inst/inst_mulfp/sig000002bd
                                                       tfm_inst/inst_mulfp/sig000002bd
    -------------------------------------------------  ---------------------------
    Total                                      9.956ns (1.848ns logic, 8.108ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/mulfpce_internal (FF)
  Destination:          tfm_inst/inst_mulfp/sig000002bd (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.865ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/mulfpce_internal to tfm_inst/inst_mulfp/sig000002bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y15.YQ      Tcko                  0.340   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/mulfpce_internal
                                                       tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/mulfpce_internal
    SLICE_X37Y50.G4      net (fanout=2)        1.768   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/mulfpce_internal
    SLICE_X37Y50.Y       Tilo                  0.194   tfm_inst/mulfpce139
                                                       tfm_inst/mulfpce139_SW0
    SLICE_X37Y50.F4      net (fanout=1)        0.420   N388
    SLICE_X37Y50.X       Tilo                  0.194   tfm_inst/mulfpce139
                                                       tfm_inst/mulfpce139
    SLICE_X51Y74.G3      net (fanout=1)        1.805   tfm_inst/mulfpce139
    SLICE_X51Y74.Y       Tilo                  0.194   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce176
    SLICE_X51Y74.F2      net (fanout=1)        0.505   tfm_inst/mulfpce176/O
    SLICE_X51Y74.X       Tilo                  0.194   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce201
    SLICE_X76Y65.CE      net (fanout=217)      3.697   tfm_inst/mulfpce
    SLICE_X76Y65.CLK     Tceck                 0.554   tfm_inst/inst_mulfp/sig000002bd
                                                       tfm_inst/inst_mulfp/sig000002bd
    -------------------------------------------------  ---------------------------
    Total                                      9.865ns (1.670ns logic, 8.195ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/sig000002bd (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/sig000002bd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.YQ      Tcko                  0.340   tfm_inst/CalculateVirCompensated_run
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X37Y50.G2      net (fanout=5)        1.694   tfm_inst/CalculateVirCompensated_mux1
    SLICE_X37Y50.Y       Tilo                  0.194   tfm_inst/mulfpce139
                                                       tfm_inst/mulfpce139_SW0
    SLICE_X37Y50.F4      net (fanout=1)        0.420   N388
    SLICE_X37Y50.X       Tilo                  0.194   tfm_inst/mulfpce139
                                                       tfm_inst/mulfpce139
    SLICE_X51Y74.G3      net (fanout=1)        1.805   tfm_inst/mulfpce139
    SLICE_X51Y74.Y       Tilo                  0.194   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce176
    SLICE_X51Y74.F2      net (fanout=1)        0.505   tfm_inst/mulfpce176/O
    SLICE_X51Y74.X       Tilo                  0.194   tfm_inst/mulfpce
                                                       tfm_inst/mulfpce201
    SLICE_X76Y65.CE      net (fanout=217)      3.697   tfm_inst/mulfpce
    SLICE_X76Y65.CLK     Tceck                 0.554   tfm_inst/inst_mulfp/sig000002bd
                                                       tfm_inst/inst_mulfp/sig000002bd
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (1.670ns logic, 8.121ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X4Y9.ADDRA2), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/ExtractTGCParameters_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (1.578 - 1.668)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/ExtractTGCParameters_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y23.YQ      Tcko                  0.340   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/ExtractTGCParameters_run
                                                       tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/ExtractTGCParameters_mux
    SLICE_X27Y59.G4      net (fanout=4)        3.282   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/ExtractTGCParameters_mux
    SLICE_X27Y59.Y       Tilo                  0.194   N4449
                                                       tfm_inst/i2c_mem_addra<0>86
    SLICE_X27Y59.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<0>86
    SLICE_X27Y59.X       Tilo                  0.194   N4449
                                                       tfm_inst/i2c_mem_addra<0>103_SW0
    SLICE_X29Y61.G4      net (fanout=1)        0.573   N4449
    SLICE_X29Y61.Y       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>103
    SLICE_X29Y61.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<0>103/O
    SLICE_X29Y61.X       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>120_SW0
    SLICE_X47Y104.G3     net (fanout=1)        1.706   N3863
    SLICE_X47Y104.XMUX   Tif5x                 0.574   test_fixed_melexis_i2c_mem_addra<0>
                                                       tfm_inst/i2c_mem_addra<0>120_F
                                                       tfm_inst/i2c_mem_addra<0>120
    RAMB16_X4Y9.ADDRA2   net (fanout=2)        1.817   test_fixed_melexis_i2c_mem_addra<0>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (2.116ns logic, 7.696ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.919ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.687 - 0.733)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y85.XQ      Tcko                  0.340   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X27Y59.F1      net (fanout=606)      2.742   tfm_inst/CalculateVdd_mux
    SLICE_X27Y59.X       Tilo                  0.194   N4449
                                                       tfm_inst/i2c_mem_addra<0>103_SW0
    SLICE_X29Y61.G4      net (fanout=1)        0.573   N4449
    SLICE_X29Y61.Y       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>103
    SLICE_X29Y61.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<0>103/O
    SLICE_X29Y61.X       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>120_SW0
    SLICE_X47Y104.G3     net (fanout=1)        1.706   N3863
    SLICE_X47Y104.XMUX   Tif5x                 0.574   test_fixed_melexis_i2c_mem_addra<0>
                                                       tfm_inst/i2c_mem_addra<0>120_F
                                                       tfm_inst/i2c_mem_addra<0>120
    RAMB16_X4Y9.ADDRA2   net (fanout=2)        1.817   test_fixed_melexis_i2c_mem_addra<0>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      8.919ns (1.922ns logic, 6.997ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/CalculateVDD_process_p0_inst/ExtractVDDParameters_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.499ns (1.578 - 2.077)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/CalculateVDD_process_p0_inst/ExtractVDDParameters_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.YQ      Tcko                  0.340   tfm_inst/inst_calculateVdd/CalculateVDD_process_p0_inst/ExtractVDDParameters_run
                                                       tfm_inst/inst_calculateVdd/CalculateVDD_process_p0_inst/ExtractVDDParameters_mux
    SLICE_X16Y59.G2      net (fanout=19)       1.259   tfm_inst/inst_calculateVdd/CalculateVDD_process_p0_inst/ExtractVDDParameters_mux
    SLICE_X16Y59.Y       Tilo                  0.195   tfm_inst/calculateVdd_i2c_mem_addra<2>
                                                       tfm_inst/inst_calculateVdd/CalculateVDD_MUX_i2c_mem_addra_0/I_36_8
    SLICE_X27Y59.F3      net (fanout=1)        0.685   tfm_inst/calculateVdd_i2c_mem_addra<0>
    SLICE_X27Y59.X       Tilo                  0.194   N4449
                                                       tfm_inst/i2c_mem_addra<0>103_SW0
    SLICE_X29Y61.G4      net (fanout=1)        0.573   N4449
    SLICE_X29Y61.Y       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>103
    SLICE_X29Y61.F4      net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<0>103/O
    SLICE_X29Y61.X       Tilo                  0.194   N3863
                                                       tfm_inst/i2c_mem_addra<0>120_SW0
    SLICE_X47Y104.G3     net (fanout=1)        1.706   N3863
    SLICE_X47Y104.XMUX   Tif5x                 0.574   test_fixed_melexis_i2c_mem_addra<0>
                                                       tfm_inst/i2c_mem_addra<0>120_F
                                                       tfm_inst/i2c_mem_addra<0>120
    RAMB16_X4Y9.ADDRA2   net (fanout=2)        1.817   test_fixed_melexis_i2c_mem_addra<0>
    RAMB16_X4Y9.CLKA     Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      8.316ns (2.117ns logic, 6.199ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (SLICE_X30Y61.BY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y10.DOA2    Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X8Y105.G2      net (fanout=13)       3.771   test_fixed_melexis_i2c_mem_douta<6>
    SLICE_X8Y105.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X30Y61.BY      net (fanout=8)        3.553   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X30Y61.CLK     Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    -------------------------------------------------  ---------------------------
    Total                                      9.899ns (2.575ns logic, 7.324ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcko                  0.360   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X8Y105.G4      net (fanout=724)      2.765   tfm_inst/CalculateTa_mux
    SLICE_X8Y105.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X30Y61.BY      net (fanout=8)        3.553   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X30Y61.CLK     Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (0.835ns logic, 6.318ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y11.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.123 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y10.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y11.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e8
    DSP48_X2Y11.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y11.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.123 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y10.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y11.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000f1
    DSP48_X2Y11.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000a0 (DSP48_X2Y11.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk0000009e (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.123 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk0000009e to tfm_inst/inst_mulfp/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y10.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk0000009e
                                                       tfm_inst/inst_mulfp/blk0000009e
    DSP48_X2Y11.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000e9
    DSP48_X2Y11.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000a0
                                                       tfm_inst/inst_mulfp/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X6Y7.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X6Y6.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y17.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.956|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 250270 paths, 0 nets, and 58025 connections

Design statistics:
   Minimum period:   9.956ns{1}   (Maximum frequency: 100.442MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct  7 20:13:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 690 MB



