/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.6.3. DO NOT MODIFY.
*/
`timescale 100fs/100fs
module testBench
    ( // No inputs

      // Outputs
      output wire  result
    );
  wire [2:0] c$ds_app_arg;
  wire [11:0] c$ds_app_arg_0;
  reg [2:0] s = 3'd0;
  // FullAdder.hs:75:3-5
  wire  \FullAdder.testBench_clk ;
  wire [3:0] z;
  wire [2:0] result_1;
  wire [7:0] c$ds_app_arg_1;
  wire  c$result_rec;
  reg [2:0] s_0 = 3'd0;
  wire  f1;
  reg  \f'  = 1'b0;
  // FullAdder.hs:30:1-9
  wire [3:0] a;
  // FullAdder.hs:30:1-9
  wire [3:0] b;
  // FullAdder.hs:30:1-9
  wire [3:0] c;
  // FullAdder.hs:30:1-9
  wire [3:0] ab_xor;
  wire [7:0] result_2;
  // FullAdder.hs:51:1-9
  wire  \c$FullAdder.testBench_app_arg ;
  wire [95:0] c$vecFlat;
  wire [63:0] c$vecFlat_0;

  assign c$ds_app_arg = (s < 3'd7) ? (s + 3'd1) : s;

  assign c$vecFlat = {{4'b0000,   4'b0000,
                       4'b0000},   {4'b0000,   4'b0000,   4'b0001},
                      {4'b0000,   4'b0001,   4'b0000},   {4'b0000,
                                                          4'b0001,   4'b0001},   {4'b0001,   4'b0000,
                                                                                  4'b0000},   {4'b0001,   4'b0000,
                                                                                               4'b0001},   {4'b0001,
                                                                                                            4'b0001,
                                                                                                            4'b0000},
                      {4'b0001,   4'b0001,   4'b0001}};

  // index begin
  wire [11:0] vecArray [0:8-1];
  genvar i;
  generate
  for (i=0; i < 8; i=i+1) begin : mk_array
    assign vecArray[(8-1)-i] = c$vecFlat[i*12+:12];
  end
  endgenerate
  assign c$ds_app_arg_0 = vecArray[($unsigned({{(64-3) {1'b0}},s}))];
  // index end

  // register begin
  always @(posedge \FullAdder.testBench_clk  or  posedge  \c$FullAdder.testBench_app_arg ) begin : s_register
    if ( \c$FullAdder.testBench_app_arg ) begin
      s <= 3'd0;
    end else begin
      s <= c$ds_app_arg;
    end
  end
  // register end

  // tbClockGen begin
  // pragma translate_off
  reg  clk;
  // 1 = 0.1ps
  localparam half_period = (100000 / 2);
  always begin
    // Delay of 1 mitigates race conditions (https://github.com/steveicarus/iverilog/issues/160)
    #1 clk =  0 ;
    `ifndef VERILATOR
    #100000 forever begin
      if (~ (~ c$result_rec)) begin
        $finish;
      end
      clk = ~ clk;
      #half_period;
      clk = ~ clk;
      #half_period;
    end
    `else
    clk = $c("this->tb_clock_gen(",half_period,",true,",(~ (~ c$result_rec)),")");
    `endif
  end

  `ifdef VERILATOR
    `systemc_interface
    CData tb_clock_gen(vluint32_t half_period, bool active_rising, bool result_rec) {
      static vluint32_t init_wait = 100000;
      static vluint32_t to_wait = 0;
      static CData clock = active_rising ? 0 : 1;

      if(init_wait == 0) {
        if(result_rec) {
          std::exit(0);
        }
        else {
          if(to_wait == 0) {
            to_wait = half_period - 1;
            clock = clock == 0 ? 1 : 0;
          }
          else {
            to_wait = to_wait - 1;
          }
        }
      }
      else {
        init_wait = init_wait - 1;
      }

      return clock;
    }
    `verilog
  `endif

  assign \FullAdder.testBench_clk  = clk;
  // pragma translate_on
  // tbClockGen end

  assign z = s_0 + 3'd1;

  assign result_1 = (z > 4'd7) ? 3'd7 : (z[0+:3]);

  assign c$vecFlat_0 = {{4'b0000,   4'b0000},
                        {4'b0001,   4'b0000},   {4'b0001,   4'b0000},
                        {4'b0000,   4'b0001},   {4'b0001,   4'b0000},
                        {4'b0000,   4'b0001},   {4'b0000,   4'b0001},
                        {4'b0001,   4'b0001}};

  // index begin
  wire [7:0] vecArray_0 [0:8-1];
  genvar i_0;
  generate
  for (i_0=0; i_0 < 8; i_0=i_0+1) begin : mk_array_0
    assign vecArray_0[(8-1)-i_0] = c$vecFlat_0[i_0*8+:8];
  end
  endgenerate
  assign c$ds_app_arg_1 = vecArray_0[($unsigned({{(64-3) {1'b0}},s_0}))];
  // index end

  assign c$result_rec = \f'  ? \f'  : f1;

  // register begin
  always @(posedge \FullAdder.testBench_clk  or  posedge  \c$FullAdder.testBench_app_arg ) begin : s_0_register
    if ( \c$FullAdder.testBench_app_arg ) begin
      s_0 <= 3'd0;
    end else begin
      s_0 <= result_1;
    end
  end
  // register end

  // assert begin
  // pragma translate_off
  always @(posedge \FullAdder.testBench_clk ) begin
    if (result_2 !== c$ds_app_arg_1) begin
      $display("@%0tns: %s, expected: %b, actual: %b", $time, ("outputVerifier"), c$ds_app_arg_1, result_2);
      $finish;
    end
  end
  // pragma translate_on
  assign f1 = \f' ;
  // assert end

  // register begin
  always @(posedge \FullAdder.testBench_clk  or  posedge  \c$FullAdder.testBench_app_arg ) begin : f_register
    if ( \c$FullAdder.testBench_app_arg ) begin
      \f'  <= 1'b0;
    end else begin
      \f'  <= (s_0 == 3'd7);
    end
  end
  // register end

  assign a = c$ds_app_arg_0[11:8];

  assign b = c$ds_app_arg_0[7:4];

  assign c = c$ds_app_arg_0[3:0];

  assign ab_xor = a ^ b;

  assign result_2 = {ab_xor ^ c,
                     (ab_xor & c) | (a & b)};

  // resetGen begin
  // pragma translate_off
  reg  rst;
  localparam reset_period = 100000 - 10 + (1 * 100000);
  `ifndef VERILATOR
  initial begin
    #1 rst =  1 ;
    #reset_period rst =  0 ;
  end
  `else
  always begin
    // The redundant (rst | ~ rst) is needed to ensure that this is
    // calculated in every cycle by verilator. Without it, the reset will stop
    // being updated and will be stuck as asserted forever.
    rst = $c("this->reset_gen(",reset_period,",true)") & (rst | ~ rst);
  end
  `systemc_interface
  CData reset_gen(vluint32_t reset_period, bool active_high) {
    static vluint32_t to_wait = reset_period;
    static CData reset = active_high ? 1 : 0;
    static bool finished = false;

    if(!finished) {
      if(to_wait == 0) {
        reset = reset == 0 ? 1 : 0;
        finished = true;
      }
      else {
        to_wait = to_wait - 1;
      }
    }

    return reset;
  }
  `verilog
  `endif
  assign \c$FullAdder.testBench_app_arg  = rst;
  // pragma translate_on
  // resetGen end

  assign result = c$result_rec;


endmodule

