m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/simulation/modelsim
vbcd_to_7seg
Z1 !s110 1762839239
!i10b 1
!s100 zlzzBBk3Pg[<M?g7Q=h^l3
I:S9dVSVf@f@J0eVE0bA`=3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1762837414
8C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/bcd_to_7seg.v
FC:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/bcd_to_7seg.v
L0 6
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1762839239.000000
!s107 C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/bcd_to_7seg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus|C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/bcd_to_7seg.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus}
Z7 tCvgOpt 0
vfsm
R1
!i10b 1
!s100 ;i?UcG0^Q7?MkJKd7FQ<d1
ISWhO[gf=I7U08UIeKL9dz0
R2
R0
w1762837417
8C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/fsm.v
FC:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/fsm.v
L0 6
R3
r1
!s85 0
31
R4
!s107 C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus|C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/fsm.v|
!i113 1
R5
R6
R7
vtb_vending_machine
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1762839240
!i10b 1
!s100 K<9J4AQ2GDaiRSUiS:9KJ1
ITX1?8?DcOPfjL6Zd4OgW:2
R2
!s105 tb_vending_machine_sv_unit
S1
R0
w1762837413
8C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/tb_vending_machine.sv
FC:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/tb_vending_machine.sv
L0 5
R3
r1
!s85 0
31
R4
!s107 C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/tb_vending_machine.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus|C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/tb_vending_machine.sv|
!i113 1
o-sv -work work
!s92 -sv -work work {+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus}
R7
vtop_vending_machine
R1
!i10b 1
!s100 =VWDVbB4Zdm<4=<_P5G:F2
IZ2?ioYhDMEj:5iH^kAYl83
R2
R0
w1762837416
8C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/top_vending_machine.v
FC:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/top_vending_machine.v
L0 6
R3
r1
!s85 0
31
R4
!s107 C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/top_vending_machine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus|C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/GITHUB/Verilog_fsm_vending_machine/vending_machine_quartus/top_vending_machine.v|
!i113 1
R5
R6
R7
