# Todo List:
	
	* Issue :
		
	* RF : 

	* RS :
 		-VHDL-
 		a) Reg_Rs control Fix
	* FU :
		Test FU that is working properly

	* CDB :

	*Else:
		

# Completed:
	* Issue :
		block diagram v1

	* RF : 
		block diagram v1

	* RS :
		block diagram v1

		-Diagram-
		a) L_Link  
 		b) X_Accepted signal to bus

	* FU :
		block diagram v1
		FU implemented 

	* CDB :
		block diagram v1

	*Else:
		Top module block diagram v1
		-Diagram-
		a) RD <-> FU X_Available to X_Accepted