$date
	Mon May 29 19:52:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fifotest $end
$var wire 8 ! out [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 1 $ clk $end
$var reg 8 % in [7:0] $end
$var reg 1 & re $end
$var reg 1 ' rst $end
$var reg 1 ( we $end
$scope module fifo $end
$var wire 1 $ clk $end
$var wire 8 ) in [7:0] $end
$var wire 1 & re $end
$var wire 1 ' rst $end
$var wire 1 ( we $end
$var reg 1 # empty $end
$var reg 1 " full $end
$var reg 3 * head [2:0] $end
$var reg 3 + headi [2:0] $end
$var reg 8 , out [7:0] $end
$var reg 3 - tail [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b1 +
b0 *
b101 )
0(
1'
0&
b101 %
0$
1#
0"
b0 !
$end
#500
1$
#1000
0$
#1500
1$
#2000
0$
#2500
1$
#3000
0#
b10 +
b1 *
0$
1(
0'
#3500
1$
#4000
b11 +
b10 *
0$
b110 %
b110 )
#4500
1$
#5000
b100 +
b11 *
0$
b111 %
b111 )
#5500
1$
#6000
0$
0(
#6500
1$
#7000
b101 !
b101 ,
b1 -
0$
1&
#7500
1$
#8000
b101 +
b0 !
b0 ,
b100 *
0$
b1000 %
b1000 )
1(
0&
#8500
1$
#9000
b110 +
b101 *
0$
b1001 %
b1001 )
#9500
1$
#10000
b111 +
b110 *
0$
b1010 %
b1010 )
#10500
1$
#11000
b0 +
b111 *
0$
b1011 %
b1011 )
#11500
1$
#12000
1"
b1 +
b0 *
0$
b1100 %
b1100 )
#12500
1$
#13000
0$
b1101 %
b1101 )
#13500
1$
#14000
0$
b1110 %
b1110 )
#14500
1$
#15000
0"
b110 !
b110 ,
b10 -
0$
1&
b1111 %
b1111 )
#15500
1$
#16000
b10 +
b111 !
b111 ,
b11 -
b1 *
0$
b10000 %
b10000 )
#16500
1$
#17000
b11 +
b1000 !
b1000 ,
b100 -
b10 *
0$
#17500
1$
#18000
b100 +
b1001 !
b1001 ,
b101 -
b11 *
0$
#18500
1$
#19000
b101 +
b1010 !
b1010 ,
b110 -
b100 *
0$
#19500
1$
#20000
b110 +
b1011 !
b1011 ,
b111 -
b101 *
0$
#20500
1$
#21000
b111 +
b1100 !
b1100 ,
b0 -
b110 *
0$
