$date
  Tue Jun 15 12:45:27 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux2x1 $end
$var reg 16 ! d0[15:0] $end
$var reg 16 " d1[15:0] $end
$var reg 1 # s $end
$var reg 16 $ o[15:0] $end
$scope module uut $end
$var reg 16 % d0[15:0] $end
$var reg 16 & d1[15:0] $end
$var reg 1 ' s $end
$var reg 16 ( o[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
0#
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
0'
b0000000000000000 (
#100000000
b1010101010101010 !
b1011101110111011 "
b1010101010101010 $
b1010101010101010 %
b1011101110111011 &
b1010101010101010 (
#150000000
b1111111111111111 !
b1100110011001100 "
1#
b1100110011001100 $
b1111111111111111 %
b1100110011001100 &
1'
b1100110011001100 (
#202000000
b1011101110111011 "
b1011101110111011 $
b1011101110111011 &
b1011101110111011 (
#302000000
