[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11640       tick       2680649       1231734       1185596       2680649 
      2  11640       tick       4289619       2092331       2072260       4289619 
      3  11640       tick       4294108       2094160       2074253       4294108 
      4  11640       tick       4297254       2095908       2074878       4297254 
      5  11640       tick       4298954       2095548       2069930       4298954 
      6  11640       tick       4286013       2089732       2069946       4286013 
      7  11640       tick       4296849       2095131       2078305       4296849 
      8  11640       tick       4295335       2095559       2075604       4295335 
      9  11640       tick       4291266       2093024       2077624       4291266 
     10  11640       tick       4294575       2094684       2076229       4294575 
     11  11640       tick       4293891       2094328       2078507       4293891 
     12  11640       tick       4297155       2095364       2075791       4297155 
     13  11640       tick       4295887       2094410       2072991       4295887 
     14  11640       tick       4295457       2095399       2077300       4295457 
     15  11640       tick       4293012       2094658       2074579       4293012 
     16  11640       tick       4296683       2094720       2078952       4296683 
     17  11640       tick       4296300       2094519       2077504       4296300 
     18  11640       tick       4302788       2097886       2075900       4302788 
     19  11640       tick       4293159       2093687       2078610       4293159 
     20  11640       exit       2049440        998629        989871       2049440 
