#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 22 16:41:52 2021
# Process ID: 8748
# Current directory: D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top.vdi
# Journal file: D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'soc_lite_top_inst/data_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'soc_lite_top_inst/inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'soc_lite_top_inst/pll.clk_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 655.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, soc_lite_top_inst/pll.clk_pll/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'soc_lite_top_inst/pll.clk_pll/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite_top_inst/pll.clk_pll/inst'
Finished Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite_top_inst/pll.clk_pll/inst'
Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite_top_inst/pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1367.441 ; gain = 582.828
Finished Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite_top_inst/pll.clk_pll/inst'
Parsing XDC File [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_CLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_DATA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'M_LRSEL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_PWM'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_SD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
Finished Parsing XDC File [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1367.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1367.441 ; gain = 1025.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1367.441 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10cccea36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1380.398 ; gain = 12.957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12627113f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 199caf64f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ae4ce331

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1ae4ce331

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ae4ce331

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ae4ce331

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              14  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1562.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 155539080

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.604 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 17

Ending PowerOpt Patch Enables Task | Checksum: 111bb90c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 111bb90c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1866.055 ; gain = 303.605

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 11f0cf231

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.055 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11f0cf231

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1866.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11f0cf231

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1866.055 ; gain = 498.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1866.055 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10bcac036

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 260d95a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8196cd9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8196cd9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 8196cd9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7adef502

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 140 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 65 nets or cells. Created 0 new cell, deleted 65 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1866.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b676c32e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 2315ec240

Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2315ec240

Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a11bc186

Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13f5dfc43

Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c65eb8f5

Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15475ba9a

Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ad0e0082

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14ff042ca

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12ad5ef52

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12ad5ef52

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f6b40a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f6b40a3

Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.190. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24bf4d5b6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24bf4d5b6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24bf4d5b6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24bf4d5b6

Time (s): cpu = 00:00:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 22b86c625

Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22b86c625

Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.055 ; gain = 0.000
Ending Placer Task | Checksum: 12dc808c0

Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1866.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.633 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1866.055 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 94ca4098 ConstDB: 0 ShapeSum: 98fdc828 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16cf0d0b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1866.055 ; gain = 0.000
Post Restoration Checksum: NetGraph: d5ea924d NumContArr: 97063e69 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16cf0d0b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16cf0d0b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16cf0d0b6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1866.055 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15dcb307d

Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.379  | TNS=0.000  | WHS=-0.399 | THS=-41.278|

Phase 2 Router Initialization | Checksum: 1d7bf9332

Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1866.055 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.001001 %
  Global Horizontal Routing Utilization  = 0.011651 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4953
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4953
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21cacd2da

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 598
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 6d796b32

Time (s): cpu = 00:01:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 6d796b32

Time (s): cpu = 00:01:17 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 45407754

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 45407754

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 45407754

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 45407754

Time (s): cpu = 00:01:18 ; elapsed = 00:01:15 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 127e20a9c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.995  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d8e2a485

Time (s): cpu = 00:01:19 ; elapsed = 00:01:16 . Memory (MB): peak = 1866.055 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: d8e2a485

Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.77708 %
  Global Horizontal Routing Utilization  = 1.66397 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a24eff73

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a24eff73

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13a238386

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 1866.055 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.995  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13a238386

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 1866.055 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1866.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 16:47:23 2021...
