Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 17:03:09 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.100        0.000                      0                  446        0.034        0.000                      0                  446        0.750        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               0.750        0.000                       0                     1  
  clk_out1_video_pll        4.100        0.000                      0                  262        0.039        0.000                      0                  262        2.792        0.000                       0                   132  
  clk_out2_video_pll        7.611        0.000                      0                  184        0.034        0.000                      0                  184        4.725        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 10.175 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.811ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.717    10.175    osd_display_m0/clk_out1
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/C
                         clock pessimism             -0.443     9.732    
                         clock uncertainty           -0.059     9.673    
    SLICE_X23Y179        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     9.601    osd_display_m0/v_data_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 10.175 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.811ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.717    10.175    osd_display_m0/clk_out1
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/C
                         clock pessimism             -0.443     9.732    
                         clock uncertainty           -0.059     9.673    
    SLICE_X23Y179        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072     9.601    osd_display_m0/v_data_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 10.175 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.811ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.717    10.175    osd_display_m0/clk_out1
    SLICE_X23Y179        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/C
                         clock pessimism             -0.443     9.732    
                         clock uncertainty           -0.059     9.673    
    SLICE_X23Y179        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     9.601    osd_display_m0/v_data_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_FFF_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_FFF2_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_GFF2_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_6/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.209ns (52.383%)  route 1.099ns (47.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 10.179 - 6.731 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.890ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.811ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.255     1.126    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.154 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         2.039     3.193    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y60         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.966     4.159 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.237     4.396    osd_display_m0/q[4]
    SLICE_X26Y151        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.575 r  osd_display_m0/v_data[23]_i_3/O
                         net (fo=1, routed)           0.159     4.734    osd_display_m0/v_data[23]_i_3_n_0
    SLICE_X26Y152        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.798 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.703     5.501    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AE5                                               0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     7.172 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.212    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.212 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351     7.563    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.207 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     8.434    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.458 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.721    10.179    osd_display_m0/clk_out1
    SLICE_X23Y179        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/C
                         clock pessimism             -0.443     9.736    
                         clock uncertainty           -0.059     9.677    
    SLICE_X23Y179        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072     9.605    osd_display_m0/v_data_reg[23]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  4.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      0.979ns (routing 0.456ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.505ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.979     1.880    hdmi_color_bar/clk_out1
    SLICE_X23Y157        FDRE                                         r  hdmi_color_bar/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.919 r  hdmi_color_bar/h_cnt_reg[3]/Q
                         net (fo=14, routed)          0.030     1.949    hdmi_color_bar/h_cnt[3]
    SLICE_X23Y158        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.964 r  hdmi_color_bar/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     1.979    hdmi_color_bar/h_cnt[5]_i_1_n_0
    SLICE_X23Y158        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.101     1.634    hdmi_color_bar/clk_out1
    SLICE_X23Y158        FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
                         clock pessimism              0.261     1.894    
    SLICE_X23Y158        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.940    hdmi_color_bar/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.981ns (routing 0.456ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.505ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.981     1.882    hdmi_color_bar/clk_out1
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.921 r  hdmi_color_bar/v_cnt_reg[1]/Q
                         net (fo=8, routed)           0.029     1.950    hdmi_color_bar/v_cnt[1]
    SLICE_X23Y161        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.970 r  hdmi_color_bar/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.976    hdmi_color_bar/v_cnt[2]_i_1_n_0
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.103     1.636    hdmi_color_bar/clk_out1
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism              0.255     1.890    
    SLICE_X23Y161        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.937    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Net Delay (Source):      0.984ns (routing 0.456ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.505ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.984     1.885    osd_display_m0/clk_out1
    SLICE_X27Y153        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.924 r  osd_display_m0/osd_ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.100     2.024    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.174     1.707    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260     1.967    
    RAMB18_X0Y60         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.973    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.981ns (routing 0.456ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.505ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.981     1.882    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X24Y159        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.920 r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/Q
                         net (fo=2, routed)           0.067     1.987    osd_display_m0/timing_gen_xy_m0/i_data_d0[15]
    SLICE_X24Y159        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.107     1.640    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X24Y159        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]/C
                         clock pessimism              0.249     1.888    
    SLICE_X24Y159        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.935    osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.971ns (routing 0.456ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.505ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.971     1.872    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X23Y155        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.911 r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/Q
                         net (fo=6, routed)           0.027     1.938    osd_display_m0/timing_gen_xy_m0/pos_x[7]
    SLICE_X23Y155        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.971 r  osd_display_m0/timing_gen_xy_m0/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.006     1.977    osd_display_m0/timing_gen_xy_m0/x_cnt[8]_i_1_n_0
    SLICE_X23Y155        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.095     1.628    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X23Y155        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[8]/C
                         clock pessimism              0.251     1.878    
    SLICE_X23Y155        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.925    osd_display_m0/timing_gen_xy_m0/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.979ns (routing 0.456ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.505ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.979     1.880    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X24Y154        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.918 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/Q
                         net (fo=2, routed)           0.028     1.946    osd_display_m0/timing_gen_xy_m0/pos_y[11]
    SLICE_X24Y154        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.960 r  osd_display_m0/timing_gen_xy_m0/y_cnt[11]_i_2/O
                         net (fo=1, routed)           0.024     1.984    osd_display_m0/timing_gen_xy_m0/p_0_in[11]
    SLICE_X24Y154        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.105     1.638    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X24Y154        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
                         clock pessimism              0.249     1.886    
    SLICE_X24Y154        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.932    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/osd_ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.981ns (routing 0.456ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.505ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.981     1.882    osd_display_m0/clk_out1
    SLICE_X27Y153        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y153        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.921 r  osd_display_m0/osd_ram_addr_reg[2]/Q
                         net (fo=1, routed)           0.045     1.966    osd_display_m0/osd_ram_addr_reg_n_0_[2]
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.983 r  osd_display_m0/osd_ram_addr0_carry/O[1]
                         net (fo=1, routed)           0.007     1.990    osd_display_m0/p_0_in__1[2]
    SLICE_X27Y153        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.107     1.640    osd_display_m0/clk_out1
    SLICE_X27Y153        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[2]/C
                         clock pessimism              0.249     1.888    
    SLICE_X27Y153        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.934    osd_display_m0/osd_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      0.978ns (routing 0.456ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.505ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.978     1.879    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X25Y156        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.918 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/Q
                         net (fo=5, routed)           0.031     1.949    osd_display_m0/timing_gen_xy_m0/pos_y[3]
    SLICE_X25Y156        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.963 r  osd_display_m0/timing_gen_xy_m0/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.024     1.987    osd_display_m0/timing_gen_xy_m0/y_cnt[5]_i_1_n_0
    SLICE_X25Y156        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.106     1.639    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X25Y156        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[5]/C
                         clock pessimism              0.247     1.885    
    SLICE_X25Y156        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.931    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.977ns (routing 0.456ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.505ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.977     1.878    hdmi_color_bar/clk_out1
    SLICE_X23Y158        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.917 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=13, routed)          0.031     1.948    hdmi_color_bar/h_cnt[1]
    SLICE_X23Y158        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.981 r  hdmi_color_bar/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.987    hdmi_color_bar/h_cnt[2]_i_1_n_0
    SLICE_X23Y158        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.101     1.634    hdmi_color_bar/clk_out1
    SLICE_X23Y158        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/C
                         clock pessimism              0.251     1.884    
    SLICE_X23Y158        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.931    hdmi_color_bar/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.981ns (routing 0.456ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.505ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.884    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         0.981     1.882    hdmi_color_bar/clk_out1
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y161        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.921 r  hdmi_color_bar/v_cnt_reg[9]/Q
                         net (fo=4, routed)           0.030     1.951    hdmi_color_bar/v_cnt[9]
    SLICE_X23Y161        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.974 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=1, routed)           0.017     1.991    hdmi_color_bar/v_cnt[11]_i_2_n_0
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.514    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.533 r  video_pll_m0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=131, routed)         1.107     1.640    hdmi_color_bar/clk_out1
    SLICE_X23Y161        FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.249     1.888    
    SLICE_X23Y161        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.934    hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.731       5.181      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.731       5.181      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         6.731       5.232      BUFGCE_X0Y26   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.731       5.481      MMCM_X0Y1      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.731       5.585      SLICE_X24Y165  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X23Y158  hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X24Y159  hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X24Y159  hdmi_color_bar/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X24Y158  hdmi_color_bar/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X24Y158  hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X24Y165  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X24Y165  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X25Y156  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X25Y156  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X25Y156  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X24Y153  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X24Y165  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X24Y165  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X0Y60   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X24Y156  hdmi_color_bar/h_active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X28Y153  osd_display_m0/osd_ram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X26Y152  osd_display_m0/osd_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X26Y152  osd_display_m0/osd_x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.534ns (24.826%)  route 1.617ns (75.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 13.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.602ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.125     4.026    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.092 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.820     4.912    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.371    13.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism             -0.475    12.628    
                         clock uncertainty           -0.062    12.566    
    SLICE_X10Y78         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    12.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.534ns (25.118%)  route 1.592ns (74.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 13.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.602ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.125     4.026    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.092 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.795     4.887    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.370    13.102    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism             -0.475    12.627    
                         clock uncertainty           -0.062    12.565    
    SLICE_X10Y79         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    12.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.534ns (25.129%)  route 1.591ns (74.871%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 13.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.602ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.125     4.026    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.092 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.794     4.886    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.370    13.102    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y79         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism             -0.475    12.627    
                         clock uncertainty           -0.062    12.565    
    SLICE_X10Y79         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    12.521    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.534ns (27.024%)  route 1.442ns (72.976%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 13.113 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.602ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.125     4.026    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.092 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.645     4.737    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.381    13.113    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.475    12.638    
                         clock uncertainty           -0.062    12.576    
    SLICE_X11Y78         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    12.534    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.534ns (27.038%)  route 1.441ns (72.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 13.113 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.602ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.125     4.026    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.092 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.644     4.736    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.381    13.113    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.475    12.638    
                         clock uncertainty           -0.062    12.576    
    SLICE_X11Y78         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    12.534    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.532ns (27.565%)  route 1.398ns (72.435%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.602ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.122     4.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.087 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.604     4.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.399    13.131    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                         clock pessimism             -0.400    12.732    
                         clock uncertainty           -0.062    12.670    
    SLICE_X12Y78         FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072    12.598    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.532ns (27.565%)  route 1.398ns (72.435%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.602ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.122     4.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.087 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.604     4.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X12Y78         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.399    13.131    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism             -0.400    12.732    
                         clock uncertainty           -0.062    12.670    
    SLICE_X12Y78         FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.072    12.598    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.532ns (27.565%)  route 1.398ns (72.435%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 13.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.602ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.122     4.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.087 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.604     4.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.399    13.131    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.400    12.732    
                         clock uncertainty           -0.062    12.670    
    SLICE_X12Y78         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    12.598    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.532ns (29.071%)  route 1.298ns (70.929%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 13.113 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.602ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.122     4.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.087 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.504     4.591    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.381    13.113    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.475    12.638    
                         clock uncertainty           -0.062    12.576    
    SLICE_X11Y78         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    12.504    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.532ns (29.071%)  route 1.298ns (70.929%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 13.113 - 10.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.661ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.602ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.601     2.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.854 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/Q
                         net (fo=2, routed)           0.186     3.040    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]
    SLICE_X12Y78         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     3.236 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.486     3.722    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X10Y78         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.901 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.122     4.023    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.087 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.504     4.591    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.381    13.113    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X11Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.475    12.638    
                         clock uncertainty           -0.062    12.576    
    SLICE_X11Y78         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    12.504    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      0.787ns (routing 0.336ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.371ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.787     1.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y76          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.730 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=6, routed)           0.055     1.785    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X10Y76         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.807 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.021     1.828    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.901     1.438    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.311     1.748    
    SLICE_X10Y76         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.794    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.062ns (45.255%)  route 0.075ns (54.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      0.787ns (routing 0.336ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.371ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.787     1.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y76          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.730 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=6, routed)           0.057     1.787    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X10Y76         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.810 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.018     1.828    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.901     1.438    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism              0.311     1.748    
    SLICE_X10Y76         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.794    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.079ns (56.835%)  route 0.060ns (43.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      0.787ns (routing 0.336ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.371ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.787     1.691    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y76          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.730 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/Q
                         net (fo=6, routed)           0.052     1.782    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL
    SLICE_X10Y76         LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.040     1.822 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1/O
                         net (fo=1, routed)           0.008     1.830    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1_n_0
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.900     1.437    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X10Y76         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                         clock pessimism              0.311     1.747    
    SLICE_X10Y76         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.794    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.789ns (routing 0.336ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.371ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.789     1.693    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.732 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/Q
                         net (fo=5, routed)           0.030     1.762    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[9]
    SLICE_X9Y78          LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.021     1.783 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_2/O
                         net (fo=1, routed)           0.007     1.790    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_2_n_0
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.894     1.431    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.269     1.699    
    SLICE_X9Y78          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.746    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.061ns (61.616%)  route 0.038ns (38.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.808ns (routing 0.336ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.371ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.808     1.712    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.751 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.030     1.781    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X12Y78         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.803 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.008     1.811    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.916     1.453    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y78         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.266     1.718    
    SLICE_X12Y78         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.765    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      0.789ns (routing 0.336ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.371ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.789     1.693    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.732 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/Q
                         net (fo=4, routed)           0.025     1.757    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]
    SLICE_X9Y78          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     1.779 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_1/O
                         net (fo=1, routed)           0.016     1.795    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.890     1.427    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
                         clock pessimism              0.275     1.701    
    SLICE_X9Y78          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.747    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.785ns (routing 0.336ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.371ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.785     1.689    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y79          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.728 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/Q
                         net (fo=4, routed)           0.025     1.753    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]
    SLICE_X9Y79          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.776 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     1.791    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.890     1.427    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y79          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
                         clock pessimism              0.269     1.695    
    SLICE_X9Y79          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.741    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/write_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.801ns (routing 0.336ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.371ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.801     1.705    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X8Y74          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.743 r  i2c_config_m0/i2c_master_top_m0/write_reg/Q
                         net (fo=6, routed)           0.029     1.772    i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]_1
    SLICE_X8Y74          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.786 r  i2c_config_m0/i2c_master_top_m0/byte_controller/write_i_1/O
                         net (fo=1, routed)           0.021     1.807    i2c_config_m0/i2c_master_top_m0/byte_controller_n_5
    SLICE_X8Y74          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.909     1.446    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X8Y74          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.266     1.711    
    SLICE_X8Y74          FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.757    i2c_config_m0/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.789ns (routing 0.336ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.371ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.789     1.693    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.732 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/Q
                         net (fo=4, routed)           0.030     1.762    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]
    SLICE_X9Y78          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.784 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]_i_1/O
                         net (fo=1, routed)           0.016     1.800    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.894     1.431    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X9Y78          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism              0.269     1.699    
    SLICE_X9Y78          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.745    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.806ns (routing 0.336ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.371ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.806     1.710    i2c_config_m0/clk_out2
    SLICE_X12Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.749 r  i2c_config_m0/lut_index_reg[5]/Q
                         net (fo=3, routed)           0.029     1.778    i2c_config_m0/lut_index[5]
    SLICE_X12Y73         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.792 r  i2c_config_m0/lut_index[5]_i_1/O
                         net (fo=1, routed)           0.026     1.818    i2c_config_m0/lut_index0_in[5]
    SLICE_X12Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  video_pll_m0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    video_pll_m0/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  video_pll_m0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    video_pll_m0/inst/clk_in1_video_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.914     1.451    i2c_config_m0/clk_out2
    SLICE_X12Y73         FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
                         clock pessimism              0.266     1.716    
    SLICE_X12Y73         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.762    i2c_config_m0/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y32  video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y1     video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
Min Period        n/a     FDSE/C              n/a            0.550         10.000      9.450      SLICE_X12Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X10Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X11Y74  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X11Y74  i2c_config_m0/i2c_master_top_m0/txr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X11Y74  i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y76  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y73   i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y75  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y77  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X12Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X12Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X12Y78  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C



