#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 18 14:10:04 2022
# Process ID: 18372
# Current directory: D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18016 D:\Final_Year_Prject\Codes\8th Sem\Seies\Tut-5\myProject1\myProject1.xpr
# Log file: D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/vivado.log
# Journal file: D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Final_Year_Prject/Codes/8th Sem/neuralNetwork/Tut-5/myProject1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.844 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Apr 18 14:11:56 2022] Launched synth_1...
Run output will be captured here: D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Apr 18 14:15:28 2022] Launched impl_1...
Run output will be captured here: D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1352.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.895 ; gain = 1.270
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.895 ; gain = 1.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2066.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2236.266 ; gain = 1147.422
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.734 ; gain = 150.469
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [SIM-utils-43] Exported 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_25.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d2612655c2c9451da13773af3d3ea1dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 480 differs from formal bit length 16 for port 'x_in' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:196]
WARNING: [VRFC 10-3091] actual bit length 480 differs from formal bit length 16 for port 'x_in' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:256]
WARNING: [VRFC 10-3091] actual bit length 160 differs from formal bit length 16 for port 'x_in' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:316]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,weightIntWidth=...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,weig...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,wei...
Compiling module xil_defaultlib.Layer_1(sigmoidSize=5)
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,layerNum=2,...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,layer...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,layer...
Compiling module xil_defaultlib.maxFinder
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Final_Year_Prject/Codes/8th -notrace
couldn't read file "D:/Final_Year_Prject/Codes/8th": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 18 15:16:11 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2448.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2484.484 ; gain = 35.766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2484.484 ; gain = 35.766
run all
1. Accuracy: 0.000000, Detected number: 2, Expected: 0007
2. Accuracy: 50.000000, Detected number: 2, Expected: 0002
3. Accuracy: 33.333333, Detected number: 2, Expected: 0001
4. Accuracy: 25.000000, Detected number: 2, Expected: 0000
5. Accuracy: 20.000000, Detected number: 2, Expected: 0004
6. Accuracy: 16.666667, Detected number: 2, Expected: 0001
7. Accuracy: 14.285714, Detected number: 2, Expected: 0004
8. Accuracy: 12.500000, Detected number: 2, Expected: 0009
9. Accuracy: 11.111111, Detected number: 2, Expected: 0005
10. Accuracy: 10.000000, Detected number: 2, Expected: 0009
11. Accuracy: 9.090909, Detected number: 2, Expected: 0000
12. Accuracy: 8.333333, Detected number: 2, Expected: 0006
13. Accuracy: 7.692308, Detected number: 2, Expected: 0009
14. Accuracy: 7.142857, Detected number: 2, Expected: 0000
15. Accuracy: 6.666667, Detected number: 2, Expected: 0001
16. Accuracy: 6.250000, Detected number: 2, Expected: 0005
17. Accuracy: 5.882353, Detected number: 2, Expected: 0009
18. Accuracy: 5.555556, Detected number: 2, Expected: 0007
19. Accuracy: 5.263158, Detected number: 2, Expected: 0003
20. Accuracy: 5.000000, Detected number: 2, Expected: 0004
21. Accuracy: 4.761905, Detected number: 2, Expected: 0009
22. Accuracy: 4.545455, Detected number: 2, Expected: 0006
23. Accuracy: 4.347826, Detected number: 2, Expected: 0006
24. Accuracy: 4.166667, Detected number: 2, Expected: 0005
25. Accuracy: 4.000000, Detected number: 2, Expected: 0004
26. Accuracy: 3.846154, Detected number: 2, Expected: 0000
27. Accuracy: 3.703704, Detected number: 2, Expected: 0007
28. Accuracy: 3.571429, Detected number: 2, Expected: 0004
29. Accuracy: 3.448276, Detected number: 2, Expected: 0000
30. Accuracy: 3.333333, Detected number: 2, Expected: 0001
31. Accuracy: 3.225806, Detected number: 2, Expected: 0003
32. Accuracy: 3.125000, Detected number: 2, Expected: 0001
33. Accuracy: 3.030303, Detected number: 2, Expected: 0003
34. Accuracy: 2.941176, Detected number: 2, Expected: 0004
35. Accuracy: 2.857143, Detected number: 2, Expected: 0007
36. Accuracy: 5.555556, Detected number: 2, Expected: 0002
37. Accuracy: 5.405405, Detected number: 2, Expected: 0007
38. Accuracy: 5.263158, Detected number: 2, Expected: 0001
39. Accuracy: 7.692308, Detected number: 2, Expected: 0002
40. Accuracy: 7.500000, Detected number: 2, Expected: 0001
41. Accuracy: 7.317073, Detected number: 2, Expected: 0001
42. Accuracy: 7.142857, Detected number: 2, Expected: 0007
43. Accuracy: 6.976744, Detected number: 2, Expected: 0004
44. Accuracy: 9.090909, Detected number: 2, Expected: 0002
45. Accuracy: 8.888889, Detected number: 2, Expected: 0003
46. Accuracy: 8.695652, Detected number: 2, Expected: 0005
47. Accuracy: 8.510638, Detected number: 2, Expected: 0001
48. Accuracy: 10.416667, Detected number: 2, Expected: 0002
49. Accuracy: 10.204082, Detected number: 2, Expected: 0004
50. Accuracy: 10.000000, Detected number: 2, Expected: 0004
51. Accuracy: 9.803922, Detected number: 2, Expected: 0006
52. Accuracy: 9.615385, Detected number: 2, Expected: 0003
53. Accuracy: 9.433962, Detected number: 2, Expected: 0005
54. Accuracy: 9.259259, Detected number: 2, Expected: 0005
55. Accuracy: 9.090909, Detected number: 2, Expected: 0006
56. Accuracy: 8.928571, Detected number: 2, Expected: 0000
57. Accuracy: 8.771930, Detected number: 2, Expected: 0004
58. Accuracy: 8.620690, Detected number: 2, Expected: 0001
59. Accuracy: 8.474576, Detected number: 2, Expected: 0009
60. Accuracy: 8.333333, Detected number: 2, Expected: 0005
61. Accuracy: 8.196721, Detected number: 2, Expected: 0007
62. Accuracy: 8.064516, Detected number: 2, Expected: 0008
63. Accuracy: 7.936508, Detected number: 2, Expected: 0009
64. Accuracy: 7.812500, Detected number: 2, Expected: 0003
65. Accuracy: 7.692308, Detected number: 2, Expected: 0007
66. Accuracy: 7.575758, Detected number: 2, Expected: 0004
67. Accuracy: 7.462687, Detected number: 2, Expected: 0006
68. Accuracy: 7.352941, Detected number: 2, Expected: 0004
69. Accuracy: 7.246377, Detected number: 2, Expected: 0003
70. Accuracy: 7.142857, Detected number: 2, Expected: 0000
71. Accuracy: 7.042254, Detected number: 2, Expected: 0007
72. Accuracy: 6.944444, Detected number: 2, Expected: 0000
73. Accuracy: 8.219178, Detected number: 2, Expected: 0002
74. Accuracy: 8.108108, Detected number: 2, Expected: 0009
75. Accuracy: 8.000000, Detected number: 2, Expected: 0001
76. Accuracy: 7.894737, Detected number: 2, Expected: 0007
77. Accuracy: 7.792208, Detected number: 2, Expected: 0003
78. Accuracy: 8.974359, Detected number: 2, Expected: 0002
79. Accuracy: 8.860759, Detected number: 2, Expected: 0009
80. Accuracy: 8.750000, Detected number: 2, Expected: 0007
81. Accuracy: 8.641975, Detected number: 2, Expected: 0007
82. Accuracy: 8.536585, Detected number: 2, Expected: 0006
83. Accuracy: 9.638554, Detected number: 2, Expected: 0002
84. Accuracy: 9.523810, Detected number: 2, Expected: 0007
85. Accuracy: 9.411765, Detected number: 2, Expected: 0008
86. Accuracy: 9.302326, Detected number: 2, Expected: 0004
87. Accuracy: 9.195402, Detected number: 2, Expected: 0007
88. Accuracy: 9.090909, Detected number: 2, Expected: 0003
89. Accuracy: 8.988764, Detected number: 2, Expected: 0006
90. Accuracy: 8.888889, Detected number: 2, Expected: 0001
91. Accuracy: 8.791209, Detected number: 2, Expected: 0003
92. Accuracy: 8.695652, Detected number: 2, Expected: 0006
93. Accuracy: 8.602151, Detected number: 2, Expected: 0009
94. Accuracy: 8.510638, Detected number: 2, Expected: 0003
95. Accuracy: 8.421053, Detected number: 2, Expected: 0001
96. Accuracy: 8.333333, Detected number: 2, Expected: 0004
97. Accuracy: 8.247423, Detected number: 2, Expected: 0001
98. Accuracy: 8.163265, Detected number: 2, Expected: 0007
99. Accuracy: 8.080808, Detected number: 2, Expected: 0006
100. Accuracy: 8.000000, Detected number: 2, Expected: 0009
Accuracy: 78.000000
$stop called at time : 900235 ns : File "D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/tb/top_sim.v" Line 358
run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2506.371 ; gain = 17.664
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2513.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.355 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 15:24:13 2022...
