===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1469 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2424 ( 16.4%)    0.2424 ( 21.1%)  FIR Parser
    0.9910 ( 67.0%)    0.6580 ( 57.4%)  'firrtl.circuit' Pipeline
    0.1184 (  8.0%)    0.0654 (  5.7%)    'firrtl.module' Pipeline
    0.1028 (  6.9%)    0.0568 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0155 (  1.1%)    0.0086 (  0.7%)      LowerCHIRRTL
    0.0133 (  0.9%)    0.0133 (  1.2%)    InferWidths
    0.0480 (  3.2%)    0.0480 (  4.2%)    InferResets
    0.0021 (  0.1%)    0.0021 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0038 (  0.3%)    0.0038 (  0.3%)    PrefixModules
    0.0019 (  0.1%)    0.0019 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0936 (  6.3%)    0.0936 (  8.2%)    LowerFIRRTLTypes
    0.5701 ( 38.5%)    0.2901 ( 25.3%)    'firrtl.module' Pipeline
    0.1037 (  7.0%)    0.0580 (  5.1%)      ExpandWhens
    0.4664 ( 31.5%)    0.2444 ( 21.3%)      Canonicalizer
    0.0198 (  1.3%)    0.0198 (  1.7%)    Inliner
    0.0255 (  1.7%)    0.0255 (  2.2%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0982 (  6.6%)    0.0982 (  8.6%)    'firrtl.module' Pipeline
    0.0982 (  6.6%)    0.0982 (  8.6%)      Canonicalizer
    0.0793 (  5.4%)    0.0793 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0944 (  6.4%)    0.0944 (  8.2%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0261 (  1.8%)    0.0261 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0663 (  4.5%)    0.0663 (  5.8%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0068 (  0.5%)    0.0068 (  0.6%)  HWLegalizeNames
    0.0146 (  1.0%)    0.0146 (  1.3%)  'hw.module' Pipeline
    0.0146 (  1.0%)    0.0146 (  1.3%)    PrettifyVerilog
    0.0504 (  3.4%)    0.0504 (  4.4%)  ExportVerilog emission
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.4799 (100.0%)    1.1469 (100.0%)  Total

{
  totalTime: 1.156,
  maxMemory: 68038656
}
