$date
	Sun Oct 23 07:36:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#524935
b1110 !
1"
#524938
b1110 &
b1110 %
1$
#524939
0"
#524942
b111 &
b111 %
#524946
b10110 &
b10110 %
#524950
b1011 &
b1011 %
#524954
b100010 &
b100010 %
#524958
b10001 &
b10001 %
#524962
b110100 &
b110100 %
#524966
b11010 &
b11010 %
#524970
b1101 &
b1101 %
#524974
b101000 &
b101000 %
#524978
b10100 &
b10100 %
#524982
b1010 &
b1010 %
#524986
b101 &
b101 %
#524990
b10000 &
b10000 %
#524994
b1000 &
b1000 %
#524998
b100 &
b100 %
#525002
b10 &
b10 %
#525006
b1 &
1#
b1 %
#525010
b0 &
b0 %
0#
0$
#1532579
b1101 !
1"
#1532582
b1101 &
b1101 %
1$
#1532583
0"
#1532586
b101000 &
b101000 %
#1532590
b10100 &
b10100 %
#1532594
b1010 &
b1010 %
#1532598
b101 &
b101 %
#1532602
b10000 &
b10000 %
#1532606
b1000 &
b1000 %
#1532610
b100 &
b100 %
#1532614
b10 &
b10 %
#1532618
b1 &
b1 %
1#
#1532622
b0 &
0#
b0 %
0$
#2591942
b11 &
b11 %
1$
b11 !
1"
#2591943
0"
#2591946
b1010 &
b1010 %
#2591950
b101 &
b101 %
#2591954
b10000 &
b10000 %
#2591958
b1000 &
b1000 %
#2591962
b100 &
b100 %
#2591966
b10 &
b10 %
#2591970
b1 &
b1 %
1#
#2591974
b0 &
0#
b0 %
0$
#4500012
