{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09704,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09903,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00295918,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00668177,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0031999,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00668177,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 9.31,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 9.044,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 6,
	"finish__design__instance__area__class:sequential_cell": 28.196,
	"finish__design__instance__count__class:multi_input_combinational_cell": 61,
	"finish__design__instance__area__class:multi_input_combinational_cell": 94.696,
	"finish__design__instance__count": 89,
	"finish__design__instance__area": 147.63,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.447735,
	"finish__clock__skew__setup": 0.00184239,
	"finish__clock__skew__hold": 0.00184239,
	"finish__timing__drv__max_slew_limit": 0.757468,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.790533,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000418254,
	"finish__power__switching__total": 0.000245251,
	"finish__power__leakage__total": 3.48184e-06,
	"finish__power__total": 0.000666987,
	"finish__design__io": 11,
	"finish__design__die__area": 1474.18,
	"finish__design__core__area": 1263.5,
	"finish__design__instance__count": 139,
	"finish__design__instance__area": 160.93,
	"finish__design__instance__count__stdcell": 139,
	"finish__design__instance__area__stdcell": 160.93,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.127368,
	"finish__design__instance__utilization__stdcell": 0.127368,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4750,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4750,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}