# vsim -c top -do "run -all;add wave; exit" 
# Start time: 15:17:38 on Feb 16,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: design.sv(27): (vopt-2241) Connection width does not match width of port 'r'. The port definition is at: div.sv(1).
# //  Questa Sim-64
# //  Version 10.7d linux_x86_64 Feb 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.top_cpu(fast)
# Loading work.Demux1x16(fast)
# run -all
# f0 0 opcode_rd 11  rs1 120 rs2 10 cin 0 bin 0  out z out_wb x x x x x x x x x x x x 130 x x x
# add wave
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
#  exit
# End time: 15:17:38 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
