Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  4 11:21:25 2024
| Host         : Laptop-Ben-T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Videokaart_full_timing_summary_routed.rpt -pb Videokaart_full_timing_summary_routed.pb -rpx Videokaart_full_timing_summary_routed.rpx -warn_on_violation
| Design       : Videokaart_full
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8799)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There are 3395 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8799)
---------------------------------------------------
 There are 8799 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8815          inf        0.000                      0                 8815           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8815 Endpoints
Min Delay          8815 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.957ns  (logic 11.668ns (29.951%)  route 27.289ns (70.049%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    37.270 r  z2/addrout0__0/P[16]
                         net (fo=1, routed)           1.563    38.833    z2/addrout0__0_n_89
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.124    38.957 r  z2/addrout[16]_i_2/O
                         net (fo=1, routed)           0.000    38.957    z2/addrout[16]_i_2_n_0
    SLICE_X54Y80         FDRE                                         r  z2/addrout_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.757ns  (logic 11.668ns (30.105%)  route 27.089ns (69.895%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    37.270 r  z2/addrout0__0/P[4]
                         net (fo=1, routed)           1.363    38.633    z2/addrout0__0_n_101
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124    38.757 r  z2/addrout[4]_i_1/O
                         net (fo=1, routed)           0.000    38.757    z2/addrout[4]_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  z2/addrout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.625ns  (logic 11.696ns (30.281%)  route 26.929ns (69.719%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    37.270 r  z2/addrout0__0/P[13]
                         net (fo=1, routed)           1.203    38.473    z2/addrout0__0_n_92
    SLICE_X55Y86         LUT2 (Prop_lut2_I0_O)        0.152    38.625 r  z2/addrout[13]_i_1/O
                         net (fo=1, routed)           0.000    38.625    z2/addrout[13]_i_1_n_0
    SLICE_X55Y86         FDRE                                         r  z2/addrout_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.625ns  (logic 11.696ns (30.281%)  route 26.929ns (69.719%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    37.270 r  z2/addrout0__0/P[9]
                         net (fo=1, routed)           1.203    38.473    z2/addrout0__0_n_96
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.152    38.625 r  z2/addrout[9]_i_1/O
                         net (fo=1, routed)           0.000    38.625    z2/addrout[9]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  z2/addrout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.619ns  (logic 11.696ns (30.286%)  route 26.923ns (69.714%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    37.270 r  z2/addrout0__0/P[15]
                         net (fo=1, routed)           1.197    38.467    z2/addrout0__0_n_90
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.152    38.619 r  z2/addrout[15]_i_1/O
                         net (fo=1, routed)           0.000    38.619    z2/addrout[15]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  z2/addrout_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.613ns  (logic 11.668ns (30.217%)  route 26.945ns (69.783%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    37.270 r  z2/addrout0__0/P[6]
                         net (fo=1, routed)           1.219    38.489    z2/addrout0__0_n_99
    SLICE_X55Y86         LUT2 (Prop_lut2_I0_O)        0.124    38.613 r  z2/addrout[6]_i_1/O
                         net (fo=1, routed)           0.000    38.613    z2/addrout[6]_i_1_n_0
    SLICE_X55Y86         FDRE                                         r  z2/addrout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.606ns  (logic 11.668ns (30.223%)  route 26.938ns (69.777%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    37.270 r  z2/addrout0__0/P[8]
                         net (fo=1, routed)           1.212    38.482    z2/addrout0__0_n_97
    SLICE_X55Y85         LUT2 (Prop_lut2_I0_O)        0.124    38.606 r  z2/addrout[8]_i_1/O
                         net (fo=1, routed)           0.000    38.606    z2/addrout[8]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  z2/addrout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.588ns  (logic 11.668ns (30.237%)  route 26.920ns (69.763%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.270 r  z2/addrout0__0/P[0]
                         net (fo=1, routed)           1.194    38.464    z2/addrout0__0_n_105
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124    38.588 r  z2/addrout[0]_i_1/O
                         net (fo=1, routed)           0.000    38.588    z2/addrout[0]_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  z2/addrout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.580ns  (logic 11.668ns (30.244%)  route 26.912ns (69.756%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    37.270 r  z2/addrout0__0/P[10]
                         net (fo=1, routed)           1.185    38.456    z2/addrout0__0_n_95
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.124    38.580 r  z2/addrout[10]_i_1/O
                         net (fo=1, routed)           0.000    38.580    z2/addrout[10]_i_1_n_0
    SLICE_X54Y85         FDRE                                         r  z2/addrout_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z2/PrintIndex_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z2/addrout_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.576ns  (logic 11.668ns (30.247%)  route 26.908ns (69.753%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=3 FDRE=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE                         0.000     0.000 r  z2/PrintIndex_reg[3]/C
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z2/PrintIndex_reg[3]/Q
                         net (fo=177, routed)        12.513    12.969    z2/PrintIndex_reg_n_0_[3]
    SLICE_X48Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.093 r  z2/addrout0_i_70/O
                         net (fo=29, routed)          2.852    15.945    z2/addrout0_i_70_n_0
    SLICE_X29Y117        LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  z2/addrout0_i_54/O
                         net (fo=2, routed)           2.600    18.669    z2/addrout0_i_54_n_0
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.124    18.793 r  z2/addrout0_i_29/O
                         net (fo=7, routed)           1.055    19.848    z2/addrout0_i_29_n_0
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.124    19.972 r  z2/ena[2]_i_18/O
                         net (fo=1, routed)           0.000    19.972    z2/ena[2]_i_18_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.504 r  z2/ena_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.504    z2/ena_reg[2]_i_5_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.838 r  z2/ena_reg[2]_i_2/O[1]
                         net (fo=42, routed)          1.513    22.351    z2/ena_reg[2]_i_2_n_6
    SLICE_X50Y85         LUT4 (Prop_lut4_I1_O)        0.303    22.654 r  z2/ena[2]_i_23/O
                         net (fo=1, routed)           0.000    22.654    z2/ena[2]_i_23_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.034 r  z2/ena_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.034    z2/ena_reg[2]_i_6_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.263 r  z2/ena_reg[2]_i_3/CO[2]
                         net (fo=34, routed)          1.461    24.724    z2/ena_reg[2]_i_3_n_1
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.310    25.034 f  z2/addrout3_i_1/O
                         net (fo=8, routed)           1.130    26.163    z2/addrout3_i_1_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I1_O)        0.124    26.287 r  z2/addrout3_i_21/O
                         net (fo=2, routed)           0.981    27.268    z2/addrout3_i_21_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124    27.392 r  z2/addrout3_i_9/O
                         net (fo=1, routed)           0.000    27.392    z8/addrout3_0[3]
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.768 r  z8/addrout3_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.768    z8/addrout3_i_4_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.091 r  z8/addrout3_i_3/O[1]
                         net (fo=2, routed)           1.182    29.273    z2/B[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[16])
                                                      4.023    33.296 r  z2/addrout3/P[16]
                         net (fo=1, routed)           0.438    33.734    z2/addrout3_n_89
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    35.750 r  z2/addrout0/PCOUT[47]
                         net (fo=1, routed)           0.002    35.752    z2/addrout0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    37.270 r  z2/addrout0__0/P[12]
                         net (fo=1, routed)           1.182    38.452    z2/addrout0__0_n_93
    SLICE_X55Y86         LUT2 (Prop_lut2_I0_O)        0.124    38.576 r  z2/addrout[12]_i_1/O
                         net (fo=1, routed)           0.000    38.576    z2/addrout[12]_i_1_n_0
    SLICE_X55Y86         FDRE                                         r  z2/addrout_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE                         0.000     0.000 r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X46Y15         FDRE                                         r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE                         0.000     0.000 r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y15         FDRE                                         r  z5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     0.259    z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X38Y37         SRL16E                                       r  z8/z0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z1/data_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            z1/ID_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.573%)  route 0.136ns (51.427%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE                         0.000     0.000 r  z1/data_reg[9]/C
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  z1/data_reg[9]/Q
                         net (fo=3, routed)           0.136     0.264    z1/data_reg_n_0_[9]
    SLICE_X60Y83         FDRE                                         r  z1/ID_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z1/data_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            z1/ypos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.138%)  route 0.144ns (52.862%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE                         0.000     0.000 r  z1/data_reg[5]/C
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  z1/data_reg[5]/Q
                         net (fo=4, routed)           0.144     0.272    z1/data_reg_n_0_[5]
    SLICE_X58Y85         FDRE                                         r  z1/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.812%)  route 0.145ns (53.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=3, routed)           0.145     0.273    z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X42Y68         SRL16E                                       r  z6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE                         0.000     0.000 r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X56Y20         FDRE                                         r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z1/data_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            z1/ypos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.068%)  route 0.135ns (48.932%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE                         0.000     0.000 r  z1/data_reg[4]/C
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  z1/data_reg[4]/Q
                         net (fo=4, routed)           0.135     0.276    z1/data_reg_n_0_[4]
    SLICE_X59Y85         FDRE                                         r  z1/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE                         0.000     0.000 r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X56Y20         FDRE                                         r  z3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FF0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE                         0.000     0.000 r  ff0/FF0/Q_reg/C
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff0/FF0/Q_reg/Q
                         net (fo=1, routed)           0.116     0.280    ff0/FF1/Q_reg_1
    SLICE_X64Y86         FDRE                                         r  ff0/FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------





