Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4be32826c15e41aab3b52b87fe65ecbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_led_twinkle_behav xil_defaultlib.tb_led_twinkle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Navigator/Nav_code_7020__PL/0_led_twinkle_20183/led_twinkle.srcs/sources_1/new/led_twinkle.v" Line 22. Module led_twinkle doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_twinkle
Compiling module xil_defaultlib.tb_led_twinkle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_led_twinkle_behav
