# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p2_fiables_JorgeFernandez_VicenteWamg.srcs/sources_1/new/divisor_3.vhd" \
"../../../../p2_fiables_JorgeFernandez_VicenteWamg.srcs/sim_1/new/tb_divisor_3.vhd" \

# Do not sort compile order
nosort
