B. Goll and H. Zimmermann, "A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 11, pp. 810-814, Nov. 2009, doi: 10.1109/TCSII.2009.2030357. keywords: {Delay effects;Threshold voltage;Circuits;Energy consumption;CMOS process;Inverters;Low voltage;Rail to rail outputs;Robustness;Bit error rate;Comparator;complementary metal–oxide–semiconductor (CMOS) analog circuits;low supply voltage;modified latch;ultradeep submicrometer (UDSM) CMOS},