<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>asynchronous circuits | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/asynchronous-circuits/</link><atom:link href="https://uoftactuarial.github.io/tag/asynchronous-circuits/index.xml" rel="self" type="application/rss+xml"/><description>asynchronous circuits</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jul 2019 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>asynchronous circuits</title><link>https://uoftactuarial.github.io/tag/asynchronous-circuits/</link></image><item><title>Design of Asynchronous Genetic Circuits</title><link>https://uoftactuarial.github.io/publication/nguyen-design-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nguyen-design-2019/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>https://uoftactuarial.github.io/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/dubikhin-design-2016/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>https://uoftactuarial.github.io/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>https://uoftactuarial.github.io/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/beal-hazard-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>https://uoftactuarial.github.io/publication/yoneda-synthesis-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yoneda-synthesis-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>https://uoftactuarial.github.io/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nelson-efficient-2007/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>https://uoftactuarial.github.io/publication/nguyen-design-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nguyen-design-2007/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>https://uoftactuarial.github.io/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/saito-ilp-based-2006/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yoneda-high-2005/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>https://uoftactuarial.github.io/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/nelson-efficient-2003/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>https://uoftactuarial.github.io/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>https://uoftactuarial.github.io/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/kitai-level-2002/</guid><description/></item><item><title>Efficient algorithms for exact two-level hazard-free logic minimization</title><link>https://uoftactuarial.github.io/publication/jacobson-efficient-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/jacobson-efficient-2002/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Efficient exact two-level hazard-free logic minimization</title><link>https://uoftactuarial.github.io/publication/myers-efficient-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-efficient-2001/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-timed-2001/</guid><description/></item><item><title>Achieving fast and exact hazard-free logic minimization of extended burst-mode gC finite state machines</title><link>https://uoftactuarial.github.io/publication/jacobson-achieving-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/jacobson-achieving-2000/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>https://uoftactuarial.github.io/publication/mercer-stochastic-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/mercer-stochastic-2000/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>https://uoftactuarial.github.io/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-timed-2000/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Architectural synthesis of timed asynchronous systems</title><link>https://uoftactuarial.github.io/publication/bachman-architectural-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/bachman-architectural-1999/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/sung-tae-jung-direct-1999/</guid><description/></item><item><title>Stochastic cycle period analysis in timed circuits</title><link>https://uoftactuarial.github.io/publication/mercer-stochastic-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/mercer-stochastic-1999/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-poset-1999/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-verification-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>https://uoftactuarial.github.io/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/thacker-timed-1999/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>https://uoftactuarial.github.io/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Covering conditions and algorithms for the synthesis of speed-independent circuits</title><link>https://uoftactuarial.github.io/publication/beerel-covering-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/beerel-covering-1998/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>https://uoftactuarial.github.io/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>https://uoftactuarial.github.io/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-automatic-1995/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/myers-synthesis-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-synthesis-1993/</guid><description/></item><item><title>Synthesis of timed asynchronous circuits</title><link>https://uoftactuarial.github.io/publication/myers-synthesis-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-synthesis-1992/</guid><description/></item></channel></rss>