Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86135/Desktop/CO/self/p1/assignm_20/block_checker_2/tb_chk_isim_beh.exe -prj C:/Users/86135/Desktop/CO/self/p1/assignm_20/block_checker_2/tb_chk_beh.prj work.tb_chk work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86135/Desktop/CO/self/p1/assignm_20/block_checker_2/block_checker2.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/CO/self/p1/assignm_20/block_checker_2/tb_chk.v" into library work
Analyzing Verilog file "D:/PROGRAM/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module block_checker
Compiling module tb_chk
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/86135/Desktop/CO/self/p1/assignm_20/block_checker_2/tb_chk_isim_beh.exe
Fuse Memory Usage: 28500 KB
Fuse CPU Usage: 484 ms
