Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 24 16:58:57 2023
| Host         : IC_EDA running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_timing_summary_routed.rpt -pb z1top_timing_summary_routed.pb -rpx z1top_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.462        0.000                      0                 2162        0.111        0.000                      0                 2162        8.870        0.000                       0                   583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.462        0.000                      0                 2033        0.111        0.000                      0                 2033        8.870        0.000                       0                   583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             14.809        0.000                      0                  129        0.803        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.126ns  (logic 4.911ns (30.454%)  route 11.215ns (69.546%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.831    16.768    cpu/imem/LDSel_o_reg[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.105    16.873 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=17, routed)          1.123    17.996    cpu/imem/mem_reg_0_1_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.115    18.111 r  cpu/imem/rs1_o[31]_i_4/O
                         net (fo=1, routed)           0.313    18.424    cpu/imem/Forwarding_u1/regq1src4
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.267    18.691 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.259    19.950    cpu/exm_wb_regs_u1/regq1src
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.125    20.075 r  cpu/exm_wb_regs_u1/rs1_o[19]_i_1/O
                         net (fo=1, routed)           0.645    20.719    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[19]
    SLICE_X40Y51         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.245    24.284    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[19]/C
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.414    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)       -0.233    24.181    cpu/id_exm_regs_u1/rs1_o_reg[19]
  -------------------------------------------------------------------
                         required time                         24.181    
                         arrival time                         -20.719    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 4.901ns (30.577%)  route 11.128ns (69.423%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.831    16.768    cpu/imem/LDSel_o_reg[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.105    16.873 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=17, routed)          1.123    17.996    cpu/imem/mem_reg_0_1_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.115    18.111 r  cpu/imem/rs1_o[31]_i_4/O
                         net (fo=1, routed)           0.313    18.424    cpu/imem/Forwarding_u1/regq1src4
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.267    18.691 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.113    19.803    cpu/exm_wb_regs_u1/regq1src
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.115    19.918 r  cpu/exm_wb_regs_u1/rs1_o[15]_i_1/O
                         net (fo=1, routed)           0.704    20.622    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[15]
    SLICE_X40Y51         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.245    24.284    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[15]/C
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.414    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)       -0.251    24.163    cpu/id_exm_regs_u1/rs1_o_reg[15]
  -------------------------------------------------------------------
                         required time                         24.163    
                         arrival time                         -20.622    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.916ns  (logic 4.910ns (30.849%)  route 11.006ns (69.151%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.831    16.768    cpu/imem/LDSel_o_reg[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.105    16.873 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=17, routed)          1.123    17.996    cpu/imem/mem_reg_0_1_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.115    18.111 r  cpu/imem/rs1_o[31]_i_4/O
                         net (fo=1, routed)           0.313    18.424    cpu/imem/Forwarding_u1/regq1src4
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.267    18.691 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.205    19.896    cpu/exm_wb_regs_u1/regq1src
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124    20.020 r  cpu/exm_wb_regs_u1/rs1_o[13]_i_1/O
                         net (fo=1, routed)           0.490    20.509    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[13]
    SLICE_X40Y54         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.245    24.284    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[13]/C
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.414    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)       -0.228    24.186    cpu/id_exm_regs_u1/rs1_o_reg[13]
  -------------------------------------------------------------------
                         required time                         24.186    
                         arrival time                         -20.509    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 4.907ns (30.798%)  route 11.026ns (69.202%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.831    16.768    cpu/imem/LDSel_o_reg[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.105    16.873 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=17, routed)          1.123    17.996    cpu/imem/mem_reg_0_1_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.115    18.111 r  cpu/imem/rs1_o[31]_i_4/O
                         net (fo=1, routed)           0.313    18.424    cpu/imem/Forwarding_u1/regq1src4
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.267    18.691 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.227    19.918    cpu/exm_wb_regs_u1/regq1src
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.121    20.039 r  cpu/exm_wb_regs_u1/rs1_o[22]_i_1/O
                         net (fo=1, routed)           0.487    20.526    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[22]
    SLICE_X43Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.245    24.284    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[22]/C
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.414    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)       -0.210    24.204    cpu/id_exm_regs_u1/rs1_o_reg[22]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                         -20.526    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs2_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 4.919ns (30.992%)  route 10.953ns (69.008%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 24.285 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.833    16.770    cpu/PCSrc_u1/rst_n_align_reg_0
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.105    16.875 f  cpu/PCSrc_u1/Inst_o[4]_i_1/O
                         net (fo=30, routed)          0.990    17.866    cpu/imem/ALUSel_o_reg[2]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.119    17.985 r  cpu/imem/rs2_o[31]_i_4/O
                         net (fo=1, routed)           0.684    18.669    cpu/imem/Forwarding_u1/regq2src1
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.275    18.944 r  cpu/imem/rs2_o[31]_i_2/O
                         net (fo=32, routed)          0.920    19.864    cpu/exm_wb_regs_u1/regq2src
    SLICE_X45Y53         LUT3 (Prop_lut3_I1_O)        0.121    19.985 r  cpu/exm_wb_regs_u1/rs2_o[11]_i_1/O
                         net (fo=1, routed)           0.480    20.465    cpu/id_exm_regs_u1/rs2_o_reg[31]_1[11]
    SLICE_X47Y53         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.246    24.285    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[11]/C
                         clock pessimism              0.166    24.450    
                         clock uncertainty           -0.035    24.415    
    SLICE_X47Y53         FDRE (Setup_fdre_C_D)       -0.205    24.210    cpu/id_exm_regs_u1/rs2_o_reg[11]
  -------------------------------------------------------------------
                         required time                         24.210    
                         arrival time                         -20.465    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs1_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.788ns  (logic 4.910ns (31.100%)  route 10.878ns (68.900%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 24.283 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.831    16.768    cpu/imem/LDSel_o_reg[1]
    SLICE_X50Y41         LUT4 (Prop_lut4_I3_O)        0.105    16.873 r  cpu/imem/WBSel_o[0]_i_2/O
                         net (fo=17, routed)          1.123    17.996    cpu/imem/mem_reg_0_1_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.115    18.111 r  cpu/imem/rs1_o[31]_i_4/O
                         net (fo=1, routed)           0.313    18.424    cpu/imem/Forwarding_u1/regq1src4
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.267    18.691 r  cpu/imem/rs1_o[31]_i_2/O
                         net (fo=32, routed)          1.192    19.882    cpu/exm_wb_regs_u1/regq1src
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.124    20.006 r  cpu/exm_wb_regs_u1/rs1_o[16]_i_1/O
                         net (fo=1, routed)           0.374    20.381    cpu/id_exm_regs_u1/rs1_o_reg[31]_1[16]
    SLICE_X39Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.244    24.283    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs1_o_reg[16]/C
                         clock pessimism              0.166    24.448    
                         clock uncertainty           -0.035    24.413    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)       -0.209    24.204    cpu/id_exm_regs_u1/rs1_o_reg[16]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                         -20.381    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs2_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.770ns  (logic 4.914ns (31.160%)  route 10.856ns (68.840%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 24.285 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.833    16.770    cpu/PCSrc_u1/rst_n_align_reg_0
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.105    16.875 f  cpu/PCSrc_u1/Inst_o[4]_i_1/O
                         net (fo=30, routed)          0.990    17.866    cpu/imem/ALUSel_o_reg[2]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.119    17.985 r  cpu/imem/rs2_o[31]_i_4/O
                         net (fo=1, routed)           0.684    18.669    cpu/imem/Forwarding_u1/regq2src1
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.275    18.944 r  cpu/imem/rs2_o[31]_i_2/O
                         net (fo=32, routed)          1.045    19.989    cpu/exm_wb_regs_u1/regq2src
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.116    20.105 r  cpu/exm_wb_regs_u1/rs2_o[23]_i_1/O
                         net (fo=1, routed)           0.259    20.363    cpu/id_exm_regs_u1/rs2_o_reg[31]_1[23]
    SLICE_X46Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.246    24.285    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X46Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[23]/C
                         clock pessimism              0.166    24.450    
                         clock uncertainty           -0.035    24.415    
    SLICE_X46Y56         FDRE (Setup_fdre_C_D)       -0.193    24.222    cpu/id_exm_regs_u1/rs2_o_reg[23]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -20.363    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs2_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.725ns  (logic 4.924ns (31.313%)  route 10.801ns (68.687%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 24.284 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.833    16.770    cpu/PCSrc_u1/rst_n_align_reg_0
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.105    16.875 f  cpu/PCSrc_u1/Inst_o[4]_i_1/O
                         net (fo=30, routed)          0.990    17.866    cpu/imem/ALUSel_o_reg[2]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.119    17.985 r  cpu/imem/rs2_o[31]_i_4/O
                         net (fo=1, routed)           0.684    18.669    cpu/imem/Forwarding_u1/regq2src1
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.275    18.944 r  cpu/imem/rs2_o[31]_i_2/O
                         net (fo=32, routed)          0.960    19.904    cpu/exm_wb_regs_u1/regq2src
    SLICE_X41Y55         LUT3 (Prop_lut3_I1_O)        0.126    20.030 r  cpu/exm_wb_regs_u1/rs2_o[12]_i_1/O
                         net (fo=1, routed)           0.289    20.318    cpu/id_exm_regs_u1/rs2_o_reg[31]_1[12]
    SLICE_X41Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.245    24.284    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[12]/C
                         clock pessimism              0.166    24.449    
                         clock uncertainty           -0.035    24.414    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)       -0.209    24.205    cpu/id_exm_regs_u1/rs2_o_reg[12]
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -20.318    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/dmem/mem_reg_3_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.735ns  (logic 4.358ns (27.696%)  route 11.377ns (72.304%))
  Logic Levels:           15  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 24.315 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          0.740    11.690    cpu/id_exm_regs_u1/d0[8]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.105    11.795 r  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_108/O
                         net (fo=4, routed)           0.841    12.636    cpu/id_exm_regs_u1/ALUrs2[8]
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.105    12.741 r  cpu/id_exm_regs_u1/alu_o[0]_i_57/O
                         net (fo=2, routed)           0.513    13.254    cpu/id_exm_regs_u1/alu_o[0]_i_57_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    13.690 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.690    cpu/id_exm_regs_u1/alu_o_reg[0]_i_48_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.788 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.788    cpu/id_exm_regs_u1/alu_o_reg[0]_i_33_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.886 r  cpu/id_exm_regs_u1/alu_o_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.729    14.615    cpu/id_exm_regs_u1/ALU_u1/data3
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.105    14.720 r  cpu/id_exm_regs_u1/alu_o[0]_i_10/O
                         net (fo=1, routed)           0.334    15.053    cpu/id_exm_regs_u1/alu_o[0]_i_10_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.158 r  cpu/id_exm_regs_u1/alu_o[0]_i_2/O
                         net (fo=1, routed)           0.468    15.626    cpu/id_exm_regs_u1/alu_o[0]_i_2_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.105    15.731 r  cpu/id_exm_regs_u1/alu_o[0]_i_1/O
                         net (fo=14, routed)          1.071    16.802    cpu/id_exm_regs_u1/alu[0]
    SLICE_X49Y51         LUT5 (Prop_lut5_I4_O)        0.108    16.910 r  cpu/id_exm_regs_u1/mem_reg_1_0_i_9/O
                         net (fo=5, routed)           0.850    17.760    cpu/id_exm_regs_u1/MEMWen_align[1]
    SLICE_X49Y52         LUT4 (Prop_lut4_I0_O)        0.267    18.027 r  cpu/id_exm_regs_u1/mem_reg_2_0_i_7/O
                         net (fo=16, routed)          0.933    18.961    cpu/id_exm_regs_u1/mem_reg_2_0_i_7_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.105    19.066 r  cpu/id_exm_regs_u1/mem_reg_3_3_i_1/O
                         net (fo=2, routed)           1.263    20.328    cpu/dmem/p_2_in[31]
    RAMB36_X2Y15         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.277    24.315    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  cpu/dmem/mem_reg_3_3/CLKARDCLK
                         clock pessimism              0.166    24.481    
                         clock uncertainty           -0.035    24.446    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.214    24.232    cpu/dmem/mem_reg_3_3
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                         -20.328    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 cpu/dmem/mem_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/rs2_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.687ns  (logic 4.925ns (31.395%)  route 10.762ns (68.605%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 24.285 - 20.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.396     4.593    cpu/dmem/CLK_125MHZ_FPGA_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  cpu/dmem/mem_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.718 r  cpu/dmem/mem_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.792     8.510    cpu/exm_wb_regs_u1/read_data_reg[24]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.105     8.615 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_24_29_i_14/O
                         net (fo=3, routed)           0.976     9.590    cpu/exm_wb_regs_u1/MEM_Out[24]
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.119     9.709 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.348    10.058    cpu/exm_wb_regs_u1/LDX_u1/data4[8]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.267    10.325 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.520    10.845    cpu/exm_wb_regs_u1/midldout[8]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.950 r  cpu/exm_wb_regs_u1/mem_reg_r1_0_31_6_11_i_4/O
                         net (fo=13, routed)          1.058    12.008    cpu/exm_wb_regs_u1/d0[8]
    SLICE_X47Y54         LUT3 (Prop_lut3_I0_O)        0.115    12.123 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_402/O
                         net (fo=3, routed)           0.536    12.660    cpu/exm_wb_regs_u1/Branchrs2[8]
    SLICE_X44Y54         LUT6 (Prop_lut6_I2_O)        0.267    12.927 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387/O
                         net (fo=1, routed)           0.000    12.927    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_387_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.259 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333/CO[3]
                         net (fo=1, routed)           0.000    13.259    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_333_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.357 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    13.357    cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_290_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.547 r  cpu/exm_wb_regs_u1/read_data0_reg_reg_0_i_245/CO[2]
                         net (fo=1, routed)           0.801    14.348    cpu/id_exm_regs_u1/CO[0]
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.261    14.609 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159/O
                         net (fo=1, routed)           0.468    15.077    cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_159_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.182 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_72/O
                         net (fo=1, routed)           0.121    15.303    cpu/id_exm_regs_u1/PCSrc_u1/src21_out
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.105    15.408 f  cpu/id_exm_regs_u1/read_data0_reg_reg_0_i_23/O
                         net (fo=33, routed)          0.425    15.833    cpu/PCSrc_u1/Inst_o_reg[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.105    15.938 f  cpu/PCSrc_u1/Inst_o[31]_i_1/O
                         net (fo=74, routed)          0.833    16.770    cpu/PCSrc_u1/rst_n_align_reg_0
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.105    16.875 f  cpu/PCSrc_u1/Inst_o[4]_i_1/O
                         net (fo=30, routed)          0.990    17.866    cpu/imem/ALUSel_o_reg[2]
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.119    17.985 r  cpu/imem/rs2_o[31]_i_4/O
                         net (fo=1, routed)           0.684    18.669    cpu/imem/Forwarding_u1/regq2src1
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.275    18.944 r  cpu/imem/rs2_o[31]_i_2/O
                         net (fo=32, routed)          0.916    19.860    cpu/exm_wb_regs_u1/regq2src
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.127    19.987 r  cpu/exm_wb_regs_u1/rs2_o[9]_i_1/O
                         net (fo=1, routed)           0.294    20.280    cpu/id_exm_regs_u1/rs2_o_reg[31]_1[9]
    SLICE_X44Y52         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.246    24.285    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  cpu/id_exm_regs_u1/rs2_o_reg[9]/C
                         clock pessimism              0.166    24.450    
                         clock uncertainty           -0.035    24.415    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)       -0.210    24.205    cpu/id_exm_regs_u1/rs2_o_reg[9]
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -20.280    
  -------------------------------------------------------------------
                         slack                                  3.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.417%)  route 0.129ns (26.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[17]
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[17]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.366ns (74.008%)  route 0.129ns (25.992%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[19]
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[19]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.109%)  route 0.312ns (68.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  cpu/pc_reg_u1/pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  cpu/pc_reg_u1/pc_reg[22]/Q
                         net (fo=2, routed)           0.312     1.937    cpu/id_exm_regs_u1/pc_o_reg[31]_1[22]
    SLICE_X39Y51         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.830     1.996    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[22]/C
                         clock pessimism             -0.246     1.751    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.059     1.810    cpu/id_exm_regs_u1/pc_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.391ns (75.259%)  route 0.129ns (24.741%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[18]
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[18]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.391ns (75.259%)  route 0.129ns (24.741%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[20]
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[20]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.401%)  route 0.129ns (24.599%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cpu/id_exm_regs_u1/pc_o_reg[20]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  cpu/id_exm_regs_u1/pc_o_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[21]
    SLICE_X41Y51         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[21]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cpu/Inst_Counters_u1/insts_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/Inst_Counters_u1/insts_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.418%)  route 0.149ns (26.582%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.567     1.487    cpu/Inst_Counters_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  cpu/Inst_Counters_u1/insts_reg[23]/Q
                         net (fo=2, routed)           0.148     1.799    cpu/id_exm_regs_u1/insts[23]
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.844 r  cpu/id_exm_regs_u1/insts[20]_i_2/O
                         net (fo=1, routed)           0.000     1.844    cpu/id_exm_regs_u1/insts[20]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.953 r  cpu/id_exm_regs_u1/insts_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    cpu/id_exm_regs_u1/insts_reg[20]_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/id_exm_regs_u1/insts_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    cpu/id_exm_regs_u1/insts_reg[24]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.047 r  cpu/id_exm_regs_u1/insts_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    cpu/Inst_Counters_u1/insts_reg[31]_1[0]
    SLICE_X50Y50         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.835     2.001    cpu/Inst_Counters_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  cpu/Inst_Counters_u1/insts_reg[28]/C
                         clock pessimism             -0.246     1.756    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.134     1.890    cpu/Inst_Counters_u1/insts_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cpu/id_exm_regs_u1/pc_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exm_wb_regs_u1/pc_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.405ns (75.908%)  route 0.129ns (24.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.484    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cpu/id_exm_regs_u1/pc_o_reg[16]/Q
                         net (fo=2, routed)           0.128     1.753    cpu/id_exm_regs_u1/pc_o_reg_n_0_[16]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.913 r  cpu/id_exm_regs_u1/pc_o_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    cpu/id_exm_regs_u1/pc_o_reg[16]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  cpu/id_exm_regs_u1/pc_o_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cpu/id_exm_regs_u1/pc_o_reg[20]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.017 r  cpu/id_exm_regs_u1/pc_o_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    cpu/exm_wb_regs_u1/pc_o_reg[31]_0[23]
    SLICE_X41Y51         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/exm_wb_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  cpu/exm_wb_regs_u1/pc_o_reg[23]/C
                         clock pessimism             -0.246     1.752    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.857    cpu/exm_wb_regs_u1/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.981%)  route 0.130ns (48.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.563     1.483    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  cpu/pc_reg_u1/pc_reg[5]/Q
                         net (fo=2, routed)           0.130     1.754    cpu/id_exm_regs_u1/pc_o_reg[31]_1[5]
    SLICE_X40Y45         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[5]/C
                         clock pessimism             -0.480     1.519    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.070     1.589    cpu/id_exm_regs_u1/pc_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cpu/pc_reg_u1/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/id_exm_regs_u1/pc_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.563     1.483    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  cpu/pc_reg_u1/pc_reg[10]/Q
                         net (fo=2, routed)           0.119     1.743    cpu/id_exm_regs_u1/pc_o_reg[31]_1[10]
    SLICE_X41Y46         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/id_exm_regs_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  cpu/id_exm_regs_u1/pc_o_reg[10]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.075     1.574    cpu/id_exm_regs_u1/pc_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5   cpu/imem/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5   cpu/imem/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y7   cpu/imem/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y7   cpu/imem/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y11  cpu/imem/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y11  cpu/imem/mem_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y10  cpu/imem/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y10  cpu/imem/mem_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15  cpu/imem/mem_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15  cpu/imem/mem_reg_3_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y54  cpu/rf/mem_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y56  cpu/rf/mem_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y56  cpu/rf/mem_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y48  cpu/rf/mem_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X47Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X47Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[0]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X47Y37         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/data_shift_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X47Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X47Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[8]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X47Y37         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/data_shift_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             14.809ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X47Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X47Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[9]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X47Y37         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/data_shift_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.809    

Slack (MET) :             14.863ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.484ns (10.350%)  route 4.192ns (89.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.054     9.231    cpu/uart_tx/p_0_in
    SLICE_X48Y33         FDCE                                         f  cpu/uart_tx/sym_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  cpu/uart_tx/sym_counter_reg[0]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/sym_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 14.863    

Slack (MET) :             14.863ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.484ns (10.350%)  route 4.192ns (89.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.054     9.231    cpu/uart_tx/p_0_in
    SLICE_X48Y33         FDCE                                         f  cpu/uart_tx/sym_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  cpu/uart_tx/sym_counter_reg[1]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/sym_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 14.863    

Slack (MET) :             14.863ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.484ns (10.350%)  route 4.192ns (89.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.054     9.231    cpu/uart_tx/p_0_in
    SLICE_X48Y33         FDCE                                         f  cpu/uart_tx/sym_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  cpu/uart_tx/sym_counter_reg[2]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/sym_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 14.863    

Slack (MET) :             14.863ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/sym_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.484ns (10.350%)  route 4.192ns (89.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.054     9.231    cpu/uart_tx/p_0_in
    SLICE_X48Y33         FDCE                                         f  cpu/uart_tx/sym_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X48Y33         FDCE                                         r  cpu/uart_tx/sym_counter_reg[3]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X48Y33         FDCE (Recov_fdce_C_CLR)     -0.331    24.094    cpu/uart_tx/sym_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.094    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 14.863    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X46Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[1]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X46Y37         FDCE (Recov_fdce_C_CLR)     -0.258    24.167    cpu/uart_tx/data_shift_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X46Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[2]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X46Y37         FDCE (Recov_fdce_C_CLR)     -0.258    24.167    cpu/uart_tx/data_shift_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/uart_tx/data_shift_buffer_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.484ns (10.234%)  route 4.245ns (89.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.358     4.555    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.379     4.934 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           1.138     6.072    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.105     6.177 f  bp/start_i_2/O
                         net (fo=129, routed)         3.108     9.285    cpu/uart_tx/p_0_in
    SLICE_X46Y37         FDCE                                         f  cpu/uart_tx/data_shift_buffer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    20.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         1.357    21.357 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.962    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.039 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.257    24.295    cpu/uart_tx/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  cpu/uart_tx/data_shift_buffer_reg[3]/C
                         clock pessimism              0.165    24.460    
                         clock uncertainty           -0.035    24.425    
    SLICE_X46Y37         FDCE (Recov_fdce_C_CLR)     -0.258    24.167    cpu/uart_tx/data_shift_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         24.167    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 14.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.965%)  route 0.795ns (81.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.272     2.457    cpu/pc_reg_u1/p_0_in
    SLICE_X39Y42         FDCE                                         f  cpu/pc_reg_u1/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     1.996    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  cpu/pc_reg_u1/pc_reg[0]/C
                         clock pessimism             -0.251     1.746    
    SLICE_X39Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.654    cpu/pc_reg_u1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.186ns (17.919%)  route 0.852ns (82.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.329     2.514    cpu/pc_reg_u1/p_0_in
    SLICE_X38Y44         FDCE                                         f  cpu/pc_reg_u1/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X38Y44         FDCE                                         r  cpu/pc_reg_u1/pc_reg[2]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    cpu/pc_reg_u1/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.650%)  route 0.931ns (83.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.408     2.593    cpu/pc_reg_u1/p_0_in
    SLICE_X39Y45         FDCE                                         f  cpu/pc_reg_u1/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[3]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cpu/pc_reg_u1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.650%)  route 0.931ns (83.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.408     2.593    cpu/pc_reg_u1/p_0_in
    SLICE_X39Y45         FDCE                                         f  cpu/pc_reg_u1/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[4]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cpu/pc_reg_u1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.650%)  route 0.931ns (83.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.408     2.593    cpu/pc_reg_u1/p_0_in
    SLICE_X39Y45         FDCE                                         f  cpu/pc_reg_u1/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[5]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cpu/pc_reg_u1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.186ns (16.650%)  route 0.931ns (83.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.408     2.593    cpu/pc_reg_u1/p_0_in
    SLICE_X39Y45         FDCE                                         f  cpu/pc_reg_u1/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     1.997    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  cpu/pc_reg_u1/pc_reg[6]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.655    cpu/pc_reg_u1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg_u1/pc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.331%)  route 0.953ns (83.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.430     2.615    cpu/pc_reg_u1/p_0_in
    SLICE_X40Y44         FDCE                                         f  cpu/pc_reg_u1/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/pc_reg_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X40Y44         FDCE                                         r  cpu/pc_reg_u1/pc_reg[1]/C
                         clock pessimism             -0.251     1.748    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    cpu/pc_reg_u1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/CSR_u1/csr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.186ns (15.799%)  route 0.991ns (84.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.468     2.653    cpu/CSR_u1/p_0_in
    SLICE_X43Y45         FDCE                                         f  cpu/CSR_u1/csr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/CSR_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  cpu/CSR_u1/csr_reg[0]/C
                         clock pessimism             -0.251     1.748    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    cpu/CSR_u1/csr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/CSR_u1/csr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.186ns (15.799%)  route 0.991ns (84.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.468     2.653    cpu/CSR_u1/p_0_in
    SLICE_X43Y45         FDCE                                         f  cpu/CSR_u1/csr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/CSR_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  cpu/CSR_u1/csr_reg[1]/C
                         clock pessimism             -0.251     1.748    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    cpu/CSR_u1/csr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 bp/debouncer[0].debounced_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/CSR_u1/csr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.186ns (15.799%)  route 0.991ns (84.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.556     1.476    bp/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  bp/debouncer[0].debounced_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bp/debouncer[0].debounced_signal_reg[0]/Q
                         net (fo=5, routed)           0.523     2.140    bp/buttons_pressed
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.185 f  bp/start_i_2/O
                         net (fo=129, routed)         0.468     2.653    cpu/CSR_u1/p_0_in
    SLICE_X43Y45         FDCE                                         f  cpu/CSR_u1/csr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.833     1.998    cpu/CSR_u1/CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X43Y45         FDCE                                         r  cpu/CSR_u1/csr_reg[2]/C
                         clock pessimism             -0.251     1.748    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    cpu/CSR_u1/csr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.997    





