@article{Goldreich2008a,
	Address = {Delft, {The Netherlands}},
	Author = {Goldreich, Oded},
	Date-Added = {2014-03-16 00:53:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Journal = {Foundations and Trends$^{\textregistered}$\ in Theoretical Computer Science},
	Keywords = {proof system, probabilistic proof systems, interactive proofs, interactive proof systems, zero-knowledge proof systems, zero-knowledge proofs, probabilistically checkable proof systems, probabilistically checkable proofs},
	Month = {August 8},
	Number = {1},
	Pages = {1--91},
	Publisher = {Now Publishers},
	Title = {Probabilistic Proof Systems: A Primer},
	Volume = {3},
	Year = {2008},
	Bdsk-Url-1 = {http://dx.doi.org/10.1561/0400000023}}

@book{Thomas2002,
	Address = {New York, {NY}},
	Author = {Thomas, Donald and Moorby, Philip},
	Date-Added = {2014-03-15 00:46:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Doi = {http://dx.doi.org/10.1007/978-0-387-85344-4},
	Edition = {Fifth},
	Keywords = {Verilog},
	Publisher = {Springer Science+Business Media, {LCC}},
	Title = {The {Verilog}$^{\textregistered}$ Hardware Description Language},
	Year = {2002},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YW8QRgAuAC4ALwByAGUAZgBlAHIAZQBuAGMAZQBzAC8AVABoAG8AbQBhAHMALwBUAGgAZQAgAFYAZQByAGkAbABvAGcAJABeAK4AJAAgAEgAYQByAGQAdwBhAHIAZQAgAEQAZQBzAGMAcgBpAHAAdABpAG8AbgAgAEwAYQBuAGcAdQBhAGcAZQAuAHAAZABm0hcLGBlXTlMuZGF0YU8RAjoAAAAAAjoAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAANE/NYpIKwAAABTjdR9UaGUgVmVyaWxvZyReqCQgSGFyZCMxNEUzNzYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFON20IQrXAAAAAAAAAAAAAEAAwAACSAAAAAAAAAAAAAAAAAAAAAGVGhvbWFzABAACAAA0T972gAAABEACAAA0IR/vAAAAAEAGAAU43UAFMxCABTL4wAQO/MAEDtuABA7aQACAGRNYWNpbnRvc2ggSEQ6VXNlcnM6AHpoaXlhbmc6AERvY3VtZW50czoAcmljZXJjYToAcmVmZXJlbmNlczoAVGhvbWFzOgBUaGUgVmVyaWxvZyReqCQgSGFyZCMxNEUzNzYucGRmAA4AZAAxAFQAaABlACAAVgBlAHIAaQBsAG8AZwAkAF4ArgAkACAASABhAHIAZAB3AGEAcgBlACAARABlAHMAYwByAGkAcAB0AGkAbwBuACAATABhAG4AZwB1AGEAZwBlAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBkVXNlcnMvemhpeWFuZy9Eb2N1bWVudHMvcmljZXJjYS9yZWZlcmVuY2VzL1Rob21hcy9UaGUgVmVyaWxvZyRewq4kIEhhcmR3YXJlIERlc2NyaXB0aW9uIExhbmd1YWdlLnBkZgATAAEvAAAVAAIADv//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAR0BIgEqA2gDagNvA3oDgwORA5UDnAOlA6oDtwO6A8wDzwPUAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA9Y=},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-0-387-85344-4}}

@misc{DoulosLtd2014b,
	Address = {Ringwood, Hampshire, England, {U.K.}},
	Author = {{Doulos Ltd. staff}},
	Date-Added = {2014-03-15 00:18:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Howpublished = {Available online from {\it Doulos Ltd.: KnowHow: {Tcl/Tk}} at: \url{https://www.doulos.com/knowhow/tcltk/}; March 15, 2014 was the last accessed date},
	Keywords = {Tcl, Tcl/Tk, Tk},
	Publisher = {Doulos Ltd.},
	Title = {{Tcl/Tk} for {EDA}},
	Year = {2014},
	Bdsk-Url-1 = {https://www.doulos.com/knowhow/tcltk/}}

@phdthesis{Gratz2008,
	Address = {Austin, {TX}},
	Author = {Gratz, Paul V.},
	Date-Added = {2014-03-11 00:37:00 +0200},
	Date-Modified = {2014-03-12 15:16:34 +0000},
	Keywords = {performance improvement, network-on-chip, NoC, workload characterization, congestion awareness},
	Month = {December},
	School = {The University of Texas at Austin},
	Title = {{Network-On-Chip} Implementation and Performance Improvement Through Workload Characterization and Congestion Awareness},
	Year = {2008},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUGJCVYJHZlcnNpb25YJG9iamVjdHNZJGFyY2hpdmVyVCR0b3ASAAGGoKgHCBMUFRYaIVUkbnVsbNMJCgsMDxJXTlMua2V5c1pOUy5vYmplY3RzViRjbGFzc6INDoACgAOiEBGABIAFgAdccmVsYXRpdmVQYXRoWWFsaWFzRGF0YV8QWi4uL3JlZmVyZW5jZXMvR3JhdHovTmV0d29yay1Pbi1DaGlwIEltcGxlbWVudGF0aW9uIGFuZCBQZXJmb3JtYW5jZSBJbXByb3ZlbWVudCBUaHJvdWdoLnBkZtIXCxgZV05TLmRhdGFPEQJ4AAAAAAJ4AAIAAAxNYWNpbnRvc2ggSEQAAAAAAAAAAAAAAAAAAADRPzWKSCsAAAAU1QwfTmV0d29yay1Pbi1DaGlwIEltcGwjMTRENTBELnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABTVDc9FZWYAAAAAAAAAAAABAAMAAAkgAAAAAAAAAAAAAAAAAAAABUdyYXR6AAAQAAgAANE/e9oAAAARAAgAAM9Fq7YAAAABABgAFNUMABTMQgAUy+MAEDvzABA7bgAQO2kAAgBjTWFjaW50b3NoIEhEOlVzZXJzOgB6aGl5YW5nOgBEb2N1bWVudHM6AHJpY2VyY2E6AHJlZmVyZW5jZXM6AEdyYXR6OgBOZXR3b3JrLU9uLUNoaXAgSW1wbCMxNEQ1MEQucGRmAAAOAI4ARgBOAGUAdAB3AG8AcgBrAC0ATwBuAC0AQwBoAGkAcAAgAEkAbQBwAGwAZQBtAGUAbgB0AGEAdABpAG8AbgAgAGEAbgBkACAAUABlAHIAZgBvAHIAbQBhAG4AYwBlACAASQBtAHAAcgBvAHYAZQBtAGUAbgB0ACAAVABoAHIAbwB1AGcAaAAuAHAAZABmAA8AGgAMAE0AYQBjAGkAbgB0AG8AcwBoACAASABEABIAd1VzZXJzL3poaXlhbmcvRG9jdW1lbnRzL3JpY2VyY2EvcmVmZXJlbmNlcy9HcmF0ei9OZXR3b3JrLU9uLUNoaXAgSW1wbGVtZW50YXRpb24gYW5kIFBlcmZvcm1hbmNlIEltcHJvdmVtZW50IFRocm91Z2gucGRmAAATAAEvAAAVAAIADv//AACABtIbHB0eWiRjbGFzc25hbWVYJGNsYXNzZXNdTlNNdXRhYmxlRGF0YaMdHyBWTlNEYXRhWE5TT2JqZWN00hscIiNcTlNEaWN0aW9uYXJ5oiIgXxAPTlNLZXllZEFyY2hpdmVy0SYnVHJvb3SAAQAIABEAGgAjAC0AMgA3AEAARgBNAFUAYABnAGoAbABuAHEAcwB1AHcAhACOAOsA8AD4A3QDdgN7A4YDjwOdA6EDqAOxA7YDwwPGA9gD2wPgAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA+I=}}

@inproceedings{Kundert1998a,
	Address = {Piscataway, {NJ}},
	Author = {Kundert, Kenneth S.},
	Booktitle = {Proceedings of the {IEEE} {Bipolar/BiCMOS} Circuits and Technology Meeting ({BCTM})},
	Date-Added = {2014-03-11 00:20:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Keywords = {circuit simulation, RF circuit simulation},
	Month = {September 27--29},
	Organization = {{IEEE} Electron Devices Society and {IEEE} Solid-State Circuits Society},
	Pages = {67--78},
	Publisher = {{IEEE} Press},
	Title = {Introduction to {RF} Simulation and its Application},
	Year = {1998},
	Bdsk-Url-1 = {http://dx.doi.org/10.1109/BIPOL.1998.741883}}

@booklet{Kundert1998,
	Address = {Minneapolis, {MN}},
	Author = {Kundert, Ken},
	Date-Added = {2014-03-11 00:18:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Howpublished = {Available online as a set of presentation slides at the {Bipolar/BiCMOS} Circuits and Technology Meeting in Minneapolis, MN, September 27--29, 1998 from Kenneth S. Kundert's web page at: \url{http://www.kenkundert.com/docs/bctm98-MSsim.pdf}; self-published; February 1, 2014 was the last accessed date},
	Keywords = {circuit simulation},
	Month = {September 27--29},
	Title = {Simulation of Analog and Mixed-Signal},
	Year = {1998},
	Bdsk-Url-1 = {http://www.kenkundert.com/docs/bctm98-MSsim.pdf}}

@manual{Christoffersen2007,
	Address = {Raleigh, {NC}},
	Author = {Christoffersen, Carlos and Kriplani, Nikhil and Hart, Frank P. and Kanj, Houssam S. and Steer, Michael},
	Date-Added = {2014-03-08 00:56:00 +0200},
	Date-Modified = {2015-04-14 14:22:41 +0000},
	Howpublished = {Available online at: \url{http://www.freeda.org/doc/programmers_manual/freeda_programmers.pdf}; February 7, 2014 was the last accessed date},
	Keywords = {circuit simulation},
	Month = {June 26},
	Organization = {North Carolina State University},
	Title = {{fREEDA}$^{\texttrademark}$ Programmer's Guide: Version 1.3},
	Year = {2007},
	Bdsk-Url-1 = {http://www.freeda.org/doc/programmers_manual/freeda_programmers.pdf}}

@techreport{Keiter2014a,
	Address = {Albuquerque, {NM}},
	Author = {Keiter, Eric R. and Mei, Ting and Russo, Thomas V. and Pawlowski, Roger P. and Schiek, Richard L. and Coffey, Todd S. and Thornquist, Heidi K. and Verley, Jason C. and Warrender, Christina E. and Fixel, Deborah A. and Baur, David G.},
	Date-Added = {2014-03-08 00:42:00 +0200},
	Date-Modified = {2015-04-14 14:22:42 +0000},
	Howpublished = {Available online at: \url{http://xyce.sandia.gov/downloads/_assets/documents/Reference_Guide.pdf}; February 1, 2014 was the last accessed date},
	Institution = {Sandia National Laboratories, Sandia Corporation},
	Keywords = {circuit simulation},
	Month = {January},
	Number = {{SAND2014-0571}},
	Title = {{Xyce}$^{\texttrademark}$\ Parallel Electronic Simulator Reference Guide, Version 6.0.1},
	Year = {2014},
	Bdsk-Url-1 = {http://xyce.sandia.gov/downloads/_assets/documents/Reference_Guide.pdf}}

@inbook{Gielen2006,
	Address = {Boca Raton, {FL}},
	Author = {Gielen, Georges G. E. and Phillips, Joel R.},
	Booktitle = {{EDA} for {IC} Implementation, Circuit Design, and Process Technology},
	Date-Added = {2011-07-12 14:04:22 +0200},
	Date-Modified = {2011-09-02 11:51:40 +0200},
	Keywords = {AMS/RF behavioral simulation, AMS/RF behavioral modeling, mixed-signal design methodology, system-level design space exploration, analog behavioral model generation, analog power model generation, regression methods, symbolic model generation, model order reduction, power/area estimation, symbolic circuit analysis},
	Pages = {15-1 -- 15-23},
	Publisher = {{CRC} Press},
	Series = {Electronic Design Automation for Integrated Circuits Handbook},
	Title = {Simulation and Modeling for Analog and Mixed-Signal Integrated Circuits, {\rm in} {EDA} for {IC} Implementation, Circuit Design, and Process Technology},
	Volume = {2},
	Year = {2006},
	Annote = {Louis Scheffer and Grant Martin and Luciano Lavagno}}

@incollection{Kurshan2001,
	Address = {Norwell, {MA}},
	Author = {R. P. Kurshan},
	Booktitle = {Applied and Computational Control, Signals, and Circuits: Recent Developments},
	Chapter = {4},
	Date-Added = {2014-03-30 00:11:00 +0200},
	Date-Modified = {2014-03-30 00:11:00 +0200},
	Doi = {http://dx.doi.org/10.1007/978-1-4615-1471-8_4},
	Keywords = {formal verification, hardware formal verification, VLSI formal verification},
	Pages = {145--179},
	Publisher = {Kluwer Academic Publishers},
	Series = {The Kluwer International Series in Engineering and Computer Science},
	Title = {Formal Verification of Circuit Designs},
	Url = {http://dx.doi.org/10.1007/978-1-4615-1471-8_4},
	Volume = {629},
	Year = {2001},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-1-4615-1471-8_4}}

@proceedings{Saucier1995,
	Address = {Grenoble, France},
	Author = {Gabri{\`{e}}le Saucier and Anne Mignotte},
	Date-Added = {2014-03-30 00:11:00 +0200},
	Date-Modified = {2014-03-30 00:11:00 +0200},
	Doi = {http://dx.doi.org/10.1007/978-0-387-34920-6},
	Keywords = {logic synthesis, logic synthesis for FPGA, logic optimization, logic optimization heuristics, logic minimization, architectural synthesis, high-level synthesis, behavioral synthesis},
	Month = {December},
	Publisher = {Chapman {\rm \&}\ Hall},
	Series = {{IFIP} Advances in Information and Communication Technology},
	Title = {Proceedings of the {IFIP} Workshop on Logic and Architecture Synthesis: State-of-the-art and novel approaches},
	Year = {1995},
	Annote = {When citing from this entry, shift the names of the authors from the author field to the editor field.},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-0-387-34920-6}}






