#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00877E98 .scope module, "RAM2x4" "RAM2x4" 2 88;
 .timescale 0 0;
RS_0088D35C .resolv tri, L_008CBBD8, L_008CBC88, L_008CBD38, L_008CBDE8;
v008C82F8_0 .net8 "a", 3 0, RS_0088D35C; 4 drivers
v008C8380_0 .net "addr", 0 0, C4<z>; 0 drivers
RS_0088D38C .resolv tri, L_008CBE98, L_008CBF48, L_008CBFF8, L_008CC0A8;
v008C83D8_0 .net8 "b", 3 0, RS_0088D38C; 4 drivers
v008C8430_0 .net "clk", 0 0, C4<z>; 0 drivers
v008C8488_0 .net "clr", 0 0, C4<z>; 0 drivers
v008C84E0_0 .net "dmx0", 0 0, v008C8248_0; 1 drivers
v008C8538_0 .net "dmx1", 0 0, v008C82A0_0; 1 drivers
v008C8590_0 .net "in", 3 0, C4<zzzz>; 0 drivers
v008C85E8_0 .net "out", 3 0, v0087ECA0_0; 1 drivers
v008C8640_0 .net "rw", 0 0, C4<z>; 0 drivers
S_0087A1C0 .scope module, "DMX1" "dmux" 2 92, 2 71, S_00877E98;
 .timescale 0 0;
v008C8198_0 .alias "addr", 0 0, v008C8380_0;
v008C81F0_0 .alias "clk", 0 0, v008C8430_0;
v008C8248_0 .var "s0", 0 0;
v008C82A0_0 .var "s1", 0 0;
S_00879CF8 .scope module, "R4x1" "RAM1x4" 2 93, 2 43, S_00877E98;
 .timescale 0 0;
v008C7F88_0 .alias "addr", 0 0, v008C84E0_0;
v008C7FE0_0 .alias "clk", 0 0, v008C8430_0;
v008C8038_0 .alias "clr", 0 0, v008C8488_0;
v008C8090_0 .alias "in", 3 0, v008C8590_0;
v008C80E8_0 .alias "out", 3 0, v008C82F8_0;
v008C8140_0 .alias "rw", 0 0, v008C8640_0;
L_008CBBD8 .part/pv L_008CCC28, 0, 1, 4;
L_008CBC30 .part C4<zzzz>, 0, 1;
L_008CBC88 .part/pv L_008CCDE8, 1, 1, 4;
L_008CBCE0 .part C4<zzzz>, 1, 1;
L_008CBD38 .part/pv L_008CCF38, 2, 1, 4;
L_008CBD90 .part C4<zzzz>, 2, 1;
L_008CBDE8 .part/pv L_008CD0F8, 3, 1, 4;
L_008CBE40 .part C4<zzzz>, 3, 1;
S_0087A0B0 .scope module, "R1x1" "RAM1x1" 2 45, 2 34, S_00879CF8;
 .timescale 0 0;
L_00874530 .functor AND 1, v008C8248_0, C4<z>, C4<z>, C4<1>;
L_008CCB80 .functor NOT 1, L_008CBC30, C4<0>, C4<0>, C4<0>;
L_008CCC28 .functor AND 1, v008C8248_0, v008C7B68_0, C4<1>, C4<1>;
v008C7C18_0 .alias "addr", 0 0, v008C84E0_0;
v008C7C70_0 .net "c", 0 0, L_00874530; 1 drivers
v008C7CC8_0 .alias "clk", 0 0, v008C8430_0;
v008C7D20_0 .alias "clr", 0 0, v008C8488_0;
v008C7D78_0 .net "in", 0 0, L_008CBC30; 1 drivers
v008C7DD0_0 .net "k", 0 0, L_008CCB80; 1 drivers
v008C7E28_0 .net "out", 0 0, L_008CCC28; 1 drivers
v008C7E80_0 .net "q", 0 0, v008C7B68_0; 1 drivers
v008C7ED8_0 .net "qnot", 0 0, v008C7BC0_0; 1 drivers
v008C7F30_0 .alias "rw", 0 0, v008C8640_0;
S_0087A138 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A0B0;
 .timescale 0 0;
v008C7A08_0 .alias "clk", 0 0, v008C7C70_0;
v008C7A60_0 .alias "clr", 0 0, v008C8488_0;
v008C7AB8_0 .alias "j", 0 0, v008C7D78_0;
v008C7B10_0 .alias "k", 0 0, v008C7DD0_0;
v008C7B68_0 .var "q", 0 0;
v008C7BC0_0 .var "qnot", 0 0;
E_00889958 .event posedge, v008C7A08_0;
S_00879FA0 .scope module, "R1x2" "RAM1x1" 2 46, 2 34, S_00879CF8;
 .timescale 0 0;
L_008CCCD0 .functor AND 1, v008C8248_0, C4<z>, C4<z>, C4<1>;
L_008CCD40 .functor NOT 1, L_008CBCE0, C4<0>, C4<0>, C4<0>;
L_008CCDE8 .functor AND 1, v008C8248_0, v008C75E8_0, C4<1>, C4<1>;
v008C7698_0 .alias "addr", 0 0, v008C84E0_0;
v008C76F0_0 .net "c", 0 0, L_008CCCD0; 1 drivers
v008C7748_0 .alias "clk", 0 0, v008C8430_0;
v008C77A0_0 .alias "clr", 0 0, v008C8488_0;
v008C77F8_0 .net "in", 0 0, L_008CBCE0; 1 drivers
v008C7850_0 .net "k", 0 0, L_008CCD40; 1 drivers
v008C78A8_0 .net "out", 0 0, L_008CCDE8; 1 drivers
v008C7900_0 .net "q", 0 0, v008C75E8_0; 1 drivers
v008C7958_0 .net "qnot", 0 0, v008C7640_0; 1 drivers
v008C79B0_0 .alias "rw", 0 0, v008C8640_0;
S_0087A028 .scope module, "JK1" "FFJK" 2 39, 2 8, S_00879FA0;
 .timescale 0 0;
v008C7488_0 .alias "clk", 0 0, v008C76F0_0;
v008C74E0_0 .alias "clr", 0 0, v008C8488_0;
v008C7538_0 .alias "j", 0 0, v008C77F8_0;
v008C7590_0 .alias "k", 0 0, v008C7850_0;
v008C75E8_0 .var "q", 0 0;
v008C7640_0 .var "qnot", 0 0;
E_00889898 .event posedge, v008C7488_0;
S_00879E90 .scope module, "R1x3" "RAM1x1" 2 47, 2 34, S_00879CF8;
 .timescale 0 0;
L_008744C0 .functor AND 1, v008C8248_0, C4<z>, C4<z>, C4<1>;
L_008CCE90 .functor NOT 1, L_008CBD90, C4<0>, C4<0>, C4<0>;
L_008CCF38 .functor AND 1, v008C8248_0, v008C5438_0, C4<1>, C4<1>;
v008C54E8_0 .alias "addr", 0 0, v008C84E0_0;
v008C5540_0 .net "c", 0 0, L_008744C0; 1 drivers
v008C5598_0 .alias "clk", 0 0, v008C8430_0;
v008C55F0_0 .alias "clr", 0 0, v008C8488_0;
v008C5648_0 .net "in", 0 0, L_008CBD90; 1 drivers
v008C56A0_0 .net "k", 0 0, L_008CCE90; 1 drivers
v008C56F8_0 .net "out", 0 0, L_008CCF38; 1 drivers
v008C7380_0 .net "q", 0 0, v008C5438_0; 1 drivers
v008C73D8_0 .net "qnot", 0 0, v008C5490_0; 1 drivers
v008C7430_0 .alias "rw", 0 0, v008C8640_0;
S_00879F18 .scope module, "JK1" "FFJK" 2 39, 2 8, S_00879E90;
 .timescale 0 0;
v008C52D8_0 .alias "clk", 0 0, v008C5540_0;
v008C5330_0 .alias "clr", 0 0, v008C8488_0;
v008C5388_0 .alias "j", 0 0, v008C5648_0;
v008C53E0_0 .alias "k", 0 0, v008C56A0_0;
v008C5438_0 .var "q", 0 0;
v008C5490_0 .var "qnot", 0 0;
E_00889798 .event posedge, v008C52D8_0;
S_00879D80 .scope module, "R1x4" "RAM1x1" 2 48, 2 34, S_00879CF8;
 .timescale 0 0;
L_008CCFE0 .functor AND 1, v008C8248_0, C4<z>, C4<z>, C4<1>;
L_008CD050 .functor NOT 1, L_008CBE40, C4<0>, C4<0>, C4<0>;
L_008CD0F8 .functor AND 1, v008C8248_0, v008C4EB8_0, C4<1>, C4<1>;
v008C4F68_0 .alias "addr", 0 0, v008C84E0_0;
v008C4FC0_0 .net "c", 0 0, L_008CCFE0; 1 drivers
v008C5018_0 .alias "clk", 0 0, v008C8430_0;
v008C5070_0 .alias "clr", 0 0, v008C8488_0;
v008C50C8_0 .net "in", 0 0, L_008CBE40; 1 drivers
v008C5120_0 .net "k", 0 0, L_008CD050; 1 drivers
v008C5178_0 .net "out", 0 0, L_008CD0F8; 1 drivers
v008C51D0_0 .net "q", 0 0, v008C4EB8_0; 1 drivers
v008C5228_0 .net "qnot", 0 0, v008C4F10_0; 1 drivers
v008C5280_0 .alias "rw", 0 0, v008C8640_0;
S_00879E08 .scope module, "JK1" "FFJK" 2 39, 2 8, S_00879D80;
 .timescale 0 0;
v008C4D58_0 .alias "clk", 0 0, v008C4FC0_0;
v008C4DB0_0 .alias "clr", 0 0, v008C8488_0;
v008C4E08_0 .alias "j", 0 0, v008C50C8_0;
v008C4E60_0 .alias "k", 0 0, v008C5120_0;
v008C4EB8_0 .var "q", 0 0;
v008C4F10_0 .var "qnot", 0 0;
E_00889678 .event posedge, v008C4D58_0;
S_00879830 .scope module, "R4x2" "RAM1x4" 2 94, 2 43, S_00877E98;
 .timescale 0 0;
v008C4B48_0 .alias "addr", 0 0, v008C8538_0;
v008C4BA0_0 .alias "clk", 0 0, v008C8430_0;
v008C4BF8_0 .alias "clr", 0 0, v008C8488_0;
v008C4C50_0 .alias "in", 3 0, v008C8590_0;
v008C4CA8_0 .alias "out", 3 0, v008C83D8_0;
v008C4D00_0 .alias "rw", 0 0, v008C8640_0;
L_008CBE98 .part/pv L_008CD2B8, 0, 1, 4;
L_008CBEF0 .part C4<zzzz>, 0, 1;
L_008CBF48 .part/pv L_008CD498, 1, 1, 4;
L_008CBFA0 .part C4<zzzz>, 1, 1;
L_008CBFF8 .part/pv L_008CD620, 2, 1, 4;
L_008CC050 .part C4<zzzz>, 2, 1;
L_008CC0A8 .part/pv L_008CD7E0, 3, 1, 4;
L_008CC100 .part C4<zzzz>, 3, 1;
S_00879BE8 .scope module, "R1x1" "RAM1x1" 2 45, 2 34, S_00879830;
 .timescale 0 0;
L_008CD1A0 .functor AND 1, v008C82A0_0, C4<z>, C4<z>, C4<1>;
L_008CD210 .functor NOT 1, L_008CBEF0, C4<0>, C4<0>, C4<0>;
L_008CD2B8 .functor AND 1, v008C82A0_0, v008C46F8_0, C4<1>, C4<1>;
v008C47D8_0 .alias "addr", 0 0, v008C8538_0;
v008C4830_0 .net "c", 0 0, L_008CD1A0; 1 drivers
v008C4888_0 .alias "clk", 0 0, v008C8430_0;
v008C48E0_0 .alias "clr", 0 0, v008C8488_0;
v008C4938_0 .net "in", 0 0, L_008CBEF0; 1 drivers
v008C4990_0 .net "k", 0 0, L_008CD210; 1 drivers
v008C49E8_0 .net "out", 0 0, L_008CD2B8; 1 drivers
v008C4A40_0 .net "q", 0 0, v008C46F8_0; 1 drivers
v008C4A98_0 .net "qnot", 0 0, v008C4780_0; 1 drivers
v008C4AF0_0 .alias "rw", 0 0, v008C8640_0;
S_00879C70 .scope module, "JK1" "FFJK" 2 39, 2 8, S_00879BE8;
 .timescale 0 0;
v008C4598_0 .alias "clk", 0 0, v008C4830_0;
v008C45F0_0 .alias "clr", 0 0, v008C8488_0;
v008C4648_0 .alias "j", 0 0, v008C4938_0;
v008C46A0_0 .alias "k", 0 0, v008C4990_0;
v008C46F8_0 .var "q", 0 0;
v008C4780_0 .var "qnot", 0 0;
E_008894D8 .event posedge, v008C4598_0;
S_00879AD8 .scope module, "R1x2" "RAM1x1" 2 46, 2 34, S_00879830;
 .timescale 0 0;
L_008CD380 .functor AND 1, v008C82A0_0, C4<z>, C4<z>, C4<1>;
L_008CD3F0 .functor NOT 1, L_008CBFA0, C4<0>, C4<0>, C4<0>;
L_008CD498 .functor AND 1, v008C82A0_0, v008C4178_0, C4<1>, C4<1>;
v008C4228_0 .alias "addr", 0 0, v008C8538_0;
v008C4280_0 .net "c", 0 0, L_008CD380; 1 drivers
v008C42D8_0 .alias "clk", 0 0, v008C8430_0;
v008C4330_0 .alias "clr", 0 0, v008C8488_0;
v008C4388_0 .net "in", 0 0, L_008CBFA0; 1 drivers
v008C43E0_0 .net "k", 0 0, L_008CD3F0; 1 drivers
v008C4438_0 .net "out", 0 0, L_008CD498; 1 drivers
v008C4490_0 .net "q", 0 0, v008C4178_0; 1 drivers
v008C44E8_0 .net "qnot", 0 0, v008C41D0_0; 1 drivers
v008C4540_0 .alias "rw", 0 0, v008C8640_0;
S_00879B60 .scope module, "JK1" "FFJK" 2 39, 2 8, S_00879AD8;
 .timescale 0 0;
v008C4018_0 .alias "clk", 0 0, v008C4280_0;
v008C4070_0 .alias "clr", 0 0, v008C8488_0;
v008C40C8_0 .alias "j", 0 0, v008C4388_0;
v008C4120_0 .alias "k", 0 0, v008C43E0_0;
v008C4178_0 .var "q", 0 0;
v008C41D0_0 .var "qnot", 0 0;
E_008894F8 .event posedge, v008C4018_0;
S_008799C8 .scope module, "R1x3" "RAM1x1" 2 47, 2 34, S_00879830;
 .timescale 0 0;
L_008CD508 .functor AND 1, v008C82A0_0, C4<z>, C4<z>, C4<1>;
L_008CD578 .functor NOT 1, L_008CC050, C4<0>, C4<0>, C4<0>;
L_008CD620 .functor AND 1, v008C82A0_0, v008C3BF8_0, C4<1>, C4<1>;
v008C3CA8_0 .alias "addr", 0 0, v008C8538_0;
v008C3D00_0 .net "c", 0 0, L_008CD508; 1 drivers
v008C3D58_0 .alias "clk", 0 0, v008C8430_0;
v008C3DB0_0 .alias "clr", 0 0, v008C8488_0;
v008C3E08_0 .net "in", 0 0, L_008CC050; 1 drivers
v008C3E60_0 .net "k", 0 0, L_008CD578; 1 drivers
v008C3EB8_0 .net "out", 0 0, L_008CD620; 1 drivers
v008C3F10_0 .net "q", 0 0, v008C3BF8_0; 1 drivers
v008C3F68_0 .net "qnot", 0 0, v008C3C50_0; 1 drivers
v008C3FC0_0 .alias "rw", 0 0, v008C8640_0;
S_00879A50 .scope module, "JK1" "FFJK" 2 39, 2 8, S_008799C8;
 .timescale 0 0;
v008C3A98_0 .alias "clk", 0 0, v008C3D00_0;
v008C3AF0_0 .alias "clr", 0 0, v008C8488_0;
v008C3B48_0 .alias "j", 0 0, v008C3E08_0;
v008C3BA0_0 .alias "k", 0 0, v008C3E60_0;
v008C3BF8_0 .var "q", 0 0;
v008C3C50_0 .var "qnot", 0 0;
E_00888F78 .event posedge, v008C3A98_0;
S_008798B8 .scope module, "R1x4" "RAM1x1" 2 48, 2 34, S_00879830;
 .timescale 0 0;
L_008CD6C8 .functor AND 1, v008C82A0_0, C4<z>, C4<z>, C4<1>;
L_008CD738 .functor NOT 1, L_008CC100, C4<0>, C4<0>, C4<0>;
L_008CD7E0 .functor AND 1, v008C82A0_0, v0087EE58_0, C4<1>, C4<1>;
v0087EF08_0 .alias "addr", 0 0, v008C8538_0;
v008C3780_0 .net "c", 0 0, L_008CD6C8; 1 drivers
v008C37D8_0 .alias "clk", 0 0, v008C8430_0;
v008C3830_0 .alias "clr", 0 0, v008C8488_0;
v008C3888_0 .net "in", 0 0, L_008CC100; 1 drivers
v008C38E0_0 .net "k", 0 0, L_008CD738; 1 drivers
v008C3938_0 .net "out", 0 0, L_008CD7E0; 1 drivers
v008C3990_0 .net "q", 0 0, v0087EE58_0; 1 drivers
v008C39E8_0 .net "qnot", 0 0, v0087EEB0_0; 1 drivers
v008C3A40_0 .alias "rw", 0 0, v008C8640_0;
S_00879940 .scope module, "JK1" "FFJK" 2 39, 2 8, S_008798B8;
 .timescale 0 0;
v0087ECF8_0 .alias "clk", 0 0, v008C3780_0;
v0087ED50_0 .alias "clr", 0 0, v008C8488_0;
v0087EDA8_0 .alias "j", 0 0, v008C3888_0;
v0087EE00_0 .alias "k", 0 0, v008C38E0_0;
v0087EE58_0 .var "q", 0 0;
v0087EEB0_0 .var "qnot", 0 0;
E_0086D820 .event posedge, v0087ECF8_0;
S_008797A8 .scope module, "MUX1" "mux" 2 95, 2 53, S_00877E98;
 .timescale 0 0;
v0087EB40_0 .alias "a", 3 0, v008C82F8_0;
v0087EB98_0 .alias "addr", 0 0, v008C8380_0;
v0087EBF0_0 .alias "b", 3 0, v008C83D8_0;
v0087EC48_0 .alias "clk", 0 0, v008C8430_0;
v0087ECA0_0 .var "s", 3 0;
E_0086D0C0 .event posedge, v0087EC48_0;
S_00877E10 .scope module, "test_1x8" "test_1x8" 2 107;
 .timescale 0 0;
v008CB998_0 .var "a", 0 0;
v008CB9F0_0 .net "clock", 0 0, v008CB940_0; 1 drivers
v008CBA48_0 .var "clr", 0 0;
v008CBAA0_0 .var "i", 7 0;
RS_0088DE24 .resolv tri, L_008CC418, L_008CC788, C4<zzzzzzzz>, C4<zzzzzzzz>;
v008CBAF8_0 .net8 "o", 7 0, RS_0088DE24; 2 drivers
v008CBB80_0 .var "r", 0 0;
S_0087AC60 .scope module, "clk" "clock" 2 113, 3 1, S_00877E10;
 .timescale 0 0;
v008CB940_0 .var "clk", 0 0;
S_0087A248 .scope module, "test" "RAM1x8" 2 115, 2 99, S_00877E10;
 .timescale 0 0;
v008CB730_0 .net "addr", 0 0, v008CB998_0; 1 drivers
v008CB788_0 .alias "clk", 0 0, v008CB9F0_0;
v008CB7E0_0 .net "clr", 0 0, v008CBA48_0; 1 drivers
v008CB838_0 .net "in", 7 0, v008CBAA0_0; 1 drivers
v008CB890_0 .alias "out", 7 0, v008CBAF8_0;
v008CB8E8_0 .net "rw", 0 0, v008CBB80_0; 1 drivers
RS_0088DDF4 .resolv tri, L_008CC158, L_008CC208, L_008CC2B8, L_008CC368;
L_008CC418 .part/pv RS_0088DDF4, 4, 4, 8;
L_008CC470 .part v008CBAA0_0, 4, 4;
RS_0088DB84 .resolv tri, L_008CC4C8, L_008CC578, L_008CC628, L_008CC6D8;
L_008CC788 .part/pv RS_0088DB84, 0, 4, 8;
L_008CC7E0 .part v008CBAA0_0, 0, 4;
S_0087A798 .scope module, "R4x1" "RAM1x4" 2 101, 2 43, S_0087A248;
 .timescale 0 0;
v008CB520_0 .alias "addr", 0 0, v008CB730_0;
v008CB578_0 .alias "clk", 0 0, v008CB9F0_0;
v008CB5D0_0 .alias "clr", 0 0, v008CB7E0_0;
v008CB628_0 .net "in", 3 0, L_008CC470; 1 drivers
v008CB680_0 .net8 "out", 3 0, RS_0088DDF4; 4 drivers
v008CB6D8_0 .alias "rw", 0 0, v008CB8E8_0;
L_008CC158 .part/pv L_008CD9A0, 0, 1, 4;
L_008CC1B0 .part L_008CC470, 0, 1;
L_008CC208 .part/pv L_008CDB80, 1, 1, 4;
L_008CC260 .part L_008CC470, 1, 1;
L_008CC2B8 .part/pv L_008CDDB0, 2, 1, 4;
L_008CC310 .part L_008CC470, 2, 1;
L_008CC368 .part/pv L_008CDF70, 3, 1, 4;
L_008CC3C0 .part L_008CC470, 3, 1;
S_0087AB50 .scope module, "R1x1" "RAM1x1" 2 45, 2 34, S_0087A798;
 .timescale 0 0;
L_008CD888 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CD8F8 .functor NOT 1, L_008CC1B0, C4<0>, C4<0>, C4<0>;
L_008CD9A0 .functor AND 1, v008CB998_0, v008CB100_0, C4<1>, C4<1>;
v008CB1B0_0 .alias "addr", 0 0, v008CB730_0;
v008CB208_0 .net "c", 0 0, L_008CD888; 1 drivers
v008CB260_0 .alias "clk", 0 0, v008CB9F0_0;
v008CB2B8_0 .alias "clr", 0 0, v008CB7E0_0;
v008CB310_0 .net "in", 0 0, L_008CC1B0; 1 drivers
v008CB368_0 .net "k", 0 0, L_008CD8F8; 1 drivers
v008CB3C0_0 .net "out", 0 0, L_008CD9A0; 1 drivers
v008CB418_0 .net "q", 0 0, v008CB100_0; 1 drivers
v008CB470_0 .net "qnot", 0 0, v008CB158_0; 1 drivers
v008CB4C8_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087ABD8 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087AB50;
 .timescale 0 0;
v008CAFA0_0 .alias "clk", 0 0, v008CB208_0;
v008CAFF8_0 .alias "clr", 0 0, v008CB7E0_0;
v008CB050_0 .alias "j", 0 0, v008CB310_0;
v008CB0A8_0 .alias "k", 0 0, v008CB368_0;
v008CB100_0 .var "q", 0 0;
v008CB158_0 .var "qnot", 0 0;
E_0087BF40 .event posedge, v008CAFA0_0;
S_0087AA40 .scope module, "R1x2" "RAM1x1" 2 46, 2 34, S_0087A798;
 .timescale 0 0;
L_008CDA48 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CDAB8 .functor NOT 1, L_008CC260, C4<0>, C4<0>, C4<0>;
L_008CDB80 .functor AND 1, v008CB998_0, v008CAB80_0, C4<1>, C4<1>;
v008CAC30_0 .alias "addr", 0 0, v008CB730_0;
v008CAC88_0 .net "c", 0 0, L_008CDA48; 1 drivers
v008CACE0_0 .alias "clk", 0 0, v008CB9F0_0;
v008CAD38_0 .alias "clr", 0 0, v008CB7E0_0;
v008CAD90_0 .net "in", 0 0, L_008CC260; 1 drivers
v008CADE8_0 .net "k", 0 0, L_008CDAB8; 1 drivers
v008CAE40_0 .net "out", 0 0, L_008CDB80; 1 drivers
v008CAE98_0 .net "q", 0 0, v008CAB80_0; 1 drivers
v008CAEF0_0 .net "qnot", 0 0, v008CABD8_0; 1 drivers
v008CAF48_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087AAC8 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087AA40;
 .timescale 0 0;
v008CAA08_0 .alias "clk", 0 0, v008CAC88_0;
v008CAA60_0 .alias "clr", 0 0, v008CB7E0_0;
v008CAAB8_0 .alias "j", 0 0, v008CAD90_0;
v008CAB10_0 .alias "k", 0 0, v008CADE8_0;
v008CAB80_0 .var "q", 0 0;
v008CABD8_0 .var "qnot", 0 0;
E_0087C1C0 .event posedge, v008CAA08_0;
S_0087A930 .scope module, "R1x3" "RAM1x1" 2 47, 2 34, S_0087A798;
 .timescale 0 0;
L_008CDC98 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CDD08 .functor NOT 1, L_008CC310, C4<0>, C4<0>, C4<0>;
L_008CDDB0 .functor AND 1, v008CB998_0, v008CA5E8_0, C4<1>, C4<1>;
v008CA698_0 .alias "addr", 0 0, v008CB730_0;
v008CA6F0_0 .net "c", 0 0, L_008CDC98; 1 drivers
v008CA748_0 .alias "clk", 0 0, v008CB9F0_0;
v008CA7A0_0 .alias "clr", 0 0, v008CB7E0_0;
v008CA7F8_0 .net "in", 0 0, L_008CC310; 1 drivers
v008CA850_0 .net "k", 0 0, L_008CDD08; 1 drivers
v008CA8A8_0 .net "out", 0 0, L_008CDDB0; 1 drivers
v008CA900_0 .net "q", 0 0, v008CA5E8_0; 1 drivers
v008CA958_0 .net "qnot", 0 0, v008CA640_0; 1 drivers
v008CA9B0_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A9B8 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A930;
 .timescale 0 0;
v008CA488_0 .alias "clk", 0 0, v008CA6F0_0;
v008CA4E0_0 .alias "clr", 0 0, v008CB7E0_0;
v008CA538_0 .alias "j", 0 0, v008CA7F8_0;
v008CA590_0 .alias "k", 0 0, v008CA850_0;
v008CA5E8_0 .var "q", 0 0;
v008CA640_0 .var "qnot", 0 0;
E_0087C9A0 .event posedge, v008CA488_0;
S_0087A820 .scope module, "R1x4" "RAM1x1" 2 48, 2 34, S_0087A798;
 .timescale 0 0;
L_008CDE58 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CDEC8 .functor NOT 1, L_008CC3C0, C4<0>, C4<0>, C4<0>;
L_008CDF70 .functor AND 1, v008CB998_0, v008CA038_0, C4<1>, C4<1>;
v008CA0E8_0 .alias "addr", 0 0, v008CB730_0;
v008CA140_0 .net "c", 0 0, L_008CDE58; 1 drivers
v008CA198_0 .alias "clk", 0 0, v008CB9F0_0;
v008CA1F0_0 .alias "clr", 0 0, v008CB7E0_0;
v008CA248_0 .net "in", 0 0, L_008CC3C0; 1 drivers
v008CA2A0_0 .net "k", 0 0, L_008CDEC8; 1 drivers
v008CA2F8_0 .net "out", 0 0, L_008CDF70; 1 drivers
v008CA380_0 .net "q", 0 0, v008CA038_0; 1 drivers
v008CA3D8_0 .net "qnot", 0 0, v008CA090_0; 1 drivers
v008CA430_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A8A8 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A820;
 .timescale 0 0;
v008C9ED8_0 .alias "clk", 0 0, v008CA140_0;
v008C9F30_0 .alias "clr", 0 0, v008CB7E0_0;
v008C9F88_0 .alias "j", 0 0, v008CA248_0;
v008C9FE0_0 .alias "k", 0 0, v008CA2A0_0;
v008CA038_0 .var "q", 0 0;
v008CA090_0 .var "qnot", 0 0;
E_00889DD8 .event posedge, v008C9ED8_0;
S_0087A2D0 .scope module, "R4x2" "RAM1x4" 2 102, 2 43, S_0087A248;
 .timescale 0 0;
v008C9CC8_0 .alias "addr", 0 0, v008CB730_0;
v008C9D20_0 .alias "clk", 0 0, v008CB9F0_0;
v008C9D78_0 .alias "clr", 0 0, v008CB7E0_0;
v008C9DD0_0 .net "in", 3 0, L_008CC7E0; 1 drivers
v008C9E28_0 .net8 "out", 3 0, RS_0088DB84; 4 drivers
v008C9E80_0 .alias "rw", 0 0, v008CB8E8_0;
L_008CC4C8 .part/pv L_008CE130, 0, 1, 4;
L_008CC520 .part L_008CC7E0, 0, 1;
L_008CC578 .part/pv L_008CE2F0, 1, 1, 4;
L_008CC5D0 .part L_008CC7E0, 1, 1;
L_008CC628 .part/pv L_008CE9D8, 2, 1, 4;
L_008CC680 .part L_008CC7E0, 2, 1;
L_008CC6D8 .part/pv L_008CEB98, 3, 1, 4;
L_008CC730 .part L_008CC7E0, 3, 1;
S_0087A688 .scope module, "R1x1" "RAM1x1" 2 45, 2 34, S_0087A2D0;
 .timescale 0 0;
L_008CE018 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CE088 .functor NOT 1, L_008CC520, C4<0>, C4<0>, C4<0>;
L_008CE130 .functor AND 1, v008CB998_0, v008C98A8_0, C4<1>, C4<1>;
v008C9958_0 .alias "addr", 0 0, v008CB730_0;
v008C99B0_0 .net "c", 0 0, L_008CE018; 1 drivers
v008C9A08_0 .alias "clk", 0 0, v008CB9F0_0;
v008C9A60_0 .alias "clr", 0 0, v008CB7E0_0;
v008C9AB8_0 .net "in", 0 0, L_008CC520; 1 drivers
v008C9B10_0 .net "k", 0 0, L_008CE088; 1 drivers
v008C9B68_0 .net "out", 0 0, L_008CE130; 1 drivers
v008C9BC0_0 .net "q", 0 0, v008C98A8_0; 1 drivers
v008C9C18_0 .net "qnot", 0 0, v008C9900_0; 1 drivers
v008C9C70_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A710 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A688;
 .timescale 0 0;
v008C9748_0 .alias "clk", 0 0, v008C99B0_0;
v008C97A0_0 .alias "clr", 0 0, v008CB7E0_0;
v008C97F8_0 .alias "j", 0 0, v008C9AB8_0;
v008C9850_0 .alias "k", 0 0, v008C9B10_0;
v008C98A8_0 .var "q", 0 0;
v008C9900_0 .var "qnot", 0 0;
E_00889C58 .event posedge, v008C9748_0;
S_0087A578 .scope module, "R1x2" "RAM1x1" 2 46, 2 34, S_0087A2D0;
 .timescale 0 0;
L_008CE1D8 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CE248 .functor NOT 1, L_008CC5D0, C4<0>, C4<0>, C4<0>;
L_008CE2F0 .functor AND 1, v008CB998_0, v008C92F8_0, C4<1>, C4<1>;
v008C93D8_0 .alias "addr", 0 0, v008CB730_0;
v008C9430_0 .net "c", 0 0, L_008CE1D8; 1 drivers
v008C9488_0 .alias "clk", 0 0, v008CB9F0_0;
v008C94E0_0 .alias "clr", 0 0, v008CB7E0_0;
v008C9538_0 .net "in", 0 0, L_008CC5D0; 1 drivers
v008C9590_0 .net "k", 0 0, L_008CE248; 1 drivers
v008C95E8_0 .net "out", 0 0, L_008CE2F0; 1 drivers
v008C9640_0 .net "q", 0 0, v008C92F8_0; 1 drivers
v008C9698_0 .net "qnot", 0 0, v008C9380_0; 1 drivers
v008C96F0_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A600 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A578;
 .timescale 0 0;
v008C9198_0 .alias "clk", 0 0, v008C9430_0;
v008C91F0_0 .alias "clr", 0 0, v008CB7E0_0;
v008C9248_0 .alias "j", 0 0, v008C9538_0;
v008C92A0_0 .alias "k", 0 0, v008C9590_0;
v008C92F8_0 .var "q", 0 0;
v008C9380_0 .var "qnot", 0 0;
E_00889C78 .event posedge, v008C9198_0;
S_0087A468 .scope module, "R1x3" "RAM1x1" 2 47, 2 34, S_0087A2D0;
 .timescale 0 0;
L_008CE8C0 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CE930 .functor NOT 1, L_008CC680, C4<0>, C4<0>, C4<0>;
L_008CE9D8 .functor AND 1, v008CB998_0, v008C8D78_0, C4<1>, C4<1>;
v008C8E28_0 .alias "addr", 0 0, v008CB730_0;
v008C8E80_0 .net "c", 0 0, L_008CE8C0; 1 drivers
v008C8ED8_0 .alias "clk", 0 0, v008CB9F0_0;
v008C8F30_0 .alias "clr", 0 0, v008CB7E0_0;
v008C8F88_0 .net "in", 0 0, L_008CC680; 1 drivers
v008C8FE0_0 .net "k", 0 0, L_008CE930; 1 drivers
v008C9038_0 .net "out", 0 0, L_008CE9D8; 1 drivers
v008C9090_0 .net "q", 0 0, v008C8D78_0; 1 drivers
v008C90E8_0 .net "qnot", 0 0, v008C8DD0_0; 1 drivers
v008C9140_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A4F0 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A468;
 .timescale 0 0;
v008C8C18_0 .alias "clk", 0 0, v008C8E80_0;
v008C8C70_0 .alias "clr", 0 0, v008CB7E0_0;
v008C8CC8_0 .alias "j", 0 0, v008C8F88_0;
v008C8D20_0 .alias "k", 0 0, v008C8FE0_0;
v008C8D78_0 .var "q", 0 0;
v008C8DD0_0 .var "qnot", 0 0;
E_00889B58 .event posedge, v008C8C18_0;
S_0087A358 .scope module, "R1x4" "RAM1x1" 2 48, 2 34, S_0087A2D0;
 .timescale 0 0;
L_008CEA80 .functor AND 1, v008CB998_0, v008CBB80_0, v008CB940_0, C4<1>;
L_008CEAF0 .functor NOT 1, L_008CC730, C4<0>, C4<0>, C4<0>;
L_008CEB98 .functor AND 1, v008CB998_0, v008C87F8_0, C4<1>, C4<1>;
v008C88A8_0 .alias "addr", 0 0, v008CB730_0;
v008C8900_0 .net "c", 0 0, L_008CEA80; 1 drivers
v008C8958_0 .alias "clk", 0 0, v008CB9F0_0;
v008C89B0_0 .alias "clr", 0 0, v008CB7E0_0;
v008C8A08_0 .net "in", 0 0, L_008CC730; 1 drivers
v008C8A60_0 .net "k", 0 0, L_008CEAF0; 1 drivers
v008C8AB8_0 .net "out", 0 0, L_008CEB98; 1 drivers
v008C8B10_0 .net "q", 0 0, v008C87F8_0; 1 drivers
v008C8B68_0 .net "qnot", 0 0, v008C8850_0; 1 drivers
v008C8BC0_0 .alias "rw", 0 0, v008CB8E8_0;
S_0087A3E0 .scope module, "JK1" "FFJK" 2 39, 2 8, S_0087A358;
 .timescale 0 0;
v008C8698_0 .alias "clk", 0 0, v008C8900_0;
v008C86F0_0 .alias "clr", 0 0, v008CB7E0_0;
v008C8748_0 .alias "j", 0 0, v008C8A08_0;
v008C87A0_0 .alias "k", 0 0, v008C8A60_0;
v008C87F8_0 .var "q", 0 0;
v008C8850_0 .var "qnot", 0 0;
E_00889A58 .event posedge, v008C8698_0;
    .scope S_0087A1C0;
T_0 ;
    %wait E_0086D0C0;
    %load/v 8, v008C8198_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8248_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C82A0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8248_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C82A0_0, 0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0087A138;
T_1 ;
    %wait E_00889958;
    %load/v 8, v008C7A60_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7B68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7BC0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v008C7AB8_0, 1;
    %load/v 9, v008C7B10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7B68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7BC0_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v008C7AB8_0, 1;
    %inv 8, 1;
    %load/v 9, v008C7B10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7B68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7BC0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v008C7AB8_0, 1;
    %load/v 9, v008C7B10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v008C7B68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7B68_0, 0, 8;
    %load/v 8, v008C7BC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7BC0_0, 0, 8;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0087A028;
T_2 ;
    %wait E_00889898;
    %load/v 8, v008C74E0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C75E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7640_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v008C7538_0, 1;
    %load/v 9, v008C7590_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C75E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7640_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v008C7538_0, 1;
    %inv 8, 1;
    %load/v 9, v008C7590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C75E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7640_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v008C7538_0, 1;
    %load/v 9, v008C7590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v008C75E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C75E8_0, 0, 8;
    %load/v 8, v008C7640_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C7640_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00879F18;
T_3 ;
    %wait E_00889798;
    %load/v 8, v008C5330_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5438_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5490_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v008C5388_0, 1;
    %load/v 9, v008C53E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5438_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5490_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v008C5388_0, 1;
    %inv 8, 1;
    %load/v 9, v008C53E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5438_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5490_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v008C5388_0, 1;
    %load/v 9, v008C53E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v008C5438_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5438_0, 0, 8;
    %load/v 8, v008C5490_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C5490_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00879E08;
T_4 ;
    %wait E_00889678;
    %load/v 8, v008C4DB0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4EB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4F10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v008C4E08_0, 1;
    %load/v 9, v008C4E60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4EB8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4F10_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v008C4E08_0, 1;
    %inv 8, 1;
    %load/v 9, v008C4E60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4EB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4F10_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v008C4E08_0, 1;
    %load/v 9, v008C4E60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v008C4EB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4EB8_0, 0, 8;
    %load/v 8, v008C4F10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4F10_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00879C70;
T_5 ;
    %wait E_008894D8;
    %load/v 8, v008C45F0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C46F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4780_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v008C4648_0, 1;
    %load/v 9, v008C46A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C46F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4780_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v008C4648_0, 1;
    %inv 8, 1;
    %load/v 9, v008C46A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C46F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4780_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v008C4648_0, 1;
    %load/v 9, v008C46A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v008C46F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C46F8_0, 0, 8;
    %load/v 8, v008C4780_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4780_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00879B60;
T_6 ;
    %wait E_008894F8;
    %load/v 8, v008C4070_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4178_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C41D0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v008C40C8_0, 1;
    %load/v 9, v008C4120_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4178_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C41D0_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v008C40C8_0, 1;
    %inv 8, 1;
    %load/v 9, v008C4120_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4178_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C41D0_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v008C40C8_0, 1;
    %load/v 9, v008C4120_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v008C4178_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C4178_0, 0, 8;
    %load/v 8, v008C41D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C41D0_0, 0, 8;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00879A50;
T_7 ;
    %wait E_00888F78;
    %load/v 8, v008C3AF0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3BF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3C50_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v008C3B48_0, 1;
    %load/v 9, v008C3BA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3BF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3C50_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v008C3B48_0, 1;
    %inv 8, 1;
    %load/v 9, v008C3BA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3BF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3C50_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v008C3B48_0, 1;
    %load/v 9, v008C3BA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v008C3BF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3BF8_0, 0, 8;
    %load/v 8, v008C3C50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C3C50_0, 0, 8;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00879940;
T_8 ;
    %wait E_0086D820;
    %load/v 8, v0087ED50_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EE58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EEB0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0087EDA8_0, 1;
    %load/v 9, v0087EE00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EE58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EEB0_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0087EDA8_0, 1;
    %inv 8, 1;
    %load/v 9, v0087EE00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EE58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EEB0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0087EDA8_0, 1;
    %load/v 9, v0087EE00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v0087EE58_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EE58_0, 0, 8;
    %load/v 8, v0087EEB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0087EEB0_0, 0, 8;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_008797A8;
T_9 ;
    %wait E_0086D0C0;
    %load/v 8, v0087EB98_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0087EBF0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0087ECA0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0087EB40_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0087ECA0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0087AC60;
T_10 ;
    %set/v v008CB940_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0087AC60;
T_11 ;
    %delay 3, 0;
    %load/v 8, v008CB940_0, 1;
    %inv 8, 1;
    %set/v v008CB940_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0087ABD8;
T_12 ;
    %wait E_0087BF40;
    %load/v 8, v008CAFF8_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB158_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v008CB050_0, 1;
    %load/v 9, v008CB0A8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB100_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB158_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v008CB050_0, 1;
    %inv 8, 1;
    %load/v 9, v008CB0A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB158_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v008CB050_0, 1;
    %load/v 9, v008CB0A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.6, 8;
    %load/v 8, v008CB100_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB100_0, 0, 8;
    %load/v 8, v008CB158_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CB158_0, 0, 8;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0087AAC8;
T_13 ;
    %wait E_0087C1C0;
    %load/v 8, v008CAA60_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CAB80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CABD8_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v008CAAB8_0, 1;
    %load/v 9, v008CAB10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CAB80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CABD8_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v008CAAB8_0, 1;
    %inv 8, 1;
    %load/v 9, v008CAB10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CAB80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CABD8_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v008CAAB8_0, 1;
    %load/v 9, v008CAB10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.6, 8;
    %load/v 8, v008CAB80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CAB80_0, 0, 8;
    %load/v 8, v008CABD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CABD8_0, 0, 8;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0087A9B8;
T_14 ;
    %wait E_0087C9A0;
    %load/v 8, v008CA4E0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA5E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA640_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v008CA538_0, 1;
    %load/v 9, v008CA590_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA5E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA640_0, 0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v008CA538_0, 1;
    %inv 8, 1;
    %load/v 9, v008CA590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA5E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA640_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/v 8, v008CA538_0, 1;
    %load/v 9, v008CA590_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.6, 8;
    %load/v 8, v008CA5E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA5E8_0, 0, 8;
    %load/v 8, v008CA640_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA640_0, 0, 8;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0087A8A8;
T_15 ;
    %wait E_00889DD8;
    %load/v 8, v008C9F30_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA090_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v008C9F88_0, 1;
    %load/v 9, v008C9FE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA038_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA090_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v008C9F88_0, 1;
    %inv 8, 1;
    %load/v 9, v008C9FE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA090_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v008C9F88_0, 1;
    %load/v 9, v008C9FE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %load/v 8, v008CA038_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA038_0, 0, 8;
    %load/v 8, v008CA090_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008CA090_0, 0, 8;
T_15.6 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0087A710;
T_16 ;
    %wait E_00889C58;
    %load/v 8, v008C97A0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C98A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9900_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v008C97F8_0, 1;
    %load/v 9, v008C9850_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C98A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9900_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v008C97F8_0, 1;
    %inv 8, 1;
    %load/v 9, v008C9850_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C98A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9900_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, v008C97F8_0, 1;
    %load/v 9, v008C9850_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %load/v 8, v008C98A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C98A8_0, 0, 8;
    %load/v 8, v008C9900_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9900_0, 0, 8;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0087A600;
T_17 ;
    %wait E_00889C78;
    %load/v 8, v008C91F0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C92F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9380_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v008C9248_0, 1;
    %load/v 9, v008C92A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C92F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9380_0, 0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v008C9248_0, 1;
    %inv 8, 1;
    %load/v 9, v008C92A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C92F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9380_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v008C9248_0, 1;
    %load/v 9, v008C92A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %load/v 8, v008C92F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C92F8_0, 0, 8;
    %load/v 8, v008C9380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C9380_0, 0, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0087A4F0;
T_18 ;
    %wait E_00889B58;
    %load/v 8, v008C8C70_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8D78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8DD0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v008C8CC8_0, 1;
    %load/v 9, v008C8D20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8D78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8DD0_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v008C8CC8_0, 1;
    %inv 8, 1;
    %load/v 9, v008C8D20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8D78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8DD0_0, 0, 1;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v008C8CC8_0, 1;
    %load/v 9, v008C8D20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v008C8D78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8D78_0, 0, 8;
    %load/v 8, v008C8DD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8DD0_0, 0, 8;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0087A3E0;
T_19 ;
    %wait E_00889A58;
    %load/v 8, v008C86F0_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C87F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8850_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v008C8748_0, 1;
    %load/v 9, v008C87A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C87F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8850_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v008C8748_0, 1;
    %inv 8, 1;
    %load/v 9, v008C87A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v008C87F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8850_0, 0, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/v 8, v008C8748_0, 1;
    %load/v 9, v008C87A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %load/v 8, v008C87F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C87F8_0, 0, 8;
    %load/v 8, v008C8850_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v008C8850_0, 0, 8;
T_19.6 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00877E10;
T_20 ;
    %delay 6, 0;
    %set/v v008CBA48_0, 1, 1;
    %delay 6, 0;
    %set/v v008CBA48_0, 0, 1;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBB80_0, 0, 1;
    %set/v v008CBAA0_0, 0, 8;
    %vpi_call 2 120 "$display", "Guia 10 - Exercicio 03 - RAM 1x8 - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 121 "$display", "ADDR  RW CLK      IN       OUT";
    %vpi_call 2 122 "$monitor", " %b    %b   %b    %b   %b", v008CB998_0, v008CBB80_0, v008CB9F0_0, v008CBAA0_0, v008CBAF8_0;
    %delay 6, 0;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBB80_0, 0, 1;
    %movi 8, 49, 8;
    %set/v v008CBAA0_0, 8, 8;
    %delay 6, 0;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBB80_0, 1, 1;
    %movi 8, 202, 8;
    %set/v v008CBAA0_0, 8, 8;
    %delay 6, 0;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBB80_0, 1, 1;
    %movi 8, 53, 8;
    %set/v v008CBAA0_0, 8, 8;
    %delay 6, 0;
    %set/v v008CB998_0, 1, 1;
    %set/v v008CBB80_0, 1, 1;
    %movi 8, 202, 8;
    %set/v v008CBAA0_0, 8, 8;
    %delay 6, 0;
    %set/v v008CB998_0, 1, 1;
    %set/v v008CBB80_0, 0, 1;
    %movi 8, 85, 8;
    %set/v v008CBAA0_0, 8, 8;
    %delay 12, 0;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBAA0_0, 0, 8;
    %delay 12, 0;
    %set/v v008CB998_0, 1, 1;
    %set/v v008CBAA0_0, 0, 8;
    %delay 6, 0;
    %set/v v008CB998_0, 1, 1;
    %set/v v008CBA48_0, 1, 1;
    %delay 6, 0;
    %set/v v008CB998_0, 0, 1;
    %delay 6, 0;
    %set/v v008CB998_0, 0, 1;
    %set/v v008CBA48_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 133 "$finish";
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\Gabriel\PUC\2º\ARQ\Guia10\Exercicio03.v";
    "./clock.v";
