and r0, r1, #15 
sub r2, r2, r1 
cmp r2, r0 
mvncc r1, r2 
add r2, r1, #7 
sub r2, r2, #15 
ror r3, r2, #10 
