/// Auto-generated register definitions for ADC_Common
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::adc_common {

// ============================================================================
// ADC_Common - ADC common registers
// Base Address: 0x40012300
// ============================================================================

/// ADC_Common Register Structure
struct ADC_Common_Registers {

    /// ADC Common status register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CSR;

    /// ADC common control register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;
};

static_assert(sizeof(ADC_Common_Registers) >= 8, "ADC_Common_Registers size mismatch");

/// ADC_Common peripheral instance
inline ADC_Common_Registers* ADC_Common() {
    return reinterpret_cast<ADC_Common_Registers*>(0x40012300);
}

}  // namespace alloy::hal::st::stm32f4::adc_common
