
*** Running vivado
    with args -log rgb2ycbcr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rgb2ycbcr.tcl -notrace
Command: synth_design -top rgb2ycbcr -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17060
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.051 ; gain = 408.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-15656-LAPTOP-8401LO1G/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-15656-LAPTOP-8401LO1G/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-15656-LAPTOP-8401LO1G/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.runs/synth_1/.Xil/Vivado-15656-LAPTOP-8401LO1G/realtime/c_addsub_0_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:150]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
	Parameter N bound to: 36 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
	Parameter LENGTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
WARNING: [Synth 8-689] width (10) of port connection 'A' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:169]
WARNING: [Synth 8-689] width (36) of port connection 'B' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:170]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:172]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:182]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
	Parameter N bound to: 9 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
	Parameter LENGTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized0' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:205]
WARNING: [Synth 8-689] width (10) of port connection 'A' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:210]
WARNING: [Synth 8-689] width (10) of port connection 'B' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:211]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:213]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:223]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:231]
WARNING: [Synth 8-689] width (10) of port connection 'A' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:236]
WARNING: [Synth 8-689] width (10) of port connection 'B' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:237]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'c_addsub_0' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:239]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized1' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
	Parameter LENGTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized1' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/delay_line.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.734 ; gain = 497.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.734 ; gain = 497.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.734 ; gain = 497.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1306.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_11'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_11'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_12'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_12'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_13'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_13'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_21'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_21'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_22'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_22'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_23'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_23'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_31'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_31'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_32'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_32'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_33'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul_33'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_11'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_11'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_12'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_12'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_21'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_21'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_22'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_22'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_23'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_23'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_31'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_31'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_32'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_32'
Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_33'
Finished Parsing XDC File [d:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'add_33'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1365.840 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mul_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul_33. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add_33. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'delayed_in/genblk1[1].one_reg/val_reg' and it is trimmed from '36' to '9' bits. [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'delayed_in/genblk1[0].one_reg/val_reg' and it is trimmed from '36' to '9' bits. [D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/register.v:37]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rgb2ycbcr   | delayed_in2/genblk1[2].one_reg/val_reg[7]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rgb2ycbcr   | delayed_in_sync/genblk1[6].one_reg/val_reg[2] | 7      | 3     | NO           | YES                | YES               | 3      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         9|
|2     |c_addsub_0    |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |c_addsub   |     1|
|2     |c_addsub_0 |     7|
|9     |mult_gen   |     1|
|10    |mult_gen_0 |     8|
|18    |BUFG       |     1|
|19    |SRL16E     |     4|
|20    |FDRE       |    25|
|21    |IBUF       |    28|
|22    |OBUF       |    27|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1365.840 ; gain = 497.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1365.840 ; gain = 556.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1365.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4907fd72
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1365.840 ; gain = 935.531
INFO: [Common 17-1381] The checkpoint 'D:/programowanie/verilog/rgb2ycbcr/rgb2ycbcr.runs/synth_1/rgb2ycbcr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_utilization_synth.rpt -pb rgb2ycbcr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 22:54:22 2024...
