
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1268.082 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1268.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:29]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'DivisorFrecuencia' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/DivisorFrecuencia.vhd:5' bound to instance 'prescaler0' of component 'DivisorFrecuencia' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:133]
INFO: [Synth 8-638] synthesizing module 'DivisorFrecuencia' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/DivisorFrecuencia.vhd:17]
	Parameter FREQ_IN bound to: 100000000 - type: integer 
	Parameter FREQ_OUT bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivisorFrecuencia' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/DivisorFrecuencia.vhd:17]
	Parameter MODULI bound to: 62'b00000000000000000000000111110100000000000000000000001111101000 
INFO: [Synth 8-3491] module 'STROBE_GENERATOR' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/strobe_generator.vhd:24' bound to instance 'strobe_gen0' of component 'STROBE_GENERATOR' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'STROBE_GENERATOR' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/strobe_generator.vhd:35]
	Parameter MODULI bound to: 62'b00000000000000000000000111110100000000000000000000001111101000 
	Parameter MODULO bound to: 250 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:4' bound to instance 'timer_i' of component 'TIMER' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/strobe_generator.vhd:48]
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:15]
	Parameter MODULO bound to: 250 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:15]
	Parameter MODULO bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'TIMER' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:4' bound to instance 'timer_i' of component 'TIMER' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/strobe_generator.vhd:48]
INFO: [Synth 8-638] synthesizing module 'TIMER__parameterized1' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:15]
	Parameter MODULO bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TIMER__parameterized1' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/timer.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'STROBE_GENERATOR' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/strobe_generator.vhd:35]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/fsm.vhd:5' bound to instance 'fsm0' of component 'FSM' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/fsm.vhd:21]
WARNING: [Synth 8-614] signal 'OBSTACLE' is read in the process but is not in the sensitivity list [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/fsm.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/fsm.vhd:21]
INFO: [Synth 8-3491] module 'CABINA' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/cabina.vhd:5' bound to instance 'cabin0' of component 'CABINA' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:172]
INFO: [Synth 8-638] synthesizing module 'CABINA' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/cabina.vhd:29]
INFO: [Synth 8-3491] module 'MOTOR_CABINA' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_cabina.vhd:4' bound to instance 'cabin_motor0' of component 'MOTOR_CABINA' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/cabina.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MOTOR_CABINA' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_cabina.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MOTOR_CABINA' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_cabina.vhd:16]
INFO: [Synth 8-3491] module 'MOTOR_PUERTAS' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_puertas.vhd:4' bound to instance 'door_motor0' of component 'MOTOR_PUERTAS' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/cabina.vhd:70]
INFO: [Synth 8-638] synthesizing module 'MOTOR_PUERTAS' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_puertas.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MOTOR_PUERTAS' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/motor_puertas.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CABINA' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/cabina.vhd:29]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/new/decoder.vhd:27' bound to instance 'decoder0' of component 'Decoder' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:189]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/new/decoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/new/decoder.vhd:36]
INFO: [Synth 8-3491] module 'antirrebote_vector' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:8' bound to instance 'antirrebote_vector0' of component 'antirrebote_vector' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'antirrebote_vector' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:15]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:7' bound to instance 'inst_antirrebote_1' of component 'antirrebote' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:27]
INFO: [Synth 8-638] synthesizing module 'antirrebote' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'antirrebote' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:14]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:7' bound to instance 'inst_antirrebote_2' of component 'antirrebote' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:34]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:7' bound to instance 'inst_antirrebote_3' of component 'antirrebote' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:40]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote.vhd:7' bound to instance 'inst_antirrebote_4' of component 'antirrebote' [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'antirrebote_vector' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/antirrebote_vector.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'TOP' (0#1) [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/sources_1/imports/src/top.vhd:29]
WARNING: [Synth 8-3917] design TOP has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[8] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.082 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1268.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/constrs_1/imports/src/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/constrs_1/imports/src/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.srcs/constrs_1/imports/src/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1321.805 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s0_initial |                            00001 |                              000
              s1_closing |                            00010 |                              001
                 s2_goup |                            00100 |                              010
                 s3_godn |                            01000 |                              011
              s4_opening |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design TOP has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[7] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[6] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[5] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[4] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[3] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[2] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[1] driven by constant 1
WARNING: [Synth 8-3917] design TOP has port Salida_anodo[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    37|
|3     |LUT1   |    29|
|4     |LUT2   |    18|
|5     |LUT3   |    29|
|6     |LUT4   |    12|
|7     |LUT5   |    14|
|8     |LUT6   |    31|
|9     |FDCE   |    53|
|10    |FDPE   |     6|
|11    |FDRE   |    88|
|12    |LDC    |     4|
|13    |IBUF   |     7|
|14    |OBUF   |    37|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1321.805 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1321.805 ; gain = 53.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1321.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

Synth Design complete, checksum: a1373879
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 1321.805 ; gain = 53.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mario/Documents/GitHub/Trabajo-VHDL-SED-G1/Trabajo-VHDL-SED-G1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 13:38:52 2022...
