Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 04 11:51:09 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.791        0.000                      0                 2722        0.105        0.000                      0                 2722        3.750        0.000                       0                   810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.791        0.000                      0                 2722        0.105        0.000                      0                 2722        3.750        0.000                       0                   810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 3.258ns (35.187%)  route 6.001ns (64.813%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.641     5.244    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.161     6.922    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][46]
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18/O
                         net (fo=3, routed)           0.821     7.867    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18_n_0
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.724     8.743    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_2
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.341     9.084 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123/O
                         net (fo=1, routed)           0.734     9.819    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.348    10.167 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.014    11.181    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_5
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.152    11.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0/O
                         net (fo=2, routed)           0.799    12.131    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.350    12.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.324    12.805    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.328    13.133 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.425    13.558    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124    13.682 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.682    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.232 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.503 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.503    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X4Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.601    15.024    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.046    15.293    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.077ns (33.895%)  route 6.001ns (66.105%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.641     5.244    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.161     6.922    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][46]
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18/O
                         net (fo=3, routed)           0.821     7.867    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18_n_0
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.724     8.743    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_2
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.341     9.084 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123/O
                         net (fo=1, routed)           0.734     9.819    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.348    10.167 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.014    11.181    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_5
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.152    11.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0/O
                         net (fo=2, routed)           0.799    12.131    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.350    12.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.324    12.805    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.328    13.133 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.425    13.558    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124    13.682 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.682    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.322 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.322    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.601    15.024    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.017ns (33.455%)  route 6.001ns (66.545%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.641     5.244    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.161     6.922    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][46]
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18/O
                         net (fo=3, routed)           0.821     7.867    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18_n_0
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.724     8.743    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_2
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.341     9.084 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123/O
                         net (fo=1, routed)           0.734     9.819    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.348    10.167 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.014    11.181    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_5
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.152    11.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0/O
                         net (fo=2, routed)           0.799    12.131    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.350    12.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.324    12.805    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.328    13.133 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.425    13.558    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124    13.682 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.682    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.262 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.262    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.601    15.024    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.720ns (30.821%)  route 6.105ns (69.179%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.641     5.244    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.161     6.922    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][46]
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18/O
                         net (fo=3, routed)           0.821     7.867    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18_n_0
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.724     8.743    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_2
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.341     9.084 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123/O
                         net (fo=1, routed)           0.734     9.819    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.348    10.167 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.014    11.181    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_5
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.152    11.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0/O
                         net (fo=2, routed)           0.799    12.131    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.350    12.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.335    12.816    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X6Y59          LUT3 (Prop_lut3_I2_O)        0.328    13.144 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_4/O
                         net (fo=1, routed)           0.518    13.662    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_4_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.069 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.069    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.601    15.024    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 2.560ns (29.651%)  route 6.074ns (70.349%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.641     5.244    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.161     6.922    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[125][46]
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.046 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18/O
                         net (fo=3, routed)           0.821     7.867    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__18_n_0
    SLICE_X8Y61          LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.724     8.743    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[95]_2
    SLICE_X2Y61          LUT5 (Prop_lut5_I3_O)        0.341     9.084 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123/O
                         net (fo=1, routed)           0.734     9.819    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_123_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.348    10.167 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.014    11.181    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[23]_5
    SLICE_X1Y58          LUT5 (Prop_lut5_I1_O)        0.152    11.333 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0/O
                         net (fo=2, routed)           0.799    12.131    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_28__0_n_0
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.350    12.481 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.821    13.303    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.328    13.631 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8/O
                         net (fo=1, routed)           0.000    13.631    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_8_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.878 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.878    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.601    15.024    U_RX_UNIT/U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX_UNIT/U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.396ns  (logic 2.624ns (31.254%)  route 5.772ns (68.746%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     5.763 f  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/Q
                         net (fo=7, routed)           1.007     6.769    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[86]
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__8/O
                         net (fo=2, routed)           0.665     7.558    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__8_n_0
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_35/O
                         net (fo=2, routed)           0.717     8.400    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_35_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     8.550 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.971     9.521    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.352     9.873 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.780    10.653    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.355    11.008 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.284    11.292    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.327    11.619 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.828    12.446    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    12.570 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.520    13.090    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.640 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.640    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.599    15.022    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)       -0.150    15.095    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 2.653ns (31.490%)  route 5.772ns (68.510%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.642     5.245    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     5.763 f  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[86]/Q
                         net (fo=7, routed)           1.007     6.769    U_RX_UNIT/U_RX/U_SFD_CORR/shreg_reg[86]
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__8/O
                         net (fo=2, routed)           0.665     7.558    U_RX_UNIT/U_RX/U_SFD_CORR/g0_b2__8_n_0
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_35/O
                         net (fo=2, routed)           0.717     8.400    U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_35_n_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     8.550 r  U_RX_UNIT/U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.971     9.521    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.352     9.873 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.780    10.653    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I4_O)        0.355    11.008 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.284    11.292    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I3_O)        0.327    11.619 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.828    12.446    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124    12.570 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.520    13.090    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.669 r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.669    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X6Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.599    15.022    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.109    15.354    U_RX_UNIT/U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 1.378ns (18.210%)  route 6.189ns (81.790%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.707     5.310    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         1.944     7.710    U_RX_UNIT/U_FIFO/wp_reg__0[5]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.834 r  U_RX_UNIT/U_FIFO/full0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.834    U_RX_UNIT/U_FIFO/full0_carry_i_3_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.384 f  U_RX_UNIT/U_FIFO/full0_carry/CO[3]
                         net (fo=6, routed)           1.435     9.819    U_RX_UNIT/U_FIFO/CO[0]
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.124     9.943 r  U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          1.557    11.500    U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.124    11.624 r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_0_2_i_1/O
                         net (fo=12, routed)          1.253    12.877    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WE
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.592    15.015    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y69          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.705    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 1.378ns (18.210%)  route 6.189ns (81.790%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.707     5.310    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         1.944     7.710    U_RX_UNIT/U_FIFO/wp_reg__0[5]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.834 r  U_RX_UNIT/U_FIFO/full0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.834    U_RX_UNIT/U_FIFO/full0_carry_i_3_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.384 f  U_RX_UNIT/U_FIFO/full0_carry/CO[3]
                         net (fo=6, routed)           1.435     9.819    U_RX_UNIT/U_FIFO/CO[0]
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.124     9.943 r  U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          1.557    11.500    U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.124    11.624 r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_0_2_i_1/O
                         net (fo=12, routed)          1.253    12.877    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WE
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.592    15.015    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMB/CLK
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y69          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.705    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 1.378ns (18.210%)  route 6.189ns (81.790%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.707     5.310    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  U_RX_UNIT/U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         1.944     7.710    U_RX_UNIT/U_FIFO/wp_reg__0[5]
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     7.834 r  U_RX_UNIT/U_FIFO/full0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.834    U_RX_UNIT/U_FIFO/full0_carry_i_3_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.384 f  U_RX_UNIT/U_FIFO/full0_carry/CO[3]
                         net (fo=6, routed)           1.435     9.819    U_RX_UNIT/U_FIFO/CO[0]
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.124     9.943 r  U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2/O
                         net (fo=16, routed)          1.557    11.500    U_RX_UNIT/U_FIFO/mem_reg_0_63_0_2_i_2_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.124    11.624 r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_0_2_i_1/O
                         net (fo=12, routed)          1.253    12.877    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WE
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         1.592    15.015    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/WCLK
    SLICE_X6Y69          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMC/CLK
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y69          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.705    U_RX_UNIT/U_FIFO/mem_reg_960_1023_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.482%)  route 0.256ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[2]/Q
                         net (fo=264, routed)         0.256     1.907    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/A2
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.862     2.027    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/WCLK
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.801    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.482%)  route 0.256ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[2]/Q
                         net (fo=264, routed)         0.256     1.907    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/A2
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.862     2.027    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/WCLK
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.801    U_RX_UNIT/U_FIFO/mem_reg_896_959_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.482%)  route 0.256ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[2]/Q
                         net (fo=264, routed)         0.256     1.907    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/A2
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.862     2.027    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/WCLK
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/DP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.801    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.482%)  route 0.256ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[2]/Q
                         net (fo=264, routed)         0.256     1.907    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/A2
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.862     2.027    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/WCLK
    SLICE_X2Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/SP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.801    U_RX_UNIT/U_FIFO/mem_reg_896_959_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_DATA/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.628%)  route 0.127ns (47.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.594     1.513    U_RX_UNIT/U_RX/U_DATA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  U_RX_UNIT/U_RX/U_DATA/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_RX_UNIT/U_RX/U_DATA/data_reg[3]/Q
                         net (fo=17, routed)          0.127     1.781    U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/DIA
    SLICE_X6Y71          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.862     2.027    U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X6Y71          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.673    U_RX_UNIT/U_FIFO/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.562     1.481    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time_reg[5]/Q
                         net (fo=1, routed)           0.056     1.678    U_RX_UNIT/U_RX/U_FSM/U_PLL/max_time[5]
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.723 r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time[5]_i_2/O
                         net (fo=1, routed)           0.000     1.723    U_RX_UNIT/U_RX/U_FSM/U_PLL/next_final_time[5]
    SLICE_X12Y75         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.830     1.995    U_RX_UNIT/U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.120     1.614    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.295     1.946    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD0
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.859     2.024    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.295     1.946    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD0
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.859     2.024    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.295     1.946    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD0
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.859     2.024    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_RX_UNIT/U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.304%)  route 0.295ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.590     1.509    U_RX_UNIT/U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  U_RX_UNIT/U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  U_RX_UNIT/U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.295     1.946    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/ADDRD0
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=809, routed)         0.859     2.024    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/WCLK
    SLICE_X6Y73          RAMD64E                                      r  U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/CLK
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y68     U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y68     U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y68     U_RX_UNIT/U_RX/U_BIT_COUNT/q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y74    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y76    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y74    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y76    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y74    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y75    U_RX_UNIT/U_RX/U_FSM/U_PLL/final_time_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_512_575_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_512_575_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y73     U_RX_UNIT/U_FIFO/mem_reg_256_319_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_512_575_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y76     U_RX_UNIT/U_FIFO/mem_reg_512_575_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y75     U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y75     U_RX_UNIT/U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     U_RX_UNIT/U_FIFO/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     U_RX_UNIT/U_FIFO/mem_reg_704_767_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     U_RX_UNIT/U_FIFO/mem_reg_704_767_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_384_447_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_384_447_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_384_447_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    U_RX_UNIT/U_FIFO/mem_reg_384_447_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     U_RX_UNIT/U_FIFO/mem_reg_704_767_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     U_RX_UNIT/U_FIFO/mem_reg_704_767_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     U_RX_UNIT/U_FIFO/mem_reg_448_511_3_5/RAMA/CLK



