-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.046000,HLS_SYN_LAT=72612,HLS_SYN_TPT=none,HLS_SYN_MEM=95,HLS_SYN_DSP=0,HLS_SYN_FF=1119,HLS_SYN_LUT=2021,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv14_64 : STD_LOGIC_VECTOR (13 downto 0) := "00000001100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv14_2710 : STD_LOGIC_VECTOR (13 downto 0) := "10011100010000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal add_ln16_fu_167_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln16_reg_282 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln16_1_fu_179_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln16_1_reg_290 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln24_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_reg_295 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln15_fu_222_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln15_reg_323 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln15_1_fu_228_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln15_1_reg_328 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln22_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_333 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_in_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal addr_in_ce0 : STD_LOGIC;
    signal addr_in_we0 : STD_LOGIC;
    signal addr_in_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal w_ce0 : STD_LOGIC;
    signal w_we0 : STD_LOGIC;
    signal w_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_out_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal addr_out_ce0 : STD_LOGIC;
    signal addr_out_we0 : STD_LOGIC;
    signal addr_out_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal data_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal data_ce0 : STD_LOGIC;
    signal data_we0 : STD_LOGIC;
    signal data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gold_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal gold_ce0 : STD_LOGIC;
    signal gold_we0 : STD_LOGIC;
    signal gold_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gold_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gold_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal gold_ce1 : STD_LOGIC;
    signal gold_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal in_ce0 : STD_LOGIC;
    signal in_we0 : STD_LOGIC;
    signal in_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mean_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal mean_ce0 : STD_LOGIC;
    signal mean_we0 : STD_LOGIC;
    signal mean_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out_ap_vld : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal phi_mul_fu_48 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal i_1_fu_52 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal phi_mul1_fu_88 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal icmp_ln16_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_92 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal icmp_ln35_fu_249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        addr_in_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        addr_in_ce0 : OUT STD_LOGIC;
        addr_in_we0 : OUT STD_LOGIC;
        addr_in_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        addr_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        addr_out_ce0 : OUT STD_LOGIC;
        addr_out_we0 : OUT STD_LOGIC;
        addr_out_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        in_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_we0 : OUT STD_LOGIC;
        in_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_we0 : OUT STD_LOGIC;
        gold_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        mean_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_we0 : OUT STD_LOGIC;
        mean_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_we0 : OUT STD_LOGIC;
        w_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_mul : IN STD_LOGIC_VECTOR (13 downto 0);
        in_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        addr_in_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        addr_in_ce0 : OUT STD_LOGIC;
        addr_in_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_14_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mean_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        addr_out_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        addr_out_ce0 : OUT STD_LOGIC;
        addr_out_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_16_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_mul1 : IN STD_LOGIC_VECTOR (13 downto 0);
        in_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        w_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        w_ce0 : OUT STD_LOGIC;
        w_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_we0 : OUT STD_LOGIC;
        gold_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gold_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce1 : OUT STD_LOGIC;
        gold_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_32_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        count_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_23_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mean_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        mean_ce0 : OUT STD_LOGIC;
        mean_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_we0 : OUT STD_LOGIC;
        gold_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        gold_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        gold_ce1 : OUT STD_LOGIC;
        gold_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_addr_in_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component main_w_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_gold_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    addr_in_U : component main_addr_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => addr_in_address0,
        ce0 => addr_in_ce0,
        we0 => addr_in_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0,
        q0 => addr_in_q0);

    w_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_address0,
        ce0 => w_ce0,
        we0 => w_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0,
        q0 => w_q0);

    addr_out_U : component main_addr_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => addr_out_address0,
        ce0 => addr_out_ce0,
        we0 => addr_out_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0,
        q0 => addr_out_q0);

    data_U : component main_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_address0,
        ce0 => data_ce0,
        we0 => data_we0,
        d0 => data_d0,
        q0 => data_q0);

    gold_U : component main_gold_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gold_address0,
        ce0 => gold_ce0,
        we0 => gold_we0,
        d0 => gold_d0,
        q0 => gold_q0,
        address1 => gold_address1,
        ce1 => gold_ce1,
        q1 => gold_q1);

    in_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => in_address0,
        ce0 => in_ce0,
        we0 => in_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0,
        q0 => in_q0);

    mean_U : component main_w_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mean_address0,
        ce0 => mean_ce0,
        we0 => mean_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0,
        q0 => mean_q0);

    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96 : component main_main_Pipeline_VITIS_LOOP_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready,
        addr_in_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0,
        addr_in_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0,
        addr_in_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0,
        addr_in_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_d0,
        addr_out_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0,
        addr_out_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0,
        addr_out_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0,
        addr_out_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_d0,
        in_r_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0,
        in_r_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0,
        in_r_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0,
        in_r_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_d0,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0,
        data_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0,
        data_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0,
        gold_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0,
        gold_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0,
        mean_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0,
        mean_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0,
        mean_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0,
        mean_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_d0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0,
        w_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0,
        w_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_d0);

    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114 : component main_main_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready,
        phi_mul => phi_mul_fu_48,
        in_r_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0,
        in_r_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0,
        in_r_q0 => in_q0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0,
        w_q0 => w_q0,
        addr_in_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0,
        addr_in_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0,
        addr_in_q0 => addr_in_q0,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0,
        data_we0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0,
        data_d0 => grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0,
        data_q0 => data_q0);

    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123 : component main_main_Pipeline_VITIS_LOOP_14_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready,
        mean_address0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0,
        mean_ce0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0,
        mean_q0 => mean_q0,
        addr_out_address0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0,
        addr_out_ce0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0,
        addr_out_q0 => addr_out_q0,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0,
        data_we0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0,
        data_d0 => grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0,
        data_q0 => data_q0);

    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130 : component main_main_Pipeline_VITIS_LOOP_16_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready,
        phi_mul1 => phi_mul1_fu_88,
        in_r_address0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0,
        in_r_ce0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0,
        in_r_q0 => in_q0,
        w_address0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0,
        w_ce0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0,
        w_q0 => w_q0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0,
        gold_we0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0,
        gold_d0 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0,
        gold_address1 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1,
        gold_ce1 => grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1,
        gold_q1 => gold_q1);

    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138 : component main_main_Pipeline_VITIS_LOOP_32_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready,
        data_address0 => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0,
        data_ce0 => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0,
        data_q0 => data_q0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0,
        gold_q0 => gold_q0,
        count_out => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out,
        count_out_ap_vld => grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out_ap_vld);

    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145 : component main_main_Pipeline_VITIS_LOOP_23_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready,
        mean_address0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0,
        mean_ce0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0,
        mean_q0 => mean_q0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0,
        gold_we0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0,
        gold_d0 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0,
        gold_address1 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1,
        gold_ce1 => grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1,
        gold_q1 => gold_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln15_reg_316 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln15_reg_316 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_1_fu_52 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_1_fu_52 <= add_ln16_1_reg_290;
            end if; 
        end if;
    end process;

    i_2_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_173_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_2_fu_92 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i_2_fu_92 <= add_ln15_1_reg_328;
            end if; 
        end if;
    end process;

    phi_mul1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_173_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul1_fu_88 <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                phi_mul1_fu_88 <= add_ln15_reg_323;
            end if; 
        end if;
    end process;

    phi_mul_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_48 <= ap_const_lv14_0;
            elsif (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                phi_mul_fu_48 <= add_ln16_reg_282;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln15_1_reg_328 <= add_ln15_1_fu_228_p2;
                add_ln15_reg_323 <= add_ln15_fu_222_p2;
                icmp_ln22_reg_333 <= icmp_ln22_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln16_1_reg_290 <= add_ln16_1_fu_179_p2;
                add_ln16_reg_282 <= add_ln16_fu_167_p2;
                icmp_ln24_reg_295 <= icmp_ln24_fu_185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln15_reg_316 <= icmp_ln15_fu_212_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln24_reg_295, icmp_ln15_reg_316, ap_CS_fsm_state9, icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done, grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state12, ap_block_state7_on_subcall_done, ap_block_state12_on_subcall_done, icmp_ln16_fu_173_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln16_fu_173_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln24_reg_295 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln15_reg_316 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln22_reg_333 = ap_const_lv1_0) and (grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((icmp_ln22_reg_333 = ap_const_lv1_1) and (grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln15_1_fu_228_p2 <= std_logic_vector(unsigned(i_2_fu_92) + unsigned(ap_const_lv7_1));
    add_ln15_fu_222_p2 <= std_logic_vector(unsigned(phi_mul1_fu_88) + unsigned(ap_const_lv14_64));
    add_ln16_1_fu_179_p2 <= std_logic_vector(unsigned(i_1_fu_52) + unsigned(ap_const_lv7_1));
    add_ln16_fu_167_p2 <= std_logic_vector(unsigned(phi_mul_fu_48) + unsigned(ap_const_lv14_64));

    addr_in_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            addr_in_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_address0;
        else 
            addr_in_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    addr_in_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            addr_in_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_addr_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_ce0;
        else 
            addr_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_in_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_in_we0;
        else 
            addr_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_out_address0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            addr_out_address0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_address0;
        else 
            addr_out_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    addr_out_ce0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            addr_out_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_addr_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_ce0;
        else 
            addr_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_out_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_addr_out_we0;
        else 
            addr_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state12_on_subcall_done_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((icmp_ln22_reg_333 = ap_const_lv1_1) and (grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((icmp_ln24_reg_295 = ap_const_lv1_1) and (grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln35_fu_249_p2),32));

    data_address0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0, grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_address0;
        elsif (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_address0;
        else 
            data_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0, grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_data_ce0;
        elsif (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_d0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            data_d0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_d0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_d0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_d0;
        else 
            data_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_we0_assign_proc : process(icmp_ln24_reg_295, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            data_we0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            data_we0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_data_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gold_address0_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0, grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_address0;
        else 
            gold_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    gold_address1_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_address1 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_address1 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_address1;
        else 
            gold_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    gold_ce0_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0, grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_gold_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_ce0;
        else 
            gold_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gold_ce1_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_ce1 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_ce1 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_ce1;
        else 
            gold_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    gold_d0_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_d0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_d0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_d0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_d0;
        else 
            gold_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gold_we0_assign_proc : process(icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gold_we0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_gold_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            gold_we0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_gold_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_gold_we0;
        else 
            gold_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start <= grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_ap_start_reg;
    icmp_ln15_fu_212_p2 <= "1" when (i_2_fu_92 = ap_const_lv7_64) else "0";
    icmp_ln16_fu_173_p2 <= "1" when (i_1_fu_52 = ap_const_lv7_64) else "0";
    icmp_ln22_fu_233_p2 <= "1" when (i_2_fu_92 = ap_const_lv7_63) else "0";
    icmp_ln24_fu_185_p2 <= "1" when (i_1_fu_52 = ap_const_lv7_63) else "0";
    icmp_ln35_fu_249_p2 <= "0" when (grp_main_Pipeline_VITIS_LOOP_32_2_fu_138_count_out = ap_const_lv14_2710) else "1";

    in_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_address0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            in_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_address0;
        else 
            in_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    in_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            in_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_ce0;
        else 
            in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_in_r_we0;
        else 
            in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mean_address0_assign_proc : process(icmp_ln24_reg_295, icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            mean_address0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_address0;
        elsif (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            mean_address0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_address0;
        else 
            mean_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    mean_ce0_assign_proc : process(icmp_ln24_reg_295, icmp_ln22_reg_333, grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0, grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0, grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((icmp_ln22_reg_333 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            mean_ce0 <= grp_main_Pipeline_VITIS_LOOP_23_3_fu_145_mean_ce0;
        elsif (((icmp_ln24_reg_295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            mean_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_11_fu_123_mean_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_ce0;
        else 
            mean_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mean_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mean_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_mean_we0;
        else 
            mean_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_address0;
        else 
            w_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    w_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0, grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0, grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_2_fu_130_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_14_1_fu_114_w_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_ce0;
        else 
            w_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            w_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_96_w_we0;
        else 
            w_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
