"""Helpers for Xilinx verilog.

This package defines constants and helper functions for verilog files generated
for Xilinx devices.
"""

__copyright__ = """
Copyright (c) 2024 RapidStream Design Automation, Inc. and contributors.
All rights reserved. The contributor(s) of this file has/have agreed to the
RapidStream Contributor License Agreement.
"""

import copy
import logging
import os
import shutil
import sys
import tempfile
from collections.abc import Iterable, Iterator
from typing import TYPE_CHECKING, BinaryIO, TextIO

from pyverilog.vparser.ast import Node, PortArg

from tapa.backend.xilinx import Arg, Cat, PackageXo
from tapa.backend.xilinx import print_kernel_xml as print_kernel_xml_backend
from tapa.util import get_indexed_name, range_or_none
from tapa.verilog.ast_utils import make_port_arg
from tapa.verilog.util import wire_name
from tapa.verilog.xilinx.const import (
    CLK,
    HANDSHAKE_CLK,
    HANDSHAKE_OUTPUT_PORTS,
    HANDSHAKE_RST_N,
    HANDSHAKE_START,
)

if TYPE_CHECKING:
    from tapa.instance import Instance, Port

_logger = logging.getLogger().getChild(__name__)


def generate_handshake_ports(
    instance: "Instance",
    rst: Node,
) -> Iterator[PortArg]:
    yield make_port_arg(port=HANDSHAKE_CLK, arg=CLK)
    yield make_port_arg(port=HANDSHAKE_RST_N, arg=rst)
    yield make_port_arg(port=HANDSHAKE_START, arg=instance.start)
    for port in HANDSHAKE_OUTPUT_PORTS:
        yield make_port_arg(
            port=port,
            arg="" if instance.is_autorun else wire_name(instance.name, port),
        )


def pack(
    top_name: str,
    rtl_dir: str,
    ports: "Iterable[Port]",
    part_num: str,
    output_file: str | BinaryIO,
) -> None:
    """Create a .xo file that archives all generated RTL files.

    Note that if an RTL file has syntax errors, Vivado will secretly leave
    it out from the .xo instead of reporting an error.

    The .xo file is essentially a zip file, you could check the contents by
    unzip it.
    """
    port_list = []
    _logger.debug("RTL ports of %s:", top_name)
    for port in ports:
        for i in range_or_none(port.chan_count):
            port_i = copy.copy(port)
            port_i.name = get_indexed_name(port.name, i)
            _logger.debug("  %s", port_i)
            port_list.append(port_i)
    if isinstance(output_file, str):
        xo_file = output_file
    else:
        xo_file = tempfile.mktemp(prefix="tapa_" + top_name + "_", suffix=".xo")
    with tempfile.NamedTemporaryFile(
        mode="w+",
        prefix="tapa_" + top_name + "_",
        suffix="_kernel.xml",
        encoding="utf-8",
    ) as kernel_xml_obj:
        print_kernel_xml(name=top_name, ports=port_list, kernel_xml=kernel_xml_obj)
        kernel_xml_obj.flush()
        with PackageXo(
            xo_file=xo_file,
            top_name=top_name,
            kernel_xml=kernel_xml_obj.name,
            hdl_dir=rtl_dir,
            m_axi_names={
                port.name: {
                    "HAS_BURST": "0",
                    "SUPPORTS_NARROW_BURST": "0",
                }
                for port in port_list
                if port.cat.is_mmap
            },
            part_num=part_num,
        ) as proc:
            stdout, stderr = proc.communicate()
        if proc.returncode == 0 and os.path.exists(xo_file):
            if not isinstance(output_file, str):
                with open(xo_file, "rb") as xo_obj:
                    shutil.copyfileobj(xo_obj, output_file)
        else:
            sys.stdout.write(stdout.decode("utf-8"))
            sys.stderr.write(stderr.decode("utf-8"))
    if not isinstance(output_file, str):
        os.remove(xo_file)


def print_kernel_xml(name: str, ports: "Iterable[Port]", kernel_xml: TextIO) -> None:
    """Generate kernel.xml file.

    Args:
    ----
      name: name of the kernel.
      ports: Iterable of tapa.instance.Port.
      kernel_xml: file object to write to.

    """
    args = []
    for port in ports:
        if port.cat.is_scalar:
            cat = Cat.SCALAR
        elif port.cat.is_mmap:
            cat = Cat.MMAP
        elif port.cat.is_istream:
            cat = Cat.ISTREAM
        elif port.cat.is_ostream:
            cat = Cat.OSTREAM
        else:
            msg = f"unexpected port.cat: {port.cat}"
            raise ValueError(msg)

        args.append(
            Arg(
                cat=cat,
                name=port.name,
                port="",  # use defaults
                ctype=port.ctype,
                width=port.width,
            ),
        )
    print_kernel_xml_backend(name, args, kernel_xml)
