<stg><name>tiled_conv_Pipeline_CHANNEL_KERN_I</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="112" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_lcssa14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %chan = alloca i32 1

]]></Node>
<StgValue><ssdm name="chan"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten249 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten249"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="112">
<![CDATA[
newFuncRoot:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %zext_ln46_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %zext_ln1317_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_5

]]></Node>
<StgValue><ssdm name="zext_ln1317_5_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %zext_ln1317_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_4

]]></Node>
<StgValue><ssdm name="zext_ln1317_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %zext_ln1317_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="zext_ln1317_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %zext_ln1317_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_2

]]></Node>
<StgValue><ssdm name="zext_ln1317_2_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:11 %zext_ln1317_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_1

]]></Node>
<StgValue><ssdm name="zext_ln1317_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:12 %zext_ln1317_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:13 %select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:14 %sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
newFuncRoot:15 %p_lcssa_lcssa_lcssa17_read = read i112 @_ssdm_op_Read.ap_auto.i112, i112 %p_lcssa_lcssa_lcssa17

]]></Node>
<StgValue><ssdm name="p_lcssa_lcssa_lcssa17_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:16 %sub_ln1319_cast = sext i6 %sub_ln1319_read

]]></Node>
<StgValue><ssdm name="sub_ln1319_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i5 0, i5 %indvar_flatten249

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i2 0, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="112" op_1_bw="112">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i112 %p_lcssa_lcssa_lcssa17_read, i112 %p_lcssa14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i16 0, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.body16.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body16.i:0 %chan_1 = load i2 %chan

]]></Node>
<StgValue><ssdm name="chan_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body16.i:1 %indvar_flatten249_load = load i5 %indvar_flatten249

]]></Node>
<StgValue><ssdm name="indvar_flatten249_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="2">
<![CDATA[
for.body16.i:2 %zext_ln1319 = zext i2 %chan_1

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:3 %add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1319

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:4 %shl_ln1319 = shl i7 %add_ln1319, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1319"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body16.i:5 %sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16.i:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.i:7 %icmp_ln46 = icmp_eq  i5 %indvar_flatten249_load, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body16.i:8 %add_ln46_7 = add i5 %indvar_flatten249_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.i:9 %br_ln46 = br i1 %icmp_ln46, void %for.inc50.i, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc50.i:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc50.i:2 %add_ln46 = add i2 %chan_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.i:5 %icmp_ln52 = icmp_eq  i3 %i_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc50.i:6 %select_ln46 = select i1 %icmp_ln52, i3 0, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="2">
<![CDATA[
for.inc50.i:7 %zext_ln1319_1 = zext i2 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:8 %add_ln1319_1 = add i7 %sub_ln1319_cast, i7 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="add_ln1319_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:9 %shl_ln1319_1 = shl i7 %add_ln1319_1, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1319_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:10 %sub_ln1319_2 = sub i7 %shl_ln1319_1, i7 %add_ln1319_1

]]></Node>
<StgValue><ssdm name="sub_ln1319_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc50.i:11 %select_ln46_1 = select i1 %icmp_ln52, i2 %add_ln46, i2 %chan_1

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc50.i:14 %select_ln46_2 = select i1 %icmp_ln52, i7 %sub_ln1319_2, i7 %sub_ln1319_1

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc50.i:130 %add_ln52 = add i3 %select_ln46, i3 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:131 %store_ln52 = store i5 %add_ln46_7, i5 %indvar_flatten249

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:132 %store_ln52 = store i2 %select_ln46_1, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:134 %store_ln52 = store i3 %add_ln52, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2">
<![CDATA[
for.inc50.i:12 %select_ln46_1_cast = zext i2 %select_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln46_1_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.i:13 %empty_39 = mul i8 %select_ln46_1_cast, i8 52

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:15 %zext_ln1319_2 = zext i7 %select_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:16 %conv_wt_buf_V_addr = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:17 %conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:18 %add_ln46_1 = add i7 %select_ln46_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:19 %zext_ln1319_3 = zext i7 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:20 %conv_wt_buf_V_addr_1 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:21 %conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:22 %add_ln46_2 = add i7 %select_ln46_2, i7 2

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:23 %zext_ln1319_4 = zext i7 %add_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln1319_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:24 %conv_wt_buf_V_addr_2 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:25 %conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:26 %add_ln46_3 = add i7 %select_ln46_2, i7 3

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:27 %zext_ln1319_5 = zext i7 %add_ln46_3

]]></Node>
<StgValue><ssdm name="zext_ln1319_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:28 %conv_wt_buf_V_addr_3 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:29 %conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:30 %add_ln46_4 = add i7 %select_ln46_2, i7 4

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:31 %zext_ln1319_6 = zext i7 %add_ln46_4

]]></Node>
<StgValue><ssdm name="zext_ln1319_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:32 %conv_wt_buf_V_addr_4 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:33 %conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:34 %add_ln46_5 = add i7 %select_ln46_2, i7 5

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:35 %zext_ln1319_7 = zext i7 %add_ln46_5

]]></Node>
<StgValue><ssdm name="zext_ln1319_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:36 %conv_wt_buf_V_addr_5 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_7

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:37 %conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:38 %add_ln46_6 = add i7 %select_ln46_2, i7 6

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
for.inc50.i:39 %zext_ln1319_8 = zext i7 %add_ln46_6

]]></Node>
<StgValue><ssdm name="zext_ln1319_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="112" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:40 %conv_wt_buf_V_addr_6 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_8

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_addr_6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:41 %conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="3">
<![CDATA[
for.inc50.i:43 %i_1_cast = zext i3 %select_ln46

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc50.i:45 %empty_40 = add i6 %i_1_cast, i6 %select_ln31_1_read

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="6">
<![CDATA[
for.inc50.i:46 %p_cast = zext i6 %empty_40

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc50.i:47 %empty_41 = add i8 %empty_39, i8 %p_cast

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
for.inc50.i:48 %p_cast1 = zext i8 %empty_41

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="736" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc50.i:49 %conv_in_buf_V_addr = getelementptr i736 %conv_in_buf_V, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="736" op_0_bw="8">
<![CDATA[
for.inc50.i:50 %conv_in_buf_V_load = load i8 %conv_in_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:17 %conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:21 %conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:25 %conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:29 %conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:33 %conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:37 %conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:41 %conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_load_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="736" op_0_bw="8">
<![CDATA[
for.inc50.i:50 %conv_in_buf_V_load = load i8 %conv_in_buf_V_addr

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc50.i:51 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln46, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:52 %zext_ln1317_6 = zext i10 %zext_ln1317_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:53 %lshr_ln1317 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_6

]]></Node>
<StgValue><ssdm name="lshr_ln1317"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:54 %trunc_ln1317 = trunc i736 %lshr_ln1317

]]></Node>
<StgValue><ssdm name="trunc_ln1317"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:56 %zext_ln1319_9 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_9"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:57 %lshr_ln1319 = lshr i112 %conv_wt_buf_V_load, i112 %zext_ln1319_9

]]></Node>
<StgValue><ssdm name="lshr_ln1319"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:58 %trunc_ln1319 = trunc i112 %lshr_ln1319

]]></Node>
<StgValue><ssdm name="trunc_ln1319"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:62 %zext_ln1317_7 = zext i10 %zext_ln1317_1_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:63 %lshr_ln1317_1 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_7

]]></Node>
<StgValue><ssdm name="lshr_ln1317_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:64 %trunc_ln1317_1 = trunc i736 %lshr_ln1317_1

]]></Node>
<StgValue><ssdm name="trunc_ln1317_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:66 %zext_ln1319_10 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_10"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:67 %lshr_ln1319_1 = lshr i112 %conv_wt_buf_V_load_1, i112 %zext_ln1319_10

]]></Node>
<StgValue><ssdm name="lshr_ln1319_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:68 %trunc_ln1319_1 = trunc i112 %lshr_ln1319_1

]]></Node>
<StgValue><ssdm name="trunc_ln1319_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:72 %zext_ln1317_8 = zext i10 %zext_ln1317_2_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:73 %lshr_ln1317_2 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_8

]]></Node>
<StgValue><ssdm name="lshr_ln1317_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:74 %trunc_ln1317_2 = trunc i736 %lshr_ln1317_2

]]></Node>
<StgValue><ssdm name="trunc_ln1317_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:76 %zext_ln1319_11 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_11"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:77 %lshr_ln1319_2 = lshr i112 %conv_wt_buf_V_load_2, i112 %zext_ln1319_11

]]></Node>
<StgValue><ssdm name="lshr_ln1319_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:78 %trunc_ln1319_2 = trunc i112 %lshr_ln1319_2

]]></Node>
<StgValue><ssdm name="trunc_ln1319_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:82 %zext_ln1317_9 = zext i10 %zext_ln1317_3_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_9"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:83 %lshr_ln1317_3 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_9

]]></Node>
<StgValue><ssdm name="lshr_ln1317_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:84 %trunc_ln1317_3 = trunc i736 %lshr_ln1317_3

]]></Node>
<StgValue><ssdm name="trunc_ln1317_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:86 %zext_ln1319_12 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_12"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:87 %lshr_ln1319_3 = lshr i112 %conv_wt_buf_V_load_3, i112 %zext_ln1319_12

]]></Node>
<StgValue><ssdm name="lshr_ln1319_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:88 %trunc_ln1319_3 = trunc i112 %lshr_ln1319_3

]]></Node>
<StgValue><ssdm name="trunc_ln1319_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:92 %zext_ln1317_10 = zext i10 %zext_ln1317_4_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_10"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:93 %lshr_ln1317_4 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_10

]]></Node>
<StgValue><ssdm name="lshr_ln1317_4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:94 %trunc_ln1317_4 = trunc i736 %lshr_ln1317_4

]]></Node>
<StgValue><ssdm name="trunc_ln1317_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:96 %zext_ln1319_13 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_13"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:97 %lshr_ln1319_4 = lshr i112 %conv_wt_buf_V_load_4, i112 %zext_ln1319_13

]]></Node>
<StgValue><ssdm name="lshr_ln1319_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:98 %trunc_ln1319_4 = trunc i112 %lshr_ln1319_4

]]></Node>
<StgValue><ssdm name="trunc_ln1319_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:102 %zext_ln1317_11 = zext i10 %zext_ln1317_5_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_11"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:103 %lshr_ln1317_5 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_11

]]></Node>
<StgValue><ssdm name="lshr_ln1317_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:104 %trunc_ln1317_5 = trunc i736 %lshr_ln1317_5

]]></Node>
<StgValue><ssdm name="trunc_ln1317_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:106 %zext_ln1319_14 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:107 %lshr_ln1319_5 = lshr i112 %conv_wt_buf_V_load_5, i112 %zext_ln1319_14

]]></Node>
<StgValue><ssdm name="lshr_ln1319_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:108 %trunc_ln1319_5 = trunc i112 %lshr_ln1319_5

]]></Node>
<StgValue><ssdm name="trunc_ln1319_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="736" op_0_bw="10">
<![CDATA[
for.inc50.i:112 %zext_ln1317_12 = zext i10 %zext_ln46_read

]]></Node>
<StgValue><ssdm name="zext_ln1317_12"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="736" op_0_bw="736" op_1_bw="736">
<![CDATA[
for.inc50.i:113 %lshr_ln1317_6 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_12

]]></Node>
<StgValue><ssdm name="lshr_ln1317_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="736">
<![CDATA[
for.inc50.i:114 %trunc_ln1317_6 = trunc i736 %lshr_ln1317_6

]]></Node>
<StgValue><ssdm name="trunc_ln1317_6"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="112" op_0_bw="7">
<![CDATA[
for.inc50.i:116 %zext_ln1319_15 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1319_15"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
for.inc50.i:117 %lshr_ln1319_6 = lshr i112 %conv_wt_buf_V_load_6, i112 %zext_ln1319_15

]]></Node>
<StgValue><ssdm name="lshr_ln1319_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="112">
<![CDATA[
for.inc50.i:118 %trunc_ln1319_6 = trunc i112 %lshr_ln1319_6

]]></Node>
<StgValue><ssdm name="trunc_ln1319_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:55 %sext_ln864 = sext i16 %trunc_ln1317

]]></Node>
<StgValue><ssdm name="sext_ln864"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:59 %sext_ln864_1 = sext i16 %trunc_ln1319

]]></Node>
<StgValue><ssdm name="sext_ln864_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:60 %mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864

]]></Node>
<StgValue><ssdm name="mul_ln864"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:65 %sext_ln864_2 = sext i16 %trunc_ln1317_1

]]></Node>
<StgValue><ssdm name="sext_ln864_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:69 %sext_ln864_3 = sext i16 %trunc_ln1319_1

]]></Node>
<StgValue><ssdm name="sext_ln864_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:70 %mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2

]]></Node>
<StgValue><ssdm name="mul_ln864_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:75 %sext_ln864_4 = sext i16 %trunc_ln1317_2

]]></Node>
<StgValue><ssdm name="sext_ln864_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:79 %sext_ln864_5 = sext i16 %trunc_ln1319_2

]]></Node>
<StgValue><ssdm name="sext_ln864_5"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:80 %mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4

]]></Node>
<StgValue><ssdm name="mul_ln864_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:85 %sext_ln864_6 = sext i16 %trunc_ln1317_3

]]></Node>
<StgValue><ssdm name="sext_ln864_6"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:89 %sext_ln864_7 = sext i16 %trunc_ln1319_3

]]></Node>
<StgValue><ssdm name="sext_ln864_7"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:90 %mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6

]]></Node>
<StgValue><ssdm name="mul_ln864_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:95 %sext_ln864_8 = sext i16 %trunc_ln1317_4

]]></Node>
<StgValue><ssdm name="sext_ln864_8"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:99 %sext_ln864_9 = sext i16 %trunc_ln1319_4

]]></Node>
<StgValue><ssdm name="sext_ln864_9"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:100 %mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8

]]></Node>
<StgValue><ssdm name="mul_ln864_4"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:105 %sext_ln864_10 = sext i16 %trunc_ln1317_5

]]></Node>
<StgValue><ssdm name="sext_ln864_10"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:109 %sext_ln864_11 = sext i16 %trunc_ln1319_5

]]></Node>
<StgValue><ssdm name="sext_ln864_11"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:110 %mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10

]]></Node>
<StgValue><ssdm name="mul_ln864_5"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:115 %sext_ln864_12 = sext i16 %trunc_ln1317_6

]]></Node>
<StgValue><ssdm name="sext_ln864_12"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="16">
<![CDATA[
for.inc50.i:119 %sext_ln864_13 = sext i16 %trunc_ln1319_6

]]></Node>
<StgValue><ssdm name="sext_ln864_13"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc50.i:120 %mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12

]]></Node>
<StgValue><ssdm name="mul_ln864_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:61 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:71 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:81 %trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_2"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:91 %trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:101 %trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:111 %trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_5"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc50.i:121 %trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln864_6"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="112" op_0_bw="112" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
for.inc50.i:122 %tmp_6_6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln864_6, i16 %trunc_ln864_5, i16 %trunc_ln864_4, i16 %trunc_ln864_3, i16 %trunc_ln864_2, i16 %trunc_ln864_1, i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:123 %add_ln859 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:124 %add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln859_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:125 %add_ln859_2 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:126 %add_ln859_3 = add i16 %add_ln859_2, i16 %trunc_ln864_5

]]></Node>
<StgValue><ssdm name="add_ln859_3"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:127 %add_ln859_4 = add i16 %add_ln859_3, i16 %trunc_ln864_6

]]></Node>
<StgValue><ssdm name="add_ln859_4"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="112" op_1_bw="112" op_2_bw="0">
<![CDATA[
for.inc50.i:133 %store_ln52 = store i112 %tmp_6_6, i112 %p_lcssa14

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:0 %val_V_load_1 = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="112" op_0_bw="112" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:1 %p_lcssa14_load = load i112 %p_lcssa14

]]></Node>
<StgValue><ssdm name="p_lcssa14_load"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="112">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i112P0A, i112 %p_lcssa14_out, i112 %p_lcssa14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_out, i16 %val_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc50.i:0 %val_V_load = load i16 %val_V

]]></Node>
<StgValue><ssdm name="val_V_load"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc50.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc50.i:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc50.i:44 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:128 %add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_1

]]></Node>
<StgValue><ssdm name="add_ln859_5"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc50.i:129 %add_ln859_6 = add i16 %add_ln859_5, i16 %val_V_load

]]></Node>
<StgValue><ssdm name="add_ln859_6"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc50.i:135 %store_ln52 = store i16 %add_ln859_6, i16 %val_V

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.inc50.i:136 %br_ln52 = br void %for.body16.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
