<!DOCTYPE html>
<html>
  <head>
    <link rel="stylesheet" href="stylesheet_main_fpga.css">
    <link rel="icon" href="data:image/svg+xml,<svg xmlns=%22http://www.w3.org/2000/svg%22 viewBox=%220 0 100 100%22><text y=%22.9em%22 font-size=%2290%22>ü¶ê</text></svg>">
    <script src="https://code.jquery.com/jquery.min.js"></script>
  </head>

  <body>
    <!--Navigation Bar-->
    <h1>System Verilog Headers</h1>

    <h1>Module Header</h1>
    <p>
      <pre><code>
v 75 equal signs
//---------------------------------------------------------------------------
// header
//---------------------------------------------------------------------------
// file name   : module.sv
// file        : 
// author      : matthew kiep
// contact     : matthewkiep@gmail.com
//---------------------------------------------------------------------------
// description : add a description to the module file so that users
//               know how to use this module
//
//
//
//
//
//---------------------------------------------------------------------------
      </code></pre>
      <br>
      <br>

    </p>

    <p>
      <a href="fpgadesign.html">Back to top level.</a>
    </p>

  </body>
</html>