TimeQuest Timing Analyzer report for Synthesizer
Fri May 18 10:17:19 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 15. Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 16. Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 34. Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 35. Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Synthesizer                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; CLOCK_50                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                             ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                              ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                           ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 176.06 MHz  ; 176.06 MHz      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;                                                               ;
; 1158.75 MHz ; 380.08 MHz      ; CLOCK_50                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.680 ; -362.196      ;
; CLOCK_50                                                                             ; 0.137  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -2.688 ; -2.688        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.445  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.930 ; -250.405      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.662 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.631 ; -4.075        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.611 ; -163.748      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.680 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.718      ;
; -4.591 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.629      ;
; -4.570 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 5.607      ;
; -4.489 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 5.528      ;
; -4.400 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 5.439      ;
; -4.379 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.417      ;
; -4.309 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 5.348      ;
; -4.220 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 5.259      ;
; -4.199 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.237      ;
; -4.133 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 5.170      ;
; -3.952 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[3]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 4.983      ;
; -3.942 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.980      ;
; -3.850 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.897      ;
; -3.850 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.897      ;
; -3.850 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.897      ;
; -3.805 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.842      ;
; -3.791 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 4.822      ;
; -3.771 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.808      ;
; -3.762 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.800      ;
; -3.754 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.801      ;
; -3.754 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.801      ;
; -3.754 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.801      ;
; -3.715 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.762      ;
; -3.715 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.762      ;
; -3.715 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.762      ;
; -3.700 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.747      ;
; -3.700 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.747      ;
; -3.700 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.747      ;
; -3.672 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 4.703      ;
; -3.605 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.642      ;
; -3.589 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.627      ;
; -3.589 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.627      ;
; -3.589 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.627      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.581 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.620      ;
; -3.579 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.616      ;
; -3.573 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; i2c_master:inst_i2c_master|data[3]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 4.603      ;
; -3.530 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.577      ;
; -3.530 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.577      ;
; -3.530 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.577      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.485 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.524      ;
; -3.453 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.490      ;
; -3.453 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.490      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.446 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.485      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.431 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 4.470      ;
; -3.419 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 4.456      ;
; -3.401 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.448      ;
; -3.401 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.448      ;
; -3.401 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 4.448      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.137 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.901      ;
; 0.307 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.940 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.500        ; 2.856      ; 0.731      ;
; 3.440 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 1.000        ; 2.856      ; 0.731      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.688 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.000        ; 2.856      ; 0.731      ;
; -2.188 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; -0.500       ; 2.856      ; 0.731      ;
; 0.445  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|sda                                                                                                                      ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|ack                                                                                                                      ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|scl                                                                                                                      ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2]                                                             ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1]                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.904      ;
; 0.620 ; i2c_master:inst_i2c_master|ack                                                                                                                      ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                             ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.634 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.637 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.923      ;
; 0.765 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.055      ;
; 0.771 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.777 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.777 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.778 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.782 ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.789 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.790 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2]                                                             ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.001     ; 1.075      ;
; 0.822 ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.001     ; 1.107      ;
; 0.840 ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 1.127      ;
; 0.857 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.143      ;
; 0.858 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.144      ;
; 0.859 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.145      ;
; 0.862 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.148      ;
; 0.862 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 1.149      ;
; 0.864 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.150      ;
; 0.864 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.150      ;
; 0.865 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.151      ;
; 0.866 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.152      ;
; 0.866 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.152      ;
; 0.871 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.157      ;
; 0.907 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.193      ;
; 0.910 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.196      ;
; 0.940 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.226      ;
; 0.947 ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 1.234      ;
; 0.953 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.239      ;
; 0.953 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.239      ;
; 0.954 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 1.241      ;
; 0.958 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.244      ;
; 0.960 ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.965 ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.252      ;
; 0.968 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.257      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.930 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.021     ; 2.946      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.022     ; 2.945      ;
; -1.929 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.023     ; 2.944      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.009      ; 2.974      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.011      ; 2.976      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.927 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.012      ; 2.977      ;
; -1.926 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.010      ; 2.974      ;
; -1.926 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.010      ; 2.974      ;
; -1.926 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.010      ; 2.974      ;
; -1.926 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.010      ; 2.974      ;
; -1.926 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.010      ; 2.974      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.014     ; 2.934      ;
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.014     ; 2.934      ;
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.935      ;
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.935      ;
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.935      ;
; 2.662 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.935      ;
; 2.663 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.014     ; 2.935      ;
; 2.663 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.014     ; 2.935      ;
; 2.663 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.015     ; 2.934      ;
; 2.663 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.015     ; 2.934      ;
; 2.663 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.014     ; 2.935      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.010      ; 2.974      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.678 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.973      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.009      ; 2.974      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.011      ; 2.976      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.679 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.012      ; 2.977      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.023     ; 2.944      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
; 2.681 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.022     ; 2.945      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.814 ; 4.814 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.258 ; 5.258 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.689 ; 4.689 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.258 ; 5.258 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.573 ; 4.573 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.476 ; 4.476 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.342 ; 4.342 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.573 ; 4.573 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.396 ; -4.396 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.679 ; -4.679 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.441 ; -4.441 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.441 ; -4.441 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -5.010 ; -5.010 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.648 ; -1.648 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.038 ; -2.038 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.904 ; -1.904 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.648 ; -1.648 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                    ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.495  ; 7.495  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.501  ; 7.501  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.519  ; 8.519  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.505  ; 7.505  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.531  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 9.097  ; 9.097  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.143  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.800  ; 7.800  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.791  ; 7.791  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 9.097  ; 9.097  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.997  ; 7.997  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.372  ; 8.372  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 11.269 ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.309  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 11.269 ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 5.531  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                            ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.495  ; 7.495  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.501  ; 7.501  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.350  ; 8.350  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.505  ; 7.505  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.531  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.143  ; 7.791  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.143  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.800  ; 7.800  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.791  ; 7.791  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.928  ; 8.928  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.997  ; 7.997  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.372  ; 8.372  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.309  ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.309  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 11.269 ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 5.531  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; AUD_ADCDAT ; GPIO_0[4]   ; 10.448 ;       ;       ; 10.448 ;
; SW[8]      ; LEDR[0]     ;        ; 9.267 ; 9.267 ;        ;
; SW[8]      ; LEDR[1]     ;        ; 9.677 ; 9.677 ;        ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; AUD_ADCDAT ; GPIO_0[4]   ; 10.448 ;       ;       ; 10.448 ;
; SW[8]      ; LEDR[0]     ;        ; 9.267 ; 9.267 ;        ;
; SW[8]      ; LEDR[1]     ;        ; 9.677 ; 9.677 ;        ;
+------------+-------------+--------+-------+-------+--------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.073 ; -67.915       ;
; CLOCK_50                                                                             ; 0.641  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.719 ; -1.719        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.215  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.744 ; -96.514       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.609 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.380 ; -3.380        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.500 ; -134.000      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.073 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.105      ;
; -1.048 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.080      ;
; -1.017 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 2.048      ;
; -0.997 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 2.030      ;
; -0.972 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 2.005      ;
; -0.945 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.978      ;
; -0.941 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.973      ;
; -0.920 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.953      ;
; -0.892 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.931      ;
; -0.892 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.931      ;
; -0.892 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.931      ;
; -0.889 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.921      ;
; -0.863 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.894      ;
; -0.855 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.894      ;
; -0.855 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.894      ;
; -0.855 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.894      ;
; -0.842 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.881      ;
; -0.842 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.881      ;
; -0.842 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.881      ;
; -0.836 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.869      ;
; -0.836 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.869      ;
; -0.836 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.869      ;
; -0.828 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.867      ;
; -0.828 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.867      ;
; -0.828 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.867      ;
; -0.818 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[3]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.846      ;
; -0.804 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.836      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.795 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.828      ;
; -0.793 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.825      ;
; -0.787 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.819      ;
; -0.782 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.810      ;
; -0.780 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.812      ;
; -0.775 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.803      ;
; -0.769 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.801      ;
; -0.766 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.805      ;
; -0.766 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.805      ;
; -0.766 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.805      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.758 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.791      ;
; -0.747 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.779      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.745 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.778      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[20]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[21]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[22]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.739 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[23]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.766      ;
; -0.735 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.767      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
; -0.731 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.001      ; 1.764      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.641 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.099 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.500        ; 1.793      ; 0.367      ;
; 2.599 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 1.000        ; 1.793      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.719 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.000        ; 1.793      ; 0.367      ;
; -1.219 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; -0.500       ; 1.793      ; 0.367      ;
; 0.215  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|sda                                                                                                                      ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|ack                                                                                                                      ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|scl                                                                                                                      ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2]                                                             ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1]                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; i2c_master:inst_i2c_master|ack                                                                                                                      ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                             ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.402      ;
; 0.288 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.289 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.310 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2]                                                             ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.462      ;
; 0.310 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.462      ;
; 0.317 ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.469      ;
; 0.324 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 0.482      ;
; 0.330 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.336 ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.350 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.502      ;
; 0.351 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.503      ;
; 0.354 ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.358 ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.517      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.782      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.759      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.758      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.744 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.784      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.758      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.017     ; 1.758      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.018     ; 1.757      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
; -0.743 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.006      ; 1.781      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.609 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.749      ;
; 1.609 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.749      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.750      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.750      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 1.749      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 1.749      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.751      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.751      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.751      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.750      ;
; 1.610 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 1.750      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.758      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.758      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.757      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.623 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.781      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.006      ; 1.782      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.017     ; 1.759      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.018     ; 1.758      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.008      ; 1.784      ;
; 1.624 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.008      ; 1.784      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.213 ; 2.213 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.487 ; 2.487 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.501 ; 2.501 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.232 ; 2.232 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.501 ; 2.501 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.339 ; 1.339 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.339 ; 1.339 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.290 ; 1.290 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.284 ; 1.284 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.083 ; -2.083 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.194 ; -2.194 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.112 ; -2.112 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.112 ; -2.112 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.381 ; -2.381 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.213 ; -0.213 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.334 ; -0.334 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.285 ; -0.285 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.213 ; -0.213 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                  ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.909 ; 3.909 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.254 ; 4.254 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.533 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.466 ; 4.466 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.009 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.034 ; 4.034 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.027 ; 4.027 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.466 ; 4.466 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.136 ; 4.136 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.252 ; 4.252 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.537 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.533 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                          ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.909 ; 3.909 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.209 ; 4.209 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.533 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.009 ; 4.027 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.009 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.034 ; 4.034 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.027 ; 4.027 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.421 ; 4.421 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.136 ; 4.136 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.252 ; 4.252 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.537 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.537 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.533 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; AUD_ADCDAT ; GPIO_0[4]   ; 5.466 ;       ;       ; 5.466 ;
; SW[8]      ; LEDR[0]     ;       ; 4.123 ; 4.123 ;       ;
; SW[8]      ; LEDR[1]     ;       ; 4.357 ; 4.357 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; AUD_ADCDAT ; GPIO_0[4]   ; 5.466 ;       ;       ; 5.466 ;
; SW[8]      ; LEDR[0]     ;       ; 4.123 ; 4.123 ;       ;
; SW[8]      ; LEDR[1]     ;       ; 4.357 ; 4.357 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -4.680   ; -2.688 ; -1.930   ; 1.609   ; -1.631              ;
;  CLOCK_50                                                                             ; 0.137    ; -2.688 ; N/A      ; N/A     ; -1.631              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.680   ; 0.215  ; -1.930   ; 1.609   ; -0.611              ;
; Design-wide TNS                                                                       ; -362.196 ; -2.688 ; -250.405 ; 0.0     ; -167.823            ;
;  CLOCK_50                                                                             ; 0.000    ; -2.688 ; N/A      ; N/A     ; -4.075              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -362.196 ; 0.000  ; -250.405 ; 0.000   ; -163.748            ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.814 ; 4.814 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.258 ; 5.258 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.689 ; 4.689 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.258 ; 5.258 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.573 ; 4.573 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.476 ; 4.476 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.342 ; 4.342 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.573 ; 4.573 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.083 ; -2.083 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.194 ; -2.194 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.112 ; -2.112 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.112 ; -2.112 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.381 ; -2.381 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.213 ; -0.213 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.334 ; -0.334 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.285 ; -0.285 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.213 ; -0.213 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                    ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.495  ; 7.495  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.501  ; 7.501  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.519  ; 8.519  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.505  ; 7.505  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.531  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 9.097  ; 9.097  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.143  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.800  ; 7.800  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.791  ; 7.791  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 9.097  ; 9.097  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.997  ; 7.997  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.372  ; 8.372  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 11.269 ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.309  ;        ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 11.269 ; 11.269 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 5.531  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 4.143  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;        ; 8.309  ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                          ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.909 ; 3.909 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.209 ; 4.209 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.919 ; 3.919 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.533 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.009 ; 4.027 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.009 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.034 ; 4.034 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.027 ; 4.027 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.421 ; 4.421 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.136 ; 4.136 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.252 ; 4.252 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.537 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.537 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 5.412 ; 5.412 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.533 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; GPIO_0[*]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  GPIO_0[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.009 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; LEDR[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  LEDR[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 3.537 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; AUD_ADCDAT ; GPIO_0[4]   ; 10.448 ;       ;       ; 10.448 ;
; SW[8]      ; LEDR[0]     ;        ; 9.267 ; 9.267 ;        ;
; SW[8]      ; LEDR[1]     ;        ; 9.677 ; 9.677 ;        ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; AUD_ADCDAT ; GPIO_0[4]   ; 5.466 ;       ;       ; 5.466 ;
; SW[8]      ; LEDR[0]     ;       ; 4.123 ; 4.123 ;       ;
; SW[8]      ; LEDR[1]     ;       ; 4.357 ; 4.357 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 2        ; 0        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; 1        ; 1        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2719     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 2        ; 0        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; 1        ; 1        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2719     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 130      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 130      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 18 10:17:18 2018
Info: Command: quartus_sta Synthesizer -c Synthesizer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Synthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.680      -362.196 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
    Info (332119):     0.137         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.688
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.688        -2.688 CLOCK_50 
    Info (332119):     0.445         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case recovery slack is -1.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.930      -250.405 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case removal slack is 2.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.662         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -4.075 CLOCK_50 
    Info (332119):    -0.611      -163.748 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.073       -67.915 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
    Info (332119):     0.641         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.719        -1.719 CLOCK_50 
    Info (332119):     0.215         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case recovery slack is -0.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.744       -96.514 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case removal slack is 1.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.609         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 CLOCK_50 
    Info (332119):    -0.500      -134.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 475 megabytes
    Info: Processing ended: Fri May 18 10:17:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


