
SRJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f04  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800a0a0  0800a0a0  0001a0a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a108  0800a108  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800a108  0800a108  0001a108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a110  0800a110  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a110  0800a110  0001a110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a114  0800a114  0001a114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800a118  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  20000098  0800a1ac  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  0800a1ac  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f397  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dfd  00000000  00000000  0002f45b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f90  00000000  00000000  00031258  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ed0  00000000  00000000  000321e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016e0c  00000000  00000000  000330b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ad47  00000000  00000000  00049ec4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090749  00000000  00000000  00054c0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e5354  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004864  00000000  00000000  000e53d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000098 	.word	0x20000098
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a084 	.word	0x0800a084

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000009c 	.word	0x2000009c
 80001d4:	0800a084 	.word	0x0800a084

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	d1ed      	bne.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d80:	f000 b972 	b.w	8001068 <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f806 	bl	8000d9c <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__udivmoddi4>:
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da0:	9e08      	ldr	r6, [sp, #32]
 8000da2:	4604      	mov	r4, r0
 8000da4:	4688      	mov	r8, r1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d14b      	bne.n	8000e42 <__udivmoddi4+0xa6>
 8000daa:	428a      	cmp	r2, r1
 8000dac:	4615      	mov	r5, r2
 8000dae:	d967      	bls.n	8000e80 <__udivmoddi4+0xe4>
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	b14a      	cbz	r2, 8000dca <__udivmoddi4+0x2e>
 8000db6:	f1c2 0720 	rsb	r7, r2, #32
 8000dba:	fa01 f302 	lsl.w	r3, r1, r2
 8000dbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000dc2:	4095      	lsls	r5, r2
 8000dc4:	ea47 0803 	orr.w	r8, r7, r3
 8000dc8:	4094      	lsls	r4, r2
 8000dca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dce:	0c23      	lsrs	r3, r4, #16
 8000dd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000dd4:	fa1f fc85 	uxth.w	ip, r5
 8000dd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ddc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de0:	fb07 f10c 	mul.w	r1, r7, ip
 8000de4:	4299      	cmp	r1, r3
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x60>
 8000de8:	18eb      	adds	r3, r5, r3
 8000dea:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000dee:	f080 811b 	bcs.w	8001028 <__udivmoddi4+0x28c>
 8000df2:	4299      	cmp	r1, r3
 8000df4:	f240 8118 	bls.w	8001028 <__udivmoddi4+0x28c>
 8000df8:	3f02      	subs	r7, #2
 8000dfa:	442b      	add	r3, r5
 8000dfc:	1a5b      	subs	r3, r3, r1
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x8c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x290>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x290>
 8000e24:	3802      	subs	r0, #2
 8000e26:	442c      	add	r4, r5
 8000e28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000e2c:	eba4 040c 	sub.w	r4, r4, ip
 8000e30:	2700      	movs	r7, #0
 8000e32:	b11e      	cbz	r6, 8000e3c <__udivmoddi4+0xa0>
 8000e34:	40d4      	lsrs	r4, r2
 8000e36:	2300      	movs	r3, #0
 8000e38:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3c:	4639      	mov	r1, r7
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d909      	bls.n	8000e5a <__udivmoddi4+0xbe>
 8000e46:	2e00      	cmp	r6, #0
 8000e48:	f000 80eb 	beq.w	8001022 <__udivmoddi4+0x286>
 8000e4c:	2700      	movs	r7, #0
 8000e4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000e52:	4638      	mov	r0, r7
 8000e54:	4639      	mov	r1, r7
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	fab3 f783 	clz	r7, r3
 8000e5e:	2f00      	cmp	r7, #0
 8000e60:	d147      	bne.n	8000ef2 <__udivmoddi4+0x156>
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d302      	bcc.n	8000e6c <__udivmoddi4+0xd0>
 8000e66:	4282      	cmp	r2, r0
 8000e68:	f200 80fa 	bhi.w	8001060 <__udivmoddi4+0x2c4>
 8000e6c:	1a84      	subs	r4, r0, r2
 8000e6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e72:	2001      	movs	r0, #1
 8000e74:	4698      	mov	r8, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d0e0      	beq.n	8000e3c <__udivmoddi4+0xa0>
 8000e7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000e7e:	e7dd      	b.n	8000e3c <__udivmoddi4+0xa0>
 8000e80:	b902      	cbnz	r2, 8000e84 <__udivmoddi4+0xe8>
 8000e82:	deff      	udf	#255	; 0xff
 8000e84:	fab2 f282 	clz	r2, r2
 8000e88:	2a00      	cmp	r2, #0
 8000e8a:	f040 808f 	bne.w	8000fac <__udivmoddi4+0x210>
 8000e8e:	1b49      	subs	r1, r1, r5
 8000e90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e94:	fa1f f885 	uxth.w	r8, r5
 8000e98:	2701      	movs	r7, #1
 8000e9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e9e:	0c23      	lsrs	r3, r4, #16
 8000ea0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ea4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea8:	fb08 f10c 	mul.w	r1, r8, ip
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d907      	bls.n	8000ec0 <__udivmoddi4+0x124>
 8000eb0:	18eb      	adds	r3, r5, r3
 8000eb2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x122>
 8000eb8:	4299      	cmp	r1, r3
 8000eba:	f200 80cd 	bhi.w	8001058 <__udivmoddi4+0x2bc>
 8000ebe:	4684      	mov	ip, r0
 8000ec0:	1a59      	subs	r1, r3, r1
 8000ec2:	b2a3      	uxth	r3, r4
 8000ec4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ecc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ed0:	fb08 f800 	mul.w	r8, r8, r0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x14c>
 8000ed8:	192c      	adds	r4, r5, r4
 8000eda:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0x14a>
 8000ee0:	45a0      	cmp	r8, r4
 8000ee2:	f200 80b6 	bhi.w	8001052 <__udivmoddi4+0x2b6>
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	eba4 0408 	sub.w	r4, r4, r8
 8000eec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef0:	e79f      	b.n	8000e32 <__udivmoddi4+0x96>
 8000ef2:	f1c7 0c20 	rsb	ip, r7, #32
 8000ef6:	40bb      	lsls	r3, r7
 8000ef8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000efc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000f00:	fa01 f407 	lsl.w	r4, r1, r7
 8000f04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000f08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000f0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000f10:	4325      	orrs	r5, r4
 8000f12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000f16:	0c2c      	lsrs	r4, r5, #16
 8000f18:	fb08 3319 	mls	r3, r8, r9, r3
 8000f1c:	fa1f fa8e 	uxth.w	sl, lr
 8000f20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000f24:	fb09 f40a 	mul.w	r4, r9, sl
 8000f28:	429c      	cmp	r4, r3
 8000f2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000f2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b0>
 8000f34:	eb1e 0303 	adds.w	r3, lr, r3
 8000f38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f3c:	f080 8087 	bcs.w	800104e <__udivmoddi4+0x2b2>
 8000f40:	429c      	cmp	r4, r3
 8000f42:	f240 8084 	bls.w	800104e <__udivmoddi4+0x2b2>
 8000f46:	f1a9 0902 	sub.w	r9, r9, #2
 8000f4a:	4473      	add	r3, lr
 8000f4c:	1b1b      	subs	r3, r3, r4
 8000f4e:	b2ad      	uxth	r5, r5
 8000f50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f54:	fb08 3310 	mls	r3, r8, r0, r3
 8000f58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000f5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000f60:	45a2      	cmp	sl, r4
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1da>
 8000f64:	eb1e 0404 	adds.w	r4, lr, r4
 8000f68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000f6c:	d26b      	bcs.n	8001046 <__udivmoddi4+0x2aa>
 8000f6e:	45a2      	cmp	sl, r4
 8000f70:	d969      	bls.n	8001046 <__udivmoddi4+0x2aa>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4474      	add	r4, lr
 8000f76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7e:	eba4 040a 	sub.w	r4, r4, sl
 8000f82:	454c      	cmp	r4, r9
 8000f84:	46c2      	mov	sl, r8
 8000f86:	464b      	mov	r3, r9
 8000f88:	d354      	bcc.n	8001034 <__udivmoddi4+0x298>
 8000f8a:	d051      	beq.n	8001030 <__udivmoddi4+0x294>
 8000f8c:	2e00      	cmp	r6, #0
 8000f8e:	d069      	beq.n	8001064 <__udivmoddi4+0x2c8>
 8000f90:	ebb1 050a 	subs.w	r5, r1, sl
 8000f94:	eb64 0403 	sbc.w	r4, r4, r3
 8000f98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f9c:	40fd      	lsrs	r5, r7
 8000f9e:	40fc      	lsrs	r4, r7
 8000fa0:	ea4c 0505 	orr.w	r5, ip, r5
 8000fa4:	e9c6 5400 	strd	r5, r4, [r6]
 8000fa8:	2700      	movs	r7, #0
 8000faa:	e747      	b.n	8000e3c <__udivmoddi4+0xa0>
 8000fac:	f1c2 0320 	rsb	r3, r2, #32
 8000fb0:	fa20 f703 	lsr.w	r7, r0, r3
 8000fb4:	4095      	lsls	r5, r2
 8000fb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000fba:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fc2:	4338      	orrs	r0, r7
 8000fc4:	0c01      	lsrs	r1, r0, #16
 8000fc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000fca:	fa1f f885 	uxth.w	r8, r5
 8000fce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000fd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd6:	fb07 f308 	mul.w	r3, r7, r8
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d907      	bls.n	8000ff2 <__udivmoddi4+0x256>
 8000fe2:	1869      	adds	r1, r5, r1
 8000fe4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000fe8:	d22f      	bcs.n	800104a <__udivmoddi4+0x2ae>
 8000fea:	428b      	cmp	r3, r1
 8000fec:	d92d      	bls.n	800104a <__udivmoddi4+0x2ae>
 8000fee:	3f02      	subs	r7, #2
 8000ff0:	4429      	add	r1, r5
 8000ff2:	1acb      	subs	r3, r1, r3
 8000ff4:	b281      	uxth	r1, r0
 8000ff6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ffa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ffe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001002:	fb00 f308 	mul.w	r3, r0, r8
 8001006:	428b      	cmp	r3, r1
 8001008:	d907      	bls.n	800101a <__udivmoddi4+0x27e>
 800100a:	1869      	adds	r1, r5, r1
 800100c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8001010:	d217      	bcs.n	8001042 <__udivmoddi4+0x2a6>
 8001012:	428b      	cmp	r3, r1
 8001014:	d915      	bls.n	8001042 <__udivmoddi4+0x2a6>
 8001016:	3802      	subs	r0, #2
 8001018:	4429      	add	r1, r5
 800101a:	1ac9      	subs	r1, r1, r3
 800101c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001020:	e73b      	b.n	8000e9a <__udivmoddi4+0xfe>
 8001022:	4637      	mov	r7, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e709      	b.n	8000e3c <__udivmoddi4+0xa0>
 8001028:	4607      	mov	r7, r0
 800102a:	e6e7      	b.n	8000dfc <__udivmoddi4+0x60>
 800102c:	4618      	mov	r0, r3
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x8c>
 8001030:	4541      	cmp	r1, r8
 8001032:	d2ab      	bcs.n	8000f8c <__udivmoddi4+0x1f0>
 8001034:	ebb8 0a02 	subs.w	sl, r8, r2
 8001038:	eb69 020e 	sbc.w	r2, r9, lr
 800103c:	3801      	subs	r0, #1
 800103e:	4613      	mov	r3, r2
 8001040:	e7a4      	b.n	8000f8c <__udivmoddi4+0x1f0>
 8001042:	4660      	mov	r0, ip
 8001044:	e7e9      	b.n	800101a <__udivmoddi4+0x27e>
 8001046:	4618      	mov	r0, r3
 8001048:	e795      	b.n	8000f76 <__udivmoddi4+0x1da>
 800104a:	4667      	mov	r7, ip
 800104c:	e7d1      	b.n	8000ff2 <__udivmoddi4+0x256>
 800104e:	4681      	mov	r9, r0
 8001050:	e77c      	b.n	8000f4c <__udivmoddi4+0x1b0>
 8001052:	3802      	subs	r0, #2
 8001054:	442c      	add	r4, r5
 8001056:	e747      	b.n	8000ee8 <__udivmoddi4+0x14c>
 8001058:	f1ac 0c02 	sub.w	ip, ip, #2
 800105c:	442b      	add	r3, r5
 800105e:	e72f      	b.n	8000ec0 <__udivmoddi4+0x124>
 8001060:	4638      	mov	r0, r7
 8001062:	e708      	b.n	8000e76 <__udivmoddi4+0xda>
 8001064:	4637      	mov	r7, r6
 8001066:	e6e9      	b.n	8000e3c <__udivmoddi4+0xa0>

08001068 <__aeabi_idiv0>:
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop

0800106c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800106c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001072:	f002 fdcd 	bl	8003c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001076:	f000 f887 	bl	8001188 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107a:	f000 fac5 	bl	8001608 <MX_GPIO_Init>
  MX_DMA_Init();
 800107e:	f000 fa9b 	bl	80015b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001082:	f000 fa6d 	bl	8001560 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001086:	f000 f8e7 	bl	8001258 <MX_I2C1_Init>
  MX_TIM1_Init();
 800108a:	f000 f913 	bl	80012b4 <MX_TIM1_Init>
  MX_TIM3_Init();
 800108e:	f000 f9b5 	bl	80013fc <MX_TIM3_Init>
  MX_TIM2_Init();
 8001092:	f000 f967 	bl	8001364 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001096:	f000 fa15 	bl	80014c4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  UART2.huart = &huart2;
 800109a:	4b32      	ldr	r3, [pc, #200]	; (8001164 <main+0xf8>)
 800109c:	4a32      	ldr	r2, [pc, #200]	; (8001168 <main+0xfc>)
 800109e:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <main+0xf8>)
 80010a2:	22ff      	movs	r2, #255	; 0xff
 80010a4:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 80010a6:	4b2f      	ldr	r3, [pc, #188]	; (8001164 <main+0xf8>)
 80010a8:	22ff      	movs	r2, #255	; 0xff
 80010aa:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 80010ac:	482d      	ldr	r0, [pc, #180]	; (8001164 <main+0xf8>)
 80010ae:	f001 fdb9 	bl	8002c24 <UARTInit>
  UARTResetStart(&UART2);
 80010b2:	482c      	ldr	r0, [pc, #176]	; (8001164 <main+0xf8>)
 80010b4:	f001 fdde 	bl	8002c74 <UARTResetStart>

  HAL_TIM_Base_Start_IT(&htim2);
 80010b8:	482c      	ldr	r0, [pc, #176]	; (800116c <main+0x100>)
 80010ba:	f005 ff5a 	bl	8006f72 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 80010be:	482c      	ldr	r0, [pc, #176]	; (8001170 <main+0x104>)
 80010c0:	f005 ff33 	bl	8006f2a <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010c4:	2100      	movs	r1, #0
 80010c6:	482a      	ldr	r0, [pc, #168]	; (8001170 <main+0x104>)
 80010c8:	f005 ffa2 	bl	8007010 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80010cc:	2104      	movs	r1, #4
 80010ce:	4828      	ldr	r0, [pc, #160]	; (8001170 <main+0x104>)
 80010d0:	f005 ff9e 	bl	8007010 <HAL_TIM_PWM_Start>
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
  HomeMode = 10;
 80010d4:	4b27      	ldr	r3, [pc, #156]	; (8001174 <main+0x108>)
 80010d6:	220a      	movs	r2, #10
 80010d8:	701a      	strb	r2, [r3, #0]
  SetHome();
 80010da:	f000 fb91 	bl	8001800 <SetHome>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /////////////////////////////////////////////////////////////
  while (1)
  {
	  UART_Protocal();
 80010de:	f001 ffeb 	bl	80030b8 <UART_Protocal>

	  if (micros() - Timestamp >= 10000) //10000us = 0.01s = 100Hz
 80010e2:	f000 fb4f 	bl	8001784 <micros>
 80010e6:	460a      	mov	r2, r1
 80010e8:	4601      	mov	r1, r0
 80010ea:	4b23      	ldr	r3, [pc, #140]	; (8001178 <main+0x10c>)
 80010ec:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80010f0:	460b      	mov	r3, r1
 80010f2:	4614      	mov	r4, r2
 80010f4:	ebb3 030b 	subs.w	r3, r3, fp
 80010f8:	eb64 040c 	sbc.w	r4, r4, ip
 80010fc:	f242 710f 	movw	r1, #9999	; 0x270f
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	42a2      	cmp	r2, r4
 8001106:	bf08      	it	eq
 8001108:	4299      	cmpeq	r1, r3
 800110a:	d2e8      	bcs.n	80010de <main+0x72>
	  {
		  Timestamp = micros();
 800110c:	f000 fb3a 	bl	8001784 <micros>
 8001110:	4603      	mov	r3, r0
 8001112:	460c      	mov	r4, r1
 8001114:	4a18      	ldr	r2, [pc, #96]	; (8001178 <main+0x10c>)
 8001116:	e9c2 3400 	strd	r3, r4, [r2]

		  if(Run)
 800111a:	4b18      	ldr	r3, [pc, #96]	; (800117c <main+0x110>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d010      	beq.n	8001144 <main+0xd8>
		  {
			  RobotArm_Position = EncoderPosition_Update();
 8001122:	f000 fc39 	bl	8001998 <EncoderPosition_Update>
 8001126:	4603      	mov	r3, r0
 8001128:	b29a      	uxth	r2, r3
 800112a:	4b15      	ldr	r3, [pc, #84]	; (8001180 <main+0x114>)
 800112c:	801a      	strh	r2, [r3, #0]
			  EncoderVelocity_Update();
 800112e:	f000 fc3f 	bl	80019b0 <EncoderVelocity_Update>
			  planning();
 8001132:	f000 ffad 	bl	8002090 <planning>
			  kalmanfilter();
 8001136:	f000 fce3 	bl	8001b00 <kalmanfilter>
			  pid();
 800113a:	f001 fb2f 	bl	800279c <pid>
			  MotorDrive();
 800113e:	f000 fb3b 	bl	80017b8 <MotorDrive>
 8001142:	e00b      	b.n	800115c <main+0xf0>
		  }

		  else if(Home)
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <main+0x118>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d007      	beq.n	800115c <main+0xf0>
		  {
			  RobotArm_Position = EncoderPosition_Update();
 800114c:	f000 fc24 	bl	8001998 <EncoderPosition_Update>
 8001150:	4603      	mov	r3, r0
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <main+0x114>)
 8001156:	801a      	strh	r2, [r3, #0]
			  SetHome();
 8001158:	f000 fb52 	bl	8001800 <SetHome>
		  }


		  NucleoCheck();
 800115c:	f000 fad2 	bl	8001704 <NucleoCheck>
	  UART_Protocal();
 8001160:	e7bd      	b.n	80010de <main+0x72>
 8001162:	bf00      	nop
 8001164:	2000016c 	.word	0x2000016c
 8001168:	20000424 	.word	0x20000424
 800116c:	200003e4 	.word	0x200003e4
 8001170:	20000304 	.word	0x20000304
 8001174:	200000d0 	.word	0x200000d0
 8001178:	200000c0 	.word	0x200000c0
 800117c:	20000196 	.word	0x20000196
 8001180:	200000d8 	.word	0x200000d8
 8001184:	20000197 	.word	0x20000197

08001188 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b094      	sub	sp, #80	; 0x50
 800118c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	2230      	movs	r2, #48	; 0x30
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f007 fe51 	bl	8008e3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	4b27      	ldr	r3, [pc, #156]	; (8001250 <SystemClock_Config+0xc8>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	4a26      	ldr	r2, [pc, #152]	; (8001250 <SystemClock_Config+0xc8>)
 80011b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ba:	6413      	str	r3, [r2, #64]	; 0x40
 80011bc:	4b24      	ldr	r3, [pc, #144]	; (8001250 <SystemClock_Config+0xc8>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	4b21      	ldr	r3, [pc, #132]	; (8001254 <SystemClock_Config+0xcc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a20      	ldr	r2, [pc, #128]	; (8001254 <SystemClock_Config+0xcc>)
 80011d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <SystemClock_Config+0xcc>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e8:	2301      	movs	r3, #1
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ec:	2310      	movs	r3, #16
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f0:	2302      	movs	r3, #2
 80011f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011f4:	2300      	movs	r3, #0
 80011f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011f8:	2308      	movs	r3, #8
 80011fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80011fc:	2364      	movs	r3, #100	; 0x64
 80011fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001200:	2302      	movs	r3, #2
 8001202:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001204:	2304      	movs	r3, #4
 8001206:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001208:	f107 0320 	add.w	r3, r7, #32
 800120c:	4618      	mov	r0, r3
 800120e:	f005 f9ff 	bl	8006610 <HAL_RCC_OscConfig>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001218:	f002 f9f2 	bl	8003600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121c:	230f      	movs	r3, #15
 800121e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001220:	2302      	movs	r3, #2
 8001222:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001232:	f107 030c 	add.w	r3, r7, #12
 8001236:	2103      	movs	r1, #3
 8001238:	4618      	mov	r0, r3
 800123a:	f005 fc59 	bl	8006af0 <HAL_RCC_ClockConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001244:	f002 f9dc 	bl	8003600 <Error_Handler>
  }
}
 8001248:	bf00      	nop
 800124a:	3750      	adds	r7, #80	; 0x50
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40023800 	.word	0x40023800
 8001254:	40007000 	.word	0x40007000

08001258 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_I2C1_Init+0x50>)
 800125e:	4a13      	ldr	r2, [pc, #76]	; (80012ac <MX_I2C1_Init+0x54>)
 8001260:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001264:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <MX_I2C1_Init+0x58>)
 8001266:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001276:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800127a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <MX_I2C1_Init+0x50>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001294:	4804      	ldr	r0, [pc, #16]	; (80012a8 <MX_I2C1_Init+0x50>)
 8001296:	f003 fbcd 	bl	8004a34 <HAL_I2C_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012a0:	f002 f9ae 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	200002ac 	.word	0x200002ac
 80012ac:	40005400 	.word	0x40005400
 80012b0:	00061a80 	.word	0x00061a80

080012b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	; 0x30
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012ba:	f107 030c 	add.w	r3, r7, #12
 80012be:	2224      	movs	r2, #36	; 0x24
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f007 fdbb 	bl	8008e3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012d0:	4b22      	ldr	r3, [pc, #136]	; (800135c <MX_TIM1_Init+0xa8>)
 80012d2:	4a23      	ldr	r2, [pc, #140]	; (8001360 <MX_TIM1_Init+0xac>)
 80012d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012d6:	4b21      	ldr	r3, [pc, #132]	; (800135c <MX_TIM1_Init+0xa8>)
 80012d8:	2200      	movs	r2, #0
 80012da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <MX_TIM1_Init+0xa8>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80012e2:	4b1e      	ldr	r3, [pc, #120]	; (800135c <MX_TIM1_Init+0xa8>)
 80012e4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80012e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	; (800135c <MX_TIM1_Init+0xa8>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012f0:	4b1a      	ldr	r3, [pc, #104]	; (800135c <MX_TIM1_Init+0xa8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f6:	4b19      	ldr	r3, [pc, #100]	; (800135c <MX_TIM1_Init+0xa8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012fc:	2303      	movs	r3, #3
 80012fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001304:	2301      	movs	r3, #1
 8001306:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001310:	2302      	movs	r3, #2
 8001312:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001314:	2301      	movs	r3, #1
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	4619      	mov	r1, r3
 8001326:	480d      	ldr	r0, [pc, #52]	; (800135c <MX_TIM1_Init+0xa8>)
 8001328:	f005 fea4 	bl	8007074 <HAL_TIM_Encoder_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001332:	f002 f965 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	; (800135c <MX_TIM1_Init+0xa8>)
 8001344:	f006 fcda 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800134e:	f002 f957 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	3730      	adds	r7, #48	; 0x30
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200003a4 	.word	0x200003a4
 8001360:	40010000 	.word	0x40010000

08001364 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800136a:	f107 0308 	add.w	r3, r7, #8
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001378:	463b      	mov	r3, r7
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001380:	4b1d      	ldr	r3, [pc, #116]	; (80013f8 <MX_TIM2_Init+0x94>)
 8001382:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001386:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <MX_TIM2_Init+0x94>)
 800138a:	2263      	movs	r2, #99	; 0x63
 800138c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <MX_TIM2_Init+0x94>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001394:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <MX_TIM2_Init+0x94>)
 8001396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800139a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139c:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <MX_TIM2_Init+0x94>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <MX_TIM2_Init+0x94>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013a8:	4813      	ldr	r0, [pc, #76]	; (80013f8 <MX_TIM2_Init+0x94>)
 80013aa:	f005 fd93 	bl	8006ed4 <HAL_TIM_Base_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013b4:	f002 f924 	bl	8003600 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013be:	f107 0308 	add.w	r3, r7, #8
 80013c2:	4619      	mov	r1, r3
 80013c4:	480c      	ldr	r0, [pc, #48]	; (80013f8 <MX_TIM2_Init+0x94>)
 80013c6:	f006 f8ed 	bl	80075a4 <HAL_TIM_ConfigClockSource>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013d0:	f002 f916 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d4:	2300      	movs	r3, #0
 80013d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013dc:	463b      	mov	r3, r7
 80013de:	4619      	mov	r1, r3
 80013e0:	4805      	ldr	r0, [pc, #20]	; (80013f8 <MX_TIM2_Init+0x94>)
 80013e2:	f006 fc8b 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013ec:	f002 f908 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200003e4 	.word	0x200003e4

080013fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141e:	4b27      	ldr	r3, [pc, #156]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001420:	4a27      	ldr	r2, [pc, #156]	; (80014c0 <MX_TIM3_Init+0xc4>)
 8001422:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001424:	4b25      	ldr	r3, [pc, #148]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001426:	2200      	movs	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b24      	ldr	r3, [pc, #144]	; (80014bc <MX_TIM3_Init+0xc0>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001430:	4b22      	ldr	r3, [pc, #136]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001432:	f242 7210 	movw	r2, #10000	; 0x2710
 8001436:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b20      	ldr	r3, [pc, #128]	; (80014bc <MX_TIM3_Init+0xc0>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143e:	4b1f      	ldr	r3, [pc, #124]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001444:	481d      	ldr	r0, [pc, #116]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001446:	f005 fdb8 	bl	8006fba <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001450:	f002 f8d6 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4619      	mov	r1, r3
 8001462:	4816      	ldr	r0, [pc, #88]	; (80014bc <MX_TIM3_Init+0xc0>)
 8001464:	f006 fc4a 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800146e:	f002 f8c7 	bl	8003600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	; 0x60
 8001474:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	4619      	mov	r1, r3
 8001488:	480c      	ldr	r0, [pc, #48]	; (80014bc <MX_TIM3_Init+0xc0>)
 800148a:	f005 ffc5 	bl	8007418 <HAL_TIM_PWM_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001494:	f002 f8b4 	bl	8003600 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2204      	movs	r2, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4807      	ldr	r0, [pc, #28]	; (80014bc <MX_TIM3_Init+0xc0>)
 80014a0:	f005 ffba 	bl	8007418 <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014aa:	f002 f8a9 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014ae:	4803      	ldr	r0, [pc, #12]	; (80014bc <MX_TIM3_Init+0xc0>)
 80014b0:	f002 f9d8 	bl	8003864 <HAL_TIM_MspPostInit>

}
 80014b4:	bf00      	nop
 80014b6:	3728      	adds	r7, #40	; 0x28
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000304 	.word	0x20000304
 80014c0:	40000400 	.word	0x40000400

080014c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ca:	f107 0308 	add.w	r3, r7, #8
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d8:	463b      	mov	r3, r7
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014e0:	4b1d      	ldr	r3, [pc, #116]	; (8001558 <MX_TIM4_Init+0x94>)
 80014e2:	4a1e      	ldr	r2, [pc, #120]	; (800155c <MX_TIM4_Init+0x98>)
 80014e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 80014e6:	4b1c      	ldr	r3, [pc, #112]	; (8001558 <MX_TIM4_Init+0x94>)
 80014e8:	2263      	movs	r2, #99	; 0x63
 80014ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <MX_TIM4_Init+0x94>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 80014f2:	4b19      	ldr	r3, [pc, #100]	; (8001558 <MX_TIM4_Init+0x94>)
 80014f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80014f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fa:	4b17      	ldr	r3, [pc, #92]	; (8001558 <MX_TIM4_Init+0x94>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001500:	4b15      	ldr	r3, [pc, #84]	; (8001558 <MX_TIM4_Init+0x94>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001506:	4814      	ldr	r0, [pc, #80]	; (8001558 <MX_TIM4_Init+0x94>)
 8001508:	f005 fce4 	bl	8006ed4 <HAL_TIM_Base_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001512:	f002 f875 	bl	8003600 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001516:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800151a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800151c:	f107 0308 	add.w	r3, r7, #8
 8001520:	4619      	mov	r1, r3
 8001522:	480d      	ldr	r0, [pc, #52]	; (8001558 <MX_TIM4_Init+0x94>)
 8001524:	f006 f83e 	bl	80075a4 <HAL_TIM_ConfigClockSource>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800152e:	f002 f867 	bl	8003600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001532:	2300      	movs	r3, #0
 8001534:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800153a:	463b      	mov	r3, r7
 800153c:	4619      	mov	r1, r3
 800153e:	4806      	ldr	r0, [pc, #24]	; (8001558 <MX_TIM4_Init+0x94>)
 8001540:	f006 fbdc 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800154a:	f002 f859 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000268 	.word	0x20000268
 800155c:	40000800 	.word	0x40000800

08001560 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001566:	4a13      	ldr	r2, [pc, #76]	; (80015b4 <MX_USART2_UART_Init+0x54>)
 8001568:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 800156c:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001570:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001574:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001578:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001580:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001582:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001586:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 800158a:	220c      	movs	r2, #12
 800158c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_USART2_UART_Init+0x50>)
 800159c:	f006 fc30 	bl	8007e00 <HAL_UART_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80015a6:	f002 f82b 	bl	8003600 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000424 	.word	0x20000424
 80015b4:	40004400 	.word	0x40004400

080015b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <MX_DMA_Init+0x4c>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	4a0f      	ldr	r2, [pc, #60]	; (8001604 <MX_DMA_Init+0x4c>)
 80015c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015cc:	6313      	str	r3, [r2, #48]	; 0x30
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <MX_DMA_Init+0x4c>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	2010      	movs	r0, #16
 80015e0:	f002 fc85 	bl	8003eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015e4:	2010      	movs	r0, #16
 80015e6:	f002 fc9e 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	2011      	movs	r0, #17
 80015f0:	f002 fc7d 	bl	8003eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015f4:	2011      	movs	r0, #17
 80015f6:	f002 fc96 	bl	8003f26 <HAL_NVIC_EnableIRQ>

}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800

08001608 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	; 0x28
 800160c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	609a      	str	r2, [r3, #8]
 800161a:	60da      	str	r2, [r3, #12]
 800161c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	4a32      	ldr	r2, [pc, #200]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001628:	f043 0304 	orr.w	r3, r3, #4
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
 800162e:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a2b      	ldr	r2, [pc, #172]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b29      	ldr	r3, [pc, #164]	; (80016f0 <MX_GPIO_Init+0xe8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	4b25      	ldr	r3, [pc, #148]	; (80016f0 <MX_GPIO_Init+0xe8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a24      	ldr	r2, [pc, #144]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b22      	ldr	r3, [pc, #136]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60bb      	str	r3, [r7, #8]
 8001670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a1d      	ldr	r2, [pc, #116]	; (80016f0 <MX_GPIO_Init+0xe8>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <MX_GPIO_Init+0xe8>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2120      	movs	r1, #32
 8001692:	4818      	ldr	r0, [pc, #96]	; (80016f4 <MX_GPIO_Init+0xec>)
 8001694:	f003 f99a 	bl	80049cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001698:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800169c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800169e:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <MX_GPIO_Init+0xf0>)
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4813      	ldr	r0, [pc, #76]	; (80016fc <MX_GPIO_Init+0xf4>)
 80016ae:	f002 fff3 	bl	8004698 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016b2:	2320      	movs	r3, #32
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	480a      	ldr	r0, [pc, #40]	; (80016f4 <MX_GPIO_Init+0xec>)
 80016ca:	f002 ffe5 	bl	8004698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ce:	2330      	movs	r3, #48	; 0x30
 80016d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4807      	ldr	r0, [pc, #28]	; (8001700 <MX_GPIO_Init+0xf8>)
 80016e2:	f002 ffd9 	bl	8004698 <HAL_GPIO_Init>

}
 80016e6:	bf00      	nop
 80016e8:	3728      	adds	r7, #40	; 0x28
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40020000 	.word	0x40020000
 80016f8:	10210000 	.word	0x10210000
 80016fc:	40020800 	.word	0x40020800
 8001700:	40020400 	.word	0x40020400

08001704 <NucleoCheck>:

/* USER CODE BEGIN 4 */
//******************************************************************

void NucleoCheck()
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	ButtonArray[1] = ButtonArray[0];
 8001708:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <NucleoCheck+0x3c>)
 800170a:	781a      	ldrb	r2, [r3, #0]
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <NucleoCheck+0x3c>)
 800170e:	705a      	strb	r2, [r3, #1]
	ButtonArray[0] = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8001710:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001714:	480b      	ldr	r0, [pc, #44]	; (8001744 <NucleoCheck+0x40>)
 8001716:	f003 f941 	bl	800499c <HAL_GPIO_ReadPin>
 800171a:	4603      	mov	r3, r0
 800171c:	461a      	mov	r2, r3
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <NucleoCheck+0x3c>)
 8001720:	701a      	strb	r2, [r3, #0]

	if(ButtonArray[0]==1 && ButtonArray[1]==0) //When Released Button
 8001722:	4b07      	ldr	r3, [pc, #28]	; (8001740 <NucleoCheck+0x3c>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d107      	bne.n	800173a <NucleoCheck+0x36>
 800172a:	4b05      	ldr	r3, [pc, #20]	; (8001740 <NucleoCheck+0x3c>)
 800172c:	785b      	ldrb	r3, [r3, #1]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d103      	bne.n	800173a <NucleoCheck+0x36>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001732:	2120      	movs	r1, #32
 8001734:	4804      	ldr	r0, [pc, #16]	; (8001748 <NucleoCheck+0x44>)
 8001736:	f003 f962 	bl	80049fe <HAL_GPIO_TogglePin>
	}
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000000 	.word	0x20000000
 8001744:	40020800 	.word	0x40020800
 8001748:	40020000 	.word	0x40020000

0800174c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800174c:	b490      	push	{r4, r7}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a09      	ldr	r2, [pc, #36]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d109      	bne.n	8001770 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 800175c:	4b08      	ldr	r3, [pc, #32]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800175e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001762:	f111 33ff 	adds.w	r3, r1, #4294967295	; 0xffffffff
 8001766:	f142 0400 	adc.w	r4, r2, #0
 800176a:	4a05      	ldr	r2, [pc, #20]	; (8001780 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800176c:	e9c2 3400 	strd	r3, r4, [r2]
	}
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bc90      	pop	{r4, r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	200003e4 	.word	0x200003e4
 8001780:	200000b8 	.word	0x200000b8

08001784 <micros>:

uint64_t micros()
{
 8001784:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8001788:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <micros+0x2c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001790:	4619      	mov	r1, r3
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <micros+0x30>)
 8001798:	e9d3 bc00 	ldrd	fp, ip, [r3]
 800179c:	eb1b 0301 	adds.w	r3, fp, r1
 80017a0:	eb4c 0402 	adc.w	r4, ip, r2
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	4621      	mov	r1, r4
 80017a8:	46bd      	mov	sp, r7
 80017aa:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80017ae:	4770      	bx	lr
 80017b0:	200003e4 	.word	0x200003e4
 80017b4:	200000b8 	.word	0x200000b8

080017b8 <MotorDrive>:
	ProxiArray[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
	ProxiArray[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
}

void MotorDrive()
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
	if(PWMOut >= 0)
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <MotorDrive+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db09      	blt.n	80017d8 <MotorDrive+0x20>
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWMOut);
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <MotorDrive+0x40>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MotorDrive+0x44>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MotorDrive+0x44>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2200      	movs	r2, #0
 80017d4:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, -PWMOut);
	}
}
 80017d6:	e009      	b.n	80017ec <MotorDrive+0x34>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MotorDrive+0x44>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2200      	movs	r2, #0
 80017de:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, -PWMOut);
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <MotorDrive+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	425a      	negs	r2, r3
 80017e6:	4b05      	ldr	r3, [pc, #20]	; (80017fc <MotorDrive+0x44>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	200000d4 	.word	0x200000d4
 80017fc:	20000304 	.word	0x20000304

08001800 <SetHome>:

void SetHome()
{
 8001800:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001804:	af00      	add	r7, sp, #0
	if(HomeMode == 1)
 8001806:	4b5a      	ldr	r3, [pc, #360]	; (8001970 <SetHome+0x170>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d11e      	bne.n	800184c <SetHome+0x4c>
	{
		PWMOut = 750;
 800180e:	4b59      	ldr	r3, [pc, #356]	; (8001974 <SetHome+0x174>)
 8001810:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001814:	601a      	str	r2, [r3, #0]
		MotorDrive();
 8001816:	f7ff ffcf 	bl	80017b8 <MotorDrive>
		if (micros() - HomeTimestamp >= 200000) //200000us = 0.2s
 800181a:	f7ff ffb3 	bl	8001784 <micros>
 800181e:	460a      	mov	r2, r1
 8001820:	4601      	mov	r1, r0
 8001822:	4b55      	ldr	r3, [pc, #340]	; (8001978 <SetHome+0x178>)
 8001824:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8001828:	460b      	mov	r3, r1
 800182a:	4614      	mov	r4, r2
 800182c:	ebb3 030b 	subs.w	r3, r3, fp
 8001830:	eb64 040c 	sbc.w	r4, r4, ip
 8001834:	4951      	ldr	r1, [pc, #324]	; (800197c <SetHome+0x17c>)
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	42a2      	cmp	r2, r4
 800183c:	bf08      	it	eq
 800183e:	4299      	cmpeq	r1, r3
 8001840:	f080 8092 	bcs.w	8001968 <SetHome+0x168>
		{
			HomeMode = 2;
 8001844:	4b4a      	ldr	r3, [pc, #296]	; (8001970 <SetHome+0x170>)
 8001846:	2202      	movs	r2, #2
 8001848:	701a      	strb	r2, [r3, #0]
		MotorDrive();
		HAL_Delay(500);
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
		HomeMode = 0;
	}
}
 800184a:	e08d      	b.n	8001968 <SetHome+0x168>
	else if(HomeMode == 2)
 800184c:	4b48      	ldr	r3, [pc, #288]	; (8001970 <SetHome+0x170>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d10f      	bne.n	8001874 <SetHome+0x74>
		PWMOut = -2500;
 8001854:	4b47      	ldr	r3, [pc, #284]	; (8001974 <SetHome+0x174>)
 8001856:	4a4a      	ldr	r2, [pc, #296]	; (8001980 <SetHome+0x180>)
 8001858:	601a      	str	r2, [r3, #0]
		MotorDrive();
 800185a:	f7ff ffad 	bl	80017b8 <MotorDrive>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0)
 800185e:	2110      	movs	r1, #16
 8001860:	4848      	ldr	r0, [pc, #288]	; (8001984 <SetHome+0x184>)
 8001862:	f003 f89b 	bl	800499c <HAL_GPIO_ReadPin>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d17d      	bne.n	8001968 <SetHome+0x168>
			HomeMode = 3;
 800186c:	4b40      	ldr	r3, [pc, #256]	; (8001970 <SetHome+0x170>)
 800186e:	2203      	movs	r2, #3
 8001870:	701a      	strb	r2, [r3, #0]
}
 8001872:	e079      	b.n	8001968 <SetHome+0x168>
	else if(HomeMode == 3)
 8001874:	4b3e      	ldr	r3, [pc, #248]	; (8001970 <SetHome+0x170>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b03      	cmp	r3, #3
 800187a:	d116      	bne.n	80018aa <SetHome+0xaa>
		PWMOut = -600;
 800187c:	4b3d      	ldr	r3, [pc, #244]	; (8001974 <SetHome+0x174>)
 800187e:	4a42      	ldr	r2, [pc, #264]	; (8001988 <SetHome+0x188>)
 8001880:	601a      	str	r2, [r3, #0]
		MotorDrive();
 8001882:	f7ff ff99 	bl	80017b8 <MotorDrive>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0)
 8001886:	2120      	movs	r1, #32
 8001888:	483e      	ldr	r0, [pc, #248]	; (8001984 <SetHome+0x184>)
 800188a:	f003 f887 	bl	800499c <HAL_GPIO_ReadPin>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d169      	bne.n	8001968 <SetHome+0x168>
			HomeMode = 4;
 8001894:	4b36      	ldr	r3, [pc, #216]	; (8001970 <SetHome+0x170>)
 8001896:	2204      	movs	r2, #4
 8001898:	701a      	strb	r2, [r3, #0]
			HomeTimestamp = micros();
 800189a:	f7ff ff73 	bl	8001784 <micros>
 800189e:	4603      	mov	r3, r0
 80018a0:	460c      	mov	r4, r1
 80018a2:	4a35      	ldr	r2, [pc, #212]	; (8001978 <SetHome+0x178>)
 80018a4:	e9c2 3400 	strd	r3, r4, [r2]
}
 80018a8:	e05e      	b.n	8001968 <SetHome+0x168>
	else if(HomeMode == 4)
 80018aa:	4b31      	ldr	r3, [pc, #196]	; (8001970 <SetHome+0x170>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	d123      	bne.n	80018fa <SetHome+0xfa>
		PWMOut = 0;
 80018b2:	4b30      	ldr	r3, [pc, #192]	; (8001974 <SetHome+0x174>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
		MotorDrive();
 80018b8:	f7ff ff7e 	bl	80017b8 <MotorDrive>
		if (micros() - HomeTimestamp >= 500000) //500000us = 0.5s
 80018bc:	f7ff ff62 	bl	8001784 <micros>
 80018c0:	460a      	mov	r2, r1
 80018c2:	4601      	mov	r1, r0
 80018c4:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <SetHome+0x178>)
 80018c6:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80018ca:	460b      	mov	r3, r1
 80018cc:	4614      	mov	r4, r2
 80018ce:	ebb3 030b 	subs.w	r3, r3, fp
 80018d2:	eb64 040c 	sbc.w	r4, r4, ip
 80018d6:	492d      	ldr	r1, [pc, #180]	; (800198c <SetHome+0x18c>)
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	42a2      	cmp	r2, r4
 80018de:	bf08      	it	eq
 80018e0:	4299      	cmpeq	r1, r3
 80018e2:	d241      	bcs.n	8001968 <SetHome+0x168>
			htim1.Instance->CNT = 0;
 80018e4:	4b2a      	ldr	r3, [pc, #168]	; (8001990 <SetHome+0x190>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2200      	movs	r2, #0
 80018ea:	625a      	str	r2, [r3, #36]	; 0x24
			HomeMode = 0;
 80018ec:	4b20      	ldr	r3, [pc, #128]	; (8001970 <SetHome+0x170>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
			Home = 0;
 80018f2:	4b28      	ldr	r3, [pc, #160]	; (8001994 <SetHome+0x194>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
}
 80018f8:	e036      	b.n	8001968 <SetHome+0x168>
	else if(HomeMode == 10)
 80018fa:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <SetHome+0x170>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b0a      	cmp	r3, #10
 8001900:	d132      	bne.n	8001968 <SetHome+0x168>
		PWMOut = 750;
 8001902:	4b1c      	ldr	r3, [pc, #112]	; (8001974 <SetHome+0x174>)
 8001904:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001908:	601a      	str	r2, [r3, #0]
		MotorDrive();
 800190a:	f7ff ff55 	bl	80017b8 <MotorDrive>
		HAL_Delay(200);
 800190e:	20c8      	movs	r0, #200	; 0xc8
 8001910:	f002 f9f0 	bl	8003cf4 <HAL_Delay>
		PWMOut = -2500;
 8001914:	4b17      	ldr	r3, [pc, #92]	; (8001974 <SetHome+0x174>)
 8001916:	4a1a      	ldr	r2, [pc, #104]	; (8001980 <SetHome+0x180>)
 8001918:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 800191a:	e001      	b.n	8001920 <SetHome+0x120>
			MotorDrive();
 800191c:	f7ff ff4c 	bl	80017b8 <MotorDrive>
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 8001920:	2110      	movs	r1, #16
 8001922:	4818      	ldr	r0, [pc, #96]	; (8001984 <SetHome+0x184>)
 8001924:	f003 f83a 	bl	800499c <HAL_GPIO_ReadPin>
 8001928:	4603      	mov	r3, r0
 800192a:	2b01      	cmp	r3, #1
 800192c:	d0f6      	beq.n	800191c <SetHome+0x11c>
		PWMOut = -600;
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <SetHome+0x174>)
 8001930:	4a15      	ldr	r2, [pc, #84]	; (8001988 <SetHome+0x188>)
 8001932:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 1)
 8001934:	e001      	b.n	800193a <SetHome+0x13a>
			MotorDrive();
 8001936:	f7ff ff3f 	bl	80017b8 <MotorDrive>
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 1)
 800193a:	2120      	movs	r1, #32
 800193c:	4811      	ldr	r0, [pc, #68]	; (8001984 <SetHome+0x184>)
 800193e:	f003 f82d 	bl	800499c <HAL_GPIO_ReadPin>
 8001942:	4603      	mov	r3, r0
 8001944:	2b01      	cmp	r3, #1
 8001946:	d0f6      	beq.n	8001936 <SetHome+0x136>
		PWMOut = 0;
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <SetHome+0x174>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
		MotorDrive();
 800194e:	f7ff ff33 	bl	80017b8 <MotorDrive>
		HAL_Delay(500);
 8001952:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001956:	f002 f9cd 	bl	8003cf4 <HAL_Delay>
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800195a:	213c      	movs	r1, #60	; 0x3c
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <SetHome+0x190>)
 800195e:	f005 fc1b 	bl	8007198 <HAL_TIM_Encoder_Start>
		HomeMode = 0;
 8001962:	4b03      	ldr	r3, [pc, #12]	; (8001970 <SetHome+0x170>)
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
}
 8001968:	bf00      	nop
 800196a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800196e:	bf00      	nop
 8001970:	200000d0 	.word	0x200000d0
 8001974:	200000d4 	.word	0x200000d4
 8001978:	200000c8 	.word	0x200000c8
 800197c:	00030d3f 	.word	0x00030d3f
 8001980:	fffff63c 	.word	0xfffff63c
 8001984:	40020400 	.word	0x40020400
 8001988:	fffffda8 	.word	0xfffffda8
 800198c:	0007a11f 	.word	0x0007a11f
 8001990:	200003a4 	.word	0x200003a4
 8001994:	20000197 	.word	0x20000197

08001998 <EncoderPosition_Update>:
#define  HTIM_ENCODER htim1
#define  MAX_SUBPOSITION_OVERFLOW 3600
#define  MAX_ENCODER_PERIOD 7200

uint32_t EncoderPosition_Update()
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
	return HTIM_ENCODER.Instance->CNT;
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <EncoderPosition_Update+0x14>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	200003a4 	.word	0x200003a4

080019b0 <EncoderVelocity_Update>:

float EncoderVelocity_Update()
{   static uint32_t EncoderLastPosition = 0;
 80019b0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80019b4:	ed2d 8b02 	vpush	{d8}
 80019b8:	b086      	sub	sp, #24
 80019ba:	af00      	add	r7, sp, #0
	static uint64_t EncoderLastTimestamp = 0;
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 80019bc:	4b4a      	ldr	r3, [pc, #296]	; (8001ae8 <EncoderVelocity_Update+0x138>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c2:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 80019c4:	f7ff fede 	bl	8001784 <micros>
 80019c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;
	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 80019cc:	4b47      	ldr	r3, [pc, #284]	; (8001aec <EncoderVelocity_Update+0x13c>)
 80019ce:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80019d2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80019d6:	460b      	mov	r3, r1
 80019d8:	4614      	mov	r4, r2
 80019da:	ebb3 030b 	subs.w	r3, r3, fp
 80019de:	eb64 040c 	sbc.w	r4, r4, ip
 80019e2:	e9c7 3400 	strd	r3, r4, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 80019e6:	4b42      	ldr	r3, [pc, #264]	; (8001af0 <EncoderVelocity_Update+0x140>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	617b      	str	r3, [r7, #20]
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80019f6:	db04      	blt.n	8001a02 <EncoderVelocity_Update+0x52>
	{EncoderPositionDiff -= MAX_ENCODER_PERIOD;}
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	f5a3 53e1 	sub.w	r3, r3, #7200	; 0x1c20
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	e008      	b.n	8001a14 <EncoderVelocity_Update+0x64>
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	425b      	negs	r3, r3
 8001a06:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001a0a:	db03      	blt.n	8001a14 <EncoderVelocity_Update+0x64>
	{EncoderPositionDiff += MAX_ENCODER_PERIOD;}
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8001a12:	617b      	str	r3, [r7, #20]
	EncoderLastPosition = EncoderNowPosition;
 8001a14:	4a36      	ldr	r2, [pc, #216]	; (8001af0 <EncoderVelocity_Update+0x140>)
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8001a1a:	4a34      	ldr	r2, [pc, #208]	; (8001aec <EncoderVelocity_Update+0x13c>)
 8001a1c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001a20:	e9c2 3400 	strd	r3, r4, [r2]
	raw =(float)(EncoderPositionDiff * 1000000.00) / (float) EncoderTimeDiff;
 8001a24:	6978      	ldr	r0, [r7, #20]
 8001a26:	f7fe fd29 	bl	800047c <__aeabi_i2d>
 8001a2a:	a329      	add	r3, pc, #164	; (adr r3, 8001ad0 <EncoderVelocity_Update+0x120>)
 8001a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a30:	f7fe fd8e 	bl	8000550 <__aeabi_dmul>
 8001a34:	4603      	mov	r3, r0
 8001a36:	460c      	mov	r4, r1
 8001a38:	4618      	mov	r0, r3
 8001a3a:	4621      	mov	r1, r4
 8001a3c:	f7ff f838 	bl	8000ab0 <__aeabi_d2f>
 8001a40:	ee08 0a10 	vmov	s16, r0
 8001a44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a48:	f7ff f94a 	bl	8000ce0 <__aeabi_ul2f>
 8001a4c:	ee07 0a10 	vmov	s14, r0
 8001a50:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001a54:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <EncoderVelocity_Update+0x144>)
 8001a56:	edc3 7a00 	vstr	s15, [r3]
	rad = raw* 0.05*2.00*3.141592/360.00;
 8001a5a:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <EncoderVelocity_Update+0x144>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fd1e 	bl	80004a0 <__aeabi_f2d>
 8001a64:	a31c      	add	r3, pc, #112	; (adr r3, 8001ad8 <EncoderVelocity_Update+0x128>)
 8001a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6a:	f7fe fd71 	bl	8000550 <__aeabi_dmul>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460c      	mov	r4, r1
 8001a72:	4618      	mov	r0, r3
 8001a74:	4621      	mov	r1, r4
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	f7fe fbb3 	bl	80001e4 <__adddf3>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460c      	mov	r4, r1
 8001a82:	4618      	mov	r0, r3
 8001a84:	4621      	mov	r1, r4
 8001a86:	a316      	add	r3, pc, #88	; (adr r3, 8001ae0 <EncoderVelocity_Update+0x130>)
 8001a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a8c:	f7fe fd60 	bl	8000550 <__aeabi_dmul>
 8001a90:	4603      	mov	r3, r0
 8001a92:	460c      	mov	r4, r1
 8001a94:	4618      	mov	r0, r3
 8001a96:	4621      	mov	r1, r4
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <EncoderVelocity_Update+0x148>)
 8001a9e:	f7fe fe81 	bl	80007a4 <__aeabi_ddiv>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	460c      	mov	r4, r1
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	f7ff f801 	bl	8000ab0 <__aeabi_d2f>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <EncoderVelocity_Update+0x14c>)
 8001ab2:	601a      	str	r2, [r3, #0]
	return  rad;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <EncoderVelocity_Update+0x14c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	ee07 3a90 	vmov	s15, r3
}
 8001abc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	ecbd 8b02 	vpop	{d8}
 8001ac8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8001acc:	f3af 8000 	nop.w
 8001ad0:	00000000 	.word	0x00000000
 8001ad4:	412e8480 	.word	0x412e8480
 8001ad8:	9999999a 	.word	0x9999999a
 8001adc:	3fa99999 	.word	0x3fa99999
 8001ae0:	fc8b007a 	.word	0xfc8b007a
 8001ae4:	400921fa 	.word	0x400921fa
 8001ae8:	200003a4 	.word	0x200003a4
 8001aec:	200001e8 	.word	0x200001e8
 8001af0:	200001f0 	.word	0x200001f0
 8001af4:	200000e4 	.word	0x200000e4
 8001af8:	40768000 	.word	0x40768000
 8001afc:	200000e0 	.word	0x200000e0

08001b00 <kalmanfilter>:

void kalmanfilter()
{    Q = pow(a,2);
 8001b00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4bd6      	ldr	r3, [pc, #856]	; (8001e60 <kalmanfilter+0x360>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fcc8 	bl	80004a0 <__aeabi_f2d>
 8001b10:	4603      	mov	r3, r0
 8001b12:	460c      	mov	r4, r1
 8001b14:	ed9f 1bce 	vldr	d1, [pc, #824]	; 8001e50 <kalmanfilter+0x350>
 8001b18:	ec44 3b10 	vmov	d0, r3, r4
 8001b1c:	f007 fa5c 	bl	8008fd8 <pow>
 8001b20:	ec54 3b10 	vmov	r3, r4, d0
 8001b24:	4618      	mov	r0, r3
 8001b26:	4621      	mov	r1, r4
 8001b28:	f7fe ffc2 	bl	8000ab0 <__aeabi_d2f>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4bcd      	ldr	r3, [pc, #820]	; (8001e64 <kalmanfilter+0x364>)
 8001b30:	601a      	str	r2, [r3, #0]
	 R = pow(w,2);
 8001b32:	4bcd      	ldr	r3, [pc, #820]	; (8001e68 <kalmanfilter+0x368>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7fe fcb2 	bl	80004a0 <__aeabi_f2d>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	460c      	mov	r4, r1
 8001b40:	ed9f 1bc3 	vldr	d1, [pc, #780]	; 8001e50 <kalmanfilter+0x350>
 8001b44:	ec44 3b10 	vmov	d0, r3, r4
 8001b48:	f007 fa46 	bl	8008fd8 <pow>
 8001b4c:	ec54 3b10 	vmov	r3, r4, d0
 8001b50:	4618      	mov	r0, r3
 8001b52:	4621      	mov	r1, r4
 8001b54:	f7fe ffac 	bl	8000ab0 <__aeabi_d2f>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4bc4      	ldr	r3, [pc, #784]	; (8001e6c <kalmanfilter+0x36c>)
 8001b5c:	601a      	str	r2, [r3, #0]
	 theta_est = theta_pd + omega_pd*dt1;
 8001b5e:	4bc4      	ldr	r3, [pc, #784]	; (8001e70 <kalmanfilter+0x370>)
 8001b60:	ed93 7a00 	vldr	s14, [r3]
 8001b64:	4bc3      	ldr	r3, [pc, #780]	; (8001e74 <kalmanfilter+0x374>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6e:	4bc2      	ldr	r3, [pc, #776]	; (8001e78 <kalmanfilter+0x378>)
 8001b70:	edd3 7a00 	vldr	s15, [r3]
 8001b74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b78:	4bc0      	ldr	r3, [pc, #768]	; (8001e7c <kalmanfilter+0x37c>)
 8001b7a:	edc3 7a00 	vstr	s15, [r3]
	 omega_est = omega_pd;
 8001b7e:	4bbc      	ldr	r3, [pc, #752]	; (8001e70 <kalmanfilter+0x370>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4abf      	ldr	r2, [pc, #764]	; (8001e80 <kalmanfilter+0x380>)
 8001b84:	6013      	str	r3, [r2, #0]
	 y = (rad-omega_est);
 8001b86:	4bbf      	ldr	r3, [pc, #764]	; (8001e84 <kalmanfilter+0x384>)
 8001b88:	ed93 7a00 	vldr	s14, [r3]
 8001b8c:	4bbc      	ldr	r3, [pc, #752]	; (8001e80 <kalmanfilter+0x380>)
 8001b8e:	edd3 7a00 	vldr	s15, [r3]
 8001b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b96:	4bbc      	ldr	r3, [pc, #752]	; (8001e88 <kalmanfilter+0x388>)
 8001b98:	edc3 7a00 	vstr	s15, [r3]

    p11 = p11 + dt1*p21+ (Q*pow(dt1,4))/4 + (pow(dt1,2))*(p12+dt1*p22)/dt1;
 8001b9c:	4bb5      	ldr	r3, [pc, #724]	; (8001e74 <kalmanfilter+0x374>)
 8001b9e:	ed93 7a00 	vldr	s14, [r3]
 8001ba2:	4bba      	ldr	r3, [pc, #744]	; (8001e8c <kalmanfilter+0x38c>)
 8001ba4:	edd3 7a00 	vldr	s15, [r3]
 8001ba8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bac:	4bb8      	ldr	r3, [pc, #736]	; (8001e90 <kalmanfilter+0x390>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb6:	ee17 0a90 	vmov	r0, s15
 8001bba:	f7fe fc71 	bl	80004a0 <__aeabi_f2d>
 8001bbe:	4604      	mov	r4, r0
 8001bc0:	460d      	mov	r5, r1
 8001bc2:	4ba8      	ldr	r3, [pc, #672]	; (8001e64 <kalmanfilter+0x364>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fc6a 	bl	80004a0 <__aeabi_f2d>
 8001bcc:	4680      	mov	r8, r0
 8001bce:	4689      	mov	r9, r1
 8001bd0:	4ba8      	ldr	r3, [pc, #672]	; (8001e74 <kalmanfilter+0x374>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fc63 	bl	80004a0 <__aeabi_f2d>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	ed9f 1b9e 	vldr	d1, [pc, #632]	; 8001e58 <kalmanfilter+0x358>
 8001be2:	ec43 2b10 	vmov	d0, r2, r3
 8001be6:	f007 f9f7 	bl	8008fd8 <pow>
 8001bea:	ec53 2b10 	vmov	r2, r3, d0
 8001bee:	4640      	mov	r0, r8
 8001bf0:	4649      	mov	r1, r9
 8001bf2:	f7fe fcad 	bl	8000550 <__aeabi_dmul>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	4ba4      	ldr	r3, [pc, #656]	; (8001e94 <kalmanfilter+0x394>)
 8001c04:	f7fe fdce 	bl	80007a4 <__aeabi_ddiv>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4620      	mov	r0, r4
 8001c0e:	4629      	mov	r1, r5
 8001c10:	f7fe fae8 	bl	80001e4 <__adddf3>
 8001c14:	4603      	mov	r3, r0
 8001c16:	460c      	mov	r4, r1
 8001c18:	4625      	mov	r5, r4
 8001c1a:	461c      	mov	r4, r3
 8001c1c:	4b95      	ldr	r3, [pc, #596]	; (8001e74 <kalmanfilter+0x374>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fc3d 	bl	80004a0 <__aeabi_f2d>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	ed9f 1b89 	vldr	d1, [pc, #548]	; 8001e50 <kalmanfilter+0x350>
 8001c2e:	ec43 2b10 	vmov	d0, r2, r3
 8001c32:	f007 f9d1 	bl	8008fd8 <pow>
 8001c36:	ec59 8b10 	vmov	r8, r9, d0
 8001c3a:	4b8e      	ldr	r3, [pc, #568]	; (8001e74 <kalmanfilter+0x374>)
 8001c3c:	ed93 7a00 	vldr	s14, [r3]
 8001c40:	4b95      	ldr	r3, [pc, #596]	; (8001e98 <kalmanfilter+0x398>)
 8001c42:	edd3 7a00 	vldr	s15, [r3]
 8001c46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c4a:	4b94      	ldr	r3, [pc, #592]	; (8001e9c <kalmanfilter+0x39c>)
 8001c4c:	edd3 7a00 	vldr	s15, [r3]
 8001c50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c54:	ee17 0a90 	vmov	r0, s15
 8001c58:	f7fe fc22 	bl	80004a0 <__aeabi_f2d>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	4640      	mov	r0, r8
 8001c62:	4649      	mov	r1, r9
 8001c64:	f7fe fc74 	bl	8000550 <__aeabi_dmul>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4690      	mov	r8, r2
 8001c6e:	4699      	mov	r9, r3
 8001c70:	4b80      	ldr	r3, [pc, #512]	; (8001e74 <kalmanfilter+0x374>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fc13 	bl	80004a0 <__aeabi_f2d>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4640      	mov	r0, r8
 8001c80:	4649      	mov	r1, r9
 8001c82:	f7fe fd8f 	bl	80007a4 <__aeabi_ddiv>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	4629      	mov	r1, r5
 8001c8e:	f7fe faa9 	bl	80001e4 <__adddf3>
 8001c92:	4603      	mov	r3, r0
 8001c94:	460c      	mov	r4, r1
 8001c96:	4618      	mov	r0, r3
 8001c98:	4621      	mov	r1, r4
 8001c9a:	f7fe ff09 	bl	8000ab0 <__aeabi_d2f>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	4b7b      	ldr	r3, [pc, #492]	; (8001e90 <kalmanfilter+0x390>)
 8001ca2:	601a      	str	r2, [r3, #0]
    p12 = p12 + dt1*p22 + (Q*dt1*pow(dt1,2))/2;
 8001ca4:	4b73      	ldr	r3, [pc, #460]	; (8001e74 <kalmanfilter+0x374>)
 8001ca6:	ed93 7a00 	vldr	s14, [r3]
 8001caa:	4b7b      	ldr	r3, [pc, #492]	; (8001e98 <kalmanfilter+0x398>)
 8001cac:	edd3 7a00 	vldr	s15, [r3]
 8001cb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cb4:	4b79      	ldr	r3, [pc, #484]	; (8001e9c <kalmanfilter+0x39c>)
 8001cb6:	edd3 7a00 	vldr	s15, [r3]
 8001cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cbe:	ee17 0a90 	vmov	r0, s15
 8001cc2:	f7fe fbed 	bl	80004a0 <__aeabi_f2d>
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	460d      	mov	r5, r1
 8001cca:	4b66      	ldr	r3, [pc, #408]	; (8001e64 <kalmanfilter+0x364>)
 8001ccc:	ed93 7a00 	vldr	s14, [r3]
 8001cd0:	4b68      	ldr	r3, [pc, #416]	; (8001e74 <kalmanfilter+0x374>)
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cda:	ee17 0a90 	vmov	r0, s15
 8001cde:	f7fe fbdf 	bl	80004a0 <__aeabi_f2d>
 8001ce2:	4680      	mov	r8, r0
 8001ce4:	4689      	mov	r9, r1
 8001ce6:	4b63      	ldr	r3, [pc, #396]	; (8001e74 <kalmanfilter+0x374>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fbd8 	bl	80004a0 <__aeabi_f2d>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8001e50 <kalmanfilter+0x350>
 8001cf8:	ec43 2b10 	vmov	d0, r2, r3
 8001cfc:	f007 f96c 	bl	8008fd8 <pow>
 8001d00:	ec53 2b10 	vmov	r2, r3, d0
 8001d04:	4640      	mov	r0, r8
 8001d06:	4649      	mov	r1, r9
 8001d08:	f7fe fc22 	bl	8000550 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d1c:	f7fe fd42 	bl	80007a4 <__aeabi_ddiv>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4620      	mov	r0, r4
 8001d26:	4629      	mov	r1, r5
 8001d28:	f7fe fa5c 	bl	80001e4 <__adddf3>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	460c      	mov	r4, r1
 8001d30:	4618      	mov	r0, r3
 8001d32:	4621      	mov	r1, r4
 8001d34:	f7fe febc 	bl	8000ab0 <__aeabi_d2f>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	4b58      	ldr	r3, [pc, #352]	; (8001e9c <kalmanfilter+0x39c>)
 8001d3c:	601a      	str	r2, [r3, #0]
    p21 = (2*dt1*p21+Q*pow(dt1,4) + 2*p22*pow(dt1,2))/(2*dt1);
 8001d3e:	4b4d      	ldr	r3, [pc, #308]	; (8001e74 <kalmanfilter+0x374>)
 8001d40:	edd3 7a00 	vldr	s15, [r3]
 8001d44:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d48:	4b50      	ldr	r3, [pc, #320]	; (8001e8c <kalmanfilter+0x38c>)
 8001d4a:	edd3 7a00 	vldr	s15, [r3]
 8001d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d52:	ee17 0a90 	vmov	r0, s15
 8001d56:	f7fe fba3 	bl	80004a0 <__aeabi_f2d>
 8001d5a:	4604      	mov	r4, r0
 8001d5c:	460d      	mov	r5, r1
 8001d5e:	4b41      	ldr	r3, [pc, #260]	; (8001e64 <kalmanfilter+0x364>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fb9c 	bl	80004a0 <__aeabi_f2d>
 8001d68:	4680      	mov	r8, r0
 8001d6a:	4689      	mov	r9, r1
 8001d6c:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <kalmanfilter+0x374>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fb95 	bl	80004a0 <__aeabi_f2d>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8001e58 <kalmanfilter+0x358>
 8001d7e:	ec43 2b10 	vmov	d0, r2, r3
 8001d82:	f007 f929 	bl	8008fd8 <pow>
 8001d86:	ec53 2b10 	vmov	r2, r3, d0
 8001d8a:	4640      	mov	r0, r8
 8001d8c:	4649      	mov	r1, r9
 8001d8e:	f7fe fbdf 	bl	8000550 <__aeabi_dmul>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4620      	mov	r0, r4
 8001d98:	4629      	mov	r1, r5
 8001d9a:	f7fe fa23 	bl	80001e4 <__adddf3>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	460c      	mov	r4, r1
 8001da2:	4625      	mov	r5, r4
 8001da4:	461c      	mov	r4, r3
 8001da6:	4b3c      	ldr	r3, [pc, #240]	; (8001e98 <kalmanfilter+0x398>)
 8001da8:	edd3 7a00 	vldr	s15, [r3]
 8001dac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001db0:	ee17 0a90 	vmov	r0, s15
 8001db4:	f7fe fb74 	bl	80004a0 <__aeabi_f2d>
 8001db8:	4680      	mov	r8, r0
 8001dba:	4689      	mov	r9, r1
 8001dbc:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <kalmanfilter+0x374>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fb6d 	bl	80004a0 <__aeabi_f2d>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001e50 <kalmanfilter+0x350>
 8001dce:	ec43 2b10 	vmov	d0, r2, r3
 8001dd2:	f007 f901 	bl	8008fd8 <pow>
 8001dd6:	ec53 2b10 	vmov	r2, r3, d0
 8001dda:	4640      	mov	r0, r8
 8001ddc:	4649      	mov	r1, r9
 8001dde:	f7fe fbb7 	bl	8000550 <__aeabi_dmul>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4620      	mov	r0, r4
 8001de8:	4629      	mov	r1, r5
 8001dea:	f7fe f9fb 	bl	80001e4 <__adddf3>
 8001dee:	4603      	mov	r3, r0
 8001df0:	460c      	mov	r4, r1
 8001df2:	4625      	mov	r5, r4
 8001df4:	461c      	mov	r4, r3
 8001df6:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <kalmanfilter+0x374>)
 8001df8:	edd3 7a00 	vldr	s15, [r3]
 8001dfc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e00:	ee17 0a90 	vmov	r0, s15
 8001e04:	f7fe fb4c 	bl	80004a0 <__aeabi_f2d>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	4629      	mov	r1, r5
 8001e10:	f7fe fcc8 	bl	80007a4 <__aeabi_ddiv>
 8001e14:	4603      	mov	r3, r0
 8001e16:	460c      	mov	r4, r1
 8001e18:	4618      	mov	r0, r3
 8001e1a:	4621      	mov	r1, r4
 8001e1c:	f7fe fe48 	bl	8000ab0 <__aeabi_d2f>
 8001e20:	4602      	mov	r2, r0
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <kalmanfilter+0x38c>)
 8001e24:	601a      	str	r2, [r3, #0]
    p22 = Q*pow(dt1,2)+p22;
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <kalmanfilter+0x364>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fb38 	bl	80004a0 <__aeabi_f2d>
 8001e30:	4604      	mov	r4, r0
 8001e32:	460d      	mov	r5, r1
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <kalmanfilter+0x374>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb31 	bl	80004a0 <__aeabi_f2d>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	ed9f 1b03 	vldr	d1, [pc, #12]	; 8001e50 <kalmanfilter+0x350>
 8001e46:	ec43 2b10 	vmov	d0, r2, r3
 8001e4a:	f007 f8c5 	bl	8008fd8 <pow>
 8001e4e:	e027      	b.n	8001ea0 <kalmanfilter+0x3a0>
 8001e50:	00000000 	.word	0x00000000
 8001e54:	40000000 	.word	0x40000000
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	40100000 	.word	0x40100000
 8001e60:	2000000c 	.word	0x2000000c
 8001e64:	200000e8 	.word	0x200000e8
 8001e68:	20000010 	.word	0x20000010
 8001e6c:	200000ec 	.word	0x200000ec
 8001e70:	20000110 	.word	0x20000110
 8001e74:	20000014 	.word	0x20000014
 8001e78:	200000f8 	.word	0x200000f8
 8001e7c:	200000f0 	.word	0x200000f0
 8001e80:	200000f4 	.word	0x200000f4
 8001e84:	200000e0 	.word	0x200000e0
 8001e88:	200000fc 	.word	0x200000fc
 8001e8c:	20000108 	.word	0x20000108
 8001e90:	20000100 	.word	0x20000100
 8001e94:	40100000 	.word	0x40100000
 8001e98:	2000010c 	.word	0x2000010c
 8001e9c:	20000104 	.word	0x20000104
 8001ea0:	ec53 2b10 	vmov	r2, r3, d0
 8001ea4:	4620      	mov	r0, r4
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	f7fe fb52 	bl	8000550 <__aeabi_dmul>
 8001eac:	4603      	mov	r3, r0
 8001eae:	460c      	mov	r4, r1
 8001eb0:	4625      	mov	r5, r4
 8001eb2:	461c      	mov	r4, r3
 8001eb4:	4b6a      	ldr	r3, [pc, #424]	; (8002060 <kalmanfilter+0x560>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe faf1 	bl	80004a0 <__aeabi_f2d>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4620      	mov	r0, r4
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	f7fe f98d 	bl	80001e4 <__adddf3>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	460c      	mov	r4, r1
 8001ece:	4618      	mov	r0, r3
 8001ed0:	4621      	mov	r1, r4
 8001ed2:	f7fe fded 	bl	8000ab0 <__aeabi_d2f>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	4b61      	ldr	r3, [pc, #388]	; (8002060 <kalmanfilter+0x560>)
 8001eda:	601a      	str	r2, [r3, #0]

    theta_est+= (p12*y)/(R+p22);
 8001edc:	4b61      	ldr	r3, [pc, #388]	; (8002064 <kalmanfilter+0x564>)
 8001ede:	ed93 7a00 	vldr	s14, [r3]
 8001ee2:	4b61      	ldr	r3, [pc, #388]	; (8002068 <kalmanfilter+0x568>)
 8001ee4:	edd3 7a00 	vldr	s15, [r3]
 8001ee8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001eec:	4b5f      	ldr	r3, [pc, #380]	; (800206c <kalmanfilter+0x56c>)
 8001eee:	ed93 7a00 	vldr	s14, [r3]
 8001ef2:	4b5b      	ldr	r3, [pc, #364]	; (8002060 <kalmanfilter+0x560>)
 8001ef4:	edd3 7a00 	vldr	s15, [r3]
 8001ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f00:	4b5b      	ldr	r3, [pc, #364]	; (8002070 <kalmanfilter+0x570>)
 8001f02:	edd3 7a00 	vldr	s15, [r3]
 8001f06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f0a:	4b59      	ldr	r3, [pc, #356]	; (8002070 <kalmanfilter+0x570>)
 8001f0c:	edc3 7a00 	vstr	s15, [r3]
    omega_est+= (p22*y)/(R+p22);
 8001f10:	4b53      	ldr	r3, [pc, #332]	; (8002060 <kalmanfilter+0x560>)
 8001f12:	ed93 7a00 	vldr	s14, [r3]
 8001f16:	4b54      	ldr	r3, [pc, #336]	; (8002068 <kalmanfilter+0x568>)
 8001f18:	edd3 7a00 	vldr	s15, [r3]
 8001f1c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f20:	4b52      	ldr	r3, [pc, #328]	; (800206c <kalmanfilter+0x56c>)
 8001f22:	ed93 7a00 	vldr	s14, [r3]
 8001f26:	4b4e      	ldr	r3, [pc, #312]	; (8002060 <kalmanfilter+0x560>)
 8001f28:	edd3 7a00 	vldr	s15, [r3]
 8001f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f34:	4b4f      	ldr	r3, [pc, #316]	; (8002074 <kalmanfilter+0x574>)
 8001f36:	edd3 7a00 	vldr	s15, [r3]
 8001f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f3e:	4b4d      	ldr	r3, [pc, #308]	; (8002074 <kalmanfilter+0x574>)
 8001f40:	edc3 7a00 	vstr	s15, [r3]

    p11=p11-(p12*p21)/(R+p22);
 8001f44:	4b4c      	ldr	r3, [pc, #304]	; (8002078 <kalmanfilter+0x578>)
 8001f46:	ed93 7a00 	vldr	s14, [r3]
 8001f4a:	4b46      	ldr	r3, [pc, #280]	; (8002064 <kalmanfilter+0x564>)
 8001f4c:	edd3 6a00 	vldr	s13, [r3]
 8001f50:	4b4a      	ldr	r3, [pc, #296]	; (800207c <kalmanfilter+0x57c>)
 8001f52:	edd3 7a00 	vldr	s15, [r3]
 8001f56:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001f5a:	4b44      	ldr	r3, [pc, #272]	; (800206c <kalmanfilter+0x56c>)
 8001f5c:	edd3 6a00 	vldr	s13, [r3]
 8001f60:	4b3f      	ldr	r3, [pc, #252]	; (8002060 <kalmanfilter+0x560>)
 8001f62:	edd3 7a00 	vldr	s15, [r3]
 8001f66:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f6a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f72:	4b41      	ldr	r3, [pc, #260]	; (8002078 <kalmanfilter+0x578>)
 8001f74:	edc3 7a00 	vstr	s15, [r3]
    p12=p12-(p22*p21)/(R+p22);
 8001f78:	4b3a      	ldr	r3, [pc, #232]	; (8002064 <kalmanfilter+0x564>)
 8001f7a:	ed93 7a00 	vldr	s14, [r3]
 8001f7e:	4b38      	ldr	r3, [pc, #224]	; (8002060 <kalmanfilter+0x560>)
 8001f80:	edd3 6a00 	vldr	s13, [r3]
 8001f84:	4b3d      	ldr	r3, [pc, #244]	; (800207c <kalmanfilter+0x57c>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001f8e:	4b37      	ldr	r3, [pc, #220]	; (800206c <kalmanfilter+0x56c>)
 8001f90:	edd3 6a00 	vldr	s13, [r3]
 8001f94:	4b32      	ldr	r3, [pc, #200]	; (8002060 <kalmanfilter+0x560>)
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f9e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa6:	4b2f      	ldr	r3, [pc, #188]	; (8002064 <kalmanfilter+0x564>)
 8001fa8:	edc3 7a00 	vstr	s15, [r3]
    p21=-p21*(p22/(R+p22)-1);
 8001fac:	4b33      	ldr	r3, [pc, #204]	; (800207c <kalmanfilter+0x57c>)
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	eeb1 7a67 	vneg.f32	s14, s15
 8001fb6:	4b2a      	ldr	r3, [pc, #168]	; (8002060 <kalmanfilter+0x560>)
 8001fb8:	ed93 6a00 	vldr	s12, [r3]
 8001fbc:	4b2b      	ldr	r3, [pc, #172]	; (800206c <kalmanfilter+0x56c>)
 8001fbe:	edd3 6a00 	vldr	s13, [r3]
 8001fc2:	4b27      	ldr	r3, [pc, #156]	; (8002060 <kalmanfilter+0x560>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001fcc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001fd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001fd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fdc:	4b27      	ldr	r3, [pc, #156]	; (800207c <kalmanfilter+0x57c>)
 8001fde:	edc3 7a00 	vstr	s15, [r3]
    p22=-p22*(p22/(R+p22)-1);
 8001fe2:	4b1f      	ldr	r3, [pc, #124]	; (8002060 <kalmanfilter+0x560>)
 8001fe4:	edd3 7a00 	vldr	s15, [r3]
 8001fe8:	eeb1 7a67 	vneg.f32	s14, s15
 8001fec:	4b1c      	ldr	r3, [pc, #112]	; (8002060 <kalmanfilter+0x560>)
 8001fee:	ed93 6a00 	vldr	s12, [r3]
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <kalmanfilter+0x56c>)
 8001ff4:	edd3 6a00 	vldr	s13, [r3]
 8001ff8:	4b19      	ldr	r3, [pc, #100]	; (8002060 <kalmanfilter+0x560>)
 8001ffa:	edd3 7a00 	vldr	s15, [r3]
 8001ffe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002002:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002006:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800200a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800200e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002012:	4b13      	ldr	r3, [pc, #76]	; (8002060 <kalmanfilter+0x560>)
 8002014:	edc3 7a00 	vstr	s15, [r3]

    theta_pd=theta_est;
 8002018:	4b15      	ldr	r3, [pc, #84]	; (8002070 <kalmanfilter+0x570>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a18      	ldr	r2, [pc, #96]	; (8002080 <kalmanfilter+0x580>)
 800201e:	6013      	str	r3, [r2, #0]
    omega_pd=omega_est;
 8002020:	4b14      	ldr	r3, [pc, #80]	; (8002074 <kalmanfilter+0x574>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a17      	ldr	r2, [pc, #92]	; (8002084 <kalmanfilter+0x584>)
 8002026:	6013      	str	r3, [r2, #0]

    kalman_theta=(float)(theta_est*57.2958);
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <kalmanfilter+0x570>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe fa37 	bl	80004a0 <__aeabi_f2d>
 8002032:	a309      	add	r3, pc, #36	; (adr r3, 8002058 <kalmanfilter+0x558>)
 8002034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002038:	f7fe fa8a 	bl	8000550 <__aeabi_dmul>
 800203c:	4603      	mov	r3, r0
 800203e:	460c      	mov	r4, r1
 8002040:	4618      	mov	r0, r3
 8002042:	4621      	mov	r1, r4
 8002044:	f7fe fd34 	bl	8000ab0 <__aeabi_d2f>
 8002048:	4602      	mov	r2, r0
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <kalmanfilter+0x588>)
 800204c:	601a      	str	r2, [r3, #0]
}
 800204e:	bf00      	nop
 8002050:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002054:	f3af 8000 	nop.w
 8002058:	c63f1412 	.word	0xc63f1412
 800205c:	404ca5dc 	.word	0x404ca5dc
 8002060:	2000010c 	.word	0x2000010c
 8002064:	20000104 	.word	0x20000104
 8002068:	200000fc 	.word	0x200000fc
 800206c:	200000ec 	.word	0x200000ec
 8002070:	200000f0 	.word	0x200000f0
 8002074:	200000f4 	.word	0x200000f4
 8002078:	20000100 	.word	0x20000100
 800207c:	20000108 	.word	0x20000108
 8002080:	200000f8 	.word	0x200000f8
 8002084:	20000110 	.word	0x20000110
 8002088:	20000160 	.word	0x20000160
 800208c:	00000000 	.word	0x00000000

08002090 <planning>:

void planning()
{
 8002090:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002094:	af00      	add	r7, sp, #0
  t=t+0.01;
 8002096:	4b9e      	ldr	r3, [pc, #632]	; (8002310 <planning+0x280>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa00 	bl	80004a0 <__aeabi_f2d>
 80020a0:	a393      	add	r3, pc, #588	; (adr r3, 80022f0 <planning+0x260>)
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	f7fe f89d 	bl	80001e4 <__adddf3>
 80020aa:	4603      	mov	r3, r0
 80020ac:	460c      	mov	r4, r1
 80020ae:	4618      	mov	r0, r3
 80020b0:	4621      	mov	r1, r4
 80020b2:	f7fe fcfd 	bl	8000ab0 <__aeabi_d2f>
 80020b6:	4602      	mov	r2, r0
 80020b8:	4b95      	ldr	r3, [pc, #596]	; (8002310 <planning+0x280>)
 80020ba:	601a      	str	r2, [r3, #0]
  Vmax = 0.400;               //rad/s
 80020bc:	4b95      	ldr	r3, [pc, #596]	; (8002314 <planning+0x284>)
 80020be:	4a96      	ldr	r2, [pc, #600]	; (8002318 <planning+0x288>)
 80020c0:	601a      	str	r2, [r3, #0]
  sb = angle*0.0174533;            //degree 2 rad
 80020c2:	4b96      	ldr	r3, [pc, #600]	; (800231c <planning+0x28c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe f9ea 	bl	80004a0 <__aeabi_f2d>
 80020cc:	a38a      	add	r3, pc, #552	; (adr r3, 80022f8 <planning+0x268>)
 80020ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d2:	f7fe fa3d 	bl	8000550 <__aeabi_dmul>
 80020d6:	4603      	mov	r3, r0
 80020d8:	460c      	mov	r4, r1
 80020da:	4618      	mov	r0, r3
 80020dc:	4621      	mov	r1, r4
 80020de:	f7fe fce7 	bl	8000ab0 <__aeabi_d2f>
 80020e2:	4602      	mov	r2, r0
 80020e4:	4b8e      	ldr	r3, [pc, #568]	; (8002320 <planning+0x290>)
 80020e6:	601a      	str	r2, [r3, #0]
  sa = Lastest_Angle * 0.0174533;
 80020e8:	4b8e      	ldr	r3, [pc, #568]	; (8002324 <planning+0x294>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe f9d7 	bl	80004a0 <__aeabi_f2d>
 80020f2:	a381      	add	r3, pc, #516	; (adr r3, 80022f8 <planning+0x268>)
 80020f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f8:	f7fe fa2a 	bl	8000550 <__aeabi_dmul>
 80020fc:	4603      	mov	r3, r0
 80020fe:	460c      	mov	r4, r1
 8002100:	4618      	mov	r0, r3
 8002102:	4621      	mov	r1, r4
 8002104:	f7fe fcd4 	bl	8000ab0 <__aeabi_d2f>
 8002108:	4602      	mov	r2, r0
 800210a:	4b87      	ldr	r3, [pc, #540]	; (8002328 <planning+0x298>)
 800210c:	601a      	str	r2, [r3, #0]
  tf = 15.00*(sb-sa)/(8.00*Vmax);     //get tf from vmax
 800210e:	4b84      	ldr	r3, [pc, #528]	; (8002320 <planning+0x290>)
 8002110:	ed93 7a00 	vldr	s14, [r3]
 8002114:	4b84      	ldr	r3, [pc, #528]	; (8002328 <planning+0x298>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800211e:	ee17 0a90 	vmov	r0, s15
 8002122:	f7fe f9bd 	bl	80004a0 <__aeabi_f2d>
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	4b80      	ldr	r3, [pc, #512]	; (800232c <planning+0x29c>)
 800212c:	f7fe fa10 	bl	8000550 <__aeabi_dmul>
 8002130:	4603      	mov	r3, r0
 8002132:	460c      	mov	r4, r1
 8002134:	4625      	mov	r5, r4
 8002136:	461c      	mov	r4, r3
 8002138:	4b76      	ldr	r3, [pc, #472]	; (8002314 <planning+0x284>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7fe f9af 	bl	80004a0 <__aeabi_f2d>
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	4b7a      	ldr	r3, [pc, #488]	; (8002330 <planning+0x2a0>)
 8002148:	f7fe fa02 	bl	8000550 <__aeabi_dmul>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4620      	mov	r0, r4
 8002152:	4629      	mov	r1, r5
 8002154:	f7fe fb26 	bl	80007a4 <__aeabi_ddiv>
 8002158:	4603      	mov	r3, r0
 800215a:	460c      	mov	r4, r1
 800215c:	4618      	mov	r0, r3
 800215e:	4621      	mov	r1, r4
 8002160:	f7fe fca6 	bl	8000ab0 <__aeabi_d2f>
 8002164:	4602      	mov	r2, r0
 8002166:	4b73      	ldr	r3, [pc, #460]	; (8002334 <planning+0x2a4>)
 8002168:	601a      	str	r2, [r3, #0]
  if(sb < sa) { reverse = 1; distance = Lastest_Angle - angle; }
 800216a:	4b6d      	ldr	r3, [pc, #436]	; (8002320 <planning+0x290>)
 800216c:	ed93 7a00 	vldr	s14, [r3]
 8002170:	4b6d      	ldr	r3, [pc, #436]	; (8002328 <planning+0x298>)
 8002172:	edd3 7a00 	vldr	s15, [r3]
 8002176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217e:	d50e      	bpl.n	800219e <planning+0x10e>
 8002180:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <planning+0x2a8>)
 8002182:	2201      	movs	r2, #1
 8002184:	701a      	strb	r2, [r3, #0]
 8002186:	4b67      	ldr	r3, [pc, #412]	; (8002324 <planning+0x294>)
 8002188:	ed93 7a00 	vldr	s14, [r3]
 800218c:	4b63      	ldr	r3, [pc, #396]	; (800231c <planning+0x28c>)
 800218e:	edd3 7a00 	vldr	s15, [r3]
 8002192:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002196:	4b69      	ldr	r3, [pc, #420]	; (800233c <planning+0x2ac>)
 8002198:	edc3 7a00 	vstr	s15, [r3]
 800219c:	e00d      	b.n	80021ba <planning+0x12a>
  else        { reverse = 0; distance = angle - Lastest_Angle; }
 800219e:	4b66      	ldr	r3, [pc, #408]	; (8002338 <planning+0x2a8>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	701a      	strb	r2, [r3, #0]
 80021a4:	4b5d      	ldr	r3, [pc, #372]	; (800231c <planning+0x28c>)
 80021a6:	ed93 7a00 	vldr	s14, [r3]
 80021aa:	4b5e      	ldr	r3, [pc, #376]	; (8002324 <planning+0x294>)
 80021ac:	edd3 7a00 	vldr	s15, [r3]
 80021b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b4:	4b61      	ldr	r3, [pc, #388]	; (800233c <planning+0x2ac>)
 80021b6:	edc3 7a00 	vstr	s15, [r3]

  if (distance <= 12)
 80021ba:	4b60      	ldr	r3, [pc, #384]	; (800233c <planning+0x2ac>)
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80021c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021cc:	d802      	bhi.n	80021d4 <planning+0x144>
  {flag_case = 1; }
 80021ce:	4b5c      	ldr	r3, [pc, #368]	; (8002340 <planning+0x2b0>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	701a      	strb	r2, [r3, #0]

  if (distance > 12 && distance <=30)
 80021d4:	4b59      	ldr	r3, [pc, #356]	; (800233c <planning+0x2ac>)
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80021de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e6:	dd0c      	ble.n	8002202 <planning+0x172>
 80021e8:	4b54      	ldr	r3, [pc, #336]	; (800233c <planning+0x2ac>)
 80021ea:	edd3 7a00 	vldr	s15, [r3]
 80021ee:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80021f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021fa:	d802      	bhi.n	8002202 <planning+0x172>
  { flag_case = 3; }
 80021fc:	4b50      	ldr	r3, [pc, #320]	; (8002340 <planning+0x2b0>)
 80021fe:	2203      	movs	r2, #3
 8002200:	701a      	strb	r2, [r3, #0]

  if (distance > 30 && distance <=60)
 8002202:	4b4e      	ldr	r3, [pc, #312]	; (800233c <planning+0x2ac>)
 8002204:	edd3 7a00 	vldr	s15, [r3]
 8002208:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800220c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002214:	dd0c      	ble.n	8002230 <planning+0x1a0>
 8002216:	4b49      	ldr	r3, [pc, #292]	; (800233c <planning+0x2ac>)
 8002218:	edd3 7a00 	vldr	s15, [r3]
 800221c:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002344 <planning+0x2b4>
 8002220:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002228:	d802      	bhi.n	8002230 <planning+0x1a0>
  { flag_case = 4; }
 800222a:	4b45      	ldr	r3, [pc, #276]	; (8002340 <planning+0x2b0>)
 800222c:	2204      	movs	r2, #4
 800222e:	701a      	strb	r2, [r3, #0]

  if (distance > 60 && distance <=90)
 8002230:	4b42      	ldr	r3, [pc, #264]	; (800233c <planning+0x2ac>)
 8002232:	edd3 7a00 	vldr	s15, [r3]
 8002236:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002344 <planning+0x2b4>
 800223a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002242:	dd0c      	ble.n	800225e <planning+0x1ce>
 8002244:	4b3d      	ldr	r3, [pc, #244]	; (800233c <planning+0x2ac>)
 8002246:	edd3 7a00 	vldr	s15, [r3]
 800224a:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002348 <planning+0x2b8>
 800224e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002256:	d802      	bhi.n	800225e <planning+0x1ce>
  { flag_case = 5; }
 8002258:	4b39      	ldr	r3, [pc, #228]	; (8002340 <planning+0x2b0>)
 800225a:	2205      	movs	r2, #5
 800225c:	701a      	strb	r2, [r3, #0]

  if (distance > 90){
 800225e:	4b37      	ldr	r3, [pc, #220]	; (800233c <planning+0x2ac>)
 8002260:	edd3 7a00 	vldr	s15, [r3]
 8002264:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002348 <planning+0x2b8>
 8002268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800226c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002270:	dc00      	bgt.n	8002274 <planning+0x1e4>
	  if(t<=tf){
	  sbf =  a3*pow(t,3)+a4*pow(t,4)+a5*pow(t,5);
	  vb= (float)((3*a3*pow(t,2))+(4*a4*pow(t,3))+(5*a5*pow(t,4)));}
	  else{tf=0; t=tf;vb=0;PWMOut=0; MotorDrive(); HAL_Delay(10); Run=0; UART_Ack2();}
  }
}
 8002272:	e281      	b.n	8002778 <planning+0x6e8>
	  flag_case = 2;
 8002274:	4b32      	ldr	r3, [pc, #200]	; (8002340 <planning+0x2b0>)
 8002276:	2202      	movs	r2, #2
 8002278:	701a      	strb	r2, [r3, #0]
	  if(0.5>=(5.7335*(sb-sa)/(pow(tf,2))))  //check accerelation
 800227a:	4b29      	ldr	r3, [pc, #164]	; (8002320 <planning+0x290>)
 800227c:	ed93 7a00 	vldr	s14, [r3]
 8002280:	4b29      	ldr	r3, [pc, #164]	; (8002328 <planning+0x298>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ee77 7a67 	vsub.f32	s15, s14, s15
 800228a:	ee17 0a90 	vmov	r0, s15
 800228e:	f7fe f907 	bl	80004a0 <__aeabi_f2d>
 8002292:	a31b      	add	r3, pc, #108	; (adr r3, 8002300 <planning+0x270>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f7fe f95a 	bl	8000550 <__aeabi_dmul>
 800229c:	4603      	mov	r3, r0
 800229e:	460c      	mov	r4, r1
 80022a0:	4625      	mov	r5, r4
 80022a2:	461c      	mov	r4, r3
 80022a4:	4b23      	ldr	r3, [pc, #140]	; (8002334 <planning+0x2a4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f8f9 	bl	80004a0 <__aeabi_f2d>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002308 <planning+0x278>
 80022b6:	ec43 2b10 	vmov	d0, r2, r3
 80022ba:	f006 fe8d 	bl	8008fd8 <pow>
 80022be:	ec53 2b10 	vmov	r2, r3, d0
 80022c2:	4620      	mov	r0, r4
 80022c4:	4629      	mov	r1, r5
 80022c6:	f7fe fa6d 	bl	80007a4 <__aeabi_ddiv>
 80022ca:	4603      	mov	r3, r0
 80022cc:	460c      	mov	r4, r1
 80022ce:	4618      	mov	r0, r3
 80022d0:	4621      	mov	r1, r4
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	4b1d      	ldr	r3, [pc, #116]	; (800234c <planning+0x2bc>)
 80022d8:	f7fe fbb6 	bl	8000a48 <__aeabi_dcmple>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d036      	beq.n	8002350 <planning+0x2c0>
	  {tf=tf;}
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <planning+0x2a4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a13      	ldr	r2, [pc, #76]	; (8002334 <planning+0x2a4>)
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	e060      	b.n	80023ae <planning+0x31e>
 80022ec:	f3af 8000 	nop.w
 80022f0:	47ae147b 	.word	0x47ae147b
 80022f4:	3f847ae1 	.word	0x3f847ae1
 80022f8:	22d4405f 	.word	0x22d4405f
 80022fc:	3f91df47 	.word	0x3f91df47
 8002300:	9fbe76c9 	.word	0x9fbe76c9
 8002304:	4016ef1a 	.word	0x4016ef1a
 8002308:	00000000 	.word	0x00000000
 800230c:	40000000 	.word	0x40000000
 8002310:	20000140 	.word	0x20000140
 8002314:	20000144 	.word	0x20000144
 8002318:	3ecccccd 	.word	0x3ecccccd
 800231c:	2000015c 	.word	0x2000015c
 8002320:	2000012c 	.word	0x2000012c
 8002324:	20000184 	.word	0x20000184
 8002328:	20000130 	.word	0x20000130
 800232c:	402e0000 	.word	0x402e0000
 8002330:	40200000 	.word	0x40200000
 8002334:	20000134 	.word	0x20000134
 8002338:	20000165 	.word	0x20000165
 800233c:	20000168 	.word	0x20000168
 8002340:	20000164 	.word	0x20000164
 8002344:	42700000 	.word	0x42700000
 8002348:	42b40000 	.word	0x42b40000
 800234c:	3fe00000 	.word	0x3fe00000
	  else{tf=pow((5.7335*(sb-sa)/0.5),0.5);}
 8002350:	4bd9      	ldr	r3, [pc, #868]	; (80026b8 <planning+0x628>)
 8002352:	ed93 7a00 	vldr	s14, [r3]
 8002356:	4bd9      	ldr	r3, [pc, #868]	; (80026bc <planning+0x62c>)
 8002358:	edd3 7a00 	vldr	s15, [r3]
 800235c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002360:	ee17 0a90 	vmov	r0, s15
 8002364:	f7fe f89c 	bl	80004a0 <__aeabi_f2d>
 8002368:	a3c7      	add	r3, pc, #796	; (adr r3, 8002688 <planning+0x5f8>)
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f7fe f8ef 	bl	8000550 <__aeabi_dmul>
 8002372:	4603      	mov	r3, r0
 8002374:	460c      	mov	r4, r1
 8002376:	4618      	mov	r0, r3
 8002378:	4621      	mov	r1, r4
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	4bd0      	ldr	r3, [pc, #832]	; (80026c0 <planning+0x630>)
 8002380:	f7fe fa10 	bl	80007a4 <__aeabi_ddiv>
 8002384:	4603      	mov	r3, r0
 8002386:	460c      	mov	r4, r1
 8002388:	ec44 3b17 	vmov	d7, r3, r4
 800238c:	ed9f 1bc0 	vldr	d1, [pc, #768]	; 8002690 <planning+0x600>
 8002390:	eeb0 0a47 	vmov.f32	s0, s14
 8002394:	eef0 0a67 	vmov.f32	s1, s15
 8002398:	f006 fe1e 	bl	8008fd8 <pow>
 800239c:	ec54 3b10 	vmov	r3, r4, d0
 80023a0:	4618      	mov	r0, r3
 80023a2:	4621      	mov	r1, r4
 80023a4:	f7fe fb84 	bl	8000ab0 <__aeabi_d2f>
 80023a8:	4602      	mov	r2, r0
 80023aa:	4bc6      	ldr	r3, [pc, #792]	; (80026c4 <planning+0x634>)
 80023ac:	601a      	str	r2, [r3, #0]
	  a0=0;
 80023ae:	4bc6      	ldr	r3, [pc, #792]	; (80026c8 <planning+0x638>)
 80023b0:	f04f 0200 	mov.w	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
	  a1=0;
 80023b6:	4bc5      	ldr	r3, [pc, #788]	; (80026cc <planning+0x63c>)
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
	  a2=0;
 80023be:	4bc4      	ldr	r3, [pc, #784]	; (80026d0 <planning+0x640>)
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
	  a3= 10.00*(sb-sa)/(pow(tf,3));
 80023c6:	4bbc      	ldr	r3, [pc, #752]	; (80026b8 <planning+0x628>)
 80023c8:	ed93 7a00 	vldr	s14, [r3]
 80023cc:	4bbb      	ldr	r3, [pc, #748]	; (80026bc <planning+0x62c>)
 80023ce:	edd3 7a00 	vldr	s15, [r3]
 80023d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023d6:	ee17 0a90 	vmov	r0, s15
 80023da:	f7fe f861 	bl	80004a0 <__aeabi_f2d>
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	4bbc      	ldr	r3, [pc, #752]	; (80026d4 <planning+0x644>)
 80023e4:	f7fe f8b4 	bl	8000550 <__aeabi_dmul>
 80023e8:	4603      	mov	r3, r0
 80023ea:	460c      	mov	r4, r1
 80023ec:	4625      	mov	r5, r4
 80023ee:	461c      	mov	r4, r3
 80023f0:	4bb4      	ldr	r3, [pc, #720]	; (80026c4 <planning+0x634>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f853 	bl	80004a0 <__aeabi_f2d>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	ed9f 1ba6 	vldr	d1, [pc, #664]	; 8002698 <planning+0x608>
 8002402:	ec43 2b10 	vmov	d0, r2, r3
 8002406:	f006 fde7 	bl	8008fd8 <pow>
 800240a:	ec53 2b10 	vmov	r2, r3, d0
 800240e:	4620      	mov	r0, r4
 8002410:	4629      	mov	r1, r5
 8002412:	f7fe f9c7 	bl	80007a4 <__aeabi_ddiv>
 8002416:	4603      	mov	r3, r0
 8002418:	460c      	mov	r4, r1
 800241a:	4618      	mov	r0, r3
 800241c:	4621      	mov	r1, r4
 800241e:	f7fe fb47 	bl	8000ab0 <__aeabi_d2f>
 8002422:	4602      	mov	r2, r0
 8002424:	4bac      	ldr	r3, [pc, #688]	; (80026d8 <planning+0x648>)
 8002426:	601a      	str	r2, [r3, #0]
	  a4= -15.00*(sb-sa)/(pow(tf,4));
 8002428:	4ba3      	ldr	r3, [pc, #652]	; (80026b8 <planning+0x628>)
 800242a:	ed93 7a00 	vldr	s14, [r3]
 800242e:	4ba3      	ldr	r3, [pc, #652]	; (80026bc <planning+0x62c>)
 8002430:	edd3 7a00 	vldr	s15, [r3]
 8002434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002438:	ee17 0a90 	vmov	r0, s15
 800243c:	f7fe f830 	bl	80004a0 <__aeabi_f2d>
 8002440:	f04f 0200 	mov.w	r2, #0
 8002444:	4ba5      	ldr	r3, [pc, #660]	; (80026dc <planning+0x64c>)
 8002446:	f7fe f883 	bl	8000550 <__aeabi_dmul>
 800244a:	4603      	mov	r3, r0
 800244c:	460c      	mov	r4, r1
 800244e:	4625      	mov	r5, r4
 8002450:	461c      	mov	r4, r3
 8002452:	4b9c      	ldr	r3, [pc, #624]	; (80026c4 <planning+0x634>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe f822 	bl	80004a0 <__aeabi_f2d>
 800245c:	4602      	mov	r2, r0
 800245e:	460b      	mov	r3, r1
 8002460:	ed9f 1b8f 	vldr	d1, [pc, #572]	; 80026a0 <planning+0x610>
 8002464:	ec43 2b10 	vmov	d0, r2, r3
 8002468:	f006 fdb6 	bl	8008fd8 <pow>
 800246c:	ec53 2b10 	vmov	r2, r3, d0
 8002470:	4620      	mov	r0, r4
 8002472:	4629      	mov	r1, r5
 8002474:	f7fe f996 	bl	80007a4 <__aeabi_ddiv>
 8002478:	4603      	mov	r3, r0
 800247a:	460c      	mov	r4, r1
 800247c:	4618      	mov	r0, r3
 800247e:	4621      	mov	r1, r4
 8002480:	f7fe fb16 	bl	8000ab0 <__aeabi_d2f>
 8002484:	4602      	mov	r2, r0
 8002486:	4b96      	ldr	r3, [pc, #600]	; (80026e0 <planning+0x650>)
 8002488:	601a      	str	r2, [r3, #0]
	  a5= 6.00*(sb-sa)/(pow(tf,5));
 800248a:	4b8b      	ldr	r3, [pc, #556]	; (80026b8 <planning+0x628>)
 800248c:	ed93 7a00 	vldr	s14, [r3]
 8002490:	4b8a      	ldr	r3, [pc, #552]	; (80026bc <planning+0x62c>)
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	ee77 7a67 	vsub.f32	s15, s14, s15
 800249a:	ee17 0a90 	vmov	r0, s15
 800249e:	f7fd ffff 	bl	80004a0 <__aeabi_f2d>
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	4b8f      	ldr	r3, [pc, #572]	; (80026e4 <planning+0x654>)
 80024a8:	f7fe f852 	bl	8000550 <__aeabi_dmul>
 80024ac:	4603      	mov	r3, r0
 80024ae:	460c      	mov	r4, r1
 80024b0:	4625      	mov	r5, r4
 80024b2:	461c      	mov	r4, r3
 80024b4:	4b83      	ldr	r3, [pc, #524]	; (80026c4 <planning+0x634>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fd fff1 	bl	80004a0 <__aeabi_f2d>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	ed9f 1b79 	vldr	d1, [pc, #484]	; 80026a8 <planning+0x618>
 80024c6:	ec43 2b10 	vmov	d0, r2, r3
 80024ca:	f006 fd85 	bl	8008fd8 <pow>
 80024ce:	ec53 2b10 	vmov	r2, r3, d0
 80024d2:	4620      	mov	r0, r4
 80024d4:	4629      	mov	r1, r5
 80024d6:	f7fe f965 	bl	80007a4 <__aeabi_ddiv>
 80024da:	4603      	mov	r3, r0
 80024dc:	460c      	mov	r4, r1
 80024de:	4618      	mov	r0, r3
 80024e0:	4621      	mov	r1, r4
 80024e2:	f7fe fae5 	bl	8000ab0 <__aeabi_d2f>
 80024e6:	4602      	mov	r2, r0
 80024e8:	4b7f      	ldr	r3, [pc, #508]	; (80026e8 <planning+0x658>)
 80024ea:	601a      	str	r2, [r3, #0]
	  if(t<=tf){
 80024ec:	4b7f      	ldr	r3, [pc, #508]	; (80026ec <planning+0x65c>)
 80024ee:	ed93 7a00 	vldr	s14, [r3]
 80024f2:	4b74      	ldr	r3, [pc, #464]	; (80026c4 <planning+0x634>)
 80024f4:	edd3 7a00 	vldr	s15, [r3]
 80024f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	f200 8121 	bhi.w	8002746 <planning+0x6b6>
	  sbf =  a3*pow(t,3)+a4*pow(t,4)+a5*pow(t,5);
 8002504:	4b74      	ldr	r3, [pc, #464]	; (80026d8 <planning+0x648>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4618      	mov	r0, r3
 800250a:	f7fd ffc9 	bl	80004a0 <__aeabi_f2d>
 800250e:	4604      	mov	r4, r0
 8002510:	460d      	mov	r5, r1
 8002512:	4b76      	ldr	r3, [pc, #472]	; (80026ec <planning+0x65c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fd ffc2 	bl	80004a0 <__aeabi_f2d>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	ed9f 1b5d 	vldr	d1, [pc, #372]	; 8002698 <planning+0x608>
 8002524:	ec43 2b10 	vmov	d0, r2, r3
 8002528:	f006 fd56 	bl	8008fd8 <pow>
 800252c:	ec53 2b10 	vmov	r2, r3, d0
 8002530:	4620      	mov	r0, r4
 8002532:	4629      	mov	r1, r5
 8002534:	f7fe f80c 	bl	8000550 <__aeabi_dmul>
 8002538:	4603      	mov	r3, r0
 800253a:	460c      	mov	r4, r1
 800253c:	4625      	mov	r5, r4
 800253e:	461c      	mov	r4, r3
 8002540:	4b67      	ldr	r3, [pc, #412]	; (80026e0 <planning+0x650>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fd ffab 	bl	80004a0 <__aeabi_f2d>
 800254a:	4680      	mov	r8, r0
 800254c:	4689      	mov	r9, r1
 800254e:	4b67      	ldr	r3, [pc, #412]	; (80026ec <planning+0x65c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fd ffa4 	bl	80004a0 <__aeabi_f2d>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	ed9f 1b50 	vldr	d1, [pc, #320]	; 80026a0 <planning+0x610>
 8002560:	ec43 2b10 	vmov	d0, r2, r3
 8002564:	f006 fd38 	bl	8008fd8 <pow>
 8002568:	ec53 2b10 	vmov	r2, r3, d0
 800256c:	4640      	mov	r0, r8
 800256e:	4649      	mov	r1, r9
 8002570:	f7fd ffee 	bl	8000550 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4620      	mov	r0, r4
 800257a:	4629      	mov	r1, r5
 800257c:	f7fd fe32 	bl	80001e4 <__adddf3>
 8002580:	4603      	mov	r3, r0
 8002582:	460c      	mov	r4, r1
 8002584:	4625      	mov	r5, r4
 8002586:	461c      	mov	r4, r3
 8002588:	4b57      	ldr	r3, [pc, #348]	; (80026e8 <planning+0x658>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fd ff87 	bl	80004a0 <__aeabi_f2d>
 8002592:	4680      	mov	r8, r0
 8002594:	4689      	mov	r9, r1
 8002596:	4b55      	ldr	r3, [pc, #340]	; (80026ec <planning+0x65c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7fd ff80 	bl	80004a0 <__aeabi_f2d>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	ed9f 1b40 	vldr	d1, [pc, #256]	; 80026a8 <planning+0x618>
 80025a8:	ec43 2b10 	vmov	d0, r2, r3
 80025ac:	f006 fd14 	bl	8008fd8 <pow>
 80025b0:	ec53 2b10 	vmov	r2, r3, d0
 80025b4:	4640      	mov	r0, r8
 80025b6:	4649      	mov	r1, r9
 80025b8:	f7fd ffca 	bl	8000550 <__aeabi_dmul>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4620      	mov	r0, r4
 80025c2:	4629      	mov	r1, r5
 80025c4:	f7fd fe0e 	bl	80001e4 <__adddf3>
 80025c8:	4603      	mov	r3, r0
 80025ca:	460c      	mov	r4, r1
 80025cc:	4618      	mov	r0, r3
 80025ce:	4621      	mov	r1, r4
 80025d0:	f7fe fa6e 	bl	8000ab0 <__aeabi_d2f>
 80025d4:	4602      	mov	r2, r0
 80025d6:	4b46      	ldr	r3, [pc, #280]	; (80026f0 <planning+0x660>)
 80025d8:	601a      	str	r2, [r3, #0]
	  vb= (float)((3*a3*pow(t,2))+(4*a4*pow(t,3))+(5*a5*pow(t,4)));}
 80025da:	4b3f      	ldr	r3, [pc, #252]	; (80026d8 <planning+0x648>)
 80025dc:	edd3 7a00 	vldr	s15, [r3]
 80025e0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80025e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e8:	ee17 0a90 	vmov	r0, s15
 80025ec:	f7fd ff58 	bl	80004a0 <__aeabi_f2d>
 80025f0:	4604      	mov	r4, r0
 80025f2:	460d      	mov	r5, r1
 80025f4:	4b3d      	ldr	r3, [pc, #244]	; (80026ec <planning+0x65c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fd ff51 	bl	80004a0 <__aeabi_f2d>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 80026b0 <planning+0x620>
 8002606:	ec43 2b10 	vmov	d0, r2, r3
 800260a:	f006 fce5 	bl	8008fd8 <pow>
 800260e:	ec53 2b10 	vmov	r2, r3, d0
 8002612:	4620      	mov	r0, r4
 8002614:	4629      	mov	r1, r5
 8002616:	f7fd ff9b 	bl	8000550 <__aeabi_dmul>
 800261a:	4603      	mov	r3, r0
 800261c:	460c      	mov	r4, r1
 800261e:	4625      	mov	r5, r4
 8002620:	461c      	mov	r4, r3
 8002622:	4b2f      	ldr	r3, [pc, #188]	; (80026e0 <planning+0x650>)
 8002624:	edd3 7a00 	vldr	s15, [r3]
 8002628:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800262c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002630:	ee17 0a90 	vmov	r0, s15
 8002634:	f7fd ff34 	bl	80004a0 <__aeabi_f2d>
 8002638:	4680      	mov	r8, r0
 800263a:	4689      	mov	r9, r1
 800263c:	4b2b      	ldr	r3, [pc, #172]	; (80026ec <planning+0x65c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f7fd ff2d 	bl	80004a0 <__aeabi_f2d>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8002698 <planning+0x608>
 800264e:	ec43 2b10 	vmov	d0, r2, r3
 8002652:	f006 fcc1 	bl	8008fd8 <pow>
 8002656:	ec53 2b10 	vmov	r2, r3, d0
 800265a:	4640      	mov	r0, r8
 800265c:	4649      	mov	r1, r9
 800265e:	f7fd ff77 	bl	8000550 <__aeabi_dmul>
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4620      	mov	r0, r4
 8002668:	4629      	mov	r1, r5
 800266a:	f7fd fdbb 	bl	80001e4 <__adddf3>
 800266e:	4603      	mov	r3, r0
 8002670:	460c      	mov	r4, r1
 8002672:	4625      	mov	r5, r4
 8002674:	461c      	mov	r4, r3
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <planning+0x658>)
 8002678:	edd3 7a00 	vldr	s15, [r3]
 800267c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002680:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002684:	e036      	b.n	80026f4 <planning+0x664>
 8002686:	bf00      	nop
 8002688:	9fbe76c9 	.word	0x9fbe76c9
 800268c:	4016ef1a 	.word	0x4016ef1a
 8002690:	00000000 	.word	0x00000000
 8002694:	3fe00000 	.word	0x3fe00000
 8002698:	00000000 	.word	0x00000000
 800269c:	40080000 	.word	0x40080000
 80026a0:	00000000 	.word	0x00000000
 80026a4:	40100000 	.word	0x40100000
 80026a8:	00000000 	.word	0x00000000
 80026ac:	40140000 	.word	0x40140000
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40000000 	.word	0x40000000
 80026b8:	2000012c 	.word	0x2000012c
 80026bc:	20000130 	.word	0x20000130
 80026c0:	3fe00000 	.word	0x3fe00000
 80026c4:	20000134 	.word	0x20000134
 80026c8:	20000114 	.word	0x20000114
 80026cc:	20000118 	.word	0x20000118
 80026d0:	2000011c 	.word	0x2000011c
 80026d4:	40240000 	.word	0x40240000
 80026d8:	20000120 	.word	0x20000120
 80026dc:	c02e0000 	.word	0xc02e0000
 80026e0:	20000124 	.word	0x20000124
 80026e4:	40180000 	.word	0x40180000
 80026e8:	20000128 	.word	0x20000128
 80026ec:	20000140 	.word	0x20000140
 80026f0:	2000013c 	.word	0x2000013c
 80026f4:	ee17 0a90 	vmov	r0, s15
 80026f8:	f7fd fed2 	bl	80004a0 <__aeabi_f2d>
 80026fc:	4680      	mov	r8, r0
 80026fe:	4689      	mov	r9, r1
 8002700:	4b21      	ldr	r3, [pc, #132]	; (8002788 <planning+0x6f8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fd fecb 	bl	80004a0 <__aeabi_f2d>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8002780 <planning+0x6f0>
 8002712:	ec43 2b10 	vmov	d0, r2, r3
 8002716:	f006 fc5f 	bl	8008fd8 <pow>
 800271a:	ec53 2b10 	vmov	r2, r3, d0
 800271e:	4640      	mov	r0, r8
 8002720:	4649      	mov	r1, r9
 8002722:	f7fd ff15 	bl	8000550 <__aeabi_dmul>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4620      	mov	r0, r4
 800272c:	4629      	mov	r1, r5
 800272e:	f7fd fd59 	bl	80001e4 <__adddf3>
 8002732:	4603      	mov	r3, r0
 8002734:	460c      	mov	r4, r1
 8002736:	4618      	mov	r0, r3
 8002738:	4621      	mov	r1, r4
 800273a:	f7fe f9b9 	bl	8000ab0 <__aeabi_d2f>
 800273e:	4602      	mov	r2, r0
 8002740:	4b12      	ldr	r3, [pc, #72]	; (800278c <planning+0x6fc>)
 8002742:	601a      	str	r2, [r3, #0]
}
 8002744:	e018      	b.n	8002778 <planning+0x6e8>
	  else{tf=0; t=tf;vb=0;PWMOut=0; MotorDrive(); HAL_Delay(10); Run=0; UART_Ack2();}
 8002746:	4b12      	ldr	r3, [pc, #72]	; (8002790 <planning+0x700>)
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	4b10      	ldr	r3, [pc, #64]	; (8002790 <planning+0x700>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a0d      	ldr	r2, [pc, #52]	; (8002788 <planning+0x6f8>)
 8002754:	6013      	str	r3, [r2, #0]
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <planning+0x6fc>)
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	4b0d      	ldr	r3, [pc, #52]	; (8002794 <planning+0x704>)
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	f7ff f828 	bl	80017b8 <MotorDrive>
 8002768:	200a      	movs	r0, #10
 800276a:	f001 fac3 	bl	8003cf4 <HAL_Delay>
 800276e:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <planning+0x708>)
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	f000 fb84 	bl	8002e80 <UART_Ack2>
}
 8002778:	bf00      	nop
 800277a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800277e:	bf00      	nop
 8002780:	00000000 	.word	0x00000000
 8002784:	40100000 	.word	0x40100000
 8002788:	20000140 	.word	0x20000140
 800278c:	20000138 	.word	0x20000138
 8002790:	20000134 	.word	0x20000134
 8002794:	200000d4 	.word	0x200000d4
 8002798:	20000196 	.word	0x20000196

0800279c <pid>:

void pid()
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	if  (flag_case == 2)
 80027a0:	4bb4      	ldr	r3, [pc, #720]	; (8002a74 <pid+0x2d8>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d165      	bne.n	8002874 <pid+0xd8>
	{
		 error = vb-omega_est;
 80027a8:	4bb3      	ldr	r3, [pc, #716]	; (8002a78 <pid+0x2dc>)
 80027aa:	ed93 7a00 	vldr	s14, [r3]
 80027ae:	4bb3      	ldr	r3, [pc, #716]	; (8002a7c <pid+0x2e0>)
 80027b0:	edd3 7a00 	vldr	s15, [r3]
 80027b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b8:	4bb1      	ldr	r3, [pc, #708]	; (8002a80 <pid+0x2e4>)
 80027ba:	edc3 7a00 	vstr	s15, [r3]
		 p = (error);
 80027be:	4bb0      	ldr	r3, [pc, #704]	; (8002a80 <pid+0x2e4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4ab0      	ldr	r2, [pc, #704]	; (8002a84 <pid+0x2e8>)
 80027c4:	6013      	str	r3, [r2, #0]
		 i = i+error;
 80027c6:	4bb0      	ldr	r3, [pc, #704]	; (8002a88 <pid+0x2ec>)
 80027c8:	ed93 7a00 	vldr	s14, [r3]
 80027cc:	4bac      	ldr	r3, [pc, #688]	; (8002a80 <pid+0x2e4>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d6:	4bac      	ldr	r3, [pc, #688]	; (8002a88 <pid+0x2ec>)
 80027d8:	edc3 7a00 	vstr	s15, [r3]
		 d = error - pre_error;
 80027dc:	4ba8      	ldr	r3, [pc, #672]	; (8002a80 <pid+0x2e4>)
 80027de:	ed93 7a00 	vldr	s14, [r3]
 80027e2:	4baa      	ldr	r3, [pc, #680]	; (8002a8c <pid+0x2f0>)
 80027e4:	edd3 7a00 	vldr	s15, [r3]
 80027e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ec:	4ba8      	ldr	r3, [pc, #672]	; (8002a90 <pid+0x2f4>)
 80027ee:	edc3 7a00 	vstr	s15, [r3]
		 pre_error = error;
 80027f2:	4ba3      	ldr	r3, [pc, #652]	; (8002a80 <pid+0x2e4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4aa5      	ldr	r2, [pc, #660]	; (8002a8c <pid+0x2f0>)
 80027f8:	6013      	str	r3, [r2, #0]
		 PWMOut =195+( (p*K_P)+(i*K_I)+(d*K_D));
 80027fa:	4ba2      	ldr	r3, [pc, #648]	; (8002a84 <pid+0x2e8>)
 80027fc:	ed93 7a00 	vldr	s14, [r3]
 8002800:	4ba4      	ldr	r3, [pc, #656]	; (8002a94 <pid+0x2f8>)
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	ee27 7a27 	vmul.f32	s14, s14, s15
 800280a:	4b9f      	ldr	r3, [pc, #636]	; (8002a88 <pid+0x2ec>)
 800280c:	edd3 6a00 	vldr	s13, [r3]
 8002810:	4ba1      	ldr	r3, [pc, #644]	; (8002a98 <pid+0x2fc>)
 8002812:	edd3 7a00 	vldr	s15, [r3]
 8002816:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800281a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281e:	4b9c      	ldr	r3, [pc, #624]	; (8002a90 <pid+0x2f4>)
 8002820:	edd3 6a00 	vldr	s13, [r3]
 8002824:	4b9d      	ldr	r3, [pc, #628]	; (8002a9c <pid+0x300>)
 8002826:	edd3 7a00 	vldr	s15, [r3]
 800282a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800282e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002832:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002aa0 <pid+0x304>
 8002836:	ee77 7a87 	vadd.f32	s15, s15, s14
 800283a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283e:	ee17 2a90 	vmov	r2, s15
 8002842:	4b98      	ldr	r3, [pc, #608]	; (8002aa4 <pid+0x308>)
 8002844:	601a      	str	r2, [r3, #0]
		 if(vb==0)
 8002846:	4b8c      	ldr	r3, [pc, #560]	; (8002a78 <pid+0x2dc>)
 8002848:	edd3 7a00 	vldr	s15, [r3]
 800284c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002854:	f040 81d3 	bne.w	8002bfe <pid+0x462>
		 {PWMOut=0; MotorDrive(); HAL_Delay(10); Run=0; UART_Ack2(); }
 8002858:	4b92      	ldr	r3, [pc, #584]	; (8002aa4 <pid+0x308>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
 800285e:	f7fe ffab 	bl	80017b8 <MotorDrive>
 8002862:	200a      	movs	r0, #10
 8002864:	f001 fa46 	bl	8003cf4 <HAL_Delay>
 8002868:	4b8f      	ldr	r3, [pc, #572]	; (8002aa8 <pid+0x30c>)
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
 800286e:	f000 fb07 	bl	8002e80 <UART_Ack2>
			PWMOut=0;
			Run=0;
			UART_Ack2();
		}
	}
}
 8002872:	e1c4      	b.n	8002bfe <pid+0x462>
	else if (flag_case == 1)
 8002874:	4b7f      	ldr	r3, [pc, #508]	; (8002a74 <pid+0x2d8>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d142      	bne.n	8002902 <pid+0x166>
		if((RobotArm_Position) < (uint16_t)(angle*20))
 800287c:	4b8b      	ldr	r3, [pc, #556]	; (8002aac <pid+0x310>)
 800287e:	edd3 7a00 	vldr	s15, [r3]
 8002882:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800288a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800288e:	ee17 3a90 	vmov	r3, s15
 8002892:	b29a      	uxth	r2, r3
 8002894:	4b86      	ldr	r3, [pc, #536]	; (8002ab0 <pid+0x314>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	429a      	cmp	r2, r3
 800289a:	d904      	bls.n	80028a6 <pid+0x10a>
			PWMOut=400;
 800289c:	4b81      	ldr	r3, [pc, #516]	; (8002aa4 <pid+0x308>)
 800289e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80028a2:	601a      	str	r2, [r3, #0]
}
 80028a4:	e1ab      	b.n	8002bfe <pid+0x462>
		else if((RobotArm_Position) > (uint16_t)(angle*20))
 80028a6:	4b81      	ldr	r3, [pc, #516]	; (8002aac <pid+0x310>)
 80028a8:	edd3 7a00 	vldr	s15, [r3]
 80028ac:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80028b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028b8:	ee17 3a90 	vmov	r3, s15
 80028bc:	b29a      	uxth	r2, r3
 80028be:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <pid+0x314>)
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d203      	bcs.n	80028ce <pid+0x132>
			PWMOut=-400;
 80028c6:	4b77      	ldr	r3, [pc, #476]	; (8002aa4 <pid+0x308>)
 80028c8:	4a7a      	ldr	r2, [pc, #488]	; (8002ab4 <pid+0x318>)
 80028ca:	601a      	str	r2, [r3, #0]
}
 80028cc:	e197      	b.n	8002bfe <pid+0x462>
		else if((RobotArm_Position) == (uint16_t)(angle*20))
 80028ce:	4b77      	ldr	r3, [pc, #476]	; (8002aac <pid+0x310>)
 80028d0:	edd3 7a00 	vldr	s15, [r3]
 80028d4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80028d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028e0:	ee17 3a90 	vmov	r3, s15
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	4b72      	ldr	r3, [pc, #456]	; (8002ab0 <pid+0x314>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	f040 8187 	bne.w	8002bfe <pid+0x462>
			PWMOut=0;
 80028f0:	4b6c      	ldr	r3, [pc, #432]	; (8002aa4 <pid+0x308>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
			Run=0;
 80028f6:	4b6c      	ldr	r3, [pc, #432]	; (8002aa8 <pid+0x30c>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
			UART_Ack2();
 80028fc:	f000 fac0 	bl	8002e80 <UART_Ack2>
}
 8002900:	e17d      	b.n	8002bfe <pid+0x462>
	else if (flag_case == 3)
 8002902:	4b5c      	ldr	r3, [pc, #368]	; (8002a74 <pid+0x2d8>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d16c      	bne.n	80029e4 <pid+0x248>
		if(reverse)
 800290a:	4b6b      	ldr	r3, [pc, #428]	; (8002ab8 <pid+0x31c>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d027      	beq.n	8002962 <pid+0x1c6>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 8002912:	4b66      	ldr	r3, [pc, #408]	; (8002aac <pid+0x310>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800291c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002920:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002924:	ee17 3a90 	vmov	r3, s15
 8002928:	b29a      	uxth	r2, r3
 800292a:	4b61      	ldr	r3, [pc, #388]	; (8002ab0 <pid+0x314>)
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	429a      	cmp	r2, r3
 8002930:	d903      	bls.n	800293a <pid+0x19e>
				PWMOut=400;
 8002932:	4b5c      	ldr	r3, [pc, #368]	; (8002aa4 <pid+0x308>)
 8002934:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002938:	601a      	str	r2, [r3, #0]
			if((RobotArm_Position) > (uint16_t)(angle*20))
 800293a:	4b5c      	ldr	r3, [pc, #368]	; (8002aac <pid+0x310>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800294c:	ee17 3a90 	vmov	r3, s15
 8002950:	b29a      	uxth	r2, r3
 8002952:	4b57      	ldr	r3, [pc, #348]	; (8002ab0 <pid+0x314>)
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d22a      	bcs.n	80029b0 <pid+0x214>
				PWMOut=-1000;
 800295a:	4b52      	ldr	r3, [pc, #328]	; (8002aa4 <pid+0x308>)
 800295c:	4a57      	ldr	r2, [pc, #348]	; (8002abc <pid+0x320>)
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e026      	b.n	80029b0 <pid+0x214>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 8002962:	4b52      	ldr	r3, [pc, #328]	; (8002aac <pid+0x310>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800296c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002974:	ee17 3a90 	vmov	r3, s15
 8002978:	b29a      	uxth	r2, r3
 800297a:	4b4d      	ldr	r3, [pc, #308]	; (8002ab0 <pid+0x314>)
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	429a      	cmp	r2, r3
 8002980:	d903      	bls.n	800298a <pid+0x1ee>
				PWMOut=1000;
 8002982:	4b48      	ldr	r3, [pc, #288]	; (8002aa4 <pid+0x308>)
 8002984:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002988:	601a      	str	r2, [r3, #0]
			if((RobotArm_Position) > (uint16_t)(angle*20))
 800298a:	4b48      	ldr	r3, [pc, #288]	; (8002aac <pid+0x310>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002994:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800299c:	ee17 3a90 	vmov	r3, s15
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	4b43      	ldr	r3, [pc, #268]	; (8002ab0 <pid+0x314>)
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d202      	bcs.n	80029b0 <pid+0x214>
				PWMOut=-400;
 80029aa:	4b3e      	ldr	r3, [pc, #248]	; (8002aa4 <pid+0x308>)
 80029ac:	4a41      	ldr	r2, [pc, #260]	; (8002ab4 <pid+0x318>)
 80029ae:	601a      	str	r2, [r3, #0]
		if((RobotArm_Position) == (uint16_t)(angle*20))
 80029b0:	4b3e      	ldr	r3, [pc, #248]	; (8002aac <pid+0x310>)
 80029b2:	edd3 7a00 	vldr	s15, [r3]
 80029b6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80029ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029c2:	ee17 3a90 	vmov	r3, s15
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	4b39      	ldr	r3, [pc, #228]	; (8002ab0 <pid+0x314>)
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	f040 8116 	bne.w	8002bfe <pid+0x462>
			PWMOut=0;
 80029d2:	4b34      	ldr	r3, [pc, #208]	; (8002aa4 <pid+0x308>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
			Run=0;
 80029d8:	4b33      	ldr	r3, [pc, #204]	; (8002aa8 <pid+0x30c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	701a      	strb	r2, [r3, #0]
			UART_Ack2();
 80029de:	f000 fa4f 	bl	8002e80 <UART_Ack2>
}
 80029e2:	e10c      	b.n	8002bfe <pid+0x462>
	else if (flag_case == 4)
 80029e4:	4b23      	ldr	r3, [pc, #140]	; (8002a74 <pid+0x2d8>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	f040 8097 	bne.w	8002b1c <pid+0x380>
		if(reverse)
 80029ee:	4b32      	ldr	r3, [pc, #200]	; (8002ab8 <pid+0x31c>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d028      	beq.n	8002a48 <pid+0x2ac>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 80029f6:	4b2d      	ldr	r3, [pc, #180]	; (8002aac <pid+0x310>)
 80029f8:	edd3 7a00 	vldr	s15, [r3]
 80029fc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002a00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a08:	ee17 3a90 	vmov	r3, s15
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	4b28      	ldr	r3, [pc, #160]	; (8002ab0 <pid+0x314>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d904      	bls.n	8002a20 <pid+0x284>
				PWMOut=300;
 8002a16:	4b23      	ldr	r3, [pc, #140]	; (8002aa4 <pid+0x308>)
 8002a18:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e064      	b.n	8002aea <pid+0x34e>
			else if((RobotArm_Position) > (uint16_t)(angle*20))
 8002a20:	4b22      	ldr	r3, [pc, #136]	; (8002aac <pid+0x310>)
 8002a22:	edd3 7a00 	vldr	s15, [r3]
 8002a26:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a32:	ee17 3a90 	vmov	r3, s15
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <pid+0x314>)
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d254      	bcs.n	8002aea <pid+0x34e>
				PWMOut=-1500;
 8002a40:	4b18      	ldr	r3, [pc, #96]	; (8002aa4 <pid+0x308>)
 8002a42:	4a1f      	ldr	r2, [pc, #124]	; (8002ac0 <pid+0x324>)
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	e050      	b.n	8002aea <pid+0x34e>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 8002a48:	4b18      	ldr	r3, [pc, #96]	; (8002aac <pid+0x310>)
 8002a4a:	edd3 7a00 	vldr	s15, [r3]
 8002a4e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a5a:	ee17 3a90 	vmov	r3, s15
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	4b13      	ldr	r3, [pc, #76]	; (8002ab0 <pid+0x314>)
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d92d      	bls.n	8002ac4 <pid+0x328>
				PWMOut=1500;
 8002a68:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <pid+0x308>)
 8002a6a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	e03b      	b.n	8002aea <pid+0x34e>
 8002a72:	bf00      	nop
 8002a74:	20000164 	.word	0x20000164
 8002a78:	20000138 	.word	0x20000138
 8002a7c:	200000f4 	.word	0x200000f4
 8002a80:	20000158 	.word	0x20000158
 8002a84:	20000148 	.word	0x20000148
 8002a88:	2000014c 	.word	0x2000014c
 8002a8c:	20000154 	.word	0x20000154
 8002a90:	20000150 	.word	0x20000150
 8002a94:	20000004 	.word	0x20000004
 8002a98:	20000008 	.word	0x20000008
 8002a9c:	200000dc 	.word	0x200000dc
 8002aa0:	43430000 	.word	0x43430000
 8002aa4:	200000d4 	.word	0x200000d4
 8002aa8:	20000196 	.word	0x20000196
 8002aac:	2000015c 	.word	0x2000015c
 8002ab0:	200000d8 	.word	0x200000d8
 8002ab4:	fffffe70 	.word	0xfffffe70
 8002ab8:	20000165 	.word	0x20000165
 8002abc:	fffffc18 	.word	0xfffffc18
 8002ac0:	fffffa24 	.word	0xfffffa24
			else if((RobotArm_Position) > (uint16_t)(angle*20))
 8002ac4:	4b4f      	ldr	r3, [pc, #316]	; (8002c04 <pid+0x468>)
 8002ac6:	edd3 7a00 	vldr	s15, [r3]
 8002aca:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ad6:	ee17 3a90 	vmov	r3, s15
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	4b4a      	ldr	r3, [pc, #296]	; (8002c08 <pid+0x46c>)
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d202      	bcs.n	8002aea <pid+0x34e>
				PWMOut=-300;
 8002ae4:	4b49      	ldr	r3, [pc, #292]	; (8002c0c <pid+0x470>)
 8002ae6:	4a4a      	ldr	r2, [pc, #296]	; (8002c10 <pid+0x474>)
 8002ae8:	601a      	str	r2, [r3, #0]
		if((RobotArm_Position) == (uint16_t)(angle*20))
 8002aea:	4b46      	ldr	r3, [pc, #280]	; (8002c04 <pid+0x468>)
 8002aec:	edd3 7a00 	vldr	s15, [r3]
 8002af0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002af4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002af8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002afc:	ee17 3a90 	vmov	r3, s15
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	4b41      	ldr	r3, [pc, #260]	; (8002c08 <pid+0x46c>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d179      	bne.n	8002bfe <pid+0x462>
			PWMOut=0;
 8002b0a:	4b40      	ldr	r3, [pc, #256]	; (8002c0c <pid+0x470>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]
			Run=0;
 8002b10:	4b40      	ldr	r3, [pc, #256]	; (8002c14 <pid+0x478>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	701a      	strb	r2, [r3, #0]
			UART_Ack2();
 8002b16:	f000 f9b3 	bl	8002e80 <UART_Ack2>
}
 8002b1a:	e070      	b.n	8002bfe <pid+0x462>
	else if (flag_case == 5)
 8002b1c:	4b3e      	ldr	r3, [pc, #248]	; (8002c18 <pid+0x47c>)
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d16c      	bne.n	8002bfe <pid+0x462>
		if(reverse)
 8002b24:	4b3d      	ldr	r3, [pc, #244]	; (8002c1c <pid+0x480>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d028      	beq.n	8002b7e <pid+0x3e2>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 8002b2c:	4b35      	ldr	r3, [pc, #212]	; (8002c04 <pid+0x468>)
 8002b2e:	edd3 7a00 	vldr	s15, [r3]
 8002b32:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002b36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b3e:	ee17 3a90 	vmov	r3, s15
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b30      	ldr	r3, [pc, #192]	; (8002c08 <pid+0x46c>)
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d904      	bls.n	8002b56 <pid+0x3ba>
				PWMOut=300;
 8002b4c:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <pid+0x470>)
 8002b4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	e03b      	b.n	8002bce <pid+0x432>
			else if((RobotArm_Position) > (uint16_t)(angle*20))
 8002b56:	4b2b      	ldr	r3, [pc, #172]	; (8002c04 <pid+0x468>)
 8002b58:	edd3 7a00 	vldr	s15, [r3]
 8002b5c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002b60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b68:	ee17 3a90 	vmov	r3, s15
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	4b26      	ldr	r3, [pc, #152]	; (8002c08 <pid+0x46c>)
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d22b      	bcs.n	8002bce <pid+0x432>
				PWMOut=-1600;
 8002b76:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <pid+0x470>)
 8002b78:	4a29      	ldr	r2, [pc, #164]	; (8002c20 <pid+0x484>)
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	e027      	b.n	8002bce <pid+0x432>
			if((RobotArm_Position) < (uint16_t)(angle*20))
 8002b7e:	4b21      	ldr	r3, [pc, #132]	; (8002c04 <pid+0x468>)
 8002b80:	edd3 7a00 	vldr	s15, [r3]
 8002b84:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002b88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b90:	ee17 3a90 	vmov	r3, s15
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	4b1c      	ldr	r3, [pc, #112]	; (8002c08 <pid+0x46c>)
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d904      	bls.n	8002ba8 <pid+0x40c>
				PWMOut=1600;
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	; (8002c0c <pid+0x470>)
 8002ba0:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	e012      	b.n	8002bce <pid+0x432>
			else if((RobotArm_Position) > (uint16_t)(angle*20))
 8002ba8:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <pid+0x468>)
 8002baa:	edd3 7a00 	vldr	s15, [r3]
 8002bae:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bba:	ee17 3a90 	vmov	r3, s15
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <pid+0x46c>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d202      	bcs.n	8002bce <pid+0x432>
				PWMOut=-300;
 8002bc8:	4b10      	ldr	r3, [pc, #64]	; (8002c0c <pid+0x470>)
 8002bca:	4a11      	ldr	r2, [pc, #68]	; (8002c10 <pid+0x474>)
 8002bcc:	601a      	str	r2, [r3, #0]
		if((RobotArm_Position) == (uint16_t)(angle*20))
 8002bce:	4b0d      	ldr	r3, [pc, #52]	; (8002c04 <pid+0x468>)
 8002bd0:	edd3 7a00 	vldr	s15, [r3]
 8002bd4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002bd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002be0:	ee17 3a90 	vmov	r3, s15
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	4b08      	ldr	r3, [pc, #32]	; (8002c08 <pid+0x46c>)
 8002be8:	881b      	ldrh	r3, [r3, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d107      	bne.n	8002bfe <pid+0x462>
			PWMOut=0;
 8002bee:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <pid+0x470>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
			Run=0;
 8002bf4:	4b07      	ldr	r3, [pc, #28]	; (8002c14 <pid+0x478>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
			UART_Ack2();
 8002bfa:	f000 f941 	bl	8002e80 <UART_Ack2>
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	2000015c 	.word	0x2000015c
 8002c08:	200000d8 	.word	0x200000d8
 8002c0c:	200000d4 	.word	0x200000d4
 8002c10:	fffffed4 	.word	0xfffffed4
 8002c14:	20000196 	.word	0x20000196
 8002c18:	20000164 	.word	0x20000164
 8002c1c:	20000165 	.word	0x20000165
 8002c20:	fffff9c0 	.word	0xfffff9c0

08002c24 <UARTInit>:
		LaserOpenTrigger = 0;
	}
}

void UARTInit(UARTStucrture *uart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8002c2c:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <UARTInit+0x4c>)
 8002c2e:	88db      	ldrh	r3, [r3, #6]
 8002c30:	4619      	mov	r1, r3
 8002c32:	2001      	movs	r0, #1
 8002c34:	f006 f8c6 	bl	8008dc4 <calloc>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8002c40:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <UARTInit+0x4c>)
 8002c42:	889b      	ldrh	r3, [r3, #4]
 8002c44:	4619      	mov	r1, r3
 8002c46:	2001      	movs	r0, #1
 8002c48:	f006 f8bc 	bl	8008dc4 <calloc>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461a      	mov	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	81da      	strh	r2, [r3, #14]

}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000016c 	.word	0x2000016c

08002c74 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6919      	ldr	r1, [r3, #16]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	88db      	ldrh	r3, [r3, #6]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f005 f973 	bl	8007f74 <HAL_UART_Receive_DMA>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	88db      	ldrh	r3, [r3, #6]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	1ad3      	subs	r3, r2, r3
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8002cc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cc8:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	8a9b      	ldrh	r3, [r3, #20]
 8002cce:	461c      	mov	r4, r3
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff ffe0 	bl	8002c96 <UARTGetRxHead>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	429c      	cmp	r4, r3
 8002cda:	d013      	beq.n	8002d04 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	691b      	ldr	r3, [r3, #16]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	8a92      	ldrh	r2, [r2, #20]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	8a9b      	ldrh	r3, [r3, #20]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	88d2      	ldrh	r2, [r2, #6]
 8002cf4:	fb93 f1f2 	sdiv	r1, r3, r2
 8002cf8:	fb02 f201 	mul.w	r2, r2, r1
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8002d04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd90      	pop	{r4, r7, pc}

08002d10 <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	d13d      	bne.n	8002da2 <UARTTxDumpBuffer+0x92>
 8002d26:	4b21      	ldr	r3, [pc, #132]	; (8002dac <UARTTxDumpBuffer+0x9c>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d139      	bne.n	8002da2 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	; (8002dac <UARTTxDumpBuffer+0x9c>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	89da      	ldrh	r2, [r3, #14]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	899b      	ldrh	r3, [r3, #12]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d02d      	beq.n	8002d9c <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	89da      	ldrh	r2, [r3, #14]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d906      	bls.n	8002d5a <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	89da      	ldrh	r2, [r3, #14]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	e005      	b.n	8002d66 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	889a      	ldrh	r2, [r3, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	8992      	ldrh	r2, [r2, #12]
 8002d74:	4413      	add	r3, r2
 8002d76:	89fa      	ldrh	r2, [r7, #14]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f005 f88f 	bl	8007e9c <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	899b      	ldrh	r3, [r3, #12]
 8002d82:	461a      	mov	r2, r3
 8002d84:	89fb      	ldrh	r3, [r7, #14]
 8002d86:	4413      	add	r3, r2
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	8892      	ldrh	r2, [r2, #4]
 8002d8c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002d90:	fb02 f201 	mul.w	r2, r2, r1
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8002d9c:	4b03      	ldr	r3, [pc, #12]	; (8002dac <UARTTxDumpBuffer+0x9c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
	}
}
 8002da2:	bf00      	nop
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200001f4 	.word	0x200001f4

08002db0 <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	889b      	ldrh	r3, [r3, #4]
 8002dc2:	88fa      	ldrh	r2, [r7, #6]
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	bf28      	it	cs
 8002dc8:	4613      	movcs	r3, r2
 8002dca:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8002dcc:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	889b      	ldrh	r3, [r3, #4]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	89db      	ldrh	r3, [r3, #14]
 8002dd8:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	bfa8      	it	ge
 8002dde:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8002de0:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	89d2      	ldrh	r2, [r2, #14]
 8002dea:	4413      	add	r3, r2
 8002dec:	8aba      	ldrh	r2, [r7, #20]
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f006 f819 	bl	8008e28 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	89db      	ldrh	r3, [r3, #14]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	8afb      	ldrh	r3, [r7, #22]
 8002dfe:	4413      	add	r3, r2
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	8892      	ldrh	r2, [r2, #4]
 8002e04:	fb93 f1f2 	sdiv	r1, r3, r2
 8002e08:	fb02 f201 	mul.w	r2, r2, r1
 8002e0c:	1a9b      	subs	r3, r3, r2
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8002e14:	8afa      	ldrh	r2, [r7, #22]
 8002e16:	8abb      	ldrh	r3, [r7, #20]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d00a      	beq.n	8002e32 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6898      	ldr	r0, [r3, #8]
 8002e20:	8abb      	ldrh	r3, [r7, #20]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8002e26:	8afa      	ldrh	r2, [r7, #22]
 8002e28:	8abb      	ldrh	r3, [r7, #20]
 8002e2a:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	f005 fffb 	bl	8008e28 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f7ff ff6c 	bl	8002d10 <UARTTxDumpBuffer>
}
 8002e38:	bf00      	nop
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <UART_Ack1>:

void UART_Ack1()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
	uint8_t temp[1];
	temp[0] = 'X'; //0x58
 8002e46:	2358      	movs	r3, #88	; 0x58
 8002e48:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	4619      	mov	r1, r3
 8002e50:	480a      	ldr	r0, [pc, #40]	; (8002e7c <UART_Ack1+0x3c>)
 8002e52:	f7ff ffad 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002e56:	2001      	movs	r0, #1
 8002e58:	f000 ff4c 	bl	8003cf4 <HAL_Delay>
	temp[0] = 'u'; //0b01110101
 8002e5c:	2375      	movs	r3, #117	; 0x75
 8002e5e:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e60:	1d3b      	adds	r3, r7, #4
 8002e62:	2201      	movs	r2, #1
 8002e64:	4619      	mov	r1, r3
 8002e66:	4805      	ldr	r0, [pc, #20]	; (8002e7c <UART_Ack1+0x3c>)
 8002e68:	f7ff ffa2 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f000 ff41 	bl	8003cf4 <HAL_Delay>
}
 8002e72:	bf00      	nop
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	2000016c 	.word	0x2000016c

08002e80 <UART_Ack2>:

void UART_Ack2()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
	uint8_t temp[1];
	temp[0] = 'F'; //70
 8002e86:	2346      	movs	r3, #70	; 0x46
 8002e88:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	4619      	mov	r1, r3
 8002e90:	480a      	ldr	r0, [pc, #40]	; (8002ebc <UART_Ack2+0x3c>)
 8002e92:	f7ff ff8d 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002e96:	2001      	movs	r0, #1
 8002e98:	f000 ff2c 	bl	8003cf4 <HAL_Delay>
	temp[0] = 'n'; //0o156
 8002e9c:	236e      	movs	r3, #110	; 0x6e
 8002e9e:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002ea0:	1d3b      	adds	r3, r7, #4
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4805      	ldr	r0, [pc, #20]	; (8002ebc <UART_Ack2+0x3c>)
 8002ea8:	f7ff ff82 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002eac:	2001      	movs	r0, #1
 8002eae:	f000 ff21 	bl	8003cf4 <HAL_Delay>
}
 8002eb2:	bf00      	nop
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	2000016c 	.word	0x2000016c

08002ec0 <UART_Flow2>:

void UART_Flow2()
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
	Serial_Mode  = (0b10010000 | UART_Mode);
 8002ec6:	4b6c      	ldr	r3, [pc, #432]	; (8003078 <UART_Flow2+0x1b8>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	4b6a      	ldr	r3, [pc, #424]	; (800307c <UART_Flow2+0x1bc>)
 8002ed2:	701a      	strb	r2, [r3, #0]
	Serial_Angle = (uint16_t)(Current_Angle * 10000 * pi / 180);
 8002ed4:	4b6a      	ldr	r3, [pc, #424]	; (8003080 <UART_Flow2+0x1c0>)
 8002ed6:	edd3 7a00 	vldr	s15, [r3]
 8002eda:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8003084 <UART_Flow2+0x1c4>
 8002ede:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ee2:	4b69      	ldr	r3, [pc, #420]	; (8003088 <UART_Flow2+0x1c8>)
 8002ee4:	edd3 7a00 	vldr	s15, [r3]
 8002ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eec:	eddf 6a67 	vldr	s13, [pc, #412]	; 800308c <UART_Flow2+0x1cc>
 8002ef0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ef8:	ee17 3a90 	vmov	r3, s15
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	4b64      	ldr	r3, [pc, #400]	; (8003090 <UART_Flow2+0x1d0>)
 8002f00:	801a      	strh	r2, [r3, #0]
	Serial_Speed = (uint8_t) (Speed * 255 / 10);
 8002f02:	4b64      	ldr	r3, [pc, #400]	; (8003094 <UART_Flow2+0x1d4>)
 8002f04:	edd3 7a00 	vldr	s15, [r3]
 8002f08:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8003098 <UART_Flow2+0x1d8>
 8002f0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f10:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002f14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f1c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002f20:	793b      	ldrb	r3, [r7, #4]
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	4b5d      	ldr	r3, [pc, #372]	; (800309c <UART_Flow2+0x1dc>)
 8002f26:	701a      	strb	r2, [r3, #0]

	ChkSum = Serial_Mode;
 8002f28:	4b54      	ldr	r3, [pc, #336]	; (800307c <UART_Flow2+0x1bc>)
 8002f2a:	781a      	ldrb	r2, [r3, #0]
 8002f2c:	4b5c      	ldr	r3, [pc, #368]	; (80030a0 <UART_Flow2+0x1e0>)
 8002f2e:	701a      	strb	r2, [r3, #0]

	uint8_t temp[1];
	temp[0] = Serial_Mode;
 8002f30:	4b52      	ldr	r3, [pc, #328]	; (800307c <UART_Flow2+0x1bc>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	733b      	strb	r3, [r7, #12]
	UARTTxWrite(&UART2, temp, 1);
 8002f36:	f107 030c 	add.w	r3, r7, #12
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4859      	ldr	r0, [pc, #356]	; (80030a4 <UART_Flow2+0x1e4>)
 8002f40:	f7ff ff36 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002f44:	2001      	movs	r0, #1
 8002f46:	f000 fed5 	bl	8003cf4 <HAL_Delay>

	if(UART_Mode == 10) { temp[0] = (uint8_t)(Serial_Angle / 256); }
 8002f4a:	4b4b      	ldr	r3, [pc, #300]	; (8003078 <UART_Flow2+0x1b8>)
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	2b0a      	cmp	r3, #10
 8002f50:	d106      	bne.n	8002f60 <UART_Flow2+0xa0>
 8002f52:	4b4f      	ldr	r3, [pc, #316]	; (8003090 <UART_Flow2+0x1d0>)
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	0a1b      	lsrs	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	733b      	strb	r3, [r7, #12]
 8002f5e:	e001      	b.n	8002f64 <UART_Flow2+0xa4>
	else                { temp[0] = 0; }
 8002f60:	2300      	movs	r3, #0
 8002f62:	733b      	strb	r3, [r7, #12]
	ChkSum += temp[0];
 8002f64:	7b3a      	ldrb	r2, [r7, #12]
 8002f66:	4b4e      	ldr	r3, [pc, #312]	; (80030a0 <UART_Flow2+0x1e0>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	4b4c      	ldr	r3, [pc, #304]	; (80030a0 <UART_Flow2+0x1e0>)
 8002f70:	701a      	strb	r2, [r3, #0]
	UARTTxWrite(&UART2, temp, 1);
 8002f72:	f107 030c 	add.w	r3, r7, #12
 8002f76:	2201      	movs	r2, #1
 8002f78:	4619      	mov	r1, r3
 8002f7a:	484a      	ldr	r0, [pc, #296]	; (80030a4 <UART_Flow2+0x1e4>)
 8002f7c:	f7ff ff18 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002f80:	2001      	movs	r0, #1
 8002f82:	f000 feb7 	bl	8003cf4 <HAL_Delay>

	if(UART_Mode == 9)       { temp[0] = Current_Station; }
 8002f86:	4b3c      	ldr	r3, [pc, #240]	; (8003078 <UART_Flow2+0x1b8>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b09      	cmp	r3, #9
 8002f8c:	d103      	bne.n	8002f96 <UART_Flow2+0xd6>
 8002f8e:	4b46      	ldr	r3, [pc, #280]	; (80030a8 <UART_Flow2+0x1e8>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	733b      	strb	r3, [r7, #12]
 8002f94:	e00f      	b.n	8002fb6 <UART_Flow2+0xf6>
	else if(UART_Mode == 10) { temp[0] = (uint8_t)(Serial_Angle % 256); }
 8002f96:	4b38      	ldr	r3, [pc, #224]	; (8003078 <UART_Flow2+0x1b8>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b0a      	cmp	r3, #10
 8002f9c:	d104      	bne.n	8002fa8 <UART_Flow2+0xe8>
 8002f9e:	4b3c      	ldr	r3, [pc, #240]	; (8003090 <UART_Flow2+0x1d0>)
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	733b      	strb	r3, [r7, #12]
 8002fa6:	e006      	b.n	8002fb6 <UART_Flow2+0xf6>
	else if(UART_Mode == 11) { temp[0] = Serial_Speed; }
 8002fa8:	4b33      	ldr	r3, [pc, #204]	; (8003078 <UART_Flow2+0x1b8>)
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	2b0b      	cmp	r3, #11
 8002fae:	d102      	bne.n	8002fb6 <UART_Flow2+0xf6>
 8002fb0:	4b3a      	ldr	r3, [pc, #232]	; (800309c <UART_Flow2+0x1dc>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	733b      	strb	r3, [r7, #12]
	ChkSum += temp[0];
 8002fb6:	7b3a      	ldrb	r2, [r7, #12]
 8002fb8:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <UART_Flow2+0x1e0>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	4b37      	ldr	r3, [pc, #220]	; (80030a0 <UART_Flow2+0x1e0>)
 8002fc2:	701a      	strb	r2, [r3, #0]
	UARTTxWrite(&UART2, temp, 1);
 8002fc4:	f107 030c 	add.w	r3, r7, #12
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4835      	ldr	r0, [pc, #212]	; (80030a4 <UART_Flow2+0x1e4>)
 8002fce:	f7ff feef 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002fd2:	2001      	movs	r0, #1
 8002fd4:	f000 fe8e 	bl	8003cf4 <HAL_Delay>

	ChkSum = ~(ChkSum);
 8002fd8:	4b31      	ldr	r3, [pc, #196]	; (80030a0 <UART_Flow2+0x1e0>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	4b2f      	ldr	r3, [pc, #188]	; (80030a0 <UART_Flow2+0x1e0>)
 8002fe2:	701a      	strb	r2, [r3, #0]
	temp[0] = ChkSum;
 8002fe4:	4b2e      	ldr	r3, [pc, #184]	; (80030a0 <UART_Flow2+0x1e0>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	733b      	strb	r3, [r7, #12]
	UARTTxWrite(&UART2, temp, 1);
 8002fea:	f107 030c 	add.w	r3, r7, #12
 8002fee:	2201      	movs	r2, #1
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	482c      	ldr	r0, [pc, #176]	; (80030a4 <UART_Flow2+0x1e4>)
 8002ff4:	f7ff fedc 	bl	8002db0 <UARTTxWrite>
	HAL_Delay(1);
 8002ff8:	2001      	movs	r0, #1
 8002ffa:	f000 fe7b 	bl	8003cf4 <HAL_Delay>

	while(1)
	{
		while(1)
		{
			InputChar = UARTReadChar(&UART2);
 8002ffe:	4829      	ldr	r0, [pc, #164]	; (80030a4 <UART_Flow2+0x1e4>)
 8003000:	f7ff fe5c 	bl	8002cbc <UARTReadChar>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	4b28      	ldr	r3, [pc, #160]	; (80030ac <UART_Flow2+0x1ec>)
 800300a:	801a      	strh	r2, [r3, #0]
			if(InputChar != -1)
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <UART_Flow2+0x1ec>)
 800300e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003012:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003016:	d0f2      	beq.n	8002ffe <UART_Flow2+0x13e>
			{
				InputByte = (uint8_t)InputChar;
 8003018:	4b24      	ldr	r3, [pc, #144]	; (80030ac <UART_Flow2+0x1ec>)
 800301a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800301e:	b2da      	uxtb	r2, r3
 8003020:	4b23      	ldr	r3, [pc, #140]	; (80030b0 <UART_Flow2+0x1f0>)
 8003022:	701a      	strb	r2, [r3, #0]
				ak[0] = InputByte;
 8003024:	4b22      	ldr	r3, [pc, #136]	; (80030b0 <UART_Flow2+0x1f0>)
 8003026:	781a      	ldrb	r2, [r3, #0]
 8003028:	4b22      	ldr	r3, [pc, #136]	; (80030b4 <UART_Flow2+0x1f4>)
 800302a:	701a      	strb	r2, [r3, #0]
				break;
			}
		}
		while(1)
		{
			InputChar = UARTReadChar(&UART2);
 800302c:	481d      	ldr	r0, [pc, #116]	; (80030a4 <UART_Flow2+0x1e4>)
 800302e:	f7ff fe45 	bl	8002cbc <UARTReadChar>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <UART_Flow2+0x1ec>)
 8003038:	801a      	strh	r2, [r3, #0]
			if(InputChar != -1)
 800303a:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <UART_Flow2+0x1ec>)
 800303c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003044:	d0f2      	beq.n	800302c <UART_Flow2+0x16c>
			{
				InputByte = (uint8_t)InputChar;
 8003046:	4b19      	ldr	r3, [pc, #100]	; (80030ac <UART_Flow2+0x1ec>)
 8003048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4b18      	ldr	r3, [pc, #96]	; (80030b0 <UART_Flow2+0x1f0>)
 8003050:	701a      	strb	r2, [r3, #0]
				ak[1] = InputByte;
 8003052:	4b17      	ldr	r3, [pc, #92]	; (80030b0 <UART_Flow2+0x1f0>)
 8003054:	781a      	ldrb	r2, [r3, #0]
 8003056:	4b17      	ldr	r3, [pc, #92]	; (80030b4 <UART_Flow2+0x1f4>)
 8003058:	705a      	strb	r2, [r3, #1]
				break;
 800305a:	bf00      	nop
			}
		}
		if(ak[0] == 'X' && ak[1] == 'u')
 800305c:	4b15      	ldr	r3, [pc, #84]	; (80030b4 <UART_Flow2+0x1f4>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	2b58      	cmp	r3, #88	; 0x58
 8003062:	d1cc      	bne.n	8002ffe <UART_Flow2+0x13e>
 8003064:	4b13      	ldr	r3, [pc, #76]	; (80030b4 <UART_Flow2+0x1f4>)
 8003066:	785b      	ldrb	r3, [r3, #1]
 8003068:	2b75      	cmp	r3, #117	; 0x75
 800306a:	d000      	beq.n	800306e <UART_Flow2+0x1ae>
	while(1)
 800306c:	e7c7      	b.n	8002ffe <UART_Flow2+0x13e>
		{
			break;
 800306e:	bf00      	nop
		}
	}
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	200001e0 	.word	0x200001e0
 800307c:	20000204 	.word	0x20000204
 8003080:	20000188 	.word	0x20000188
 8003084:	461c4000 	.word	0x461c4000
 8003088:	20000018 	.word	0x20000018
 800308c:	43340000 	.word	0x43340000
 8003090:	20000300 	.word	0x20000300
 8003094:	20000190 	.word	0x20000190
 8003098:	437f0000 	.word	0x437f0000
 800309c:	200002a8 	.word	0x200002a8
 80030a0:	200001a9 	.word	0x200001a9
 80030a4:	2000016c 	.word	0x2000016c
 80030a8:	2000018c 	.word	0x2000018c
 80030ac:	200001a6 	.word	0x200001a6
 80030b0:	200001a8 	.word	0x200001a8
 80030b4:	20000194 	.word	0x20000194

080030b8 <UART_Protocal>:


void UART_Protocal()
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
	static ProtocalState State = Start;

	InputChar = UARTReadChar(&UART2);
 80030be:	48a3      	ldr	r0, [pc, #652]	; (800334c <UART_Protocal+0x294>)
 80030c0:	f7ff fdfc 	bl	8002cbc <UARTReadChar>
 80030c4:	4603      	mov	r3, r0
 80030c6:	461a      	mov	r2, r3
 80030c8:	4ba1      	ldr	r3, [pc, #644]	; (8003350 <UART_Protocal+0x298>)
 80030ca:	801a      	strh	r2, [r3, #0]

	if (InputChar != -1)
 80030cc:	4ba0      	ldr	r3, [pc, #640]	; (8003350 <UART_Protocal+0x298>)
 80030ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030d6:	f000 8130 	beq.w	800333a <UART_Protocal+0x282>
	{
		InputByte = (uint8_t)InputChar;
 80030da:	4b9d      	ldr	r3, [pc, #628]	; (8003350 <UART_Protocal+0x298>)
 80030dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e0:	b2da      	uxtb	r2, r3
 80030e2:	4b9c      	ldr	r3, [pc, #624]	; (8003354 <UART_Protocal+0x29c>)
 80030e4:	701a      	strb	r2, [r3, #0]

		switch(State)
 80030e6:	4b9c      	ldr	r3, [pc, #624]	; (8003358 <UART_Protocal+0x2a0>)
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b07      	cmp	r3, #7
 80030ec:	f200 8121 	bhi.w	8003332 <UART_Protocal+0x27a>
 80030f0:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <UART_Protocal+0x40>)
 80030f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f6:	bf00      	nop
 80030f8:	08003119 	.word	0x08003119
 80030fc:	080031af 	.word	0x080031af
 8003100:	080031e3 	.word	0x080031e3
 8003104:	080031f3 	.word	0x080031f3
 8003108:	08003203 	.word	0x08003203
 800310c:	08003247 	.word	0x08003247
 8003110:	08003257 	.word	0x08003257
 8003114:	080032b3 	.word	0x080032b3
		{
			case Start:
				if( ((InputByte>>4) & 0b00001111) == 0b00001001)
 8003118:	4b8e      	ldr	r3, [pc, #568]	; (8003354 <UART_Protocal+0x29c>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	b2db      	uxtb	r3, r3
 8003120:	f003 030f 	and.w	r3, r3, #15
 8003124:	2b09      	cmp	r3, #9
 8003126:	d10a      	bne.n	800313e <UART_Protocal+0x86>
				{
					UART_Mode = InputByte & 0b00001111;
 8003128:	4b8a      	ldr	r3, [pc, #552]	; (8003354 <UART_Protocal+0x29c>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4b8a      	ldr	r3, [pc, #552]	; (800335c <UART_Protocal+0x2a4>)
 8003134:	701a      	strb	r2, [r3, #0]
					UART_Mode_Print = UART_Mode;
 8003136:	4b89      	ldr	r3, [pc, #548]	; (800335c <UART_Protocal+0x2a4>)
 8003138:	781a      	ldrb	r2, [r3, #0]
 800313a:	4b89      	ldr	r3, [pc, #548]	; (8003360 <UART_Protocal+0x2a8>)
 800313c:	701a      	strb	r2, [r3, #0]
				}
				if(UART_Mode >=1 && UART_Mode <= 14)
 800313e:	4b87      	ldr	r3, [pc, #540]	; (800335c <UART_Protocal+0x2a4>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 80fb 	beq.w	800333e <UART_Protocal+0x286>
 8003148:	4b84      	ldr	r3, [pc, #528]	; (800335c <UART_Protocal+0x2a4>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b0e      	cmp	r3, #14
 800314e:	f200 80f6 	bhi.w	800333e <UART_Protocal+0x286>
				{

					if(UART_Mode == 2 || UART_Mode == 3 || UART_Mode >= 8)
 8003152:	4b82      	ldr	r3, [pc, #520]	; (800335c <UART_Protocal+0x2a4>)
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	2b02      	cmp	r3, #2
 8003158:	d007      	beq.n	800316a <UART_Protocal+0xb2>
 800315a:	4b80      	ldr	r3, [pc, #512]	; (800335c <UART_Protocal+0x2a4>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b03      	cmp	r3, #3
 8003160:	d003      	beq.n	800316a <UART_Protocal+0xb2>
 8003162:	4b7e      	ldr	r3, [pc, #504]	; (800335c <UART_Protocal+0x2a4>)
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b07      	cmp	r3, #7
 8003168:	d903      	bls.n	8003172 <UART_Protocal+0xba>
					{
						State = Frame1_CheckSum;
 800316a:	4b7b      	ldr	r3, [pc, #492]	; (8003358 <UART_Protocal+0x2a0>)
 800316c:	2201      	movs	r2, #1
 800316e:	701a      	strb	r2, [r3, #0]
 8003170:	e01c      	b.n	80031ac <UART_Protocal+0xf4>
					}
					else if(UART_Mode == 1 || UART_Mode == 4 || UART_Mode == 5 || UART_Mode == 6)
 8003172:	4b7a      	ldr	r3, [pc, #488]	; (800335c <UART_Protocal+0x2a4>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d00b      	beq.n	8003192 <UART_Protocal+0xda>
 800317a:	4b78      	ldr	r3, [pc, #480]	; (800335c <UART_Protocal+0x2a4>)
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b04      	cmp	r3, #4
 8003180:	d007      	beq.n	8003192 <UART_Protocal+0xda>
 8003182:	4b76      	ldr	r3, [pc, #472]	; (800335c <UART_Protocal+0x2a4>)
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b05      	cmp	r3, #5
 8003188:	d003      	beq.n	8003192 <UART_Protocal+0xda>
 800318a:	4b74      	ldr	r3, [pc, #464]	; (800335c <UART_Protocal+0x2a4>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b06      	cmp	r3, #6
 8003190:	d103      	bne.n	800319a <UART_Protocal+0xe2>
					{
						State = Frame2_Data1;
 8003192:	4b71      	ldr	r3, [pc, #452]	; (8003358 <UART_Protocal+0x2a0>)
 8003194:	2202      	movs	r2, #2
 8003196:	701a      	strb	r2, [r3, #0]
 8003198:	e008      	b.n	80031ac <UART_Protocal+0xf4>

					}
					else if(UART_Mode == 7)
 800319a:	4b70      	ldr	r3, [pc, #448]	; (800335c <UART_Protocal+0x2a4>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	2b07      	cmp	r3, #7
 80031a0:	f040 80cd 	bne.w	800333e <UART_Protocal+0x286>
					{
						State = Frame3_Station;
 80031a4:	4b6c      	ldr	r3, [pc, #432]	; (8003358 <UART_Protocal+0x2a0>)
 80031a6:	2205      	movs	r2, #5
 80031a8:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 80031aa:	e0c8      	b.n	800333e <UART_Protocal+0x286>
 80031ac:	e0c7      	b.n	800333e <UART_Protocal+0x286>

			case Frame1_CheckSum:
				ChkSum = ~(0b10010000 | UART_Mode);
 80031ae:	4b6b      	ldr	r3, [pc, #428]	; (800335c <UART_Protocal+0x2a4>)
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	4b69      	ldr	r3, [pc, #420]	; (8003364 <UART_Protocal+0x2ac>)
 80031be:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 80031c0:	4b64      	ldr	r3, [pc, #400]	; (8003354 <UART_Protocal+0x29c>)
 80031c2:	781a      	ldrb	r2, [r3, #0]
 80031c4:	4b67      	ldr	r3, [pc, #412]	; (8003364 <UART_Protocal+0x2ac>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d103      	bne.n	80031d4 <UART_Protocal+0x11c>
				{
					UART_Ack1();
 80031cc:	f7ff fe38 	bl	8002e40 <UART_Ack1>
					UART_Execute();
 80031d0:	f000 f8d6 	bl	8003380 <UART_Execute>
				}
				ChkSum = 0;
 80031d4:	4b63      	ldr	r3, [pc, #396]	; (8003364 <UART_Protocal+0x2ac>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	701a      	strb	r2, [r3, #0]
				State = Start;
 80031da:	4b5f      	ldr	r3, [pc, #380]	; (8003358 <UART_Protocal+0x2a0>)
 80031dc:	2200      	movs	r2, #0
 80031de:	701a      	strb	r2, [r3, #0]
				break;
 80031e0:	e0b0      	b.n	8003344 <UART_Protocal+0x28c>

			case Frame2_Data1:
				Data_Frame2[0] = InputByte;
 80031e2:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <UART_Protocal+0x29c>)
 80031e4:	781a      	ldrb	r2, [r3, #0]
 80031e6:	4b60      	ldr	r3, [pc, #384]	; (8003368 <UART_Protocal+0x2b0>)
 80031e8:	701a      	strb	r2, [r3, #0]
				State = Frame2_Data2;
 80031ea:	4b5b      	ldr	r3, [pc, #364]	; (8003358 <UART_Protocal+0x2a0>)
 80031ec:	2203      	movs	r2, #3
 80031ee:	701a      	strb	r2, [r3, #0]
				break;
 80031f0:	e0a8      	b.n	8003344 <UART_Protocal+0x28c>

			case Frame2_Data2:
				Data_Frame2[1] = InputByte;
 80031f2:	4b58      	ldr	r3, [pc, #352]	; (8003354 <UART_Protocal+0x29c>)
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	4b5c      	ldr	r3, [pc, #368]	; (8003368 <UART_Protocal+0x2b0>)
 80031f8:	705a      	strb	r2, [r3, #1]
				State = Frame2_CheckSum;
 80031fa:	4b57      	ldr	r3, [pc, #348]	; (8003358 <UART_Protocal+0x2a0>)
 80031fc:	2204      	movs	r2, #4
 80031fe:	701a      	strb	r2, [r3, #0]
				break;
 8003200:	e0a0      	b.n	8003344 <UART_Protocal+0x28c>

			case Frame2_CheckSum:
				ChkSum = ~( (0b10010000 | UART_Mode) + Data_Frame2[0] + Data_Frame2[1] );
 8003202:	4b56      	ldr	r3, [pc, #344]	; (800335c <UART_Protocal+0x2a4>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b56      	ldr	r3, [pc, #344]	; (8003368 <UART_Protocal+0x2b0>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	4413      	add	r3, r2
 8003212:	b2da      	uxtb	r2, r3
 8003214:	4b54      	ldr	r3, [pc, #336]	; (8003368 <UART_Protocal+0x2b0>)
 8003216:	785b      	ldrb	r3, [r3, #1]
 8003218:	4413      	add	r3, r2
 800321a:	b2db      	uxtb	r3, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	b2da      	uxtb	r2, r3
 8003220:	4b50      	ldr	r3, [pc, #320]	; (8003364 <UART_Protocal+0x2ac>)
 8003222:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 8003224:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <UART_Protocal+0x29c>)
 8003226:	781a      	ldrb	r2, [r3, #0]
 8003228:	4b4e      	ldr	r3, [pc, #312]	; (8003364 <UART_Protocal+0x2ac>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	429a      	cmp	r2, r3
 800322e:	d103      	bne.n	8003238 <UART_Protocal+0x180>
				{
					UART_Ack1();
 8003230:	f7ff fe06 	bl	8002e40 <UART_Ack1>
					UART_Execute();
 8003234:	f000 f8a4 	bl	8003380 <UART_Execute>
				}
				ChkSum = 0;
 8003238:	4b4a      	ldr	r3, [pc, #296]	; (8003364 <UART_Protocal+0x2ac>)
 800323a:	2200      	movs	r2, #0
 800323c:	701a      	strb	r2, [r3, #0]
				State = Start;
 800323e:	4b46      	ldr	r3, [pc, #280]	; (8003358 <UART_Protocal+0x2a0>)
 8003240:	2200      	movs	r2, #0
 8003242:	701a      	strb	r2, [r3, #0]
				break;
 8003244:	e07e      	b.n	8003344 <UART_Protocal+0x28c>

			case Frame3_Station:
				Multi_Station_Amount = InputByte;
 8003246:	4b43      	ldr	r3, [pc, #268]	; (8003354 <UART_Protocal+0x29c>)
 8003248:	781a      	ldrb	r2, [r3, #0]
 800324a:	4b48      	ldr	r3, [pc, #288]	; (800336c <UART_Protocal+0x2b4>)
 800324c:	701a      	strb	r2, [r3, #0]
				State = Frame3_Data;
 800324e:	4b42      	ldr	r3, [pc, #264]	; (8003358 <UART_Protocal+0x2a0>)
 8003250:	2206      	movs	r2, #6
 8003252:	701a      	strb	r2, [r3, #0]
				break;
 8003254:	e076      	b.n	8003344 <UART_Protocal+0x28c>

			case Frame3_Data:
				Data_Frame3   [(int)Multi_Station_Current/2] = InputByte;
 8003256:	4b46      	ldr	r3, [pc, #280]	; (8003370 <UART_Protocal+0x2b8>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	085b      	lsrs	r3, r3, #1
 800325c:	b2db      	uxtb	r3, r3
 800325e:	461a      	mov	r2, r3
 8003260:	4b3c      	ldr	r3, [pc, #240]	; (8003354 <UART_Protocal+0x29c>)
 8003262:	7819      	ldrb	r1, [r3, #0]
 8003264:	4b43      	ldr	r3, [pc, #268]	; (8003374 <UART_Protocal+0x2bc>)
 8003266:	5499      	strb	r1, [r3, r2]
				Multi_Station [Multi_Station_Current]        = InputByte & 0b00001111;
 8003268:	4b3a      	ldr	r3, [pc, #232]	; (8003354 <UART_Protocal+0x29c>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	4a40      	ldr	r2, [pc, #256]	; (8003370 <UART_Protocal+0x2b8>)
 800326e:	7812      	ldrb	r2, [r2, #0]
 8003270:	f003 030f 	and.w	r3, r3, #15
 8003274:	b2d9      	uxtb	r1, r3
 8003276:	4b40      	ldr	r3, [pc, #256]	; (8003378 <UART_Protocal+0x2c0>)
 8003278:	5499      	strb	r1, [r3, r2]
				Multi_Station [Multi_Station_Current+1] 	 = InputByte >> 4;
 800327a:	4b36      	ldr	r3, [pc, #216]	; (8003354 <UART_Protocal+0x29c>)
 800327c:	781a      	ldrb	r2, [r3, #0]
 800327e:	4b3c      	ldr	r3, [pc, #240]	; (8003370 <UART_Protocal+0x2b8>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	3301      	adds	r3, #1
 8003284:	0912      	lsrs	r2, r2, #4
 8003286:	b2d1      	uxtb	r1, r2
 8003288:	4a3b      	ldr	r2, [pc, #236]	; (8003378 <UART_Protocal+0x2c0>)
 800328a:	54d1      	strb	r1, [r2, r3]
				Multi_Station_Current += 2;
 800328c:	4b38      	ldr	r3, [pc, #224]	; (8003370 <UART_Protocal+0x2b8>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	3302      	adds	r3, #2
 8003292:	b2da      	uxtb	r2, r3
 8003294:	4b36      	ldr	r3, [pc, #216]	; (8003370 <UART_Protocal+0x2b8>)
 8003296:	701a      	strb	r2, [r3, #0]
				if(Multi_Station_Current >= Multi_Station_Amount)
 8003298:	4b35      	ldr	r3, [pc, #212]	; (8003370 <UART_Protocal+0x2b8>)
 800329a:	781a      	ldrb	r2, [r3, #0]
 800329c:	4b33      	ldr	r3, [pc, #204]	; (800336c <UART_Protocal+0x2b4>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d34e      	bcc.n	8003342 <UART_Protocal+0x28a>
				{
					Multi_Station_Current = 0;
 80032a4:	4b32      	ldr	r3, [pc, #200]	; (8003370 <UART_Protocal+0x2b8>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
					State = Frame3_CheckSum;
 80032aa:	4b2b      	ldr	r3, [pc, #172]	; (8003358 <UART_Protocal+0x2a0>)
 80032ac:	2207      	movs	r2, #7
 80032ae:	701a      	strb	r2, [r3, #0]
				}
				break;
 80032b0:	e047      	b.n	8003342 <UART_Protocal+0x28a>

			case Frame3_CheckSum:
				ChkSum = (0b10010000 | UART_Mode);
 80032b2:	4b2a      	ldr	r3, [pc, #168]	; (800335c <UART_Protocal+0x2a4>)
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	4b29      	ldr	r3, [pc, #164]	; (8003364 <UART_Protocal+0x2ac>)
 80032be:	701a      	strb	r2, [r3, #0]
				ChkSum += Multi_Station_Amount;
 80032c0:	4b28      	ldr	r3, [pc, #160]	; (8003364 <UART_Protocal+0x2ac>)
 80032c2:	781a      	ldrb	r2, [r3, #0]
 80032c4:	4b29      	ldr	r3, [pc, #164]	; (800336c <UART_Protocal+0x2b4>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	4413      	add	r3, r2
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	4b25      	ldr	r3, [pc, #148]	; (8003364 <UART_Protocal+0x2ac>)
 80032ce:	701a      	strb	r2, [r3, #0]
				for(int i=0 ; i < (int)((Multi_Station_Amount+1)/2) ; i++)
 80032d0:	2300      	movs	r3, #0
 80032d2:	607b      	str	r3, [r7, #4]
 80032d4:	e00c      	b.n	80032f0 <UART_Protocal+0x238>
				{
					ChkSum += Data_Frame3[i];
 80032d6:	4a27      	ldr	r2, [pc, #156]	; (8003374 <UART_Protocal+0x2bc>)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4413      	add	r3, r2
 80032dc:	781a      	ldrb	r2, [r3, #0]
 80032de:	4b21      	ldr	r3, [pc, #132]	; (8003364 <UART_Protocal+0x2ac>)
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	4413      	add	r3, r2
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	4b1f      	ldr	r3, [pc, #124]	; (8003364 <UART_Protocal+0x2ac>)
 80032e8:	701a      	strb	r2, [r3, #0]
				for(int i=0 ; i < (int)((Multi_Station_Amount+1)/2) ; i++)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3301      	adds	r3, #1
 80032ee:	607b      	str	r3, [r7, #4]
 80032f0:	4b1e      	ldr	r3, [pc, #120]	; (800336c <UART_Protocal+0x2b4>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	3301      	adds	r3, #1
 80032f6:	0fda      	lsrs	r2, r3, #31
 80032f8:	4413      	add	r3, r2
 80032fa:	105b      	asrs	r3, r3, #1
 80032fc:	461a      	mov	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4293      	cmp	r3, r2
 8003302:	dbe8      	blt.n	80032d6 <UART_Protocal+0x21e>
				}
				ChkSum = ~(ChkSum);
 8003304:	4b17      	ldr	r3, [pc, #92]	; (8003364 <UART_Protocal+0x2ac>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	43db      	mvns	r3, r3
 800330a:	b2da      	uxtb	r2, r3
 800330c:	4b15      	ldr	r3, [pc, #84]	; (8003364 <UART_Protocal+0x2ac>)
 800330e:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 8003310:	4b10      	ldr	r3, [pc, #64]	; (8003354 <UART_Protocal+0x29c>)
 8003312:	781a      	ldrb	r2, [r3, #0]
 8003314:	4b13      	ldr	r3, [pc, #76]	; (8003364 <UART_Protocal+0x2ac>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	429a      	cmp	r2, r3
 800331a:	d103      	bne.n	8003324 <UART_Protocal+0x26c>
				{
					UART_Ack1();
 800331c:	f7ff fd90 	bl	8002e40 <UART_Ack1>
					UART_Execute();
 8003320:	f000 f82e 	bl	8003380 <UART_Execute>
				}
				ChkSum = 0;
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <UART_Protocal+0x2ac>)
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
				State = Start;
 800332a:	4b0b      	ldr	r3, [pc, #44]	; (8003358 <UART_Protocal+0x2a0>)
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
				break;
 8003330:	e008      	b.n	8003344 <UART_Protocal+0x28c>

			default:
				State = Start;
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <UART_Protocal+0x2a0>)
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
				break;
 8003338:	e004      	b.n	8003344 <UART_Protocal+0x28c>
		}
	}
 800333a:	bf00      	nop
 800333c:	e002      	b.n	8003344 <UART_Protocal+0x28c>
				break;
 800333e:	bf00      	nop
 8003340:	e000      	b.n	8003344 <UART_Protocal+0x28c>
				break;
 8003342:	bf00      	nop

}
 8003344:	bf00      	nop
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	2000016c 	.word	0x2000016c
 8003350:	200001a6 	.word	0x200001a6
 8003354:	200001a8 	.word	0x200001a8
 8003358:	200001f5 	.word	0x200001f5
 800335c:	200001e0 	.word	0x200001e0
 8003360:	200001e1 	.word	0x200001e1
 8003364:	200001a9 	.word	0x200001a9
 8003368:	200001ac 	.word	0x200001ac
 800336c:	200001c8 	.word	0x200001c8
 8003370:	200001c9 	.word	0x200001c9
 8003374:	200001b0 	.word	0x200001b0
 8003378:	200001b8 	.word	0x200001b8
 800337c:	00000000 	.word	0x00000000

08003380 <UART_Execute>:

void UART_Execute()
{
 8003380:	b598      	push	{r3, r4, r7, lr}
 8003382:	af00      	add	r7, sp, #0
	switch(UART_Mode)
 8003384:	4b86      	ldr	r3, [pc, #536]	; (80035a0 <UART_Execute+0x220>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	3b01      	subs	r3, #1
 800338a:	2b0e      	cmp	r3, #14
 800338c:	f200 80f9 	bhi.w	8003582 <UART_Execute+0x202>
 8003390:	a201      	add	r2, pc, #4	; (adr r2, 8003398 <UART_Execute+0x18>)
 8003392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003396:	bf00      	nop
 8003398:	08003583 	.word	0x08003583
 800339c:	080033d5 	.word	0x080033d5
 80033a0:	080033dd 	.word	0x080033dd
 80033a4:	080033e5 	.word	0x080033e5
 80033a8:	08003419 	.word	0x08003419
 80033ac:	08003491 	.word	0x08003491
 80033b0:	080034c3 	.word	0x080034c3
 80033b4:	080034d9 	.word	0x080034d9
 80033b8:	080034e1 	.word	0x080034e1
 80033bc:	080034e7 	.word	0x080034e7
 80033c0:	08003527 	.word	0x08003527
 80033c4:	08003557 	.word	0x08003557
 80033c8:	0800355f 	.word	0x0800355f
 80033cc:	08003567 	.word	0x08003567
 80033d0:	08003583 	.word	0x08003583
	{
		case 1:
			break;
		case 2:
			MCU_Connected = 1;
 80033d4:	4b73      	ldr	r3, [pc, #460]	; (80035a4 <UART_Execute+0x224>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	701a      	strb	r2, [r3, #0]
			break;
 80033da:	e0d2      	b.n	8003582 <UART_Execute+0x202>
		case 3:
			MCU_Connected = 0;
 80033dc:	4b71      	ldr	r3, [pc, #452]	; (80035a4 <UART_Execute+0x224>)
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
			break;
 80033e2:	e0ce      	b.n	8003582 <UART_Execute+0x202>
		case 4:
			Max_Speed = Data_Frame2[1] * 10 / 255;
 80033e4:	4b70      	ldr	r3, [pc, #448]	; (80035a8 <UART_Execute+0x228>)
 80033e6:	785b      	ldrb	r3, [r3, #1]
 80033e8:	461a      	mov	r2, r3
 80033ea:	4613      	mov	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4413      	add	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4a6e      	ldr	r2, [pc, #440]	; (80035ac <UART_Execute+0x22c>)
 80033f4:	fb82 1203 	smull	r1, r2, r2, r3
 80033f8:	441a      	add	r2, r3
 80033fa:	11d2      	asrs	r2, r2, #7
 80033fc:	17db      	asrs	r3, r3, #31
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003408:	4b69      	ldr	r3, [pc, #420]	; (80035b0 <UART_Execute+0x230>)
 800340a:	edc3 7a00 	vstr	s15, [r3]
			Vmax = Max_Speed;
 800340e:	4b68      	ldr	r3, [pc, #416]	; (80035b0 <UART_Execute+0x230>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a68      	ldr	r2, [pc, #416]	; (80035b4 <UART_Execute+0x234>)
 8003414:	6013      	str	r3, [r2, #0]
			break;
 8003416:	e0b4      	b.n	8003582 <UART_Execute+0x202>
		case 5:
			Goal_Mode = 1;
 8003418:	4b67      	ldr	r3, [pc, #412]	; (80035b8 <UART_Execute+0x238>)
 800341a:	2201      	movs	r2, #1
 800341c:	701a      	strb	r2, [r3, #0]
			Goal_Angle = (Data_Frame2[0] * 256) + Data_Frame2[1];
 800341e:	4b62      	ldr	r3, [pc, #392]	; (80035a8 <UART_Execute+0x228>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	4a60      	ldr	r2, [pc, #384]	; (80035a8 <UART_Execute+0x228>)
 8003426:	7852      	ldrb	r2, [r2, #1]
 8003428:	4413      	add	r3, r2
 800342a:	ee07 3a90 	vmov	s15, r3
 800342e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003432:	4b62      	ldr	r3, [pc, #392]	; (80035bc <UART_Execute+0x23c>)
 8003434:	edc3 7a00 	vstr	s15, [r3]
			Goal_Angle = Goal_Angle / (pi * 10000) * 180.0;
 8003438:	4b60      	ldr	r3, [pc, #384]	; (80035bc <UART_Execute+0x23c>)
 800343a:	edd3 6a00 	vldr	s13, [r3]
 800343e:	4b60      	ldr	r3, [pc, #384]	; (80035c0 <UART_Execute+0x240>)
 8003440:	edd3 7a00 	vldr	s15, [r3]
 8003444:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80035c4 <UART_Execute+0x244>
 8003448:	ee27 7a87 	vmul.f32	s14, s15, s14
 800344c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003450:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80035c8 <UART_Execute+0x248>
 8003454:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003458:	4b58      	ldr	r3, [pc, #352]	; (80035bc <UART_Execute+0x23c>)
 800345a:	edc3 7a00 	vstr	s15, [r3]
			angle = round(Goal_Angle);
 800345e:	4b57      	ldr	r3, [pc, #348]	; (80035bc <UART_Execute+0x23c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f7fd f81c 	bl	80004a0 <__aeabi_f2d>
 8003468:	4603      	mov	r3, r0
 800346a:	460c      	mov	r4, r1
 800346c:	ec44 3b10 	vmov	d0, r3, r4
 8003470:	f005 fd68 	bl	8008f44 <round>
 8003474:	ec54 3b10 	vmov	r3, r4, d0
 8003478:	4618      	mov	r0, r3
 800347a:	4621      	mov	r1, r4
 800347c:	f7fd fb18 	bl	8000ab0 <__aeabi_d2f>
 8003480:	4602      	mov	r2, r0
 8003482:	4b52      	ldr	r3, [pc, #328]	; (80035cc <UART_Execute+0x24c>)
 8003484:	601a      	str	r2, [r3, #0]
			Lastest_Angle = Current_Angle;
 8003486:	4b52      	ldr	r3, [pc, #328]	; (80035d0 <UART_Execute+0x250>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a52      	ldr	r2, [pc, #328]	; (80035d4 <UART_Execute+0x254>)
 800348c:	6013      	str	r3, [r2, #0]
			break;
 800348e:	e078      	b.n	8003582 <UART_Execute+0x202>
		case 6:
			Goal_Mode = 2;
 8003490:	4b49      	ldr	r3, [pc, #292]	; (80035b8 <UART_Execute+0x238>)
 8003492:	2202      	movs	r2, #2
 8003494:	701a      	strb	r2, [r3, #0]
			Single_Station = Data_Frame2[1];
 8003496:	4b44      	ldr	r3, [pc, #272]	; (80035a8 <UART_Execute+0x228>)
 8003498:	785a      	ldrb	r2, [r3, #1]
 800349a:	4b4f      	ldr	r3, [pc, #316]	; (80035d8 <UART_Execute+0x258>)
 800349c:	701a      	strb	r2, [r3, #0]
			angle = Multi_Station_Angle[Single_Station];
 800349e:	4b4e      	ldr	r3, [pc, #312]	; (80035d8 <UART_Execute+0x258>)
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	4b4d      	ldr	r3, [pc, #308]	; (80035dc <UART_Execute+0x25c>)
 80034a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034aa:	ee07 3a90 	vmov	s15, r3
 80034ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b2:	4b46      	ldr	r3, [pc, #280]	; (80035cc <UART_Execute+0x24c>)
 80034b4:	edc3 7a00 	vstr	s15, [r3]
			Lastest_Angle = Current_Angle; //Fix Later
 80034b8:	4b45      	ldr	r3, [pc, #276]	; (80035d0 <UART_Execute+0x250>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a45      	ldr	r2, [pc, #276]	; (80035d4 <UART_Execute+0x254>)
 80034be:	6013      	str	r3, [r2, #0]
			break;
 80034c0:	e05f      	b.n	8003582 <UART_Execute+0x202>
		case 7:
			Goal_Mode = 3;
 80034c2:	4b3d      	ldr	r3, [pc, #244]	; (80035b8 <UART_Execute+0x238>)
 80034c4:	2203      	movs	r2, #3
 80034c6:	701a      	strb	r2, [r3, #0]
			Current_Multi_Station = 1;
 80034c8:	4b45      	ldr	r3, [pc, #276]	; (80035e0 <UART_Execute+0x260>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]
			// Angle will come in the future
			Lastest_Angle = Current_Angle;  //Fix Later
 80034ce:	4b40      	ldr	r3, [pc, #256]	; (80035d0 <UART_Execute+0x250>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a40      	ldr	r2, [pc, #256]	; (80035d4 <UART_Execute+0x254>)
 80034d4:	6013      	str	r3, [r2, #0]
			break;
 80034d6:	e054      	b.n	8003582 <UART_Execute+0x202>
		case 8:
			Run = 1;
 80034d8:	4b42      	ldr	r3, [pc, #264]	; (80035e4 <UART_Execute+0x264>)
 80034da:	2201      	movs	r2, #1
 80034dc:	701a      	strb	r2, [r3, #0]
			break;
 80034de:	e050      	b.n	8003582 <UART_Execute+0x202>
		case 9:
			UART_Flow2();
 80034e0:	f7ff fcee 	bl	8002ec0 <UART_Flow2>
			break;
 80034e4:	e04d      	b.n	8003582 <UART_Execute+0x202>
		case 10:
			Current_Angle = ( EncoderPosition_Update() * 360.0 / 7200.0 );
 80034e6:	f7fe fa57 	bl	8001998 <EncoderPosition_Update>
 80034ea:	4603      	mov	r3, r0
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fc ffb5 	bl	800045c <__aeabi_ui2d>
 80034f2:	f04f 0200 	mov.w	r2, #0
 80034f6:	4b3c      	ldr	r3, [pc, #240]	; (80035e8 <UART_Execute+0x268>)
 80034f8:	f7fd f82a 	bl	8000550 <__aeabi_dmul>
 80034fc:	4603      	mov	r3, r0
 80034fe:	460c      	mov	r4, r1
 8003500:	4618      	mov	r0, r3
 8003502:	4621      	mov	r1, r4
 8003504:	a322      	add	r3, pc, #136	; (adr r3, 8003590 <UART_Execute+0x210>)
 8003506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350a:	f7fd f94b 	bl	80007a4 <__aeabi_ddiv>
 800350e:	4603      	mov	r3, r0
 8003510:	460c      	mov	r4, r1
 8003512:	4618      	mov	r0, r3
 8003514:	4621      	mov	r1, r4
 8003516:	f7fd facb 	bl	8000ab0 <__aeabi_d2f>
 800351a:	4602      	mov	r2, r0
 800351c:	4b2c      	ldr	r3, [pc, #176]	; (80035d0 <UART_Execute+0x250>)
 800351e:	601a      	str	r2, [r3, #0]
			UART_Flow2();
 8003520:	f7ff fcce 	bl	8002ec0 <UART_Flow2>
			break;
 8003524:	e02d      	b.n	8003582 <UART_Execute+0x202>
		case 11:
			Speed = ( EncoderVelocity_Update() * 9.5493 );
 8003526:	f7fe fa43 	bl	80019b0 <EncoderVelocity_Update>
 800352a:	ee10 3a10 	vmov	r3, s0
 800352e:	4618      	mov	r0, r3
 8003530:	f7fc ffb6 	bl	80004a0 <__aeabi_f2d>
 8003534:	a318      	add	r3, pc, #96	; (adr r3, 8003598 <UART_Execute+0x218>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fd f809 	bl	8000550 <__aeabi_dmul>
 800353e:	4603      	mov	r3, r0
 8003540:	460c      	mov	r4, r1
 8003542:	4618      	mov	r0, r3
 8003544:	4621      	mov	r1, r4
 8003546:	f7fd fab3 	bl	8000ab0 <__aeabi_d2f>
 800354a:	4602      	mov	r2, r0
 800354c:	4b27      	ldr	r3, [pc, #156]	; (80035ec <UART_Execute+0x26c>)
 800354e:	601a      	str	r2, [r3, #0]
			UART_Flow2();
 8003550:	f7ff fcb6 	bl	8002ec0 <UART_Flow2>
			break;
 8003554:	e015      	b.n	8003582 <UART_Execute+0x202>
		case 12:
			EndEff_Enable = 1;
 8003556:	4b26      	ldr	r3, [pc, #152]	; (80035f0 <UART_Execute+0x270>)
 8003558:	2201      	movs	r2, #1
 800355a:	701a      	strb	r2, [r3, #0]
			break;
 800355c:	e011      	b.n	8003582 <UART_Execute+0x202>
		case 13:
			EndEff_Enable = 0;
 800355e:	4b24      	ldr	r3, [pc, #144]	; (80035f0 <UART_Execute+0x270>)
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
			break;
 8003564:	e00d      	b.n	8003582 <UART_Execute+0x202>
		case 14:
			Home = 1;
 8003566:	4b23      	ldr	r3, [pc, #140]	; (80035f4 <UART_Execute+0x274>)
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
			HomeMode = 1;
 800356c:	4b22      	ldr	r3, [pc, #136]	; (80035f8 <UART_Execute+0x278>)
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
			HomeTimestamp = micros();
 8003572:	f7fe f907 	bl	8001784 <micros>
 8003576:	4603      	mov	r3, r0
 8003578:	460c      	mov	r4, r1
 800357a:	4a20      	ldr	r2, [pc, #128]	; (80035fc <UART_Execute+0x27c>)
 800357c:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8003580:	bf00      	nop
		case 15:
			break;
	}
	UART_Mode = 0;
 8003582:	4b07      	ldr	r3, [pc, #28]	; (80035a0 <UART_Execute+0x220>)
 8003584:	2200      	movs	r2, #0
 8003586:	701a      	strb	r2, [r3, #0]
}
 8003588:	bf00      	nop
 800358a:	bd98      	pop	{r3, r4, r7, pc}
 800358c:	f3af 8000 	nop.w
 8003590:	00000000 	.word	0x00000000
 8003594:	40bc2000 	.word	0x40bc2000
 8003598:	d97f62b7 	.word	0xd97f62b7
 800359c:	4023193d 	.word	0x4023193d
 80035a0:	200001e0 	.word	0x200001e0
 80035a4:	20000198 	.word	0x20000198
 80035a8:	200001ac 	.word	0x200001ac
 80035ac:	80808081 	.word	0x80808081
 80035b0:	2000019c 	.word	0x2000019c
 80035b4:	20000144 	.word	0x20000144
 80035b8:	2000001c 	.word	0x2000001c
 80035bc:	200001a0 	.word	0x200001a0
 80035c0:	20000018 	.word	0x20000018
 80035c4:	461c4000 	.word	0x461c4000
 80035c8:	43340000 	.word	0x43340000
 80035cc:	2000015c 	.word	0x2000015c
 80035d0:	20000188 	.word	0x20000188
 80035d4:	20000184 	.word	0x20000184
 80035d8:	200001a4 	.word	0x200001a4
 80035dc:	200001cc 	.word	0x200001cc
 80035e0:	2000018d 	.word	0x2000018d
 80035e4:	20000196 	.word	0x20000196
 80035e8:	40768000 	.word	0x40768000
 80035ec:	20000190 	.word	0x20000190
 80035f0:	20000199 	.word	0x20000199
 80035f4:	20000197 	.word	0x20000197
 80035f8:	200000d0 	.word	0x200000d0
 80035fc:	200000c8 	.word	0x200000c8

08003600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003604:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003606:	e7fe      	b.n	8003606 <Error_Handler+0x6>

08003608 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	607b      	str	r3, [r7, #4]
 8003612:	4b10      	ldr	r3, [pc, #64]	; (8003654 <HAL_MspInit+0x4c>)
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	4a0f      	ldr	r2, [pc, #60]	; (8003654 <HAL_MspInit+0x4c>)
 8003618:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800361c:	6453      	str	r3, [r2, #68]	; 0x44
 800361e:	4b0d      	ldr	r3, [pc, #52]	; (8003654 <HAL_MspInit+0x4c>)
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003626:	607b      	str	r3, [r7, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	603b      	str	r3, [r7, #0]
 800362e:	4b09      	ldr	r3, [pc, #36]	; (8003654 <HAL_MspInit+0x4c>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	4a08      	ldr	r2, [pc, #32]	; (8003654 <HAL_MspInit+0x4c>)
 8003634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003638:	6413      	str	r3, [r2, #64]	; 0x40
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <HAL_MspInit+0x4c>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003646:	2007      	movs	r0, #7
 8003648:	f000 fc46 	bl	8003ed8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800364c:	bf00      	nop
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40023800 	.word	0x40023800

08003658 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08a      	sub	sp, #40	; 0x28
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003660:	f107 0314 	add.w	r3, r7, #20
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	609a      	str	r2, [r3, #8]
 800366c:	60da      	str	r2, [r3, #12]
 800366e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a21      	ldr	r2, [pc, #132]	; (80036fc <HAL_I2C_MspInit+0xa4>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d13b      	bne.n	80036f2 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	4b20      	ldr	r3, [pc, #128]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	4a1f      	ldr	r2, [pc, #124]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	6313      	str	r3, [r2, #48]	; 0x30
 800368a:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003696:	23c0      	movs	r3, #192	; 0xc0
 8003698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800369a:	2312      	movs	r3, #18
 800369c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800369e:	2301      	movs	r3, #1
 80036a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a2:	2303      	movs	r3, #3
 80036a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036a6:	2304      	movs	r3, #4
 80036a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036aa:	f107 0314 	add.w	r3, r7, #20
 80036ae:	4619      	mov	r1, r3
 80036b0:	4814      	ldr	r0, [pc, #80]	; (8003704 <HAL_I2C_MspInit+0xac>)
 80036b2:	f000 fff1 	bl	8004698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	4a10      	ldr	r2, [pc, #64]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 80036c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80036c4:	6413      	str	r3, [r2, #64]	; 0x40
 80036c6:	4b0e      	ldr	r3, [pc, #56]	; (8003700 <HAL_I2C_MspInit+0xa8>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80036d2:	2200      	movs	r2, #0
 80036d4:	2100      	movs	r1, #0
 80036d6:	201f      	movs	r0, #31
 80036d8:	f000 fc09 	bl	8003eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80036dc:	201f      	movs	r0, #31
 80036de:	f000 fc22 	bl	8003f26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80036e2:	2200      	movs	r2, #0
 80036e4:	2100      	movs	r1, #0
 80036e6:	2020      	movs	r0, #32
 80036e8:	f000 fc01 	bl	8003eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80036ec:	2020      	movs	r0, #32
 80036ee:	f000 fc1a 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036f2:	bf00      	nop
 80036f4:	3728      	adds	r7, #40	; 0x28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	40005400 	.word	0x40005400
 8003700:	40023800 	.word	0x40023800
 8003704:	40020400 	.word	0x40020400

08003708 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08a      	sub	sp, #40	; 0x28
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003710:	f107 0314 	add.w	r3, r7, #20
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	605a      	str	r2, [r3, #4]
 800371a:	609a      	str	r2, [r3, #8]
 800371c:	60da      	str	r2, [r3, #12]
 800371e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a19      	ldr	r2, [pc, #100]	; (800378c <HAL_TIM_Encoder_MspInit+0x84>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d12c      	bne.n	8003784 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	4b18      	ldr	r3, [pc, #96]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 8003730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003732:	4a17      	ldr	r2, [pc, #92]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	6453      	str	r3, [r2, #68]	; 0x44
 800373a:	4b15      	ldr	r3, [pc, #84]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	4b11      	ldr	r3, [pc, #68]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	4a10      	ldr	r2, [pc, #64]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	6313      	str	r3, [r2, #48]	; 0x30
 8003756:	4b0e      	ldr	r3, [pc, #56]	; (8003790 <HAL_TIM_Encoder_MspInit+0x88>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003762:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003768:	2302      	movs	r3, #2
 800376a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003770:	2300      	movs	r3, #0
 8003772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003774:	2301      	movs	r3, #1
 8003776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	4619      	mov	r1, r3
 800377e:	4805      	ldr	r0, [pc, #20]	; (8003794 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003780:	f000 ff8a 	bl	8004698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003784:	bf00      	nop
 8003786:	3728      	adds	r7, #40	; 0x28
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40010000 	.word	0x40010000
 8003790:	40023800 	.word	0x40023800
 8003794:	40020000 	.word	0x40020000

08003798 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a8:	d116      	bne.n	80037d8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60fb      	str	r3, [r7, #12]
 80037ae:	4b1a      	ldr	r3, [pc, #104]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	4a19      	ldr	r2, [pc, #100]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ba:	4b17      	ldr	r3, [pc, #92]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	201c      	movs	r0, #28
 80037cc:	f000 fb8f 	bl	8003eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80037d0:	201c      	movs	r0, #28
 80037d2:	f000 fba8 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80037d6:	e01a      	b.n	800380e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a0f      	ldr	r2, [pc, #60]	; (800381c <HAL_TIM_Base_MspInit+0x84>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d115      	bne.n	800380e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	4a0b      	ldr	r2, [pc, #44]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037ec:	f043 0304 	orr.w	r3, r3, #4
 80037f0:	6413      	str	r3, [r2, #64]	; 0x40
 80037f2:	4b09      	ldr	r3, [pc, #36]	; (8003818 <HAL_TIM_Base_MspInit+0x80>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	60bb      	str	r3, [r7, #8]
 80037fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80037fe:	2200      	movs	r2, #0
 8003800:	2100      	movs	r1, #0
 8003802:	201e      	movs	r0, #30
 8003804:	f000 fb73 	bl	8003eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003808:	201e      	movs	r0, #30
 800380a:	f000 fb8c 	bl	8003f26 <HAL_NVIC_EnableIRQ>
}
 800380e:	bf00      	nop
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40023800 	.word	0x40023800
 800381c:	40000800 	.word	0x40000800

08003820 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0b      	ldr	r2, [pc, #44]	; (800385c <HAL_TIM_PWM_MspInit+0x3c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d10d      	bne.n	800384e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <HAL_TIM_PWM_MspInit+0x40>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	4a09      	ldr	r2, [pc, #36]	; (8003860 <HAL_TIM_PWM_MspInit+0x40>)
 800383c:	f043 0302 	orr.w	r3, r3, #2
 8003840:	6413      	str	r3, [r2, #64]	; 0x40
 8003842:	4b07      	ldr	r3, [pc, #28]	; (8003860 <HAL_TIM_PWM_MspInit+0x40>)
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	f003 0302 	and.w	r3, r3, #2
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800384e:	bf00      	nop
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40000400 	.word	0x40000400
 8003860:	40023800 	.word	0x40023800

08003864 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 030c 	add.w	r3, r7, #12
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a12      	ldr	r2, [pc, #72]	; (80038cc <HAL_TIM_MspPostInit+0x68>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d11d      	bne.n	80038c2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	4b11      	ldr	r3, [pc, #68]	; (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	4a10      	ldr	r2, [pc, #64]	; (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	6313      	str	r3, [r2, #48]	; 0x30
 8003896:	4b0e      	ldr	r3, [pc, #56]	; (80038d0 <HAL_TIM_MspPostInit+0x6c>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	60bb      	str	r3, [r7, #8]
 80038a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80038a2:	23c0      	movs	r3, #192	; 0xc0
 80038a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ae:	2300      	movs	r3, #0
 80038b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038b2:	2302      	movs	r3, #2
 80038b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b6:	f107 030c 	add.w	r3, r7, #12
 80038ba:	4619      	mov	r1, r3
 80038bc:	4805      	ldr	r0, [pc, #20]	; (80038d4 <HAL_TIM_MspPostInit+0x70>)
 80038be:	f000 feeb 	bl	8004698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80038c2:	bf00      	nop
 80038c4:	3720      	adds	r7, #32
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40000400 	.word	0x40000400
 80038d0:	40023800 	.word	0x40023800
 80038d4:	40020000 	.word	0x40020000

080038d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08a      	sub	sp, #40	; 0x28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a4c      	ldr	r2, [pc, #304]	; (8003a28 <HAL_UART_MspInit+0x150>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	f040 8091 	bne.w	8003a1e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038fc:	2300      	movs	r3, #0
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	4b4a      	ldr	r3, [pc, #296]	; (8003a2c <HAL_UART_MspInit+0x154>)
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	4a49      	ldr	r2, [pc, #292]	; (8003a2c <HAL_UART_MspInit+0x154>)
 8003906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800390a:	6413      	str	r3, [r2, #64]	; 0x40
 800390c:	4b47      	ldr	r3, [pc, #284]	; (8003a2c <HAL_UART_MspInit+0x154>)
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003914:	613b      	str	r3, [r7, #16]
 8003916:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003918:	2300      	movs	r3, #0
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	4b43      	ldr	r3, [pc, #268]	; (8003a2c <HAL_UART_MspInit+0x154>)
 800391e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003920:	4a42      	ldr	r2, [pc, #264]	; (8003a2c <HAL_UART_MspInit+0x154>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6313      	str	r3, [r2, #48]	; 0x30
 8003928:	4b40      	ldr	r3, [pc, #256]	; (8003a2c <HAL_UART_MspInit+0x154>)
 800392a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003934:	230c      	movs	r3, #12
 8003936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003938:	2302      	movs	r3, #2
 800393a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393c:	2300      	movs	r3, #0
 800393e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003940:	2303      	movs	r3, #3
 8003942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003944:	2307      	movs	r3, #7
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	4619      	mov	r1, r3
 800394e:	4838      	ldr	r0, [pc, #224]	; (8003a30 <HAL_UART_MspInit+0x158>)
 8003950:	f000 fea2 	bl	8004698 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003954:	4b37      	ldr	r3, [pc, #220]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003956:	4a38      	ldr	r2, [pc, #224]	; (8003a38 <HAL_UART_MspInit+0x160>)
 8003958:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800395a:	4b36      	ldr	r3, [pc, #216]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 800395c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003960:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003962:	4b34      	ldr	r3, [pc, #208]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003964:	2200      	movs	r2, #0
 8003966:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003968:	4b32      	ldr	r3, [pc, #200]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 800396a:	2200      	movs	r2, #0
 800396c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800396e:	4b31      	ldr	r3, [pc, #196]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003970:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003974:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003976:	4b2f      	ldr	r3, [pc, #188]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003978:	2200      	movs	r2, #0
 800397a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800397c:	4b2d      	ldr	r3, [pc, #180]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 800397e:	2200      	movs	r2, #0
 8003980:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003982:	4b2c      	ldr	r3, [pc, #176]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003984:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003988:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800398a:	4b2a      	ldr	r3, [pc, #168]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 800398c:	2200      	movs	r2, #0
 800398e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003990:	4b28      	ldr	r3, [pc, #160]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003992:	2200      	movs	r2, #0
 8003994:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003996:	4827      	ldr	r0, [pc, #156]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 8003998:	f000 fae0 	bl	8003f5c <HAL_DMA_Init>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80039a2:	f7ff fe2d 	bl	8003600 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a22      	ldr	r2, [pc, #136]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 80039aa:	635a      	str	r2, [r3, #52]	; 0x34
 80039ac:	4a21      	ldr	r2, [pc, #132]	; (8003a34 <HAL_UART_MspInit+0x15c>)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80039b2:	4b22      	ldr	r3, [pc, #136]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039b4:	4a22      	ldr	r2, [pc, #136]	; (8003a40 <HAL_UART_MspInit+0x168>)
 80039b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80039b8:	4b20      	ldr	r3, [pc, #128]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039be:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039c6:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039cc:	4b1b      	ldr	r3, [pc, #108]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039d4:	4b19      	ldr	r3, [pc, #100]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039da:	4b18      	ldr	r3, [pc, #96]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039dc:	2200      	movs	r2, #0
 80039de:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80039e0:	4b16      	ldr	r3, [pc, #88]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039e6:	4b15      	ldr	r3, [pc, #84]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039ec:	4b13      	ldr	r3, [pc, #76]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039f2:	4812      	ldr	r0, [pc, #72]	; (8003a3c <HAL_UART_MspInit+0x164>)
 80039f4:	f000 fab2 	bl	8003f5c <HAL_DMA_Init>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80039fe:	f7ff fdff 	bl	8003600 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a0d      	ldr	r2, [pc, #52]	; (8003a3c <HAL_UART_MspInit+0x164>)
 8003a06:	631a      	str	r2, [r3, #48]	; 0x30
 8003a08:	4a0c      	ldr	r2, [pc, #48]	; (8003a3c <HAL_UART_MspInit+0x164>)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2100      	movs	r1, #0
 8003a12:	2026      	movs	r0, #38	; 0x26
 8003a14:	f000 fa6b 	bl	8003eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a18:	2026      	movs	r0, #38	; 0x26
 8003a1a:	f000 fa84 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	; 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40004400 	.word	0x40004400
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	40020000 	.word	0x40020000
 8003a34:	20000208 	.word	0x20000208
 8003a38:	40026088 	.word	0x40026088
 8003a3c:	20000344 	.word	0x20000344
 8003a40:	400260a0 	.word	0x400260a0

08003a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a48:	e7fe      	b.n	8003a48 <NMI_Handler+0x4>

08003a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a4e:	e7fe      	b.n	8003a4e <HardFault_Handler+0x4>

08003a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a54:	e7fe      	b.n	8003a54 <MemManage_Handler+0x4>

08003a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a56:	b480      	push	{r7}
 8003a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a5a:	e7fe      	b.n	8003a5a <BusFault_Handler+0x4>

08003a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a60:	e7fe      	b.n	8003a60 <UsageFault_Handler+0x4>

08003a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a62:	b480      	push	{r7}
 8003a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a66:	bf00      	nop
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a74:	bf00      	nop
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a82:	bf00      	nop
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a90:	f000 f910 	bl	8003cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003a9c:	4802      	ldr	r0, [pc, #8]	; (8003aa8 <DMA1_Stream5_IRQHandler+0x10>)
 8003a9e:	f000 fb85 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003aa2:	bf00      	nop
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	20000208 	.word	0x20000208

08003aac <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003ab0:	4802      	ldr	r0, [pc, #8]	; (8003abc <DMA1_Stream6_IRQHandler+0x10>)
 8003ab2:	f000 fb7b 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003ab6:	bf00      	nop
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000344 	.word	0x20000344

08003ac0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ac4:	4802      	ldr	r0, [pc, #8]	; (8003ad0 <TIM2_IRQHandler+0x10>)
 8003ac6:	f003 fb9e 	bl	8007206 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003aca:	bf00      	nop
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200003e4 	.word	0x200003e4

08003ad4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ad8:	4802      	ldr	r0, [pc, #8]	; (8003ae4 <TIM4_IRQHandler+0x10>)
 8003ada:	f003 fb94 	bl	8007206 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003ade:	bf00      	nop
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000268 	.word	0x20000268

08003ae8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003aec:	4802      	ldr	r0, [pc, #8]	; (8003af8 <I2C1_EV_IRQHandler+0x10>)
 8003aee:	f001 f8d9 	bl	8004ca4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003af2:	bf00      	nop
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	200002ac 	.word	0x200002ac

08003afc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003b00:	4802      	ldr	r0, [pc, #8]	; (8003b0c <I2C1_ER_IRQHandler+0x10>)
 8003b02:	f001 fa3c 	bl	8004f7e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	200002ac 	.word	0x200002ac

08003b10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b14:	4802      	ldr	r0, [pc, #8]	; (8003b20 <USART2_IRQHandler+0x10>)
 8003b16:	f004 faad 	bl	8008074 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b1a:	bf00      	nop
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000424 	.word	0x20000424

08003b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b2c:	4a14      	ldr	r2, [pc, #80]	; (8003b80 <_sbrk+0x5c>)
 8003b2e:	4b15      	ldr	r3, [pc, #84]	; (8003b84 <_sbrk+0x60>)
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b38:	4b13      	ldr	r3, [pc, #76]	; (8003b88 <_sbrk+0x64>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d102      	bne.n	8003b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b40:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <_sbrk+0x64>)
 8003b42:	4a12      	ldr	r2, [pc, #72]	; (8003b8c <_sbrk+0x68>)
 8003b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b46:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <_sbrk+0x64>)
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d207      	bcs.n	8003b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b54:	f005 f93e 	bl	8008dd4 <__errno>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	230c      	movs	r3, #12
 8003b5c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003b5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b62:	e009      	b.n	8003b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b64:	4b08      	ldr	r3, [pc, #32]	; (8003b88 <_sbrk+0x64>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b6a:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <_sbrk+0x64>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4413      	add	r3, r2
 8003b72:	4a05      	ldr	r2, [pc, #20]	; (8003b88 <_sbrk+0x64>)
 8003b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b76:	68fb      	ldr	r3, [r7, #12]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3718      	adds	r7, #24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20020000 	.word	0x20020000
 8003b84:	00000400 	.word	0x00000400
 8003b88:	200001f8 	.word	0x200001f8
 8003b8c:	20000470 	.word	0x20000470

08003b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b94:	4b08      	ldr	r3, [pc, #32]	; (8003bb8 <SystemInit+0x28>)
 8003b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9a:	4a07      	ldr	r2, [pc, #28]	; (8003bb8 <SystemInit+0x28>)
 8003b9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ba4:	4b04      	ldr	r3, [pc, #16]	; (8003bb8 <SystemInit+0x28>)
 8003ba6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003baa:	609a      	str	r2, [r3, #8]
#endif
}
 8003bac:	bf00      	nop
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bf4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003bc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003bc2:	e003      	b.n	8003bcc <LoopCopyDataInit>

08003bc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003bc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003bc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003bca:	3104      	adds	r1, #4

08003bcc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003bcc:	480b      	ldr	r0, [pc, #44]	; (8003bfc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003bce:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003bd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003bd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003bd4:	d3f6      	bcc.n	8003bc4 <CopyDataInit>
  ldr  r2, =_sbss
 8003bd6:	4a0b      	ldr	r2, [pc, #44]	; (8003c04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003bd8:	e002      	b.n	8003be0 <LoopFillZerobss>

08003bda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003bda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003bdc:	f842 3b04 	str.w	r3, [r2], #4

08003be0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003be0:	4b09      	ldr	r3, [pc, #36]	; (8003c08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003be2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003be4:	d3f9      	bcc.n	8003bda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003be6:	f7ff ffd3 	bl	8003b90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bea:	f005 f8f9 	bl	8008de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bee:	f7fd fa3d 	bl	800106c <main>
  bx  lr    
 8003bf2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bf4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003bf8:	0800a118 	.word	0x0800a118
  ldr  r0, =_sdata
 8003bfc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c00:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8003c04:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8003c08:	2000046c 	.word	0x2000046c

08003c0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c0c:	e7fe      	b.n	8003c0c <ADC_IRQHandler>
	...

08003c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c14:	4b0e      	ldr	r3, [pc, #56]	; (8003c50 <HAL_Init+0x40>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a0d      	ldr	r2, [pc, #52]	; (8003c50 <HAL_Init+0x40>)
 8003c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_Init+0x40>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a0a      	ldr	r2, [pc, #40]	; (8003c50 <HAL_Init+0x40>)
 8003c26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c2c:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <HAL_Init+0x40>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a07      	ldr	r2, [pc, #28]	; (8003c50 <HAL_Init+0x40>)
 8003c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c38:	2003      	movs	r0, #3
 8003c3a:	f000 f94d 	bl	8003ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f000 f808 	bl	8003c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c44:	f7ff fce0 	bl	8003608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40023c00 	.word	0x40023c00

08003c54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b082      	sub	sp, #8
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c5c:	4b12      	ldr	r3, [pc, #72]	; (8003ca8 <HAL_InitTick+0x54>)
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	4b12      	ldr	r3, [pc, #72]	; (8003cac <HAL_InitTick+0x58>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	4619      	mov	r1, r3
 8003c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f965 	bl	8003f42 <HAL_SYSTICK_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e00e      	b.n	8003ca0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b0f      	cmp	r3, #15
 8003c86:	d80a      	bhi.n	8003c9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c88:	2200      	movs	r2, #0
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c90:	f000 f92d 	bl	8003eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c94:	4a06      	ldr	r2, [pc, #24]	; (8003cb0 <HAL_InitTick+0x5c>)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e000      	b.n	8003ca0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000020 	.word	0x20000020
 8003cac:	20000028 	.word	0x20000028
 8003cb0:	20000024 	.word	0x20000024

08003cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cb8:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <HAL_IncTick+0x20>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	4a04      	ldr	r2, [pc, #16]	; (8003cd8 <HAL_IncTick+0x24>)
 8003cc6:	6013      	str	r3, [r2, #0]
}
 8003cc8:	bf00      	nop
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000028 	.word	0x20000028
 8003cd8:	20000464 	.word	0x20000464

08003cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return uwTick;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <HAL_GetTick+0x14>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	20000464 	.word	0x20000464

08003cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cfc:	f7ff ffee 	bl	8003cdc <HAL_GetTick>
 8003d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d0c:	d005      	beq.n	8003d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d0e:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <HAL_Delay+0x40>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4413      	add	r3, r2
 8003d18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d1a:	bf00      	nop
 8003d1c:	f7ff ffde 	bl	8003cdc <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d8f7      	bhi.n	8003d1c <HAL_Delay+0x28>
  {
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	20000028 	.word	0x20000028

08003d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f003 0307 	and.w	r3, r3, #7
 8003d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d48:	4b0c      	ldr	r3, [pc, #48]	; (8003d7c <__NVIC_SetPriorityGrouping+0x44>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d54:	4013      	ands	r3, r2
 8003d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d6a:	4a04      	ldr	r2, [pc, #16]	; (8003d7c <__NVIC_SetPriorityGrouping+0x44>)
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	60d3      	str	r3, [r2, #12]
}
 8003d70:	bf00      	nop
 8003d72:	3714      	adds	r7, #20
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d84:	4b04      	ldr	r3, [pc, #16]	; (8003d98 <__NVIC_GetPriorityGrouping+0x18>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	0a1b      	lsrs	r3, r3, #8
 8003d8a:	f003 0307 	and.w	r3, r3, #7
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	e000ed00 	.word	0xe000ed00

08003d9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	db0b      	blt.n	8003dc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dae:	79fb      	ldrb	r3, [r7, #7]
 8003db0:	f003 021f 	and.w	r2, r3, #31
 8003db4:	4907      	ldr	r1, [pc, #28]	; (8003dd4 <__NVIC_EnableIRQ+0x38>)
 8003db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dba:	095b      	lsrs	r3, r3, #5
 8003dbc:	2001      	movs	r0, #1
 8003dbe:	fa00 f202 	lsl.w	r2, r0, r2
 8003dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	e000e100 	.word	0xe000e100

08003dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	4603      	mov	r3, r0
 8003de0:	6039      	str	r1, [r7, #0]
 8003de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	db0a      	blt.n	8003e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	490c      	ldr	r1, [pc, #48]	; (8003e24 <__NVIC_SetPriority+0x4c>)
 8003df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df6:	0112      	lsls	r2, r2, #4
 8003df8:	b2d2      	uxtb	r2, r2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e00:	e00a      	b.n	8003e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	b2da      	uxtb	r2, r3
 8003e06:	4908      	ldr	r1, [pc, #32]	; (8003e28 <__NVIC_SetPriority+0x50>)
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	3b04      	subs	r3, #4
 8003e10:	0112      	lsls	r2, r2, #4
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	440b      	add	r3, r1
 8003e16:	761a      	strb	r2, [r3, #24]
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	e000e100 	.word	0xe000e100
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b089      	sub	sp, #36	; 0x24
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	f1c3 0307 	rsb	r3, r3, #7
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	bf28      	it	cs
 8003e4a:	2304      	movcs	r3, #4
 8003e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	3304      	adds	r3, #4
 8003e52:	2b06      	cmp	r3, #6
 8003e54:	d902      	bls.n	8003e5c <NVIC_EncodePriority+0x30>
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	3b03      	subs	r3, #3
 8003e5a:	e000      	b.n	8003e5e <NVIC_EncodePriority+0x32>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	43da      	mvns	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	401a      	ands	r2, r3
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e7e:	43d9      	mvns	r1, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e84:	4313      	orrs	r3, r2
         );
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3724      	adds	r7, #36	; 0x24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ea4:	d301      	bcc.n	8003eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e00f      	b.n	8003eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eaa:	4a0a      	ldr	r2, [pc, #40]	; (8003ed4 <SysTick_Config+0x40>)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eb2:	210f      	movs	r1, #15
 8003eb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003eb8:	f7ff ff8e 	bl	8003dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <SysTick_Config+0x40>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ec2:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <SysTick_Config+0x40>)
 8003ec4:	2207      	movs	r2, #7
 8003ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	e000e010 	.word	0xe000e010

08003ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f7ff ff29 	bl	8003d38 <__NVIC_SetPriorityGrouping>
}
 8003ee6:	bf00      	nop
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b086      	sub	sp, #24
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	60b9      	str	r1, [r7, #8]
 8003ef8:	607a      	str	r2, [r7, #4]
 8003efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f00:	f7ff ff3e 	bl	8003d80 <__NVIC_GetPriorityGrouping>
 8003f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	6978      	ldr	r0, [r7, #20]
 8003f0c:	f7ff ff8e 	bl	8003e2c <NVIC_EncodePriority>
 8003f10:	4602      	mov	r2, r0
 8003f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f16:	4611      	mov	r1, r2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff5d 	bl	8003dd8 <__NVIC_SetPriority>
}
 8003f1e:	bf00      	nop
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff ff31 	bl	8003d9c <__NVIC_EnableIRQ>
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b082      	sub	sp, #8
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7ff ffa2 	bl	8003e94 <SysTick_Config>
 8003f50:	4603      	mov	r3, r0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f68:	f7ff feb8 	bl	8003cdc <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e099      	b.n	80040ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0201 	bic.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f98:	e00f      	b.n	8003fba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f9a:	f7ff fe9f 	bl	8003cdc <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b05      	cmp	r3, #5
 8003fa6:	d908      	bls.n	8003fba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2220      	movs	r2, #32
 8003fac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2203      	movs	r2, #3
 8003fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e078      	b.n	80040ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1e8      	bne.n	8003f9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	4b38      	ldr	r3, [pc, #224]	; (80040b4 <HAL_DMA_Init+0x158>)
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ff2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004010:	2b04      	cmp	r3, #4
 8004012:	d107      	bne.n	8004024 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401c:	4313      	orrs	r3, r2
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	4313      	orrs	r3, r2
 8004022:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f023 0307 	bic.w	r3, r3, #7
 800403a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4313      	orrs	r3, r2
 8004044:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404a:	2b04      	cmp	r3, #4
 800404c:	d117      	bne.n	800407e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00e      	beq.n	800407e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 fa9f 	bl	80045a4 <DMA_CheckFifoParam>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2240      	movs	r2, #64	; 0x40
 8004070:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800407a:	2301      	movs	r3, #1
 800407c:	e016      	b.n	80040ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fa56 	bl	8004538 <DMA_CalcBaseAndBitshift>
 800408c:	4603      	mov	r3, r0
 800408e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004094:	223f      	movs	r2, #63	; 0x3f
 8004096:	409a      	lsls	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3718      	adds	r7, #24
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	f010803f 	.word	0xf010803f

080040b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040c6:	2300      	movs	r3, #0
 80040c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <HAL_DMA_Start_IT+0x26>
 80040da:	2302      	movs	r3, #2
 80040dc:	e040      	b.n	8004160 <HAL_DMA_Start_IT+0xa8>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d12f      	bne.n	8004152 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2202      	movs	r2, #2
 80040f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f9e8 	bl	80044dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004110:	223f      	movs	r2, #63	; 0x3f
 8004112:	409a      	lsls	r2, r3
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0216 	orr.w	r2, r2, #22
 8004126:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	2b00      	cmp	r3, #0
 800412e:	d007      	beq.n	8004140 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0208 	orr.w	r2, r2, #8
 800413e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0201 	orr.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	e005      	b.n	800415e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800415a:	2302      	movs	r3, #2
 800415c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800415e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d004      	beq.n	8004186 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2280      	movs	r2, #128	; 0x80
 8004180:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e00c      	b.n	80041a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2205      	movs	r2, #5
 800418a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041b8:	4b92      	ldr	r3, [pc, #584]	; (8004404 <HAL_DMA_IRQHandler+0x258>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a92      	ldr	r2, [pc, #584]	; (8004408 <HAL_DMA_IRQHandler+0x25c>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	0a9b      	lsrs	r3, r3, #10
 80041c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d6:	2208      	movs	r2, #8
 80041d8:	409a      	lsls	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4013      	ands	r3, r2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d01a      	beq.n	8004218 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d013      	beq.n	8004218 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0204 	bic.w	r2, r2, #4
 80041fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004204:	2208      	movs	r2, #8
 8004206:	409a      	lsls	r2, r3
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004210:	f043 0201 	orr.w	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421c:	2201      	movs	r2, #1
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d012      	beq.n	800424e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800423a:	2201      	movs	r2, #1
 800423c:	409a      	lsls	r2, r3
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004246:	f043 0202 	orr.w	r2, r3, #2
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004252:	2204      	movs	r2, #4
 8004254:	409a      	lsls	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d012      	beq.n	8004284 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00b      	beq.n	8004284 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004270:	2204      	movs	r2, #4
 8004272:	409a      	lsls	r2, r3
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800427c:	f043 0204 	orr.w	r2, r3, #4
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004288:	2210      	movs	r2, #16
 800428a:	409a      	lsls	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4013      	ands	r3, r2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d043      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d03c      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a6:	2210      	movs	r2, #16
 80042a8:	409a      	lsls	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d018      	beq.n	80042ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d108      	bne.n	80042dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d024      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	4798      	blx	r3
 80042da:	e01f      	b.n	800431c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d01b      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	4798      	blx	r3
 80042ec:	e016      	b.n	800431c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d107      	bne.n	800430c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0208 	bic.w	r2, r2, #8
 800430a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004320:	2220      	movs	r2, #32
 8004322:	409a      	lsls	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 808e 	beq.w	800444a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0310 	and.w	r3, r3, #16
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 8086 	beq.w	800444a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004342:	2220      	movs	r2, #32
 8004344:	409a      	lsls	r2, r3
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b05      	cmp	r3, #5
 8004354:	d136      	bne.n	80043c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 0216 	bic.w	r2, r2, #22
 8004364:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	695a      	ldr	r2, [r3, #20]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004374:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	2b00      	cmp	r3, #0
 800437c:	d103      	bne.n	8004386 <HAL_DMA_IRQHandler+0x1da>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004382:	2b00      	cmp	r3, #0
 8004384:	d007      	beq.n	8004396 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0208 	bic.w	r2, r2, #8
 8004394:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439a:	223f      	movs	r2, #63	; 0x3f
 800439c:	409a      	lsls	r2, r3
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d07d      	beq.n	80044b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	4798      	blx	r3
        }
        return;
 80043c2:	e078      	b.n	80044b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d01c      	beq.n	800440c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d108      	bne.n	80043f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d030      	beq.n	800444a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	4798      	blx	r3
 80043f0:	e02b      	b.n	800444a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d027      	beq.n	800444a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	4798      	blx	r3
 8004402:	e022      	b.n	800444a <HAL_DMA_IRQHandler+0x29e>
 8004404:	20000020 	.word	0x20000020
 8004408:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10f      	bne.n	800443a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0210 	bic.w	r2, r2, #16
 8004428:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444e:	2b00      	cmp	r3, #0
 8004450:	d032      	beq.n	80044b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d022      	beq.n	80044a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2205      	movs	r2, #5
 8004462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0201 	bic.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	3301      	adds	r3, #1
 800447a:	60bb      	str	r3, [r7, #8]
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	429a      	cmp	r2, r3
 8004480:	d307      	bcc.n	8004492 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1f2      	bne.n	8004476 <HAL_DMA_IRQHandler+0x2ca>
 8004490:	e000      	b.n	8004494 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004492:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d005      	beq.n	80044b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	4798      	blx	r3
 80044b4:	e000      	b.n	80044b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80044b6:	bf00      	nop
    }
  }
}
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop

080044c0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044ce:	b2db      	uxtb	r3, r3
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2b40      	cmp	r3, #64	; 0x40
 8004508:	d108      	bne.n	800451c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800451a:	e007      	b.n	800452c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	60da      	str	r2, [r3, #12]
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	b2db      	uxtb	r3, r3
 8004546:	3b10      	subs	r3, #16
 8004548:	4a14      	ldr	r2, [pc, #80]	; (800459c <DMA_CalcBaseAndBitshift+0x64>)
 800454a:	fba2 2303 	umull	r2, r3, r2, r3
 800454e:	091b      	lsrs	r3, r3, #4
 8004550:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004552:	4a13      	ldr	r2, [pc, #76]	; (80045a0 <DMA_CalcBaseAndBitshift+0x68>)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	4413      	add	r3, r2
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2b03      	cmp	r3, #3
 8004564:	d909      	bls.n	800457a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800456e:	f023 0303 	bic.w	r3, r3, #3
 8004572:	1d1a      	adds	r2, r3, #4
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	659a      	str	r2, [r3, #88]	; 0x58
 8004578:	e007      	b.n	800458a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004582:	f023 0303 	bic.w	r3, r3, #3
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800458e:	4618      	mov	r0, r3
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	aaaaaaab 	.word	0xaaaaaaab
 80045a0:	0800a0b8 	.word	0x0800a0b8

080045a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d11f      	bne.n	80045fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d855      	bhi.n	8004670 <DMA_CheckFifoParam+0xcc>
 80045c4:	a201      	add	r2, pc, #4	; (adr r2, 80045cc <DMA_CheckFifoParam+0x28>)
 80045c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ca:	bf00      	nop
 80045cc:	080045dd 	.word	0x080045dd
 80045d0:	080045ef 	.word	0x080045ef
 80045d4:	080045dd 	.word	0x080045dd
 80045d8:	08004671 	.word	0x08004671
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d045      	beq.n	8004674 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ec:	e042      	b.n	8004674 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045f6:	d13f      	bne.n	8004678 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045fc:	e03c      	b.n	8004678 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004606:	d121      	bne.n	800464c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b03      	cmp	r3, #3
 800460c:	d836      	bhi.n	800467c <DMA_CheckFifoParam+0xd8>
 800460e:	a201      	add	r2, pc, #4	; (adr r2, 8004614 <DMA_CheckFifoParam+0x70>)
 8004610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004614:	08004625 	.word	0x08004625
 8004618:	0800462b 	.word	0x0800462b
 800461c:	08004625 	.word	0x08004625
 8004620:	0800463d 	.word	0x0800463d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	73fb      	strb	r3, [r7, #15]
      break;
 8004628:	e02f      	b.n	800468a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d024      	beq.n	8004680 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800463a:	e021      	b.n	8004680 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004644:	d11e      	bne.n	8004684 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800464a:	e01b      	b.n	8004684 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b02      	cmp	r3, #2
 8004650:	d902      	bls.n	8004658 <DMA_CheckFifoParam+0xb4>
 8004652:	2b03      	cmp	r3, #3
 8004654:	d003      	beq.n	800465e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004656:	e018      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	73fb      	strb	r3, [r7, #15]
      break;
 800465c:	e015      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00e      	beq.n	8004688 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	73fb      	strb	r3, [r7, #15]
      break;
 800466e:	e00b      	b.n	8004688 <DMA_CheckFifoParam+0xe4>
      break;
 8004670:	bf00      	nop
 8004672:	e00a      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;
 8004674:	bf00      	nop
 8004676:	e008      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;
 8004678:	bf00      	nop
 800467a:	e006      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;
 800467c:	bf00      	nop
 800467e:	e004      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;
 8004680:	bf00      	nop
 8004682:	e002      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;   
 8004684:	bf00      	nop
 8004686:	e000      	b.n	800468a <DMA_CheckFifoParam+0xe6>
      break;
 8004688:	bf00      	nop
    }
  } 
  
  return status; 
 800468a:	7bfb      	ldrb	r3, [r7, #15]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004698:	b480      	push	{r7}
 800469a:	b089      	sub	sp, #36	; 0x24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046a6:	2300      	movs	r3, #0
 80046a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ae:	2300      	movs	r3, #0
 80046b0:	61fb      	str	r3, [r7, #28]
 80046b2:	e159      	b.n	8004968 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046b4:	2201      	movs	r2, #1
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	4013      	ands	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	f040 8148 	bne.w	8004962 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d00b      	beq.n	80046f2 <HAL_GPIO_Init+0x5a>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d007      	beq.n	80046f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046e6:	2b11      	cmp	r3, #17
 80046e8:	d003      	beq.n	80046f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b12      	cmp	r3, #18
 80046f0:	d130      	bne.n	8004754 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	2203      	movs	r2, #3
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43db      	mvns	r3, r3
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	4013      	ands	r3, r2
 8004708:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4313      	orrs	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004728:	2201      	movs	r2, #1
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	43db      	mvns	r3, r3
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4013      	ands	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	091b      	lsrs	r3, r3, #4
 800473e:	f003 0201 	and.w	r2, r3, #1
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	fa02 f303 	lsl.w	r3, r2, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4313      	orrs	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	2203      	movs	r2, #3
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	43db      	mvns	r3, r3
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	4013      	ands	r3, r2
 800476a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	005b      	lsls	r3, r3, #1
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4313      	orrs	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d003      	beq.n	8004794 <HAL_GPIO_Init+0xfc>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b12      	cmp	r3, #18
 8004792:	d123      	bne.n	80047dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	08da      	lsrs	r2, r3, #3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3208      	adds	r2, #8
 800479c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	220f      	movs	r2, #15
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	43db      	mvns	r3, r3
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	4013      	ands	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	08da      	lsrs	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	3208      	adds	r2, #8
 80047d6:	69b9      	ldr	r1, [r7, #24]
 80047d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	2203      	movs	r2, #3
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	43db      	mvns	r3, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4013      	ands	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f003 0203 	and.w	r2, r3, #3
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	005b      	lsls	r3, r3, #1
 8004800:	fa02 f303 	lsl.w	r3, r2, r3
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	4313      	orrs	r3, r2
 8004808:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80a2 	beq.w	8004962 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	4b56      	ldr	r3, [pc, #344]	; (800497c <HAL_GPIO_Init+0x2e4>)
 8004824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004826:	4a55      	ldr	r2, [pc, #340]	; (800497c <HAL_GPIO_Init+0x2e4>)
 8004828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800482c:	6453      	str	r3, [r2, #68]	; 0x44
 800482e:	4b53      	ldr	r3, [pc, #332]	; (800497c <HAL_GPIO_Init+0x2e4>)
 8004830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800483a:	4a51      	ldr	r2, [pc, #324]	; (8004980 <HAL_GPIO_Init+0x2e8>)
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	089b      	lsrs	r3, r3, #2
 8004840:	3302      	adds	r3, #2
 8004842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	220f      	movs	r2, #15
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	43db      	mvns	r3, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4013      	ands	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a48      	ldr	r2, [pc, #288]	; (8004984 <HAL_GPIO_Init+0x2ec>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d019      	beq.n	800489a <HAL_GPIO_Init+0x202>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a47      	ldr	r2, [pc, #284]	; (8004988 <HAL_GPIO_Init+0x2f0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d013      	beq.n	8004896 <HAL_GPIO_Init+0x1fe>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a46      	ldr	r2, [pc, #280]	; (800498c <HAL_GPIO_Init+0x2f4>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d00d      	beq.n	8004892 <HAL_GPIO_Init+0x1fa>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a45      	ldr	r2, [pc, #276]	; (8004990 <HAL_GPIO_Init+0x2f8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d007      	beq.n	800488e <HAL_GPIO_Init+0x1f6>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a44      	ldr	r2, [pc, #272]	; (8004994 <HAL_GPIO_Init+0x2fc>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d101      	bne.n	800488a <HAL_GPIO_Init+0x1f2>
 8004886:	2304      	movs	r3, #4
 8004888:	e008      	b.n	800489c <HAL_GPIO_Init+0x204>
 800488a:	2307      	movs	r3, #7
 800488c:	e006      	b.n	800489c <HAL_GPIO_Init+0x204>
 800488e:	2303      	movs	r3, #3
 8004890:	e004      	b.n	800489c <HAL_GPIO_Init+0x204>
 8004892:	2302      	movs	r3, #2
 8004894:	e002      	b.n	800489c <HAL_GPIO_Init+0x204>
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <HAL_GPIO_Init+0x204>
 800489a:	2300      	movs	r3, #0
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	f002 0203 	and.w	r2, r2, #3
 80048a2:	0092      	lsls	r2, r2, #2
 80048a4:	4093      	lsls	r3, r2
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048ac:	4934      	ldr	r1, [pc, #208]	; (8004980 <HAL_GPIO_Init+0x2e8>)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	089b      	lsrs	r3, r3, #2
 80048b2:	3302      	adds	r3, #2
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048ba:	4b37      	ldr	r3, [pc, #220]	; (8004998 <HAL_GPIO_Init+0x300>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	43db      	mvns	r3, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4013      	ands	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d003      	beq.n	80048de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048de:	4a2e      	ldr	r2, [pc, #184]	; (8004998 <HAL_GPIO_Init+0x300>)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048e4:	4b2c      	ldr	r3, [pc, #176]	; (8004998 <HAL_GPIO_Init+0x300>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	43db      	mvns	r3, r3
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	4013      	ands	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004908:	4a23      	ldr	r2, [pc, #140]	; (8004998 <HAL_GPIO_Init+0x300>)
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800490e:	4b22      	ldr	r3, [pc, #136]	; (8004998 <HAL_GPIO_Init+0x300>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	43db      	mvns	r3, r3
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	4013      	ands	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	4313      	orrs	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004932:	4a19      	ldr	r2, [pc, #100]	; (8004998 <HAL_GPIO_Init+0x300>)
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004938:	4b17      	ldr	r3, [pc, #92]	; (8004998 <HAL_GPIO_Init+0x300>)
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	43db      	mvns	r3, r3
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800495c:	4a0e      	ldr	r2, [pc, #56]	; (8004998 <HAL_GPIO_Init+0x300>)
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	3301      	adds	r3, #1
 8004966:	61fb      	str	r3, [r7, #28]
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	2b0f      	cmp	r3, #15
 800496c:	f67f aea2 	bls.w	80046b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004970:	bf00      	nop
 8004972:	3724      	adds	r7, #36	; 0x24
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	40023800 	.word	0x40023800
 8004980:	40013800 	.word	0x40013800
 8004984:	40020000 	.word	0x40020000
 8004988:	40020400 	.word	0x40020400
 800498c:	40020800 	.word	0x40020800
 8004990:	40020c00 	.word	0x40020c00
 8004994:	40021000 	.word	0x40021000
 8004998:	40013c00 	.word	0x40013c00

0800499c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	460b      	mov	r3, r1
 80049a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	887b      	ldrh	r3, [r7, #2]
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d002      	beq.n	80049ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049b4:	2301      	movs	r3, #1
 80049b6:	73fb      	strb	r3, [r7, #15]
 80049b8:	e001      	b.n	80049be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049ba:	2300      	movs	r3, #0
 80049bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049be:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	807b      	strh	r3, [r7, #2]
 80049d8:	4613      	mov	r3, r2
 80049da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049dc:	787b      	ldrb	r3, [r7, #1]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049e2:	887a      	ldrh	r2, [r7, #2]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049e8:	e003      	b.n	80049f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049ea:	887b      	ldrh	r3, [r7, #2]
 80049ec:	041a      	lsls	r2, r3, #16
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	619a      	str	r2, [r3, #24]
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
 8004a06:	460b      	mov	r3, r1
 8004a08:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695a      	ldr	r2, [r3, #20]
 8004a0e:	887b      	ldrh	r3, [r7, #2]
 8004a10:	401a      	ands	r2, r3
 8004a12:	887b      	ldrh	r3, [r7, #2]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d104      	bne.n	8004a22 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004a18:	887b      	ldrh	r3, [r7, #2]
 8004a1a:	041a      	lsls	r2, r3, #16
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004a20:	e002      	b.n	8004a28 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004a22:	887a      	ldrh	r2, [r7, #2]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	619a      	str	r2, [r3, #24]
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e11f      	b.n	8004c86 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d106      	bne.n	8004a60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7fe fdfc 	bl	8003658 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2224      	movs	r2, #36	; 0x24
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0201 	bic.w	r2, r2, #1
 8004a76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a98:	f002 f9f4 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8004a9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	4a7b      	ldr	r2, [pc, #492]	; (8004c90 <HAL_I2C_Init+0x25c>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d807      	bhi.n	8004ab8 <HAL_I2C_Init+0x84>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4a7a      	ldr	r2, [pc, #488]	; (8004c94 <HAL_I2C_Init+0x260>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	bf94      	ite	ls
 8004ab0:	2301      	movls	r3, #1
 8004ab2:	2300      	movhi	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	e006      	b.n	8004ac6 <HAL_I2C_Init+0x92>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4a77      	ldr	r2, [pc, #476]	; (8004c98 <HAL_I2C_Init+0x264>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	bf94      	ite	ls
 8004ac0:	2301      	movls	r3, #1
 8004ac2:	2300      	movhi	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e0db      	b.n	8004c86 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	4a72      	ldr	r2, [pc, #456]	; (8004c9c <HAL_I2C_Init+0x268>)
 8004ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad6:	0c9b      	lsrs	r3, r3, #18
 8004ad8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4a64      	ldr	r2, [pc, #400]	; (8004c90 <HAL_I2C_Init+0x25c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d802      	bhi.n	8004b08 <HAL_I2C_Init+0xd4>
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	3301      	adds	r3, #1
 8004b06:	e009      	b.n	8004b1c <HAL_I2C_Init+0xe8>
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b0e:	fb02 f303 	mul.w	r3, r2, r3
 8004b12:	4a63      	ldr	r2, [pc, #396]	; (8004ca0 <HAL_I2C_Init+0x26c>)
 8004b14:	fba2 2303 	umull	r2, r3, r2, r3
 8004b18:	099b      	lsrs	r3, r3, #6
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	430b      	orrs	r3, r1
 8004b22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	4956      	ldr	r1, [pc, #344]	; (8004c90 <HAL_I2C_Init+0x25c>)
 8004b38:	428b      	cmp	r3, r1
 8004b3a:	d80d      	bhi.n	8004b58 <HAL_I2C_Init+0x124>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	1e59      	subs	r1, r3, #1
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	bf38      	it	cc
 8004b54:	2304      	movcc	r3, #4
 8004b56:	e04f      	b.n	8004bf8 <HAL_I2C_Init+0x1c4>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d111      	bne.n	8004b84 <HAL_I2C_Init+0x150>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	1e58      	subs	r0, r3, #1
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6859      	ldr	r1, [r3, #4]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	440b      	add	r3, r1
 8004b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b72:	3301      	adds	r3, #1
 8004b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	bf0c      	ite	eq
 8004b7c:	2301      	moveq	r3, #1
 8004b7e:	2300      	movne	r3, #0
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	e012      	b.n	8004baa <HAL_I2C_Init+0x176>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	1e58      	subs	r0, r3, #1
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6859      	ldr	r1, [r3, #4]
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	0099      	lsls	r1, r3, #2
 8004b94:	440b      	add	r3, r1
 8004b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	bf0c      	ite	eq
 8004ba4:	2301      	moveq	r3, #1
 8004ba6:	2300      	movne	r3, #0
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <HAL_I2C_Init+0x17e>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e022      	b.n	8004bf8 <HAL_I2C_Init+0x1c4>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10e      	bne.n	8004bd8 <HAL_I2C_Init+0x1a4>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	1e58      	subs	r0, r3, #1
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6859      	ldr	r1, [r3, #4]
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	440b      	add	r3, r1
 8004bc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bcc:	3301      	adds	r3, #1
 8004bce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bd6:	e00f      	b.n	8004bf8 <HAL_I2C_Init+0x1c4>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	1e58      	subs	r0, r3, #1
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6859      	ldr	r1, [r3, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	0099      	lsls	r1, r3, #2
 8004be8:	440b      	add	r3, r1
 8004bea:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bee:	3301      	adds	r3, #1
 8004bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bf4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bf8:	6879      	ldr	r1, [r7, #4]
 8004bfa:	6809      	ldr	r1, [r1, #0]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	431a      	orrs	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6911      	ldr	r1, [r2, #16]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68d2      	ldr	r2, [r2, #12]
 8004c32:	4311      	orrs	r1, r2
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	695a      	ldr	r2, [r3, #20]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	000186a0 	.word	0x000186a0
 8004c94:	001e847f 	.word	0x001e847f
 8004c98:	003d08ff 	.word	0x003d08ff
 8004c9c:	431bde83 	.word	0x431bde83
 8004ca0:	10624dd3 	.word	0x10624dd3

08004ca4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cbc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cc4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ccc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004cce:	7bfb      	ldrb	r3, [r7, #15]
 8004cd0:	2b10      	cmp	r3, #16
 8004cd2:	d003      	beq.n	8004cdc <HAL_I2C_EV_IRQHandler+0x38>
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b40      	cmp	r3, #64	; 0x40
 8004cd8:	f040 80bd 	bne.w	8004e56 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <HAL_I2C_EV_IRQHandler+0x6e>
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004cfc:	d003      	beq.n	8004d06 <HAL_I2C_EV_IRQHandler+0x62>
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004d04:	d101      	bne.n	8004d0a <HAL_I2C_EV_IRQHandler+0x66>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <HAL_I2C_EV_IRQHandler+0x68>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	f000 812e 	beq.w	8004f6e <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00c      	beq.n	8004d36 <HAL_I2C_EV_IRQHandler+0x92>
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	0a5b      	lsrs	r3, r3, #9
 8004d20:	f003 0301 	and.w	r3, r3, #1
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d006      	beq.n	8004d36 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f001 fc55 	bl	80065d8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 fd62 	bl	80057f8 <I2C_Master_SB>
 8004d34:	e08e      	b.n	8004e54 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	08db      	lsrs	r3, r3, #3
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d009      	beq.n	8004d56 <HAL_I2C_EV_IRQHandler+0xb2>
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	0a5b      	lsrs	r3, r3, #9
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fdd8 	bl	8005904 <I2C_Master_ADD10>
 8004d54:	e07e      	b.n	8004e54 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	085b      	lsrs	r3, r3, #1
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d009      	beq.n	8004d76 <HAL_I2C_EV_IRQHandler+0xd2>
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	0a5b      	lsrs	r3, r3, #9
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 fdf2 	bl	8005958 <I2C_Master_ADDR>
 8004d74:	e06e      	b.n	8004e54 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	089b      	lsrs	r3, r3, #2
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d037      	beq.n	8004df2 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d90:	f000 80ef 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	09db      	lsrs	r3, r3, #7
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00f      	beq.n	8004dc0 <HAL_I2C_EV_IRQHandler+0x11c>
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	0a9b      	lsrs	r3, r3, #10
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d009      	beq.n	8004dc0 <HAL_I2C_EV_IRQHandler+0x11c>
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	089b      	lsrs	r3, r3, #2
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d103      	bne.n	8004dc0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f9ef 	bl	800519c <I2C_MasterTransmit_TXE>
 8004dbe:	e049      	b.n	8004e54 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	089b      	lsrs	r3, r3, #2
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80d2 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	0a5b      	lsrs	r3, r3, #9
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 80cb 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
 8004dde:	2b10      	cmp	r3, #16
 8004de0:	d103      	bne.n	8004dea <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fa76 	bl	80052d4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004de8:	e0c3      	b.n	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fada 	bl	80053a4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004df0:	e0bf      	b.n	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e00:	f000 80b7 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	099b      	lsrs	r3, r3, #6
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00f      	beq.n	8004e30 <HAL_I2C_EV_IRQHandler+0x18c>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	0a9b      	lsrs	r3, r3, #10
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d009      	beq.n	8004e30 <HAL_I2C_EV_IRQHandler+0x18c>
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	089b      	lsrs	r3, r3, #2
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d103      	bne.n	8004e30 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fb4a 	bl	80054c2 <I2C_MasterReceive_RXNE>
 8004e2e:	e011      	b.n	8004e54 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	089b      	lsrs	r3, r3, #2
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 809a 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	0a5b      	lsrs	r3, r3, #9
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 8093 	beq.w	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 fbe9 	bl	8005624 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e52:	e08e      	b.n	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e54:	e08d      	b.n	8004f72 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d004      	beq.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	61fb      	str	r3, [r7, #28]
 8004e66:	e007      	b.n	8004e78 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	085b      	lsrs	r3, r3, #1
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d012      	beq.n	8004eaa <HAL_I2C_EV_IRQHandler+0x206>
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	0a5b      	lsrs	r3, r3, #9
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00c      	beq.n	8004eaa <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004ea0:	69b9      	ldr	r1, [r7, #24]
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 ffa7 	bl	8005df6 <I2C_Slave_ADDR>
 8004ea8:	e066      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	091b      	lsrs	r3, r3, #4
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d009      	beq.n	8004eca <HAL_I2C_EV_IRQHandler+0x226>
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	0a5b      	lsrs	r3, r3, #9
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 ffdc 	bl	8005e80 <I2C_Slave_STOPF>
 8004ec8:	e056      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004eca:	7bbb      	ldrb	r3, [r7, #14]
 8004ecc:	2b21      	cmp	r3, #33	; 0x21
 8004ece:	d002      	beq.n	8004ed6 <HAL_I2C_EV_IRQHandler+0x232>
 8004ed0:	7bbb      	ldrb	r3, [r7, #14]
 8004ed2:	2b29      	cmp	r3, #41	; 0x29
 8004ed4:	d125      	bne.n	8004f22 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	09db      	lsrs	r3, r3, #7
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00f      	beq.n	8004f02 <HAL_I2C_EV_IRQHandler+0x25e>
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	0a9b      	lsrs	r3, r3, #10
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d009      	beq.n	8004f02 <HAL_I2C_EV_IRQHandler+0x25e>
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	089b      	lsrs	r3, r3, #2
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d103      	bne.n	8004f02 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 febd 	bl	8005c7a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f00:	e039      	b.n	8004f76 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	089b      	lsrs	r3, r3, #2
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d033      	beq.n	8004f76 <HAL_I2C_EV_IRQHandler+0x2d2>
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	0a5b      	lsrs	r3, r3, #9
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d02d      	beq.n	8004f76 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 feea 	bl	8005cf4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f20:	e029      	b.n	8004f76 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	099b      	lsrs	r3, r3, #6
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00f      	beq.n	8004f4e <HAL_I2C_EV_IRQHandler+0x2aa>
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	0a9b      	lsrs	r3, r3, #10
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <HAL_I2C_EV_IRQHandler+0x2aa>
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d103      	bne.n	8004f4e <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fef5 	bl	8005d36 <I2C_SlaveReceive_RXNE>
 8004f4c:	e014      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	089b      	lsrs	r3, r3, #2
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00e      	beq.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	0a5b      	lsrs	r3, r3, #9
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 ff23 	bl	8005db2 <I2C_SlaveReceive_BTF>
 8004f6c:	e004      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004f6e:	bf00      	nop
 8004f70:	e002      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f72:	bf00      	nop
 8004f74:	e000      	b.n	8004f78 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f76:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004f78:	3720      	adds	r7, #32
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b08a      	sub	sp, #40	; 0x28
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	695b      	ldr	r3, [r3, #20]
 8004f8c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004f96:	2300      	movs	r3, #0
 8004f98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fa0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004fa2:	6a3b      	ldr	r3, [r7, #32]
 8004fa4:	0a1b      	lsrs	r3, r3, #8
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00e      	beq.n	8004fcc <HAL_I2C_ER_IRQHandler+0x4e>
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	0a1b      	lsrs	r3, r3, #8
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbc:	f043 0301 	orr.w	r3, r3, #1
 8004fc0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004fca:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	0a5b      	lsrs	r3, r3, #9
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00e      	beq.n	8004ff6 <HAL_I2C_ER_IRQHandler+0x78>
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	0a1b      	lsrs	r3, r3, #8
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe6:	f043 0302 	orr.w	r3, r3, #2
 8004fea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004ff4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	0a9b      	lsrs	r3, r3, #10
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d03f      	beq.n	8005082 <HAL_I2C_ER_IRQHandler+0x104>
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	0a1b      	lsrs	r3, r3, #8
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d039      	beq.n	8005082 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800500e:	7efb      	ldrb	r3, [r7, #27]
 8005010:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005020:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005026:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005028:	7ebb      	ldrb	r3, [r7, #26]
 800502a:	2b20      	cmp	r3, #32
 800502c:	d112      	bne.n	8005054 <HAL_I2C_ER_IRQHandler+0xd6>
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10f      	bne.n	8005054 <HAL_I2C_ER_IRQHandler+0xd6>
 8005034:	7cfb      	ldrb	r3, [r7, #19]
 8005036:	2b21      	cmp	r3, #33	; 0x21
 8005038:	d008      	beq.n	800504c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800503a:	7cfb      	ldrb	r3, [r7, #19]
 800503c:	2b29      	cmp	r3, #41	; 0x29
 800503e:	d005      	beq.n	800504c <HAL_I2C_ER_IRQHandler+0xce>
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	2b28      	cmp	r3, #40	; 0x28
 8005044:	d106      	bne.n	8005054 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b21      	cmp	r3, #33	; 0x21
 800504a:	d103      	bne.n	8005054 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f001 f847 	bl	80060e0 <I2C_Slave_AF>
 8005052:	e016      	b.n	8005082 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800505c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800505e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005060:	f043 0304 	orr.w	r3, r3, #4
 8005064:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005066:	7efb      	ldrb	r3, [r7, #27]
 8005068:	2b10      	cmp	r3, #16
 800506a:	d002      	beq.n	8005072 <HAL_I2C_ER_IRQHandler+0xf4>
 800506c:	7efb      	ldrb	r3, [r7, #27]
 800506e:	2b40      	cmp	r3, #64	; 0x40
 8005070:	d107      	bne.n	8005082 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005080:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005082:	6a3b      	ldr	r3, [r7, #32]
 8005084:	0adb      	lsrs	r3, r3, #11
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00e      	beq.n	80050ac <HAL_I2C_ER_IRQHandler+0x12e>
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	0a1b      	lsrs	r3, r3, #8
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d008      	beq.n	80050ac <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	f043 0308 	orr.w	r3, r3, #8
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80050aa:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d008      	beq.n	80050c4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f001 f87e 	bl	80061c0 <I2C_ITError>
  }
}
 80050c4:	bf00      	nop
 80050c6:	3728      	adds	r7, #40	; 0x28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	460b      	mov	r3, r1
 8005126:	70fb      	strb	r3, [r7, #3]
 8005128:	4613      	mov	r3, r2
 800512a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051aa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051b2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d150      	bne.n	8005264 <I2C_MasterTransmit_TXE+0xc8>
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
 80051c4:	2b21      	cmp	r3, #33	; 0x21
 80051c6:	d14d      	bne.n	8005264 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d01d      	beq.n	800520a <I2C_MasterTransmit_TXE+0x6e>
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d01a      	beq.n	800520a <I2C_MasterTransmit_TXE+0x6e>
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051da:	d016      	beq.n	800520a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051ea:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2211      	movs	r2, #17
 80051f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7ff ff62 	bl	80050cc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005208:	e060      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	685a      	ldr	r2, [r3, #4]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005218:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005228:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b40      	cmp	r3, #64	; 0x40
 8005242:	d107      	bne.n	8005254 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff ff7d 	bl	800514c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005252:	e03b      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff ff35 	bl	80050cc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005262:	e033      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005264:	7bfb      	ldrb	r3, [r7, #15]
 8005266:	2b21      	cmp	r3, #33	; 0x21
 8005268:	d005      	beq.n	8005276 <I2C_MasterTransmit_TXE+0xda>
 800526a:	7bbb      	ldrb	r3, [r7, #14]
 800526c:	2b40      	cmp	r3, #64	; 0x40
 800526e:	d12d      	bne.n	80052cc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005270:	7bfb      	ldrb	r3, [r7, #15]
 8005272:	2b22      	cmp	r3, #34	; 0x22
 8005274:	d12a      	bne.n	80052cc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d108      	bne.n	8005292 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800528e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005290:	e01c      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b40      	cmp	r3, #64	; 0x40
 800529c:	d103      	bne.n	80052a6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f880 	bl	80053a4 <I2C_MemoryTransmit_TXE_BTF>
}
 80052a4:	e012      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052aa:	781a      	ldrb	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80052ca:	e7ff      	b.n	80052cc <I2C_MasterTransmit_TXE+0x130>
 80052cc:	bf00      	nop
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b21      	cmp	r3, #33	; 0x21
 80052ec:	d156      	bne.n	800539c <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d012      	beq.n	800531e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fc:	781a      	ldrb	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	1c5a      	adds	r2, r3, #1
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800531c:	e03e      	b.n	800539c <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2b08      	cmp	r3, #8
 8005322:	d01d      	beq.n	8005360 <I2C_MasterTransmit_BTF+0x8c>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b20      	cmp	r3, #32
 8005328:	d01a      	beq.n	8005360 <I2C_MasterTransmit_BTF+0x8c>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005330:	d016      	beq.n	8005360 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005340:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2211      	movs	r2, #17
 8005346:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff feb7 	bl	80050cc <HAL_I2C_MasterTxCpltCallback>
}
 800535e:	e01d      	b.n	800539c <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800536e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800537e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7ff fe98 	bl	80050cc <HAL_I2C_MasterTxCpltCallback>
}
 800539c:	bf00      	nop
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d11d      	bne.n	80053f8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d10b      	bne.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d4:	1c9a      	adds	r2, r3, #2
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80053da:	e06e      	b.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	121b      	asrs	r3, r3, #8
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053f0:	1c5a      	adds	r2, r3, #1
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80053f6:	e060      	b.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10b      	bne.n	8005418 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005404:	b2da      	uxtb	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005416:	e050      	b.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800541c:	2b02      	cmp	r3, #2
 800541e:	d14c      	bne.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	2b22      	cmp	r3, #34	; 0x22
 8005424:	d108      	bne.n	8005438 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005434:	601a      	str	r2, [r3, #0]
}
 8005436:	e040      	b.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d015      	beq.n	800546e <I2C_MemoryTransmit_TXE_BTF+0xca>
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	2b21      	cmp	r3, #33	; 0x21
 8005446:	d112      	bne.n	800546e <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544c:	781a      	ldrb	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800546c:	e025      	b.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d120      	bne.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
 8005478:	7bfb      	ldrb	r3, [r7, #15]
 800547a:	2b21      	cmp	r3, #33	; 0x21
 800547c:	d11d      	bne.n	80054ba <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800548c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2220      	movs	r2, #32
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f7ff fe49 	bl	800514c <HAL_I2C_MemTxCpltCallback>
}
 80054ba:	bf00      	nop
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b084      	sub	sp, #16
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b22      	cmp	r3, #34	; 0x22
 80054d4:	f040 80a2 	bne.w	800561c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054dc:	b29b      	uxth	r3, r3
 80054de:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b03      	cmp	r3, #3
 80054e4:	d921      	bls.n	800552a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	691a      	ldr	r2, [r3, #16]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005502:	b29b      	uxth	r3, r3
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b03      	cmp	r3, #3
 8005514:	f040 8082 	bne.w	800561c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005526:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8005528:	e078      	b.n	800561c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552e:	2b02      	cmp	r3, #2
 8005530:	d074      	beq.n	800561c <I2C_MasterReceive_RXNE+0x15a>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d002      	beq.n	800553e <I2C_MasterReceive_RXNE+0x7c>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d16e      	bne.n	800561c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f001 f818 	bl	8006574 <I2C_WaitOnSTOPRequestThroughIT>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d142      	bne.n	80055d0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005558:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005568:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	691a      	ldr	r2, [r3, #16]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005574:	b2d2      	uxtb	r2, r2
 8005576:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	1c5a      	adds	r2, r3, #1
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	2b40      	cmp	r3, #64	; 0x40
 80055a2:	d10a      	bne.n	80055ba <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7ff fdd4 	bl	8005160 <HAL_I2C_MemRxCpltCallback>
}
 80055b8:	e030      	b.n	800561c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2212      	movs	r2, #18
 80055c6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f7ff fd89 	bl	80050e0 <HAL_I2C_MasterRxCpltCallback>
}
 80055ce:	e025      	b.n	800561c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	691a      	ldr	r2, [r3, #16]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ea:	b2d2      	uxtb	r2, r2
 80055ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	1c5a      	adds	r2, r3, #1
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	3b01      	subs	r3, #1
 8005600:	b29a      	uxth	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2220      	movs	r2, #32
 800560a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff fdac 	bl	8005174 <HAL_I2C_ErrorCallback>
}
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005630:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005636:	b29b      	uxth	r3, r3
 8005638:	2b04      	cmp	r3, #4
 800563a:	d11b      	bne.n	8005674 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800564a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	691a      	ldr	r2, [r3, #16]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	1c5a      	adds	r2, r3, #1
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005672:	e0bd      	b.n	80057f0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b03      	cmp	r3, #3
 800567c:	d129      	bne.n	80056d2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800568c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2b04      	cmp	r3, #4
 8005692:	d00a      	beq.n	80056aa <I2C_MasterReceive_BTF+0x86>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b02      	cmp	r3, #2
 8005698:	d007      	beq.n	80056aa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	b2d2      	uxtb	r2, r2
 80056b6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	3b01      	subs	r3, #1
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80056d0:	e08e      	b.n	80057f0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d176      	bne.n	80057ca <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d002      	beq.n	80056e8 <I2C_MasterReceive_BTF+0xc4>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b10      	cmp	r3, #16
 80056e6:	d108      	bne.n	80056fa <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	e019      	b.n	800572e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d002      	beq.n	8005706 <I2C_MasterReceive_BTF+0xe2>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d108      	bne.n	8005718 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005714:	601a      	str	r2, [r3, #0]
 8005716:	e00a      	b.n	800572e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2b10      	cmp	r3, #16
 800571c:	d007      	beq.n	800572e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800572c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005738:	b2d2      	uxtb	r2, r2
 800573a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574a:	b29b      	uxth	r3, r3
 800574c:	3b01      	subs	r3, #1
 800574e:	b29a      	uxth	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	691a      	ldr	r2, [r3, #16]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005788:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b40      	cmp	r3, #64	; 0x40
 800579c:	d10a      	bne.n	80057b4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7ff fcd7 	bl	8005160 <HAL_I2C_MemRxCpltCallback>
}
 80057b2:	e01d      	b.n	80057f0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2212      	movs	r2, #18
 80057c0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7ff fc8c 	bl	80050e0 <HAL_I2C_MasterRxCpltCallback>
}
 80057c8:	e012      	b.n	80057f0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d4:	b2d2      	uxtb	r2, r2
 80057d6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	1c5a      	adds	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	3b01      	subs	r3, #1
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80057f0:	bf00      	nop
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b40      	cmp	r3, #64	; 0x40
 800580a:	d117      	bne.n	800583c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005810:	2b00      	cmp	r3, #0
 8005812:	d109      	bne.n	8005828 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005818:	b2db      	uxtb	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005824:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005826:	e067      	b.n	80058f8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800582c:	b2db      	uxtb	r3, r3
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	b2da      	uxtb	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	611a      	str	r2, [r3, #16]
}
 800583a:	e05d      	b.n	80058f8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005844:	d133      	bne.n	80058ae <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b21      	cmp	r3, #33	; 0x21
 8005850:	d109      	bne.n	8005866 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005856:	b2db      	uxtb	r3, r3
 8005858:	461a      	mov	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005862:	611a      	str	r2, [r3, #16]
 8005864:	e008      	b.n	8005878 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f043 0301 	orr.w	r3, r3, #1
 8005870:	b2da      	uxtb	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800587c:	2b00      	cmp	r3, #0
 800587e:	d004      	beq.n	800588a <I2C_Master_SB+0x92>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005886:	2b00      	cmp	r3, #0
 8005888:	d108      	bne.n	800589c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588e:	2b00      	cmp	r3, #0
 8005890:	d032      	beq.n	80058f8 <I2C_Master_SB+0x100>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d02d      	beq.n	80058f8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685a      	ldr	r2, [r3, #4]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058aa:	605a      	str	r2, [r3, #4]
}
 80058ac:	e024      	b.n	80058f8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10e      	bne.n	80058d4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	11db      	asrs	r3, r3, #7
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	f003 0306 	and.w	r3, r3, #6
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	f063 030f 	orn	r3, r3, #15
 80058ca:	b2da      	uxtb	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	611a      	str	r2, [r3, #16]
}
 80058d2:	e011      	b.n	80058f8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d10d      	bne.n	80058f8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	11db      	asrs	r3, r3, #7
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	f003 0306 	and.w	r3, r3, #6
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	f063 030e 	orn	r3, r3, #14
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	611a      	str	r2, [r3, #16]
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005910:	b2da      	uxtb	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591c:	2b00      	cmp	r3, #0
 800591e:	d103      	bne.n	8005928 <I2C_Master_ADD10+0x24>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005924:	2b00      	cmp	r3, #0
 8005926:	d011      	beq.n	800594c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d104      	bne.n	800593c <I2C_Master_ADD10+0x38>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005938:	2b00      	cmp	r3, #0
 800593a:	d007      	beq.n	800594c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800594a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005958:	b480      	push	{r7}
 800595a:	b091      	sub	sp, #68	; 0x44
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005966:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005974:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b22      	cmp	r3, #34	; 0x22
 8005980:	f040 8169 	bne.w	8005c56 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10f      	bne.n	80059ac <I2C_Master_ADDR+0x54>
 800598c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005990:	2b40      	cmp	r3, #64	; 0x40
 8005992:	d10b      	bne.n	80059ac <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005994:	2300      	movs	r3, #0
 8005996:	633b      	str	r3, [r7, #48]	; 0x30
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	633b      	str	r3, [r7, #48]	; 0x30
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	633b      	str	r3, [r7, #48]	; 0x30
 80059a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059aa:	e160      	b.n	8005c6e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d11d      	bne.n	80059f0 <I2C_Master_ADDR+0x98>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80059bc:	d118      	bne.n	80059f0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059be:	2300      	movs	r3, #0
 80059c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059e2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	651a      	str	r2, [r3, #80]	; 0x50
 80059ee:	e13e      	b.n	8005c6e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d113      	bne.n	8005a22 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059fa:	2300      	movs	r3, #0
 80059fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a1e:	601a      	str	r2, [r3, #0]
 8005a20:	e115      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	f040 808a 	bne.w	8005b42 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a30:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a34:	d137      	bne.n	8005aa6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a44:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a54:	d113      	bne.n	8005a7e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a64:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a66:	2300      	movs	r3, #0
 8005a68:	627b      	str	r3, [r7, #36]	; 0x24
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	627b      	str	r3, [r7, #36]	; 0x24
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	627b      	str	r3, [r7, #36]	; 0x24
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	e0e7      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a7e:	2300      	movs	r3, #0
 8005a80:	623b      	str	r3, [r7, #32]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	623b      	str	r3, [r7, #32]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	623b      	str	r3, [r7, #32]
 8005a92:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	e0d3      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aa8:	2b08      	cmp	r3, #8
 8005aaa:	d02e      	beq.n	8005b0a <I2C_Master_ADDR+0x1b2>
 8005aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aae:	2b20      	cmp	r3, #32
 8005ab0:	d02b      	beq.n	8005b0a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab4:	2b12      	cmp	r3, #18
 8005ab6:	d102      	bne.n	8005abe <I2C_Master_ADDR+0x166>
 8005ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d125      	bne.n	8005b0a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d00e      	beq.n	8005ae2 <I2C_Master_ADDR+0x18a>
 8005ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d00b      	beq.n	8005ae2 <I2C_Master_ADDR+0x18a>
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005acc:	2b10      	cmp	r3, #16
 8005ace:	d008      	beq.n	8005ae2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e007      	b.n	8005af2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005af0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	61fb      	str	r3, [r7, #28]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	61fb      	str	r3, [r7, #28]
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	e0a1      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b18:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	61bb      	str	r3, [r7, #24]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	61bb      	str	r3, [r7, #24]
 8005b2e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	e085      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d14d      	bne.n	8005be8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d016      	beq.n	8005b80 <I2C_Master_ADDR+0x228>
 8005b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d013      	beq.n	8005b80 <I2C_Master_ADDR+0x228>
 8005b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d010      	beq.n	8005b80 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b6c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	e007      	b.n	8005b90 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b8e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b9e:	d117      	bne.n	8005bd0 <I2C_Master_ADDR+0x278>
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ba6:	d00b      	beq.n	8005bc0 <I2C_Master_ADDR+0x268>
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d008      	beq.n	8005bc0 <I2C_Master_ADDR+0x268>
 8005bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb0:	2b08      	cmp	r3, #8
 8005bb2:	d005      	beq.n	8005bc0 <I2C_Master_ADDR+0x268>
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb6:	2b10      	cmp	r3, #16
 8005bb8:	d002      	beq.n	8005bc0 <I2C_Master_ADDR+0x268>
 8005bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bbc:	2b20      	cmp	r3, #32
 8005bbe:	d107      	bne.n	8005bd0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bce:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	617b      	str	r3, [r7, #20]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	617b      	str	r3, [r7, #20]
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	e032      	b.n	8005c4e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bf6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c06:	d117      	bne.n	8005c38 <I2C_Master_ADDR+0x2e0>
 8005c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c0e:	d00b      	beq.n	8005c28 <I2C_Master_ADDR+0x2d0>
 8005c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d008      	beq.n	8005c28 <I2C_Master_ADDR+0x2d0>
 8005c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c18:	2b08      	cmp	r3, #8
 8005c1a:	d005      	beq.n	8005c28 <I2C_Master_ADDR+0x2d0>
 8005c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1e:	2b10      	cmp	r3, #16
 8005c20:	d002      	beq.n	8005c28 <I2C_Master_ADDR+0x2d0>
 8005c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	d107      	bne.n	8005c38 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c36:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c38:	2300      	movs	r3, #0
 8005c3a:	613b      	str	r3, [r7, #16]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	695b      	ldr	r3, [r3, #20]
 8005c42:	613b      	str	r3, [r7, #16]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	613b      	str	r3, [r7, #16]
 8005c4c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005c54:	e00b      	b.n	8005c6e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c56:	2300      	movs	r3, #0
 8005c58:	60fb      	str	r3, [r7, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
}
 8005c6c:	e7ff      	b.n	8005c6e <I2C_Master_ADDR+0x316>
 8005c6e:	bf00      	nop
 8005c70:	3744      	adds	r7, #68	; 0x44
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c88:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d02b      	beq.n	8005cec <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c98:	781a      	ldrb	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d114      	bne.n	8005cec <I2C_SlaveTransmit_TXE+0x72>
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	2b29      	cmp	r3, #41	; 0x29
 8005cc6:	d111      	bne.n	8005cec <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cd6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2221      	movs	r2, #33	; 0x21
 8005cdc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2228      	movs	r2, #40	; 0x28
 8005ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7ff fa04 	bl	80050f4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005cec:	bf00      	nop
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d011      	beq.n	8005d2a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29a      	uxth	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b084      	sub	sp, #16
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d44:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d02c      	beq.n	8005daa <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5a:	b2d2      	uxtb	r2, r2
 8005d5c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d62:	1c5a      	adds	r2, r3, #1
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	b29a      	uxth	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d114      	bne.n	8005daa <I2C_SlaveReceive_RXNE+0x74>
 8005d80:	7bfb      	ldrb	r3, [r7, #15]
 8005d82:	2b2a      	cmp	r3, #42	; 0x2a
 8005d84:	d111      	bne.n	8005daa <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d94:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2222      	movs	r2, #34	; 0x22
 8005d9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2228      	movs	r2, #40	; 0x28
 8005da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f7ff f9af 	bl	8005108 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005daa:	bf00      	nop
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}

08005db2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b083      	sub	sp, #12
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d012      	beq.n	8005dea <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	691a      	ldr	r2, [r3, #16]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	3b01      	subs	r3, #1
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005dea:	bf00      	nop
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b084      	sub	sp, #16
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005e10:	2b28      	cmp	r3, #40	; 0x28
 8005e12:	d127      	bne.n	8005e64 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e22:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	089b      	lsrs	r3, r3, #2
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005e30:	2301      	movs	r3, #1
 8005e32:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	09db      	lsrs	r3, r3, #7
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d103      	bne.n	8005e48 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	81bb      	strh	r3, [r7, #12]
 8005e46:	e002      	b.n	8005e4e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005e56:	89ba      	ldrh	r2, [r7, #12]
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff f95d 	bl	800511c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005e62:	e008      	b.n	8005e76 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f06f 0202 	mvn.w	r2, #2
 8005e6c:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005e76:	bf00      	nop
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
	...

08005e80 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e9e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	60bb      	str	r3, [r7, #8]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	60bb      	str	r3, [r7, #8]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0201 	orr.w	r2, r2, #1
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ecc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005edc:	d172      	bne.n	8005fc4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ede:	7bfb      	ldrb	r3, [r7, #15]
 8005ee0:	2b22      	cmp	r3, #34	; 0x22
 8005ee2:	d002      	beq.n	8005eea <I2C_Slave_STOPF+0x6a>
 8005ee4:	7bfb      	ldrb	r3, [r7, #15]
 8005ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ee8:	d135      	bne.n	8005f56 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	f043 0204 	orr.w	r2, r3, #4
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f1c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fe facc 	bl	80044c0 <HAL_DMA_GetState>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d049      	beq.n	8005fc2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	4a69      	ldr	r2, [pc, #420]	; (80060d8 <I2C_Slave_STOPF+0x258>)
 8005f34:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fe f914 	bl	8004168 <HAL_DMA_Abort_IT>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d03d      	beq.n	8005fc2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f50:	4610      	mov	r0, r2
 8005f52:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f54:	e035      	b.n	8005fc2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d005      	beq.n	8005f7a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f72:	f043 0204 	orr.w	r2, r3, #4
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685a      	ldr	r2, [r3, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f88:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fe fa96 	bl	80044c0 <HAL_DMA_GetState>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d014      	beq.n	8005fc4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f9e:	4a4e      	ldr	r2, [pc, #312]	; (80060d8 <I2C_Slave_STOPF+0x258>)
 8005fa0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7fe f8de 	bl	8004168 <HAL_DMA_Abort_IT>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d008      	beq.n	8005fc4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	4798      	blx	r3
 8005fc0:	e000      	b.n	8005fc4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005fc2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d03e      	beq.n	800604c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	695b      	ldr	r3, [r3, #20]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b04      	cmp	r3, #4
 8005fda:	d112      	bne.n	8006002 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	691a      	ldr	r2, [r3, #16]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600c:	2b40      	cmp	r3, #64	; 0x40
 800600e:	d112      	bne.n	8006036 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	691a      	ldr	r2, [r3, #16]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601a:	b2d2      	uxtb	r2, r2
 800601c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006022:	1c5a      	adds	r2, r3, #1
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800602c:	b29b      	uxth	r3, r3
 800602e:	3b01      	subs	r3, #1
 8006030:	b29a      	uxth	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800603a:	b29b      	uxth	r3, r3
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	f043 0204 	orr.w	r2, r3, #4
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f8b3 	bl	80061c0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800605a:	e039      	b.n	80060d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	2b2a      	cmp	r3, #42	; 0x2a
 8006060:	d109      	bne.n	8006076 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2228      	movs	r2, #40	; 0x28
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff f849 	bl	8005108 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b28      	cmp	r3, #40	; 0x28
 8006080:	d111      	bne.n	80060a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a15      	ldr	r2, [pc, #84]	; (80060dc <I2C_Slave_STOPF+0x25c>)
 8006086:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7ff f84a 	bl	8005138 <HAL_I2C_ListenCpltCallback>
}
 80060a4:	e014      	b.n	80060d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060aa:	2b22      	cmp	r3, #34	; 0x22
 80060ac:	d002      	beq.n	80060b4 <I2C_Slave_STOPF+0x234>
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
 80060b0:	2b22      	cmp	r3, #34	; 0x22
 80060b2:	d10d      	bne.n	80060d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2220      	movs	r2, #32
 80060be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7ff f81c 	bl	8005108 <HAL_I2C_SlaveRxCpltCallback>
}
 80060d0:	bf00      	nop
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	08006425 	.word	0x08006425
 80060dc:	ffff0000 	.word	0xffff0000

080060e0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b08      	cmp	r3, #8
 80060fa:	d002      	beq.n	8006102 <I2C_Slave_AF+0x22>
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b20      	cmp	r3, #32
 8006100:	d129      	bne.n	8006156 <I2C_Slave_AF+0x76>
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	2b28      	cmp	r3, #40	; 0x28
 8006106:	d126      	bne.n	8006156 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a2c      	ldr	r2, [pc, #176]	; (80061bc <I2C_Slave_AF+0xdc>)
 800610c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800611c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006126:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006136:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2220      	movs	r2, #32
 8006142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fe fff2 	bl	8005138 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006154:	e02e      	b.n	80061b4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	2b21      	cmp	r3, #33	; 0x21
 800615a:	d126      	bne.n	80061aa <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a17      	ldr	r2, [pc, #92]	; (80061bc <I2C_Slave_AF+0xdc>)
 8006160:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2221      	movs	r2, #33	; 0x21
 8006166:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2220      	movs	r2, #32
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006186:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006190:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061a0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7fe ffa6 	bl	80050f4 <HAL_I2C_SlaveTxCpltCallback>
}
 80061a8:	e004      	b.n	80061b4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061b2:	615a      	str	r2, [r3, #20]
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	ffff0000 	.word	0xffff0000

080061c0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061d6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80061d8:	7bbb      	ldrb	r3, [r7, #14]
 80061da:	2b10      	cmp	r3, #16
 80061dc:	d002      	beq.n	80061e4 <I2C_ITError+0x24>
 80061de:	7bbb      	ldrb	r3, [r7, #14]
 80061e0:	2b40      	cmp	r3, #64	; 0x40
 80061e2:	d10a      	bne.n	80061fa <I2C_ITError+0x3a>
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	2b22      	cmp	r3, #34	; 0x22
 80061e8:	d107      	bne.n	80061fa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061f8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80061fa:	7bfb      	ldrb	r3, [r7, #15]
 80061fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006200:	2b28      	cmp	r3, #40	; 0x28
 8006202:	d107      	bne.n	8006214 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2228      	movs	r2, #40	; 0x28
 800620e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006212:	e015      	b.n	8006240 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800621e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006222:	d00a      	beq.n	800623a <I2C_ITError+0x7a>
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	2b60      	cmp	r3, #96	; 0x60
 8006228:	d007      	beq.n	800623a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2220      	movs	r2, #32
 800622e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800624a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800624e:	d162      	bne.n	8006316 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800625e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006264:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b01      	cmp	r3, #1
 800626c:	d020      	beq.n	80062b0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006272:	4a6a      	ldr	r2, [pc, #424]	; (800641c <I2C_ITError+0x25c>)
 8006274:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800627a:	4618      	mov	r0, r3
 800627c:	f7fd ff74 	bl	8004168 <HAL_DMA_Abort_IT>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 8089 	beq.w	800639a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0201 	bic.w	r2, r2, #1
 8006296:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062aa:	4610      	mov	r0, r2
 80062ac:	4798      	blx	r3
 80062ae:	e074      	b.n	800639a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	4a59      	ldr	r2, [pc, #356]	; (800641c <I2C_ITError+0x25c>)
 80062b6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fd ff53 	bl	8004168 <HAL_DMA_Abort_IT>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d068      	beq.n	800639a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d2:	2b40      	cmp	r3, #64	; 0x40
 80062d4:	d10b      	bne.n	80062ee <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	691a      	ldr	r2, [r3, #16]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f022 0201 	bic.w	r2, r2, #1
 80062fc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2220      	movs	r2, #32
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006310:	4610      	mov	r0, r2
 8006312:	4798      	blx	r3
 8006314:	e041      	b.n	800639a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b60      	cmp	r3, #96	; 0x60
 8006320:	d125      	bne.n	800636e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2220      	movs	r2, #32
 8006326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800633a:	2b40      	cmp	r3, #64	; 0x40
 800633c:	d10b      	bne.n	8006356 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 0201 	bic.w	r2, r2, #1
 8006364:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7fe ff0e 	bl	8005188 <HAL_I2C_AbortCpltCallback>
 800636c:	e015      	b.n	800639a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695b      	ldr	r3, [r3, #20]
 8006374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006378:	2b40      	cmp	r3, #64	; 0x40
 800637a:	d10b      	bne.n	8006394 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	691a      	ldr	r2, [r3, #16]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006386:	b2d2      	uxtb	r2, r2
 8006388:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638e:	1c5a      	adds	r2, r3, #1
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7fe feed 	bl	8005174 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10e      	bne.n	80063c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d109      	bne.n	80063c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d104      	bne.n	80063c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063d6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063de:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e4:	f003 0304 	and.w	r3, r3, #4
 80063e8:	2b04      	cmp	r3, #4
 80063ea:	d113      	bne.n	8006414 <I2C_ITError+0x254>
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	2b28      	cmp	r3, #40	; 0x28
 80063f0:	d110      	bne.n	8006414 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a0a      	ldr	r2, [pc, #40]	; (8006420 <I2C_ITError+0x260>)
 80063f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fe fe92 	bl	8005138 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006414:	bf00      	nop
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	08006425 	.word	0x08006425
 8006420:	ffff0000 	.word	0xffff0000

08006424 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b086      	sub	sp, #24
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006434:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800643c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800643e:	4b4b      	ldr	r3, [pc, #300]	; (800656c <I2C_DMAAbort+0x148>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	08db      	lsrs	r3, r3, #3
 8006444:	4a4a      	ldr	r2, [pc, #296]	; (8006570 <I2C_DMAAbort+0x14c>)
 8006446:	fba2 2303 	umull	r2, r3, r2, r3
 800644a:	0a1a      	lsrs	r2, r3, #8
 800644c:	4613      	mov	r3, r2
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	00da      	lsls	r2, r3, #3
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d106      	bne.n	800646c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006462:	f043 0220 	orr.w	r2, r3, #32
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800646a:	e00a      	b.n	8006482 <I2C_DMAAbort+0x5e>
    }
    count--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3b01      	subs	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800647c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006480:	d0ea      	beq.n	8006458 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800648e:	2200      	movs	r2, #0
 8006490:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649e:	2200      	movs	r2, #0
 80064a0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064b0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2200      	movs	r2, #0
 80064b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c4:	2200      	movs	r2, #0
 80064c6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d003      	beq.n	80064d8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d4:	2200      	movs	r2, #0
 80064d6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f022 0201 	bic.w	r2, r2, #1
 80064e6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b60      	cmp	r3, #96	; 0x60
 80064f2:	d10e      	bne.n	8006512 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	2200      	movs	r2, #0
 8006508:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800650a:	6978      	ldr	r0, [r7, #20]
 800650c:	f7fe fe3c 	bl	8005188 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006510:	e027      	b.n	8006562 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006512:	7cfb      	ldrb	r3, [r7, #19]
 8006514:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006518:	2b28      	cmp	r3, #40	; 0x28
 800651a:	d117      	bne.n	800654c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800653a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2200      	movs	r2, #0
 8006540:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2228      	movs	r2, #40	; 0x28
 8006546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800654a:	e007      	b.n	800655c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2220      	movs	r2, #32
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800655c:	6978      	ldr	r0, [r7, #20]
 800655e:	f7fe fe09 	bl	8005174 <HAL_I2C_ErrorCallback>
}
 8006562:	bf00      	nop
 8006564:	3718      	adds	r7, #24
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20000020 	.word	0x20000020
 8006570:	14f8b589 	.word	0x14f8b589

08006574 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006580:	4b13      	ldr	r3, [pc, #76]	; (80065d0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	08db      	lsrs	r3, r3, #3
 8006586:	4a13      	ldr	r2, [pc, #76]	; (80065d4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006588:	fba2 2303 	umull	r2, r3, r2, r3
 800658c:	0a1a      	lsrs	r2, r3, #8
 800658e:	4613      	mov	r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	4413      	add	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	3b01      	subs	r3, #1
 800659a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d107      	bne.n	80065b2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f043 0220 	orr.w	r2, r3, #32
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e008      	b.n	80065c4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065c0:	d0e9      	beq.n	8006596 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	20000020 	.word	0x20000020
 80065d4:	14f8b589 	.word	0x14f8b589

080065d8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80065e8:	d103      	bne.n	80065f2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80065f0:	e007      	b.n	8006602 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80065fa:	d102      	bne.n	8006602 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2208      	movs	r2, #8
 8006600:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
	...

08006610 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e25b      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d075      	beq.n	800671a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800662e:	4ba3      	ldr	r3, [pc, #652]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 030c 	and.w	r3, r3, #12
 8006636:	2b04      	cmp	r3, #4
 8006638:	d00c      	beq.n	8006654 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800663a:	4ba0      	ldr	r3, [pc, #640]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006642:	2b08      	cmp	r3, #8
 8006644:	d112      	bne.n	800666c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006646:	4b9d      	ldr	r3, [pc, #628]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800664e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006652:	d10b      	bne.n	800666c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006654:	4b99      	ldr	r3, [pc, #612]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d05b      	beq.n	8006718 <HAL_RCC_OscConfig+0x108>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d157      	bne.n	8006718 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e236      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006674:	d106      	bne.n	8006684 <HAL_RCC_OscConfig+0x74>
 8006676:	4b91      	ldr	r3, [pc, #580]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a90      	ldr	r2, [pc, #576]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800667c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006680:	6013      	str	r3, [r2, #0]
 8006682:	e01d      	b.n	80066c0 <HAL_RCC_OscConfig+0xb0>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800668c:	d10c      	bne.n	80066a8 <HAL_RCC_OscConfig+0x98>
 800668e:	4b8b      	ldr	r3, [pc, #556]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a8a      	ldr	r2, [pc, #552]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006698:	6013      	str	r3, [r2, #0]
 800669a:	4b88      	ldr	r3, [pc, #544]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a87      	ldr	r2, [pc, #540]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	e00b      	b.n	80066c0 <HAL_RCC_OscConfig+0xb0>
 80066a8:	4b84      	ldr	r3, [pc, #528]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a83      	ldr	r2, [pc, #524]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066b2:	6013      	str	r3, [r2, #0]
 80066b4:	4b81      	ldr	r3, [pc, #516]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a80      	ldr	r2, [pc, #512]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d013      	beq.n	80066f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c8:	f7fd fb08 	bl	8003cdc <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066d0:	f7fd fb04 	bl	8003cdc <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b64      	cmp	r3, #100	; 0x64
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e1fb      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066e2:	4b76      	ldr	r3, [pc, #472]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0f0      	beq.n	80066d0 <HAL_RCC_OscConfig+0xc0>
 80066ee:	e014      	b.n	800671a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066f0:	f7fd faf4 	bl	8003cdc <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066f8:	f7fd faf0 	bl	8003cdc <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b64      	cmp	r3, #100	; 0x64
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e1e7      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800670a:	4b6c      	ldr	r3, [pc, #432]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1f0      	bne.n	80066f8 <HAL_RCC_OscConfig+0xe8>
 8006716:	e000      	b.n	800671a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d063      	beq.n	80067ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006726:	4b65      	ldr	r3, [pc, #404]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 030c 	and.w	r3, r3, #12
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006732:	4b62      	ldr	r3, [pc, #392]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800673a:	2b08      	cmp	r3, #8
 800673c:	d11c      	bne.n	8006778 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800673e:	4b5f      	ldr	r3, [pc, #380]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d116      	bne.n	8006778 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800674a:	4b5c      	ldr	r3, [pc, #368]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d005      	beq.n	8006762 <HAL_RCC_OscConfig+0x152>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d001      	beq.n	8006762 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e1bb      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006762:	4b56      	ldr	r3, [pc, #344]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	00db      	lsls	r3, r3, #3
 8006770:	4952      	ldr	r1, [pc, #328]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006772:	4313      	orrs	r3, r2
 8006774:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006776:	e03a      	b.n	80067ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d020      	beq.n	80067c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006780:	4b4f      	ldr	r3, [pc, #316]	; (80068c0 <HAL_RCC_OscConfig+0x2b0>)
 8006782:	2201      	movs	r2, #1
 8006784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006786:	f7fd faa9 	bl	8003cdc <HAL_GetTick>
 800678a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800678c:	e008      	b.n	80067a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800678e:	f7fd faa5 	bl	8003cdc <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e19c      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067a0:	4b46      	ldr	r3, [pc, #280]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d0f0      	beq.n	800678e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067ac:	4b43      	ldr	r3, [pc, #268]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	4940      	ldr	r1, [pc, #256]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	600b      	str	r3, [r1, #0]
 80067c0:	e015      	b.n	80067ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067c2:	4b3f      	ldr	r3, [pc, #252]	; (80068c0 <HAL_RCC_OscConfig+0x2b0>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c8:	f7fd fa88 	bl	8003cdc <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067d0:	f7fd fa84 	bl	8003cdc <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e17b      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067e2:	4b36      	ldr	r3, [pc, #216]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0308 	and.w	r3, r3, #8
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d030      	beq.n	800685c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d016      	beq.n	8006830 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006802:	4b30      	ldr	r3, [pc, #192]	; (80068c4 <HAL_RCC_OscConfig+0x2b4>)
 8006804:	2201      	movs	r2, #1
 8006806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006808:	f7fd fa68 	bl	8003cdc <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006810:	f7fd fa64 	bl	8003cdc <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e15b      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006822:	4b26      	ldr	r3, [pc, #152]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006826:	f003 0302 	and.w	r3, r3, #2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f0      	beq.n	8006810 <HAL_RCC_OscConfig+0x200>
 800682e:	e015      	b.n	800685c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006830:	4b24      	ldr	r3, [pc, #144]	; (80068c4 <HAL_RCC_OscConfig+0x2b4>)
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006836:	f7fd fa51 	bl	8003cdc <HAL_GetTick>
 800683a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800683c:	e008      	b.n	8006850 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800683e:	f7fd fa4d 	bl	8003cdc <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d901      	bls.n	8006850 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e144      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006850:	4b1a      	ldr	r3, [pc, #104]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006854:	f003 0302 	and.w	r3, r3, #2
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1f0      	bne.n	800683e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 0304 	and.w	r3, r3, #4
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80a0 	beq.w	80069aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800686a:	2300      	movs	r3, #0
 800686c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800686e:	4b13      	ldr	r3, [pc, #76]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10f      	bne.n	800689a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800687a:	2300      	movs	r3, #0
 800687c:	60bb      	str	r3, [r7, #8]
 800687e:	4b0f      	ldr	r3, [pc, #60]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006882:	4a0e      	ldr	r2, [pc, #56]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 8006884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006888:	6413      	str	r3, [r2, #64]	; 0x40
 800688a:	4b0c      	ldr	r3, [pc, #48]	; (80068bc <HAL_RCC_OscConfig+0x2ac>)
 800688c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800688e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006896:	2301      	movs	r3, #1
 8006898:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800689a:	4b0b      	ldr	r3, [pc, #44]	; (80068c8 <HAL_RCC_OscConfig+0x2b8>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d121      	bne.n	80068ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068a6:	4b08      	ldr	r3, [pc, #32]	; (80068c8 <HAL_RCC_OscConfig+0x2b8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a07      	ldr	r2, [pc, #28]	; (80068c8 <HAL_RCC_OscConfig+0x2b8>)
 80068ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068b2:	f7fd fa13 	bl	8003cdc <HAL_GetTick>
 80068b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068b8:	e011      	b.n	80068de <HAL_RCC_OscConfig+0x2ce>
 80068ba:	bf00      	nop
 80068bc:	40023800 	.word	0x40023800
 80068c0:	42470000 	.word	0x42470000
 80068c4:	42470e80 	.word	0x42470e80
 80068c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068cc:	f7fd fa06 	bl	8003cdc <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d901      	bls.n	80068de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e0fd      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068de:	4b81      	ldr	r3, [pc, #516]	; (8006ae4 <HAL_RCC_OscConfig+0x4d4>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d0f0      	beq.n	80068cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d106      	bne.n	8006900 <HAL_RCC_OscConfig+0x2f0>
 80068f2:	4b7d      	ldr	r3, [pc, #500]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80068f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068f6:	4a7c      	ldr	r2, [pc, #496]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80068f8:	f043 0301 	orr.w	r3, r3, #1
 80068fc:	6713      	str	r3, [r2, #112]	; 0x70
 80068fe:	e01c      	b.n	800693a <HAL_RCC_OscConfig+0x32a>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	2b05      	cmp	r3, #5
 8006906:	d10c      	bne.n	8006922 <HAL_RCC_OscConfig+0x312>
 8006908:	4b77      	ldr	r3, [pc, #476]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 800690a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800690c:	4a76      	ldr	r2, [pc, #472]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 800690e:	f043 0304 	orr.w	r3, r3, #4
 8006912:	6713      	str	r3, [r2, #112]	; 0x70
 8006914:	4b74      	ldr	r3, [pc, #464]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006918:	4a73      	ldr	r2, [pc, #460]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 800691a:	f043 0301 	orr.w	r3, r3, #1
 800691e:	6713      	str	r3, [r2, #112]	; 0x70
 8006920:	e00b      	b.n	800693a <HAL_RCC_OscConfig+0x32a>
 8006922:	4b71      	ldr	r3, [pc, #452]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006926:	4a70      	ldr	r2, [pc, #448]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006928:	f023 0301 	bic.w	r3, r3, #1
 800692c:	6713      	str	r3, [r2, #112]	; 0x70
 800692e:	4b6e      	ldr	r3, [pc, #440]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006932:	4a6d      	ldr	r2, [pc, #436]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006934:	f023 0304 	bic.w	r3, r3, #4
 8006938:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d015      	beq.n	800696e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006942:	f7fd f9cb 	bl	8003cdc <HAL_GetTick>
 8006946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006948:	e00a      	b.n	8006960 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800694a:	f7fd f9c7 	bl	8003cdc <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	f241 3288 	movw	r2, #5000	; 0x1388
 8006958:	4293      	cmp	r3, r2
 800695a:	d901      	bls.n	8006960 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e0bc      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006960:	4b61      	ldr	r3, [pc, #388]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d0ee      	beq.n	800694a <HAL_RCC_OscConfig+0x33a>
 800696c:	e014      	b.n	8006998 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800696e:	f7fd f9b5 	bl	8003cdc <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006974:	e00a      	b.n	800698c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006976:	f7fd f9b1 	bl	8003cdc <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	f241 3288 	movw	r2, #5000	; 0x1388
 8006984:	4293      	cmp	r3, r2
 8006986:	d901      	bls.n	800698c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e0a6      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800698c:	4b56      	ldr	r3, [pc, #344]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 800698e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1ee      	bne.n	8006976 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006998:	7dfb      	ldrb	r3, [r7, #23]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d105      	bne.n	80069aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800699e:	4b52      	ldr	r3, [pc, #328]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80069a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a2:	4a51      	ldr	r2, [pc, #324]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80069a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 8092 	beq.w	8006ad8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069b4:	4b4c      	ldr	r3, [pc, #304]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	f003 030c 	and.w	r3, r3, #12
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d05c      	beq.n	8006a7a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d141      	bne.n	8006a4c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c8:	4b48      	ldr	r3, [pc, #288]	; (8006aec <HAL_RCC_OscConfig+0x4dc>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069ce:	f7fd f985 	bl	8003cdc <HAL_GetTick>
 80069d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069d4:	e008      	b.n	80069e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069d6:	f7fd f981 	bl	8003cdc <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d901      	bls.n	80069e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e078      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e8:	4b3f      	ldr	r3, [pc, #252]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1f0      	bne.n	80069d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	69da      	ldr	r2, [r3, #28]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a1b      	ldr	r3, [r3, #32]
 80069fc:	431a      	orrs	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a02:	019b      	lsls	r3, r3, #6
 8006a04:	431a      	orrs	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a0a:	085b      	lsrs	r3, r3, #1
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	041b      	lsls	r3, r3, #16
 8006a10:	431a      	orrs	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a16:	061b      	lsls	r3, r3, #24
 8006a18:	4933      	ldr	r1, [pc, #204]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a1e:	4b33      	ldr	r3, [pc, #204]	; (8006aec <HAL_RCC_OscConfig+0x4dc>)
 8006a20:	2201      	movs	r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a24:	f7fd f95a 	bl	8003cdc <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a2c:	f7fd f956 	bl	8003cdc <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e04d      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a3e:	4b2a      	ldr	r3, [pc, #168]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x41c>
 8006a4a:	e045      	b.n	8006ad8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a4c:	4b27      	ldr	r3, [pc, #156]	; (8006aec <HAL_RCC_OscConfig+0x4dc>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a52:	f7fd f943 	bl	8003cdc <HAL_GetTick>
 8006a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a58:	e008      	b.n	8006a6c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a5a:	f7fd f93f 	bl	8003cdc <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d901      	bls.n	8006a6c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e036      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a6c:	4b1e      	ldr	r3, [pc, #120]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1f0      	bne.n	8006a5a <HAL_RCC_OscConfig+0x44a>
 8006a78:	e02e      	b.n	8006ad8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d101      	bne.n	8006a86 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e029      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a86:	4b18      	ldr	r3, [pc, #96]	; (8006ae8 <HAL_RCC_OscConfig+0x4d8>)
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d11c      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d115      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006aae:	4013      	ands	r3, r2
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d10d      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d106      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d001      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e000      	b.n	8006ada <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3718      	adds	r7, #24
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40007000 	.word	0x40007000
 8006ae8:	40023800 	.word	0x40023800
 8006aec:	42470060 	.word	0x42470060

08006af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e0cc      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b04:	4b68      	ldr	r3, [pc, #416]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 030f 	and.w	r3, r3, #15
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d90c      	bls.n	8006b2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b12:	4b65      	ldr	r3, [pc, #404]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	b2d2      	uxtb	r2, r2
 8006b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b1a:	4b63      	ldr	r3, [pc, #396]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d001      	beq.n	8006b2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e0b8      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0302 	and.w	r3, r3, #2
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d020      	beq.n	8006b7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0304 	and.w	r3, r3, #4
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d005      	beq.n	8006b50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b44:	4b59      	ldr	r3, [pc, #356]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	4a58      	ldr	r2, [pc, #352]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d005      	beq.n	8006b68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b5c:	4b53      	ldr	r3, [pc, #332]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	4a52      	ldr	r2, [pc, #328]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006b66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b68:	4b50      	ldr	r3, [pc, #320]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	494d      	ldr	r1, [pc, #308]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b76:	4313      	orrs	r3, r2
 8006b78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d044      	beq.n	8006c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d107      	bne.n	8006b9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b8e:	4b47      	ldr	r3, [pc, #284]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d119      	bne.n	8006bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e07f      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d003      	beq.n	8006bae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006baa:	2b03      	cmp	r3, #3
 8006bac:	d107      	bne.n	8006bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bae:	4b3f      	ldr	r3, [pc, #252]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d109      	bne.n	8006bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e06f      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bbe:	4b3b      	ldr	r3, [pc, #236]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e067      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bce:	4b37      	ldr	r3, [pc, #220]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f023 0203 	bic.w	r2, r3, #3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	4934      	ldr	r1, [pc, #208]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006be0:	f7fd f87c 	bl	8003cdc <HAL_GetTick>
 8006be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006be6:	e00a      	b.n	8006bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be8:	f7fd f878 	bl	8003cdc <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e04f      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bfe:	4b2b      	ldr	r3, [pc, #172]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 020c 	and.w	r2, r3, #12
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d1eb      	bne.n	8006be8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c10:	4b25      	ldr	r3, [pc, #148]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d20c      	bcs.n	8006c38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c1e:	4b22      	ldr	r3, [pc, #136]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c26:	4b20      	ldr	r3, [pc, #128]	; (8006ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 030f 	and.w	r3, r3, #15
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d001      	beq.n	8006c38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e032      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d008      	beq.n	8006c56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c44:	4b19      	ldr	r3, [pc, #100]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	4916      	ldr	r1, [pc, #88]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d009      	beq.n	8006c76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c62:	4b12      	ldr	r3, [pc, #72]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	490e      	ldr	r1, [pc, #56]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c76:	f000 f821 	bl	8006cbc <HAL_RCC_GetSysClockFreq>
 8006c7a:	4601      	mov	r1, r0
 8006c7c:	4b0b      	ldr	r3, [pc, #44]	; (8006cac <HAL_RCC_ClockConfig+0x1bc>)
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	091b      	lsrs	r3, r3, #4
 8006c82:	f003 030f 	and.w	r3, r3, #15
 8006c86:	4a0a      	ldr	r2, [pc, #40]	; (8006cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c88:	5cd3      	ldrb	r3, [r2, r3]
 8006c8a:	fa21 f303 	lsr.w	r3, r1, r3
 8006c8e:	4a09      	ldr	r2, [pc, #36]	; (8006cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8006c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c92:	4b09      	ldr	r3, [pc, #36]	; (8006cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7fc ffdc 	bl	8003c54 <HAL_InitTick>

  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	40023c00 	.word	0x40023c00
 8006cac:	40023800 	.word	0x40023800
 8006cb0:	0800a0a0 	.word	0x0800a0a0
 8006cb4:	20000020 	.word	0x20000020
 8006cb8:	20000024 	.word	0x20000024

08006cbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	607b      	str	r3, [r7, #4]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	2300      	movs	r3, #0
 8006ccc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cd2:	4b63      	ldr	r3, [pc, #396]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	f003 030c 	and.w	r3, r3, #12
 8006cda:	2b04      	cmp	r3, #4
 8006cdc:	d007      	beq.n	8006cee <HAL_RCC_GetSysClockFreq+0x32>
 8006cde:	2b08      	cmp	r3, #8
 8006ce0:	d008      	beq.n	8006cf4 <HAL_RCC_GetSysClockFreq+0x38>
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f040 80b4 	bne.w	8006e50 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ce8:	4b5e      	ldr	r3, [pc, #376]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006cea:	60bb      	str	r3, [r7, #8]
       break;
 8006cec:	e0b3      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cee:	4b5e      	ldr	r3, [pc, #376]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006cf0:	60bb      	str	r3, [r7, #8]
      break;
 8006cf2:	e0b0      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cf4:	4b5a      	ldr	r3, [pc, #360]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cfc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cfe:	4b58      	ldr	r3, [pc, #352]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d04a      	beq.n	8006da0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d0a:	4b55      	ldr	r3, [pc, #340]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	099b      	lsrs	r3, r3, #6
 8006d10:	f04f 0400 	mov.w	r4, #0
 8006d14:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006d18:	f04f 0200 	mov.w	r2, #0
 8006d1c:	ea03 0501 	and.w	r5, r3, r1
 8006d20:	ea04 0602 	and.w	r6, r4, r2
 8006d24:	4629      	mov	r1, r5
 8006d26:	4632      	mov	r2, r6
 8006d28:	f04f 0300 	mov.w	r3, #0
 8006d2c:	f04f 0400 	mov.w	r4, #0
 8006d30:	0154      	lsls	r4, r2, #5
 8006d32:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d36:	014b      	lsls	r3, r1, #5
 8006d38:	4619      	mov	r1, r3
 8006d3a:	4622      	mov	r2, r4
 8006d3c:	1b49      	subs	r1, r1, r5
 8006d3e:	eb62 0206 	sbc.w	r2, r2, r6
 8006d42:	f04f 0300 	mov.w	r3, #0
 8006d46:	f04f 0400 	mov.w	r4, #0
 8006d4a:	0194      	lsls	r4, r2, #6
 8006d4c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d50:	018b      	lsls	r3, r1, #6
 8006d52:	1a5b      	subs	r3, r3, r1
 8006d54:	eb64 0402 	sbc.w	r4, r4, r2
 8006d58:	f04f 0100 	mov.w	r1, #0
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	00e2      	lsls	r2, r4, #3
 8006d62:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d66:	00d9      	lsls	r1, r3, #3
 8006d68:	460b      	mov	r3, r1
 8006d6a:	4614      	mov	r4, r2
 8006d6c:	195b      	adds	r3, r3, r5
 8006d6e:	eb44 0406 	adc.w	r4, r4, r6
 8006d72:	f04f 0100 	mov.w	r1, #0
 8006d76:	f04f 0200 	mov.w	r2, #0
 8006d7a:	0262      	lsls	r2, r4, #9
 8006d7c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006d80:	0259      	lsls	r1, r3, #9
 8006d82:	460b      	mov	r3, r1
 8006d84:	4614      	mov	r4, r2
 8006d86:	4618      	mov	r0, r3
 8006d88:	4621      	mov	r1, r4
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f04f 0400 	mov.w	r4, #0
 8006d90:	461a      	mov	r2, r3
 8006d92:	4623      	mov	r3, r4
 8006d94:	f7f9 ffea 	bl	8000d6c <__aeabi_uldivmod>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	60fb      	str	r3, [r7, #12]
 8006d9e:	e049      	b.n	8006e34 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006da0:	4b2f      	ldr	r3, [pc, #188]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	099b      	lsrs	r3, r3, #6
 8006da6:	f04f 0400 	mov.w	r4, #0
 8006daa:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	ea03 0501 	and.w	r5, r3, r1
 8006db6:	ea04 0602 	and.w	r6, r4, r2
 8006dba:	4629      	mov	r1, r5
 8006dbc:	4632      	mov	r2, r6
 8006dbe:	f04f 0300 	mov.w	r3, #0
 8006dc2:	f04f 0400 	mov.w	r4, #0
 8006dc6:	0154      	lsls	r4, r2, #5
 8006dc8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006dcc:	014b      	lsls	r3, r1, #5
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	1b49      	subs	r1, r1, r5
 8006dd4:	eb62 0206 	sbc.w	r2, r2, r6
 8006dd8:	f04f 0300 	mov.w	r3, #0
 8006ddc:	f04f 0400 	mov.w	r4, #0
 8006de0:	0194      	lsls	r4, r2, #6
 8006de2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006de6:	018b      	lsls	r3, r1, #6
 8006de8:	1a5b      	subs	r3, r3, r1
 8006dea:	eb64 0402 	sbc.w	r4, r4, r2
 8006dee:	f04f 0100 	mov.w	r1, #0
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	00e2      	lsls	r2, r4, #3
 8006df8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006dfc:	00d9      	lsls	r1, r3, #3
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4614      	mov	r4, r2
 8006e02:	195b      	adds	r3, r3, r5
 8006e04:	eb44 0406 	adc.w	r4, r4, r6
 8006e08:	f04f 0100 	mov.w	r1, #0
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	02a2      	lsls	r2, r4, #10
 8006e12:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006e16:	0299      	lsls	r1, r3, #10
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4614      	mov	r4, r2
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	4621      	mov	r1, r4
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f04f 0400 	mov.w	r4, #0
 8006e26:	461a      	mov	r2, r3
 8006e28:	4623      	mov	r3, r4
 8006e2a:	f7f9 ff9f 	bl	8000d6c <__aeabi_uldivmod>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	460c      	mov	r4, r1
 8006e32:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e34:	4b0a      	ldr	r3, [pc, #40]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	0c1b      	lsrs	r3, r3, #16
 8006e3a:	f003 0303 	and.w	r3, r3, #3
 8006e3e:	3301      	adds	r3, #1
 8006e40:	005b      	lsls	r3, r3, #1
 8006e42:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	60bb      	str	r3, [r7, #8]
      break;
 8006e4e:	e002      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e50:	4b04      	ldr	r3, [pc, #16]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006e52:	60bb      	str	r3, [r7, #8]
      break;
 8006e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e56:	68bb      	ldr	r3, [r7, #8]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	00f42400 	.word	0x00f42400
 8006e68:	007a1200 	.word	0x007a1200

08006e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e70:	4b03      	ldr	r3, [pc, #12]	; (8006e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e72:	681b      	ldr	r3, [r3, #0]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	20000020 	.word	0x20000020

08006e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e88:	f7ff fff0 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006e8c:	4601      	mov	r1, r0
 8006e8e:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	0a9b      	lsrs	r3, r3, #10
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	4a03      	ldr	r2, [pc, #12]	; (8006ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e9a:	5cd3      	ldrb	r3, [r2, r3]
 8006e9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	0800a0b0 	.word	0x0800a0b0

08006eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006eb0:	f7ff ffdc 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006eb4:	4601      	mov	r1, r0
 8006eb6:	4b05      	ldr	r3, [pc, #20]	; (8006ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0b5b      	lsrs	r3, r3, #13
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4a03      	ldr	r2, [pc, #12]	; (8006ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ec2:	5cd3      	ldrb	r3, [r2, r3]
 8006ec4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	0800a0b0 	.word	0x0800a0b0

08006ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e01d      	b.n	8006f22 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d106      	bne.n	8006f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7fc fc4c 	bl	8003798 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3304      	adds	r3, #4
 8006f10:	4619      	mov	r1, r3
 8006f12:	4610      	mov	r0, r2
 8006f14:	f000 fc26 	bl	8007764 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3708      	adds	r7, #8
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b085      	sub	sp, #20
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2202      	movs	r2, #2
 8006f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f003 0307 	and.w	r3, r3, #7
 8006f44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2b06      	cmp	r3, #6
 8006f4a:	d007      	beq.n	8006f5c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f042 0201 	orr.w	r2, r2, #1
 8006f5a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b085      	sub	sp, #20
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68da      	ldr	r2, [r3, #12]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 0201 	orr.w	r2, r2, #1
 8006f88:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f003 0307 	and.w	r3, r3, #7
 8006f94:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b06      	cmp	r3, #6
 8006f9a:	d007      	beq.n	8006fac <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f042 0201 	orr.w	r2, r2, #1
 8006faa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3714      	adds	r7, #20
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b082      	sub	sp, #8
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e01d      	b.n	8007008 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d106      	bne.n	8006fe6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7fc fc1d 	bl	8003820 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2202      	movs	r2, #2
 8006fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	3304      	adds	r3, #4
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	f000 fbb3 	bl	8007764 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3708      	adds	r7, #8
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2201      	movs	r2, #1
 8007020:	6839      	ldr	r1, [r7, #0]
 8007022:	4618      	mov	r0, r3
 8007024:	f000 fe44 	bl	8007cb0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a10      	ldr	r2, [pc, #64]	; (8007070 <HAL_TIM_PWM_Start+0x60>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d107      	bne.n	8007042 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007040:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	f003 0307 	and.w	r3, r3, #7
 800704c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2b06      	cmp	r3, #6
 8007052:	d007      	beq.n	8007064 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f042 0201 	orr.w	r2, r2, #1
 8007062:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40010000 	.word	0x40010000

08007074 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b086      	sub	sp, #24
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e083      	b.n	8007190 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b00      	cmp	r3, #0
 8007092:	d106      	bne.n	80070a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f7fc fb33 	bl	8003708 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2202      	movs	r2, #2
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070b8:	f023 0307 	bic.w	r3, r3, #7
 80070bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	3304      	adds	r3, #4
 80070c6:	4619      	mov	r1, r3
 80070c8:	4610      	mov	r0, r2
 80070ca:	f000 fb4b 	bl	8007764 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f6:	f023 0303 	bic.w	r3, r3, #3
 80070fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	689a      	ldr	r2, [r3, #8]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	699b      	ldr	r3, [r3, #24]
 8007104:	021b      	lsls	r3, r3, #8
 8007106:	4313      	orrs	r3, r2
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007114:	f023 030c 	bic.w	r3, r3, #12
 8007118:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007120:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007124:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	68da      	ldr	r2, [r3, #12]
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	4313      	orrs	r3, r2
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	4313      	orrs	r3, r2
 8007136:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	011a      	lsls	r2, r3, #4
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	6a1b      	ldr	r3, [r3, #32]
 8007142:	031b      	lsls	r3, r3, #12
 8007144:	4313      	orrs	r3, r2
 8007146:	693a      	ldr	r2, [r7, #16]
 8007148:	4313      	orrs	r3, r2
 800714a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007152:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800715a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	011b      	lsls	r3, r3, #4
 8007166:	4313      	orrs	r3, r2
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	4313      	orrs	r3, r2
 800716c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3718      	adds	r7, #24
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}

08007198 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <HAL_TIM_Encoder_Start+0x16>
 80071a8:	2b04      	cmp	r3, #4
 80071aa:	d008      	beq.n	80071be <HAL_TIM_Encoder_Start+0x26>
 80071ac:	e00f      	b.n	80071ce <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2201      	movs	r2, #1
 80071b4:	2100      	movs	r1, #0
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 fd7a 	bl	8007cb0 <TIM_CCxChannelCmd>
      break;
 80071bc:	e016      	b.n	80071ec <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2201      	movs	r2, #1
 80071c4:	2104      	movs	r1, #4
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 fd72 	bl	8007cb0 <TIM_CCxChannelCmd>
      break;
 80071cc:	e00e      	b.n	80071ec <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2201      	movs	r2, #1
 80071d4:	2100      	movs	r1, #0
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fd6a 	bl	8007cb0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2201      	movs	r2, #1
 80071e2:	2104      	movs	r1, #4
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 fd63 	bl	8007cb0 <TIM_CCxChannelCmd>
      break;
 80071ea:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0201 	orr.w	r2, r2, #1
 80071fa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3708      	adds	r7, #8
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}

08007206 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007206:	b580      	push	{r7, lr}
 8007208:	b082      	sub	sp, #8
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d122      	bne.n	8007262 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f003 0302 	and.w	r3, r3, #2
 8007226:	2b02      	cmp	r3, #2
 8007228:	d11b      	bne.n	8007262 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f06f 0202 	mvn.w	r2, #2
 8007232:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	f003 0303 	and.w	r3, r3, #3
 8007244:	2b00      	cmp	r3, #0
 8007246:	d003      	beq.n	8007250 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 fa6c 	bl	8007726 <HAL_TIM_IC_CaptureCallback>
 800724e:	e005      	b.n	800725c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fa5e 	bl	8007712 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fa6f 	bl	800773a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b04      	cmp	r3, #4
 800726e:	d122      	bne.n	80072b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f003 0304 	and.w	r3, r3, #4
 800727a:	2b04      	cmp	r3, #4
 800727c:	d11b      	bne.n	80072b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f06f 0204 	mvn.w	r2, #4
 8007286:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fa42 	bl	8007726 <HAL_TIM_IC_CaptureCallback>
 80072a2:	e005      	b.n	80072b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fa34 	bl	8007712 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 fa45 	bl	800773a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b08      	cmp	r3, #8
 80072c2:	d122      	bne.n	800730a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f003 0308 	and.w	r3, r3, #8
 80072ce:	2b08      	cmp	r3, #8
 80072d0:	d11b      	bne.n	800730a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f06f 0208 	mvn.w	r2, #8
 80072da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2204      	movs	r2, #4
 80072e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	69db      	ldr	r3, [r3, #28]
 80072e8:	f003 0303 	and.w	r3, r3, #3
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fa18 	bl	8007726 <HAL_TIM_IC_CaptureCallback>
 80072f6:	e005      	b.n	8007304 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fa0a 	bl	8007712 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 fa1b 	bl	800773a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f003 0310 	and.w	r3, r3, #16
 8007314:	2b10      	cmp	r3, #16
 8007316:	d122      	bne.n	800735e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	f003 0310 	and.w	r3, r3, #16
 8007322:	2b10      	cmp	r3, #16
 8007324:	d11b      	bne.n	800735e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f06f 0210 	mvn.w	r2, #16
 800732e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2208      	movs	r2, #8
 8007334:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69db      	ldr	r3, [r3, #28]
 800733c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f9ee 	bl	8007726 <HAL_TIM_IC_CaptureCallback>
 800734a:	e005      	b.n	8007358 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f9e0 	bl	8007712 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f9f1 	bl	800773a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b01      	cmp	r3, #1
 800736a:	d10e      	bne.n	800738a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b01      	cmp	r3, #1
 8007378:	d107      	bne.n	800738a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f06f 0201 	mvn.w	r2, #1
 8007382:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f7fa f9e1 	bl	800174c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007394:	2b80      	cmp	r3, #128	; 0x80
 8007396:	d10e      	bne.n	80073b6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073a2:	2b80      	cmp	r3, #128	; 0x80
 80073a4:	d107      	bne.n	80073b6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80073ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fd1b 	bl	8007dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c0:	2b40      	cmp	r3, #64	; 0x40
 80073c2:	d10e      	bne.n	80073e2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ce:	2b40      	cmp	r3, #64	; 0x40
 80073d0:	d107      	bne.n	80073e2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f9b6 	bl	800774e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	f003 0320 	and.w	r3, r3, #32
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	d10e      	bne.n	800740e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	f003 0320 	and.w	r3, r3, #32
 80073fa:	2b20      	cmp	r3, #32
 80073fc:	d107      	bne.n	800740e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f06f 0220 	mvn.w	r2, #32
 8007406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 fce5 	bl	8007dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800740e:	bf00      	nop
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
	...

08007418 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800742a:	2b01      	cmp	r3, #1
 800742c:	d101      	bne.n	8007432 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800742e:	2302      	movs	r3, #2
 8007430:	e0b4      	b.n	800759c <HAL_TIM_PWM_ConfigChannel+0x184>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2202      	movs	r2, #2
 800743e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b0c      	cmp	r3, #12
 8007446:	f200 809f 	bhi.w	8007588 <HAL_TIM_PWM_ConfigChannel+0x170>
 800744a:	a201      	add	r2, pc, #4	; (adr r2, 8007450 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800744c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007450:	08007485 	.word	0x08007485
 8007454:	08007589 	.word	0x08007589
 8007458:	08007589 	.word	0x08007589
 800745c:	08007589 	.word	0x08007589
 8007460:	080074c5 	.word	0x080074c5
 8007464:	08007589 	.word	0x08007589
 8007468:	08007589 	.word	0x08007589
 800746c:	08007589 	.word	0x08007589
 8007470:	08007507 	.word	0x08007507
 8007474:	08007589 	.word	0x08007589
 8007478:	08007589 	.word	0x08007589
 800747c:	08007589 	.word	0x08007589
 8007480:	08007547 	.word	0x08007547
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68b9      	ldr	r1, [r7, #8]
 800748a:	4618      	mov	r0, r3
 800748c:	f000 f9ea 	bl	8007864 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	699a      	ldr	r2, [r3, #24]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f042 0208 	orr.w	r2, r2, #8
 800749e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699a      	ldr	r2, [r3, #24]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 0204 	bic.w	r2, r2, #4
 80074ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6999      	ldr	r1, [r3, #24]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	691a      	ldr	r2, [r3, #16]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	430a      	orrs	r2, r1
 80074c0:	619a      	str	r2, [r3, #24]
      break;
 80074c2:	e062      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68b9      	ldr	r1, [r7, #8]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 fa30 	bl	8007930 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699a      	ldr	r2, [r3, #24]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699a      	ldr	r2, [r3, #24]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6999      	ldr	r1, [r3, #24]
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	021a      	lsls	r2, r3, #8
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	430a      	orrs	r2, r1
 8007502:	619a      	str	r2, [r3, #24]
      break;
 8007504:	e041      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68b9      	ldr	r1, [r7, #8]
 800750c:	4618      	mov	r0, r3
 800750e:	f000 fa7b 	bl	8007a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69da      	ldr	r2, [r3, #28]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f042 0208 	orr.w	r2, r2, #8
 8007520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	69da      	ldr	r2, [r3, #28]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f022 0204 	bic.w	r2, r2, #4
 8007530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	69d9      	ldr	r1, [r3, #28]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	691a      	ldr	r2, [r3, #16]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	430a      	orrs	r2, r1
 8007542:	61da      	str	r2, [r3, #28]
      break;
 8007544:	e021      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68b9      	ldr	r1, [r7, #8]
 800754c:	4618      	mov	r0, r3
 800754e:	f000 fac5 	bl	8007adc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	69da      	ldr	r2, [r3, #28]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69da      	ldr	r2, [r3, #28]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69d9      	ldr	r1, [r3, #28]
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	691b      	ldr	r3, [r3, #16]
 800757c:	021a      	lsls	r2, r3, #8
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	430a      	orrs	r2, r1
 8007584:	61da      	str	r2, [r3, #28]
      break;
 8007586:	e000      	b.n	800758a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007588:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}

080075a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d101      	bne.n	80075bc <HAL_TIM_ConfigClockSource+0x18>
 80075b8:	2302      	movs	r3, #2
 80075ba:	e0a6      	b.n	800770a <HAL_TIM_ConfigClockSource+0x166>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b40      	cmp	r3, #64	; 0x40
 80075f2:	d067      	beq.n	80076c4 <HAL_TIM_ConfigClockSource+0x120>
 80075f4:	2b40      	cmp	r3, #64	; 0x40
 80075f6:	d80b      	bhi.n	8007610 <HAL_TIM_ConfigClockSource+0x6c>
 80075f8:	2b10      	cmp	r3, #16
 80075fa:	d073      	beq.n	80076e4 <HAL_TIM_ConfigClockSource+0x140>
 80075fc:	2b10      	cmp	r3, #16
 80075fe:	d802      	bhi.n	8007606 <HAL_TIM_ConfigClockSource+0x62>
 8007600:	2b00      	cmp	r3, #0
 8007602:	d06f      	beq.n	80076e4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007604:	e078      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007606:	2b20      	cmp	r3, #32
 8007608:	d06c      	beq.n	80076e4 <HAL_TIM_ConfigClockSource+0x140>
 800760a:	2b30      	cmp	r3, #48	; 0x30
 800760c:	d06a      	beq.n	80076e4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800760e:	e073      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007610:	2b70      	cmp	r3, #112	; 0x70
 8007612:	d00d      	beq.n	8007630 <HAL_TIM_ConfigClockSource+0x8c>
 8007614:	2b70      	cmp	r3, #112	; 0x70
 8007616:	d804      	bhi.n	8007622 <HAL_TIM_ConfigClockSource+0x7e>
 8007618:	2b50      	cmp	r3, #80	; 0x50
 800761a:	d033      	beq.n	8007684 <HAL_TIM_ConfigClockSource+0xe0>
 800761c:	2b60      	cmp	r3, #96	; 0x60
 800761e:	d041      	beq.n	80076a4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007620:	e06a      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007626:	d066      	beq.n	80076f6 <HAL_TIM_ConfigClockSource+0x152>
 8007628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800762c:	d017      	beq.n	800765e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800762e:	e063      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6818      	ldr	r0, [r3, #0]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	6899      	ldr	r1, [r3, #8]
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	685a      	ldr	r2, [r3, #4]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	f000 fb16 	bl	8007c70 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007652:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	609a      	str	r2, [r3, #8]
      break;
 800765c:	e04c      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6818      	ldr	r0, [r3, #0]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	6899      	ldr	r1, [r3, #8]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	685a      	ldr	r2, [r3, #4]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	f000 faff 	bl	8007c70 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	689a      	ldr	r2, [r3, #8]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007680:	609a      	str	r2, [r3, #8]
      break;
 8007682:	e039      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	6859      	ldr	r1, [r3, #4]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	461a      	mov	r2, r3
 8007692:	f000 fa73 	bl	8007b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2150      	movs	r1, #80	; 0x50
 800769c:	4618      	mov	r0, r3
 800769e:	f000 facc 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80076a2:	e029      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	6859      	ldr	r1, [r3, #4]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	461a      	mov	r2, r3
 80076b2:	f000 fa92 	bl	8007bda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2160      	movs	r1, #96	; 0x60
 80076bc:	4618      	mov	r0, r3
 80076be:	f000 fabc 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80076c2:	e019      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6818      	ldr	r0, [r3, #0]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	6859      	ldr	r1, [r3, #4]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	461a      	mov	r2, r3
 80076d2:	f000 fa53 	bl	8007b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2140      	movs	r1, #64	; 0x40
 80076dc:	4618      	mov	r0, r3
 80076de:	f000 faac 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80076e2:	e009      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4619      	mov	r1, r3
 80076ee:	4610      	mov	r0, r2
 80076f0:	f000 faa3 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80076f4:	e000      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80076f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007712:	b480      	push	{r7}
 8007714:	b083      	sub	sp, #12
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800771a:	bf00      	nop
 800771c:	370c      	adds	r7, #12
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr

08007726 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007726:	b480      	push	{r7}
 8007728:	b083      	sub	sp, #12
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800772e:	bf00      	nop
 8007730:	370c      	adds	r7, #12
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr

0800773a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800773a:	b480      	push	{r7}
 800773c:	b083      	sub	sp, #12
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007742:	bf00      	nop
 8007744:	370c      	adds	r7, #12
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800774e:	b480      	push	{r7}
 8007750:	b083      	sub	sp, #12
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007756:	bf00      	nop
 8007758:	370c      	adds	r7, #12
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
	...

08007764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a34      	ldr	r2, [pc, #208]	; (8007848 <TIM_Base_SetConfig+0xe4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d00f      	beq.n	800779c <TIM_Base_SetConfig+0x38>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007782:	d00b      	beq.n	800779c <TIM_Base_SetConfig+0x38>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a31      	ldr	r2, [pc, #196]	; (800784c <TIM_Base_SetConfig+0xe8>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d007      	beq.n	800779c <TIM_Base_SetConfig+0x38>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a30      	ldr	r2, [pc, #192]	; (8007850 <TIM_Base_SetConfig+0xec>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d003      	beq.n	800779c <TIM_Base_SetConfig+0x38>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a2f      	ldr	r2, [pc, #188]	; (8007854 <TIM_Base_SetConfig+0xf0>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d108      	bne.n	80077ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a25      	ldr	r2, [pc, #148]	; (8007848 <TIM_Base_SetConfig+0xe4>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d01b      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077bc:	d017      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a22      	ldr	r2, [pc, #136]	; (800784c <TIM_Base_SetConfig+0xe8>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d013      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a21      	ldr	r2, [pc, #132]	; (8007850 <TIM_Base_SetConfig+0xec>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d00f      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a20      	ldr	r2, [pc, #128]	; (8007854 <TIM_Base_SetConfig+0xf0>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00b      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a1f      	ldr	r2, [pc, #124]	; (8007858 <TIM_Base_SetConfig+0xf4>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d007      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a1e      	ldr	r2, [pc, #120]	; (800785c <TIM_Base_SetConfig+0xf8>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d003      	beq.n	80077ee <TIM_Base_SetConfig+0x8a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a1d      	ldr	r2, [pc, #116]	; (8007860 <TIM_Base_SetConfig+0xfc>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d108      	bne.n	8007800 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a08      	ldr	r2, [pc, #32]	; (8007848 <TIM_Base_SetConfig+0xe4>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d103      	bne.n	8007834 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	691a      	ldr	r2, [r3, #16]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	615a      	str	r2, [r3, #20]
}
 800783a:	bf00      	nop
 800783c:	3714      	adds	r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	40010000 	.word	0x40010000
 800784c:	40000400 	.word	0x40000400
 8007850:	40000800 	.word	0x40000800
 8007854:	40000c00 	.word	0x40000c00
 8007858:	40014000 	.word	0x40014000
 800785c:	40014400 	.word	0x40014400
 8007860:	40014800 	.word	0x40014800

08007864 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f023 0201 	bic.w	r2, r3, #1
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6a1b      	ldr	r3, [r3, #32]
 800787e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 0303 	bic.w	r3, r3, #3
 800789a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f023 0302 	bic.w	r3, r3, #2
 80078ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a1c      	ldr	r2, [pc, #112]	; (800792c <TIM_OC1_SetConfig+0xc8>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d10c      	bne.n	80078da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f023 0308 	bic.w	r3, r3, #8
 80078c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	f023 0304 	bic.w	r3, r3, #4
 80078d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a13      	ldr	r2, [pc, #76]	; (800792c <TIM_OC1_SetConfig+0xc8>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d111      	bne.n	8007906 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	699b      	ldr	r3, [r3, #24]
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	621a      	str	r2, [r3, #32]
}
 8007920:	bf00      	nop
 8007922:	371c      	adds	r7, #28
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	40010000 	.word	0x40010000

08007930 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007930:	b480      	push	{r7}
 8007932:	b087      	sub	sp, #28
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	f023 0210 	bic.w	r2, r3, #16
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800795e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007966:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	021b      	lsls	r3, r3, #8
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	4313      	orrs	r3, r2
 8007972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	f023 0320 	bic.w	r3, r3, #32
 800797a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	011b      	lsls	r3, r3, #4
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	4313      	orrs	r3, r2
 8007986:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a1e      	ldr	r2, [pc, #120]	; (8007a04 <TIM_OC2_SetConfig+0xd4>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d10d      	bne.n	80079ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007996:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	011b      	lsls	r3, r3, #4
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a15      	ldr	r2, [pc, #84]	; (8007a04 <TIM_OC2_SetConfig+0xd4>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d113      	bne.n	80079dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	695b      	ldr	r3, [r3, #20]
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	693a      	ldr	r2, [r7, #16]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	699b      	ldr	r3, [r3, #24]
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4313      	orrs	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	697a      	ldr	r2, [r7, #20]
 80079f4:	621a      	str	r2, [r3, #32]
}
 80079f6:	bf00      	nop
 80079f8:	371c      	adds	r7, #28
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	40010000 	.word	0x40010000

08007a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
 8007a16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a1b      	ldr	r3, [r3, #32]
 8007a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	69db      	ldr	r3, [r3, #28]
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f023 0303 	bic.w	r3, r3, #3
 8007a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	021b      	lsls	r3, r3, #8
 8007a58:	697a      	ldr	r2, [r7, #20]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a1d      	ldr	r2, [pc, #116]	; (8007ad8 <TIM_OC3_SetConfig+0xd0>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d10d      	bne.n	8007a82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	021b      	lsls	r3, r3, #8
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a14      	ldr	r2, [pc, #80]	; (8007ad8 <TIM_OC3_SetConfig+0xd0>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d113      	bne.n	8007ab2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	011b      	lsls	r3, r3, #4
 8007aa0:	693a      	ldr	r2, [r7, #16]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	699b      	ldr	r3, [r3, #24]
 8007aaa:	011b      	lsls	r3, r3, #4
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685a      	ldr	r2, [r3, #4]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	621a      	str	r2, [r3, #32]
}
 8007acc:	bf00      	nop
 8007ace:	371c      	adds	r7, #28
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr
 8007ad8:	40010000 	.word	0x40010000

08007adc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b087      	sub	sp, #28
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	69db      	ldr	r3, [r3, #28]
 8007b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	021b      	lsls	r3, r3, #8
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	031b      	lsls	r3, r3, #12
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	4313      	orrs	r3, r2
 8007b32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	4a10      	ldr	r2, [pc, #64]	; (8007b78 <TIM_OC4_SetConfig+0x9c>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d109      	bne.n	8007b50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	019b      	lsls	r3, r3, #6
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	697a      	ldr	r2, [r7, #20]
 8007b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	621a      	str	r2, [r3, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	371c      	adds	r7, #28
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	40010000 	.word	0x40010000

08007b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6a1b      	ldr	r3, [r3, #32]
 8007b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	f023 0201 	bic.w	r2, r3, #1
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	f023 030a 	bic.w	r3, r3, #10
 8007bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bba:	697a      	ldr	r2, [r7, #20]
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	697a      	ldr	r2, [r7, #20]
 8007bcc:	621a      	str	r2, [r3, #32]
}
 8007bce:	bf00      	nop
 8007bd0:	371c      	adds	r7, #28
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b087      	sub	sp, #28
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	60f8      	str	r0, [r7, #12]
 8007be2:	60b9      	str	r1, [r7, #8]
 8007be4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a1b      	ldr	r3, [r3, #32]
 8007bea:	f023 0210 	bic.w	r2, r3, #16
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	031b      	lsls	r3, r3, #12
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	621a      	str	r2, [r3, #32]
}
 8007c2e:	bf00      	nop
 8007c30:	371c      	adds	r7, #28
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	b085      	sub	sp, #20
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
 8007c42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	f043 0307 	orr.w	r3, r3, #7
 8007c5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	609a      	str	r2, [r3, #8]
}
 8007c64:	bf00      	nop
 8007c66:	3714      	adds	r7, #20
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	021a      	lsls	r2, r3, #8
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	431a      	orrs	r2, r3
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	609a      	str	r2, [r3, #8]
}
 8007ca4:	bf00      	nop
 8007ca6:	371c      	adds	r7, #28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b087      	sub	sp, #28
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f003 031f 	and.w	r3, r3, #31
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6a1a      	ldr	r2, [r3, #32]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	43db      	mvns	r3, r3
 8007cd2:	401a      	ands	r2, r3
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6a1a      	ldr	r2, [r3, #32]
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	f003 031f 	and.w	r3, r3, #31
 8007ce2:	6879      	ldr	r1, [r7, #4]
 8007ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ce8:	431a      	orrs	r2, r3
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	621a      	str	r2, [r3, #32]
}
 8007cee:	bf00      	nop
 8007cf0:	371c      	adds	r7, #28
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
	...

08007cfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d101      	bne.n	8007d14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d10:	2302      	movs	r3, #2
 8007d12:	e050      	b.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a1c      	ldr	r2, [pc, #112]	; (8007dc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d018      	beq.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d60:	d013      	beq.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a18      	ldr	r2, [pc, #96]	; (8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d00e      	beq.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a16      	ldr	r2, [pc, #88]	; (8007dcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d009      	beq.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a15      	ldr	r2, [pc, #84]	; (8007dd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d004      	beq.n	8007d8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a13      	ldr	r2, [pc, #76]	; (8007dd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d10c      	bne.n	8007da4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68ba      	ldr	r2, [r7, #8]
 8007da2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3714      	adds	r7, #20
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	40010000 	.word	0x40010000
 8007dc8:	40000400 	.word	0x40000400
 8007dcc:	40000800 	.word	0x40000800
 8007dd0:	40000c00 	.word	0x40000c00
 8007dd4:	40014000 	.word	0x40014000

08007dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007de0:	bf00      	nop
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e03f      	b.n	8007e92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d106      	bne.n	8007e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f7fb fd56 	bl	80038d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2224      	movs	r2, #36	; 0x24
 8007e30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68da      	ldr	r2, [r3, #12]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 fc41 	bl	80086cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	691a      	ldr	r2, [r3, #16]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695a      	ldr	r2, [r3, #20]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68da      	ldr	r2, [r3, #12]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2220      	movs	r2, #32
 8007e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3708      	adds	r7, #8
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
	...

08007e9c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b20      	cmp	r3, #32
 8007eb4:	d153      	bne.n	8007f5e <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d002      	beq.n	8007ec2 <HAL_UART_Transmit_DMA+0x26>
 8007ebc:	88fb      	ldrh	r3, [r7, #6]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d101      	bne.n	8007ec6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e04c      	b.n	8007f60 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d101      	bne.n	8007ed4 <HAL_UART_Transmit_DMA+0x38>
 8007ed0:	2302      	movs	r3, #2
 8007ed2:	e045      	b.n	8007f60 <HAL_UART_Transmit_DMA+0xc4>
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007edc:	68ba      	ldr	r2, [r7, #8]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	88fa      	ldrh	r2, [r7, #6]
 8007ee6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	88fa      	ldrh	r2, [r7, #6]
 8007eec:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2221      	movs	r2, #33	; 0x21
 8007ef8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f00:	4a19      	ldr	r2, [pc, #100]	; (8007f68 <HAL_UART_Transmit_DMA+0xcc>)
 8007f02:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f08:	4a18      	ldr	r2, [pc, #96]	; (8007f6c <HAL_UART_Transmit_DMA+0xd0>)
 8007f0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f10:	4a17      	ldr	r2, [pc, #92]	; (8007f70 <HAL_UART_Transmit_DMA+0xd4>)
 8007f12:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f18:	2200      	movs	r2, #0
 8007f1a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007f1c:	f107 0308 	add.w	r3, r7, #8
 8007f20:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	6819      	ldr	r1, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3304      	adds	r3, #4
 8007f30:	461a      	mov	r2, r3
 8007f32:	88fb      	ldrh	r3, [r7, #6]
 8007f34:	f7fc f8c0 	bl	80040b8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f40:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	695a      	ldr	r2, [r3, #20]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f58:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	e000      	b.n	8007f60 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007f5e:	2302      	movs	r3, #2
  }
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3718      	adds	r7, #24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	080082d9 	.word	0x080082d9
 8007f6c:	0800832b 	.word	0x0800832b
 8007f70:	080083cb 	.word	0x080083cb

08007f74 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	4613      	mov	r3, r2
 8007f80:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	2b20      	cmp	r3, #32
 8007f8c:	d166      	bne.n	800805c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <HAL_UART_Receive_DMA+0x26>
 8007f94:	88fb      	ldrh	r3, [r7, #6]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d101      	bne.n	8007f9e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e05f      	b.n	800805e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d101      	bne.n	8007fac <HAL_UART_Receive_DMA+0x38>
 8007fa8:	2302      	movs	r3, #2
 8007faa:	e058      	b.n	800805e <HAL_UART_Receive_DMA+0xea>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	88fa      	ldrh	r2, [r7, #6]
 8007fbe:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2222      	movs	r2, #34	; 0x22
 8007fca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd2:	4a25      	ldr	r2, [pc, #148]	; (8008068 <HAL_UART_Receive_DMA+0xf4>)
 8007fd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fda:	4a24      	ldr	r2, [pc, #144]	; (800806c <HAL_UART_Receive_DMA+0xf8>)
 8007fdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe2:	4a23      	ldr	r2, [pc, #140]	; (8008070 <HAL_UART_Receive_DMA+0xfc>)
 8007fe4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fea:	2200      	movs	r2, #0
 8007fec:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007fee:	f107 0308 	add.w	r3, r7, #8
 8007ff2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	4619      	mov	r1, r3
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	88fb      	ldrh	r3, [r7, #6]
 8008006:	f7fc f857 	bl	80040b8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800800a:	2300      	movs	r3, #0
 800800c:	613b      	str	r3, [r7, #16]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	613b      	str	r3, [r7, #16]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	613b      	str	r3, [r7, #16]
 800801e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2200      	movs	r2, #0
 8008024:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68da      	ldr	r2, [r3, #12]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008036:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	695a      	ldr	r2, [r3, #20]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f042 0201 	orr.w	r2, r2, #1
 8008046:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	695a      	ldr	r2, [r3, #20]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008056:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	e000      	b.n	800805e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800805c:	2302      	movs	r3, #2
  }
}
 800805e:	4618      	mov	r0, r3
 8008060:	3718      	adds	r7, #24
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	08008347 	.word	0x08008347
 800806c:	080083af 	.word	0x080083af
 8008070:	080083cb 	.word	0x080083cb

08008074 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b088      	sub	sp, #32
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008094:	2300      	movs	r3, #0
 8008096:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008098:	2300      	movs	r3, #0
 800809a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f003 030f 	and.w	r3, r3, #15
 80080a2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10d      	bne.n	80080c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	f003 0320 	and.w	r3, r3, #32
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d008      	beq.n	80080c6 <HAL_UART_IRQHandler+0x52>
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	f003 0320 	and.w	r3, r3, #32
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fa83 	bl	80085ca <UART_Receive_IT>
      return;
 80080c4:	e0d1      	b.n	800826a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f000 80b0 	beq.w	800822e <HAL_UART_IRQHandler+0x1ba>
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	f003 0301 	and.w	r3, r3, #1
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d105      	bne.n	80080e4 <HAL_UART_IRQHandler+0x70>
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 80a5 	beq.w	800822e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00a      	beq.n	8008104 <HAL_UART_IRQHandler+0x90>
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d005      	beq.n	8008104 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080fc:	f043 0201 	orr.w	r2, r3, #1
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	f003 0304 	and.w	r3, r3, #4
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00a      	beq.n	8008124 <HAL_UART_IRQHandler+0xb0>
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	f003 0301 	and.w	r3, r3, #1
 8008114:	2b00      	cmp	r3, #0
 8008116:	d005      	beq.n	8008124 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800811c:	f043 0202 	orr.w	r2, r3, #2
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	f003 0302 	and.w	r3, r3, #2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00a      	beq.n	8008144 <HAL_UART_IRQHandler+0xd0>
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f003 0301 	and.w	r3, r3, #1
 8008134:	2b00      	cmp	r3, #0
 8008136:	d005      	beq.n	8008144 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800813c:	f043 0204 	orr.w	r2, r3, #4
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	f003 0308 	and.w	r3, r3, #8
 800814a:	2b00      	cmp	r3, #0
 800814c:	d00f      	beq.n	800816e <HAL_UART_IRQHandler+0xfa>
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	f003 0320 	and.w	r3, r3, #32
 8008154:	2b00      	cmp	r3, #0
 8008156:	d104      	bne.n	8008162 <HAL_UART_IRQHandler+0xee>
 8008158:	697b      	ldr	r3, [r7, #20]
 800815a:	f003 0301 	and.w	r3, r3, #1
 800815e:	2b00      	cmp	r3, #0
 8008160:	d005      	beq.n	800816e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008166:	f043 0208 	orr.w	r2, r3, #8
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d078      	beq.n	8008268 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	f003 0320 	and.w	r3, r3, #32
 800817c:	2b00      	cmp	r3, #0
 800817e:	d007      	beq.n	8008190 <HAL_UART_IRQHandler+0x11c>
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	f003 0320 	and.w	r3, r3, #32
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fa1d 	bl	80085ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819a:	2b40      	cmp	r3, #64	; 0x40
 800819c:	bf0c      	ite	eq
 800819e:	2301      	moveq	r3, #1
 80081a0:	2300      	movne	r3, #0
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081aa:	f003 0308 	and.w	r3, r3, #8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d102      	bne.n	80081b8 <HAL_UART_IRQHandler+0x144>
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d031      	beq.n	800821c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f966 	bl	800848a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c8:	2b40      	cmp	r3, #64	; 0x40
 80081ca:	d123      	bne.n	8008214 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695a      	ldr	r2, [r3, #20]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081da:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d013      	beq.n	800820c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081e8:	4a21      	ldr	r2, [pc, #132]	; (8008270 <HAL_UART_IRQHandler+0x1fc>)
 80081ea:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7fb ffb9 	bl	8004168 <HAL_DMA_Abort_IT>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d016      	beq.n	800822a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008206:	4610      	mov	r0, r2
 8008208:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800820a:	e00e      	b.n	800822a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 f859 	bl	80082c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008212:	e00a      	b.n	800822a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f855 	bl	80082c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800821a:	e006      	b.n	800822a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 f851 	bl	80082c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008228:	e01e      	b.n	8008268 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800822a:	bf00      	nop
    return;
 800822c:	e01c      	b.n	8008268 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008234:	2b00      	cmp	r3, #0
 8008236:	d008      	beq.n	800824a <HAL_UART_IRQHandler+0x1d6>
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800823e:	2b00      	cmp	r3, #0
 8008240:	d003      	beq.n	800824a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 f953 	bl	80084ee <UART_Transmit_IT>
    return;
 8008248:	e00f      	b.n	800826a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00a      	beq.n	800826a <HAL_UART_IRQHandler+0x1f6>
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825a:	2b00      	cmp	r3, #0
 800825c:	d005      	beq.n	800826a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f99b 	bl	800859a <UART_EndTransmit_IT>
    return;
 8008264:	bf00      	nop
 8008266:	e000      	b.n	800826a <HAL_UART_IRQHandler+0x1f6>
    return;
 8008268:	bf00      	nop
  }
}
 800826a:	3720      	adds	r7, #32
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}
 8008270:	080084c7 	.word	0x080084c7

08008274 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008290:	bf00      	nop
 8008292:	370c      	adds	r7, #12
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80082a4:	bf00      	nop
 80082a6:	370c      	adds	r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80082b8:	bf00      	nop
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80082cc:	bf00      	nop
 80082ce:	370c      	adds	r7, #12
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d113      	bne.n	800831c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2200      	movs	r2, #0
 80082f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	695a      	ldr	r2, [r3, #20]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008308:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68da      	ldr	r2, [r3, #12]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008318:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800831a:	e002      	b.n	8008322 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff ffa9 	bl	8008274 <HAL_UART_TxCpltCallback>
}
 8008322:	bf00      	nop
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008336:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f7ff ffa5 	bl	8008288 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800833e:	bf00      	nop
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800835e:	2b00      	cmp	r3, #0
 8008360:	d11e      	bne.n	80083a0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68da      	ldr	r2, [r3, #12]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008376:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695a      	ldr	r2, [r3, #20]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0201 	bic.w	r2, r2, #1
 8008386:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	695a      	ldr	r2, [r3, #20]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008396:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2220      	movs	r2, #32
 800839c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f7ff ff7b 	bl	800829c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083a6:	bf00      	nop
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ba:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80083bc:	68f8      	ldr	r0, [r7, #12]
 80083be:	f7ff ff77 	bl	80082b0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083c2:	bf00      	nop
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80083d2:	2300      	movs	r3, #0
 80083d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e6:	2b80      	cmp	r3, #128	; 0x80
 80083e8:	bf0c      	ite	eq
 80083ea:	2301      	moveq	r3, #1
 80083ec:	2300      	movne	r3, #0
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	2b21      	cmp	r3, #33	; 0x21
 80083fc:	d108      	bne.n	8008410 <UART_DMAError+0x46>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d005      	beq.n	8008410 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	2200      	movs	r2, #0
 8008408:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800840a:	68b8      	ldr	r0, [r7, #8]
 800840c:	f000 f827 	bl	800845e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800841a:	2b40      	cmp	r3, #64	; 0x40
 800841c:	bf0c      	ite	eq
 800841e:	2301      	moveq	r3, #1
 8008420:	2300      	movne	r3, #0
 8008422:	b2db      	uxtb	r3, r3
 8008424:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800842c:	b2db      	uxtb	r3, r3
 800842e:	2b22      	cmp	r3, #34	; 0x22
 8008430:	d108      	bne.n	8008444 <UART_DMAError+0x7a>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d005      	beq.n	8008444 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	2200      	movs	r2, #0
 800843c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800843e:	68b8      	ldr	r0, [r7, #8]
 8008440:	f000 f823 	bl	800848a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008448:	f043 0210 	orr.w	r2, r3, #16
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008450:	68b8      	ldr	r0, [r7, #8]
 8008452:	f7ff ff37 	bl	80082c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008456:	bf00      	nop
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800845e:	b480      	push	{r7}
 8008460:	b083      	sub	sp, #12
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68da      	ldr	r2, [r3, #12]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008474:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	68da      	ldr	r2, [r3, #12]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80084a0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	695a      	ldr	r2, [r3, #20]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f022 0201 	bic.w	r2, r2, #1
 80084b0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b084      	sub	sp, #16
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f7ff feef 	bl	80082c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084e6:	bf00      	nop
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084ee:	b480      	push	{r7}
 80084f0:	b085      	sub	sp, #20
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b21      	cmp	r3, #33	; 0x21
 8008500:	d144      	bne.n	800858c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800850a:	d11a      	bne.n	8008542 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6a1b      	ldr	r3, [r3, #32]
 8008510:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	881b      	ldrh	r3, [r3, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008520:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d105      	bne.n	8008536 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6a1b      	ldr	r3, [r3, #32]
 800852e:	1c9a      	adds	r2, r3, #2
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	621a      	str	r2, [r3, #32]
 8008534:	e00e      	b.n	8008554 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	1c5a      	adds	r2, r3, #1
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	621a      	str	r2, [r3, #32]
 8008540:	e008      	b.n	8008554 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a1b      	ldr	r3, [r3, #32]
 8008546:	1c59      	adds	r1, r3, #1
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	6211      	str	r1, [r2, #32]
 800854c:	781a      	ldrb	r2, [r3, #0]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008558:	b29b      	uxth	r3, r3
 800855a:	3b01      	subs	r3, #1
 800855c:	b29b      	uxth	r3, r3
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	4619      	mov	r1, r3
 8008562:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008564:	2b00      	cmp	r3, #0
 8008566:	d10f      	bne.n	8008588 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	68da      	ldr	r2, [r3, #12]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008576:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68da      	ldr	r2, [r3, #12]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008586:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	e000      	b.n	800858e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800858c:	2302      	movs	r3, #2
  }
}
 800858e:	4618      	mov	r0, r3
 8008590:	3714      	adds	r7, #20
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b082      	sub	sp, #8
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68da      	ldr	r2, [r3, #12]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2220      	movs	r2, #32
 80085b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7ff fe5a 	bl	8008274 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3708      	adds	r7, #8
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b084      	sub	sp, #16
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b22      	cmp	r3, #34	; 0x22
 80085dc:	d171      	bne.n	80086c2 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085e6:	d123      	bne.n	8008630 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ec:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d10e      	bne.n	8008614 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008602:	b29a      	uxth	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860c:	1c9a      	adds	r2, r3, #2
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	629a      	str	r2, [r3, #40]	; 0x28
 8008612:	e029      	b.n	8008668 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	b29b      	uxth	r3, r3
 800861c:	b2db      	uxtb	r3, r3
 800861e:	b29a      	uxth	r2, r3
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008628:	1c5a      	adds	r2, r3, #1
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	629a      	str	r2, [r3, #40]	; 0x28
 800862e:	e01b      	b.n	8008668 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	691b      	ldr	r3, [r3, #16]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d10a      	bne.n	800864e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6858      	ldr	r0, [r3, #4]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008642:	1c59      	adds	r1, r3, #1
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6291      	str	r1, [r2, #40]	; 0x28
 8008648:	b2c2      	uxtb	r2, r0
 800864a:	701a      	strb	r2, [r3, #0]
 800864c:	e00c      	b.n	8008668 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	b2da      	uxtb	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800865a:	1c58      	adds	r0, r3, #1
 800865c:	6879      	ldr	r1, [r7, #4]
 800865e:	6288      	str	r0, [r1, #40]	; 0x28
 8008660:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008664:	b2d2      	uxtb	r2, r2
 8008666:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800866c:	b29b      	uxth	r3, r3
 800866e:	3b01      	subs	r3, #1
 8008670:	b29b      	uxth	r3, r3
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	4619      	mov	r1, r3
 8008676:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008678:	2b00      	cmp	r3, #0
 800867a:	d120      	bne.n	80086be <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	68da      	ldr	r2, [r3, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f022 0220 	bic.w	r2, r2, #32
 800868a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68da      	ldr	r2, [r3, #12]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800869a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	695a      	ldr	r2, [r3, #20]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 0201 	bic.w	r2, r2, #1
 80086aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2220      	movs	r2, #32
 80086b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff fdf1 	bl	800829c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	e002      	b.n	80086c4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80086be:	2300      	movs	r3, #0
 80086c0:	e000      	b.n	80086c4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80086c2:	2302      	movs	r3, #2
  }
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d0:	b085      	sub	sp, #20
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	68da      	ldr	r2, [r3, #12]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	430a      	orrs	r2, r1
 80086ea:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	689a      	ldr	r2, [r3, #8]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	431a      	orrs	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	695b      	ldr	r3, [r3, #20]
 80086fa:	431a      	orrs	r2, r3
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	69db      	ldr	r3, [r3, #28]
 8008700:	4313      	orrs	r3, r2
 8008702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800870e:	f023 030c 	bic.w	r3, r3, #12
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	6812      	ldr	r2, [r2, #0]
 8008716:	68f9      	ldr	r1, [r7, #12]
 8008718:	430b      	orrs	r3, r1
 800871a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	695b      	ldr	r3, [r3, #20]
 8008722:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	699a      	ldr	r2, [r3, #24]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	69db      	ldr	r3, [r3, #28]
 8008736:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800873a:	f040 818b 	bne.w	8008a54 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4ac1      	ldr	r2, [pc, #772]	; (8008a48 <UART_SetConfig+0x37c>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d005      	beq.n	8008754 <UART_SetConfig+0x88>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4abf      	ldr	r2, [pc, #764]	; (8008a4c <UART_SetConfig+0x380>)
 800874e:	4293      	cmp	r3, r2
 8008750:	f040 80bd 	bne.w	80088ce <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008754:	f7fe fbaa 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8008758:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	461d      	mov	r5, r3
 800875e:	f04f 0600 	mov.w	r6, #0
 8008762:	46a8      	mov	r8, r5
 8008764:	46b1      	mov	r9, r6
 8008766:	eb18 0308 	adds.w	r3, r8, r8
 800876a:	eb49 0409 	adc.w	r4, r9, r9
 800876e:	4698      	mov	r8, r3
 8008770:	46a1      	mov	r9, r4
 8008772:	eb18 0805 	adds.w	r8, r8, r5
 8008776:	eb49 0906 	adc.w	r9, r9, r6
 800877a:	f04f 0100 	mov.w	r1, #0
 800877e:	f04f 0200 	mov.w	r2, #0
 8008782:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008786:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800878a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800878e:	4688      	mov	r8, r1
 8008790:	4691      	mov	r9, r2
 8008792:	eb18 0005 	adds.w	r0, r8, r5
 8008796:	eb49 0106 	adc.w	r1, r9, r6
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	461d      	mov	r5, r3
 80087a0:	f04f 0600 	mov.w	r6, #0
 80087a4:	196b      	adds	r3, r5, r5
 80087a6:	eb46 0406 	adc.w	r4, r6, r6
 80087aa:	461a      	mov	r2, r3
 80087ac:	4623      	mov	r3, r4
 80087ae:	f7f8 fadd 	bl	8000d6c <__aeabi_uldivmod>
 80087b2:	4603      	mov	r3, r0
 80087b4:	460c      	mov	r4, r1
 80087b6:	461a      	mov	r2, r3
 80087b8:	4ba5      	ldr	r3, [pc, #660]	; (8008a50 <UART_SetConfig+0x384>)
 80087ba:	fba3 2302 	umull	r2, r3, r3, r2
 80087be:	095b      	lsrs	r3, r3, #5
 80087c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	461d      	mov	r5, r3
 80087c8:	f04f 0600 	mov.w	r6, #0
 80087cc:	46a9      	mov	r9, r5
 80087ce:	46b2      	mov	sl, r6
 80087d0:	eb19 0309 	adds.w	r3, r9, r9
 80087d4:	eb4a 040a 	adc.w	r4, sl, sl
 80087d8:	4699      	mov	r9, r3
 80087da:	46a2      	mov	sl, r4
 80087dc:	eb19 0905 	adds.w	r9, r9, r5
 80087e0:	eb4a 0a06 	adc.w	sl, sl, r6
 80087e4:	f04f 0100 	mov.w	r1, #0
 80087e8:	f04f 0200 	mov.w	r2, #0
 80087ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80087f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80087f8:	4689      	mov	r9, r1
 80087fa:	4692      	mov	sl, r2
 80087fc:	eb19 0005 	adds.w	r0, r9, r5
 8008800:	eb4a 0106 	adc.w	r1, sl, r6
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	461d      	mov	r5, r3
 800880a:	f04f 0600 	mov.w	r6, #0
 800880e:	196b      	adds	r3, r5, r5
 8008810:	eb46 0406 	adc.w	r4, r6, r6
 8008814:	461a      	mov	r2, r3
 8008816:	4623      	mov	r3, r4
 8008818:	f7f8 faa8 	bl	8000d6c <__aeabi_uldivmod>
 800881c:	4603      	mov	r3, r0
 800881e:	460c      	mov	r4, r1
 8008820:	461a      	mov	r2, r3
 8008822:	4b8b      	ldr	r3, [pc, #556]	; (8008a50 <UART_SetConfig+0x384>)
 8008824:	fba3 1302 	umull	r1, r3, r3, r2
 8008828:	095b      	lsrs	r3, r3, #5
 800882a:	2164      	movs	r1, #100	; 0x64
 800882c:	fb01 f303 	mul.w	r3, r1, r3
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	00db      	lsls	r3, r3, #3
 8008834:	3332      	adds	r3, #50	; 0x32
 8008836:	4a86      	ldr	r2, [pc, #536]	; (8008a50 <UART_SetConfig+0x384>)
 8008838:	fba2 2303 	umull	r2, r3, r2, r3
 800883c:	095b      	lsrs	r3, r3, #5
 800883e:	005b      	lsls	r3, r3, #1
 8008840:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008844:	4498      	add	r8, r3
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	461d      	mov	r5, r3
 800884a:	f04f 0600 	mov.w	r6, #0
 800884e:	46a9      	mov	r9, r5
 8008850:	46b2      	mov	sl, r6
 8008852:	eb19 0309 	adds.w	r3, r9, r9
 8008856:	eb4a 040a 	adc.w	r4, sl, sl
 800885a:	4699      	mov	r9, r3
 800885c:	46a2      	mov	sl, r4
 800885e:	eb19 0905 	adds.w	r9, r9, r5
 8008862:	eb4a 0a06 	adc.w	sl, sl, r6
 8008866:	f04f 0100 	mov.w	r1, #0
 800886a:	f04f 0200 	mov.w	r2, #0
 800886e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008872:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008876:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800887a:	4689      	mov	r9, r1
 800887c:	4692      	mov	sl, r2
 800887e:	eb19 0005 	adds.w	r0, r9, r5
 8008882:	eb4a 0106 	adc.w	r1, sl, r6
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	461d      	mov	r5, r3
 800888c:	f04f 0600 	mov.w	r6, #0
 8008890:	196b      	adds	r3, r5, r5
 8008892:	eb46 0406 	adc.w	r4, r6, r6
 8008896:	461a      	mov	r2, r3
 8008898:	4623      	mov	r3, r4
 800889a:	f7f8 fa67 	bl	8000d6c <__aeabi_uldivmod>
 800889e:	4603      	mov	r3, r0
 80088a0:	460c      	mov	r4, r1
 80088a2:	461a      	mov	r2, r3
 80088a4:	4b6a      	ldr	r3, [pc, #424]	; (8008a50 <UART_SetConfig+0x384>)
 80088a6:	fba3 1302 	umull	r1, r3, r3, r2
 80088aa:	095b      	lsrs	r3, r3, #5
 80088ac:	2164      	movs	r1, #100	; 0x64
 80088ae:	fb01 f303 	mul.w	r3, r1, r3
 80088b2:	1ad3      	subs	r3, r2, r3
 80088b4:	00db      	lsls	r3, r3, #3
 80088b6:	3332      	adds	r3, #50	; 0x32
 80088b8:	4a65      	ldr	r2, [pc, #404]	; (8008a50 <UART_SetConfig+0x384>)
 80088ba:	fba2 2303 	umull	r2, r3, r2, r3
 80088be:	095b      	lsrs	r3, r3, #5
 80088c0:	f003 0207 	and.w	r2, r3, #7
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4442      	add	r2, r8
 80088ca:	609a      	str	r2, [r3, #8]
 80088cc:	e26f      	b.n	8008dae <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80088ce:	f7fe fad9 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 80088d2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	461d      	mov	r5, r3
 80088d8:	f04f 0600 	mov.w	r6, #0
 80088dc:	46a8      	mov	r8, r5
 80088de:	46b1      	mov	r9, r6
 80088e0:	eb18 0308 	adds.w	r3, r8, r8
 80088e4:	eb49 0409 	adc.w	r4, r9, r9
 80088e8:	4698      	mov	r8, r3
 80088ea:	46a1      	mov	r9, r4
 80088ec:	eb18 0805 	adds.w	r8, r8, r5
 80088f0:	eb49 0906 	adc.w	r9, r9, r6
 80088f4:	f04f 0100 	mov.w	r1, #0
 80088f8:	f04f 0200 	mov.w	r2, #0
 80088fc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008900:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008904:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008908:	4688      	mov	r8, r1
 800890a:	4691      	mov	r9, r2
 800890c:	eb18 0005 	adds.w	r0, r8, r5
 8008910:	eb49 0106 	adc.w	r1, r9, r6
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	461d      	mov	r5, r3
 800891a:	f04f 0600 	mov.w	r6, #0
 800891e:	196b      	adds	r3, r5, r5
 8008920:	eb46 0406 	adc.w	r4, r6, r6
 8008924:	461a      	mov	r2, r3
 8008926:	4623      	mov	r3, r4
 8008928:	f7f8 fa20 	bl	8000d6c <__aeabi_uldivmod>
 800892c:	4603      	mov	r3, r0
 800892e:	460c      	mov	r4, r1
 8008930:	461a      	mov	r2, r3
 8008932:	4b47      	ldr	r3, [pc, #284]	; (8008a50 <UART_SetConfig+0x384>)
 8008934:	fba3 2302 	umull	r2, r3, r3, r2
 8008938:	095b      	lsrs	r3, r3, #5
 800893a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	461d      	mov	r5, r3
 8008942:	f04f 0600 	mov.w	r6, #0
 8008946:	46a9      	mov	r9, r5
 8008948:	46b2      	mov	sl, r6
 800894a:	eb19 0309 	adds.w	r3, r9, r9
 800894e:	eb4a 040a 	adc.w	r4, sl, sl
 8008952:	4699      	mov	r9, r3
 8008954:	46a2      	mov	sl, r4
 8008956:	eb19 0905 	adds.w	r9, r9, r5
 800895a:	eb4a 0a06 	adc.w	sl, sl, r6
 800895e:	f04f 0100 	mov.w	r1, #0
 8008962:	f04f 0200 	mov.w	r2, #0
 8008966:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800896a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800896e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008972:	4689      	mov	r9, r1
 8008974:	4692      	mov	sl, r2
 8008976:	eb19 0005 	adds.w	r0, r9, r5
 800897a:	eb4a 0106 	adc.w	r1, sl, r6
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	461d      	mov	r5, r3
 8008984:	f04f 0600 	mov.w	r6, #0
 8008988:	196b      	adds	r3, r5, r5
 800898a:	eb46 0406 	adc.w	r4, r6, r6
 800898e:	461a      	mov	r2, r3
 8008990:	4623      	mov	r3, r4
 8008992:	f7f8 f9eb 	bl	8000d6c <__aeabi_uldivmod>
 8008996:	4603      	mov	r3, r0
 8008998:	460c      	mov	r4, r1
 800899a:	461a      	mov	r2, r3
 800899c:	4b2c      	ldr	r3, [pc, #176]	; (8008a50 <UART_SetConfig+0x384>)
 800899e:	fba3 1302 	umull	r1, r3, r3, r2
 80089a2:	095b      	lsrs	r3, r3, #5
 80089a4:	2164      	movs	r1, #100	; 0x64
 80089a6:	fb01 f303 	mul.w	r3, r1, r3
 80089aa:	1ad3      	subs	r3, r2, r3
 80089ac:	00db      	lsls	r3, r3, #3
 80089ae:	3332      	adds	r3, #50	; 0x32
 80089b0:	4a27      	ldr	r2, [pc, #156]	; (8008a50 <UART_SetConfig+0x384>)
 80089b2:	fba2 2303 	umull	r2, r3, r2, r3
 80089b6:	095b      	lsrs	r3, r3, #5
 80089b8:	005b      	lsls	r3, r3, #1
 80089ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80089be:	4498      	add	r8, r3
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	461d      	mov	r5, r3
 80089c4:	f04f 0600 	mov.w	r6, #0
 80089c8:	46a9      	mov	r9, r5
 80089ca:	46b2      	mov	sl, r6
 80089cc:	eb19 0309 	adds.w	r3, r9, r9
 80089d0:	eb4a 040a 	adc.w	r4, sl, sl
 80089d4:	4699      	mov	r9, r3
 80089d6:	46a2      	mov	sl, r4
 80089d8:	eb19 0905 	adds.w	r9, r9, r5
 80089dc:	eb4a 0a06 	adc.w	sl, sl, r6
 80089e0:	f04f 0100 	mov.w	r1, #0
 80089e4:	f04f 0200 	mov.w	r2, #0
 80089e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80089f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80089f4:	4689      	mov	r9, r1
 80089f6:	4692      	mov	sl, r2
 80089f8:	eb19 0005 	adds.w	r0, r9, r5
 80089fc:	eb4a 0106 	adc.w	r1, sl, r6
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	461d      	mov	r5, r3
 8008a06:	f04f 0600 	mov.w	r6, #0
 8008a0a:	196b      	adds	r3, r5, r5
 8008a0c:	eb46 0406 	adc.w	r4, r6, r6
 8008a10:	461a      	mov	r2, r3
 8008a12:	4623      	mov	r3, r4
 8008a14:	f7f8 f9aa 	bl	8000d6c <__aeabi_uldivmod>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	460c      	mov	r4, r1
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	4b0c      	ldr	r3, [pc, #48]	; (8008a50 <UART_SetConfig+0x384>)
 8008a20:	fba3 1302 	umull	r1, r3, r3, r2
 8008a24:	095b      	lsrs	r3, r3, #5
 8008a26:	2164      	movs	r1, #100	; 0x64
 8008a28:	fb01 f303 	mul.w	r3, r1, r3
 8008a2c:	1ad3      	subs	r3, r2, r3
 8008a2e:	00db      	lsls	r3, r3, #3
 8008a30:	3332      	adds	r3, #50	; 0x32
 8008a32:	4a07      	ldr	r2, [pc, #28]	; (8008a50 <UART_SetConfig+0x384>)
 8008a34:	fba2 2303 	umull	r2, r3, r2, r3
 8008a38:	095b      	lsrs	r3, r3, #5
 8008a3a:	f003 0207 	and.w	r2, r3, #7
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4442      	add	r2, r8
 8008a44:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008a46:	e1b2      	b.n	8008dae <UART_SetConfig+0x6e2>
 8008a48:	40011000 	.word	0x40011000
 8008a4c:	40011400 	.word	0x40011400
 8008a50:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4ad7      	ldr	r2, [pc, #860]	; (8008db8 <UART_SetConfig+0x6ec>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d005      	beq.n	8008a6a <UART_SetConfig+0x39e>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4ad6      	ldr	r2, [pc, #856]	; (8008dbc <UART_SetConfig+0x6f0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	f040 80d1 	bne.w	8008c0c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a6a:	f7fe fa1f 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8008a6e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	469a      	mov	sl, r3
 8008a74:	f04f 0b00 	mov.w	fp, #0
 8008a78:	46d0      	mov	r8, sl
 8008a7a:	46d9      	mov	r9, fp
 8008a7c:	eb18 0308 	adds.w	r3, r8, r8
 8008a80:	eb49 0409 	adc.w	r4, r9, r9
 8008a84:	4698      	mov	r8, r3
 8008a86:	46a1      	mov	r9, r4
 8008a88:	eb18 080a 	adds.w	r8, r8, sl
 8008a8c:	eb49 090b 	adc.w	r9, r9, fp
 8008a90:	f04f 0100 	mov.w	r1, #0
 8008a94:	f04f 0200 	mov.w	r2, #0
 8008a98:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a9c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008aa0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008aa4:	4688      	mov	r8, r1
 8008aa6:	4691      	mov	r9, r2
 8008aa8:	eb1a 0508 	adds.w	r5, sl, r8
 8008aac:	eb4b 0609 	adc.w	r6, fp, r9
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	f04f 0200 	mov.w	r2, #0
 8008aba:	f04f 0300 	mov.w	r3, #0
 8008abe:	f04f 0400 	mov.w	r4, #0
 8008ac2:	0094      	lsls	r4, r2, #2
 8008ac4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008ac8:	008b      	lsls	r3, r1, #2
 8008aca:	461a      	mov	r2, r3
 8008acc:	4623      	mov	r3, r4
 8008ace:	4628      	mov	r0, r5
 8008ad0:	4631      	mov	r1, r6
 8008ad2:	f7f8 f94b 	bl	8000d6c <__aeabi_uldivmod>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	460c      	mov	r4, r1
 8008ada:	461a      	mov	r2, r3
 8008adc:	4bb8      	ldr	r3, [pc, #736]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008ade:	fba3 2302 	umull	r2, r3, r3, r2
 8008ae2:	095b      	lsrs	r3, r3, #5
 8008ae4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	469b      	mov	fp, r3
 8008aec:	f04f 0c00 	mov.w	ip, #0
 8008af0:	46d9      	mov	r9, fp
 8008af2:	46e2      	mov	sl, ip
 8008af4:	eb19 0309 	adds.w	r3, r9, r9
 8008af8:	eb4a 040a 	adc.w	r4, sl, sl
 8008afc:	4699      	mov	r9, r3
 8008afe:	46a2      	mov	sl, r4
 8008b00:	eb19 090b 	adds.w	r9, r9, fp
 8008b04:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008b08:	f04f 0100 	mov.w	r1, #0
 8008b0c:	f04f 0200 	mov.w	r2, #0
 8008b10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b1c:	4689      	mov	r9, r1
 8008b1e:	4692      	mov	sl, r2
 8008b20:	eb1b 0509 	adds.w	r5, fp, r9
 8008b24:	eb4c 060a 	adc.w	r6, ip, sl
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	f04f 0200 	mov.w	r2, #0
 8008b32:	f04f 0300 	mov.w	r3, #0
 8008b36:	f04f 0400 	mov.w	r4, #0
 8008b3a:	0094      	lsls	r4, r2, #2
 8008b3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b40:	008b      	lsls	r3, r1, #2
 8008b42:	461a      	mov	r2, r3
 8008b44:	4623      	mov	r3, r4
 8008b46:	4628      	mov	r0, r5
 8008b48:	4631      	mov	r1, r6
 8008b4a:	f7f8 f90f 	bl	8000d6c <__aeabi_uldivmod>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	460c      	mov	r4, r1
 8008b52:	461a      	mov	r2, r3
 8008b54:	4b9a      	ldr	r3, [pc, #616]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008b56:	fba3 1302 	umull	r1, r3, r3, r2
 8008b5a:	095b      	lsrs	r3, r3, #5
 8008b5c:	2164      	movs	r1, #100	; 0x64
 8008b5e:	fb01 f303 	mul.w	r3, r1, r3
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	011b      	lsls	r3, r3, #4
 8008b66:	3332      	adds	r3, #50	; 0x32
 8008b68:	4a95      	ldr	r2, [pc, #596]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b6e:	095b      	lsrs	r3, r3, #5
 8008b70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b74:	4498      	add	r8, r3
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	469b      	mov	fp, r3
 8008b7a:	f04f 0c00 	mov.w	ip, #0
 8008b7e:	46d9      	mov	r9, fp
 8008b80:	46e2      	mov	sl, ip
 8008b82:	eb19 0309 	adds.w	r3, r9, r9
 8008b86:	eb4a 040a 	adc.w	r4, sl, sl
 8008b8a:	4699      	mov	r9, r3
 8008b8c:	46a2      	mov	sl, r4
 8008b8e:	eb19 090b 	adds.w	r9, r9, fp
 8008b92:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008b96:	f04f 0100 	mov.w	r1, #0
 8008b9a:	f04f 0200 	mov.w	r2, #0
 8008b9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ba2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008ba6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008baa:	4689      	mov	r9, r1
 8008bac:	4692      	mov	sl, r2
 8008bae:	eb1b 0509 	adds.w	r5, fp, r9
 8008bb2:	eb4c 060a 	adc.w	r6, ip, sl
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	f04f 0200 	mov.w	r2, #0
 8008bc0:	f04f 0300 	mov.w	r3, #0
 8008bc4:	f04f 0400 	mov.w	r4, #0
 8008bc8:	0094      	lsls	r4, r2, #2
 8008bca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008bce:	008b      	lsls	r3, r1, #2
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4623      	mov	r3, r4
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	4631      	mov	r1, r6
 8008bd8:	f7f8 f8c8 	bl	8000d6c <__aeabi_uldivmod>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	461a      	mov	r2, r3
 8008be2:	4b77      	ldr	r3, [pc, #476]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008be4:	fba3 1302 	umull	r1, r3, r3, r2
 8008be8:	095b      	lsrs	r3, r3, #5
 8008bea:	2164      	movs	r1, #100	; 0x64
 8008bec:	fb01 f303 	mul.w	r3, r1, r3
 8008bf0:	1ad3      	subs	r3, r2, r3
 8008bf2:	011b      	lsls	r3, r3, #4
 8008bf4:	3332      	adds	r3, #50	; 0x32
 8008bf6:	4a72      	ldr	r2, [pc, #456]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bfc:	095b      	lsrs	r3, r3, #5
 8008bfe:	f003 020f 	and.w	r2, r3, #15
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4442      	add	r2, r8
 8008c08:	609a      	str	r2, [r3, #8]
 8008c0a:	e0d0      	b.n	8008dae <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c0c:	f7fe f93a 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8008c10:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	469a      	mov	sl, r3
 8008c16:	f04f 0b00 	mov.w	fp, #0
 8008c1a:	46d0      	mov	r8, sl
 8008c1c:	46d9      	mov	r9, fp
 8008c1e:	eb18 0308 	adds.w	r3, r8, r8
 8008c22:	eb49 0409 	adc.w	r4, r9, r9
 8008c26:	4698      	mov	r8, r3
 8008c28:	46a1      	mov	r9, r4
 8008c2a:	eb18 080a 	adds.w	r8, r8, sl
 8008c2e:	eb49 090b 	adc.w	r9, r9, fp
 8008c32:	f04f 0100 	mov.w	r1, #0
 8008c36:	f04f 0200 	mov.w	r2, #0
 8008c3a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008c3e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008c42:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008c46:	4688      	mov	r8, r1
 8008c48:	4691      	mov	r9, r2
 8008c4a:	eb1a 0508 	adds.w	r5, sl, r8
 8008c4e:	eb4b 0609 	adc.w	r6, fp, r9
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	4619      	mov	r1, r3
 8008c58:	f04f 0200 	mov.w	r2, #0
 8008c5c:	f04f 0300 	mov.w	r3, #0
 8008c60:	f04f 0400 	mov.w	r4, #0
 8008c64:	0094      	lsls	r4, r2, #2
 8008c66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c6a:	008b      	lsls	r3, r1, #2
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	4623      	mov	r3, r4
 8008c70:	4628      	mov	r0, r5
 8008c72:	4631      	mov	r1, r6
 8008c74:	f7f8 f87a 	bl	8000d6c <__aeabi_uldivmod>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	4b50      	ldr	r3, [pc, #320]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008c80:	fba3 2302 	umull	r2, r3, r3, r2
 8008c84:	095b      	lsrs	r3, r3, #5
 8008c86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	469b      	mov	fp, r3
 8008c8e:	f04f 0c00 	mov.w	ip, #0
 8008c92:	46d9      	mov	r9, fp
 8008c94:	46e2      	mov	sl, ip
 8008c96:	eb19 0309 	adds.w	r3, r9, r9
 8008c9a:	eb4a 040a 	adc.w	r4, sl, sl
 8008c9e:	4699      	mov	r9, r3
 8008ca0:	46a2      	mov	sl, r4
 8008ca2:	eb19 090b 	adds.w	r9, r9, fp
 8008ca6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008caa:	f04f 0100 	mov.w	r1, #0
 8008cae:	f04f 0200 	mov.w	r2, #0
 8008cb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008cb6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cbe:	4689      	mov	r9, r1
 8008cc0:	4692      	mov	sl, r2
 8008cc2:	eb1b 0509 	adds.w	r5, fp, r9
 8008cc6:	eb4c 060a 	adc.w	r6, ip, sl
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	f04f 0200 	mov.w	r2, #0
 8008cd4:	f04f 0300 	mov.w	r3, #0
 8008cd8:	f04f 0400 	mov.w	r4, #0
 8008cdc:	0094      	lsls	r4, r2, #2
 8008cde:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008ce2:	008b      	lsls	r3, r1, #2
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	4623      	mov	r3, r4
 8008ce8:	4628      	mov	r0, r5
 8008cea:	4631      	mov	r1, r6
 8008cec:	f7f8 f83e 	bl	8000d6c <__aeabi_uldivmod>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	4b32      	ldr	r3, [pc, #200]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	2164      	movs	r1, #100	; 0x64
 8008d00:	fb01 f303 	mul.w	r3, r1, r3
 8008d04:	1ad3      	subs	r3, r2, r3
 8008d06:	011b      	lsls	r3, r3, #4
 8008d08:	3332      	adds	r3, #50	; 0x32
 8008d0a:	4a2d      	ldr	r2, [pc, #180]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d10:	095b      	lsrs	r3, r3, #5
 8008d12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d16:	4498      	add	r8, r3
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	469b      	mov	fp, r3
 8008d1c:	f04f 0c00 	mov.w	ip, #0
 8008d20:	46d9      	mov	r9, fp
 8008d22:	46e2      	mov	sl, ip
 8008d24:	eb19 0309 	adds.w	r3, r9, r9
 8008d28:	eb4a 040a 	adc.w	r4, sl, sl
 8008d2c:	4699      	mov	r9, r3
 8008d2e:	46a2      	mov	sl, r4
 8008d30:	eb19 090b 	adds.w	r9, r9, fp
 8008d34:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008d38:	f04f 0100 	mov.w	r1, #0
 8008d3c:	f04f 0200 	mov.w	r2, #0
 8008d40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008d48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008d4c:	4689      	mov	r9, r1
 8008d4e:	4692      	mov	sl, r2
 8008d50:	eb1b 0509 	adds.w	r5, fp, r9
 8008d54:	eb4c 060a 	adc.w	r6, ip, sl
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	f04f 0200 	mov.w	r2, #0
 8008d62:	f04f 0300 	mov.w	r3, #0
 8008d66:	f04f 0400 	mov.w	r4, #0
 8008d6a:	0094      	lsls	r4, r2, #2
 8008d6c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d70:	008b      	lsls	r3, r1, #2
 8008d72:	461a      	mov	r2, r3
 8008d74:	4623      	mov	r3, r4
 8008d76:	4628      	mov	r0, r5
 8008d78:	4631      	mov	r1, r6
 8008d7a:	f7f7 fff7 	bl	8000d6c <__aeabi_uldivmod>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	460c      	mov	r4, r1
 8008d82:	461a      	mov	r2, r3
 8008d84:	4b0e      	ldr	r3, [pc, #56]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008d86:	fba3 1302 	umull	r1, r3, r3, r2
 8008d8a:	095b      	lsrs	r3, r3, #5
 8008d8c:	2164      	movs	r1, #100	; 0x64
 8008d8e:	fb01 f303 	mul.w	r3, r1, r3
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	011b      	lsls	r3, r3, #4
 8008d96:	3332      	adds	r3, #50	; 0x32
 8008d98:	4a09      	ldr	r2, [pc, #36]	; (8008dc0 <UART_SetConfig+0x6f4>)
 8008d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d9e:	095b      	lsrs	r3, r3, #5
 8008da0:	f003 020f 	and.w	r2, r3, #15
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4442      	add	r2, r8
 8008daa:	609a      	str	r2, [r3, #8]
}
 8008dac:	e7ff      	b.n	8008dae <UART_SetConfig+0x6e2>
 8008dae:	bf00      	nop
 8008db0:	3714      	adds	r7, #20
 8008db2:	46bd      	mov	sp, r7
 8008db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db8:	40011000 	.word	0x40011000
 8008dbc:	40011400 	.word	0x40011400
 8008dc0:	51eb851f 	.word	0x51eb851f

08008dc4 <calloc>:
 8008dc4:	4b02      	ldr	r3, [pc, #8]	; (8008dd0 <calloc+0xc>)
 8008dc6:	460a      	mov	r2, r1
 8008dc8:	4601      	mov	r1, r0
 8008dca:	6818      	ldr	r0, [r3, #0]
 8008dcc:	f000 b83f 	b.w	8008e4e <_calloc_r>
 8008dd0:	2000002c 	.word	0x2000002c

08008dd4 <__errno>:
 8008dd4:	4b01      	ldr	r3, [pc, #4]	; (8008ddc <__errno+0x8>)
 8008dd6:	6818      	ldr	r0, [r3, #0]
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	2000002c 	.word	0x2000002c

08008de0 <__libc_init_array>:
 8008de0:	b570      	push	{r4, r5, r6, lr}
 8008de2:	4e0d      	ldr	r6, [pc, #52]	; (8008e18 <__libc_init_array+0x38>)
 8008de4:	4c0d      	ldr	r4, [pc, #52]	; (8008e1c <__libc_init_array+0x3c>)
 8008de6:	1ba4      	subs	r4, r4, r6
 8008de8:	10a4      	asrs	r4, r4, #2
 8008dea:	2500      	movs	r5, #0
 8008dec:	42a5      	cmp	r5, r4
 8008dee:	d109      	bne.n	8008e04 <__libc_init_array+0x24>
 8008df0:	4e0b      	ldr	r6, [pc, #44]	; (8008e20 <__libc_init_array+0x40>)
 8008df2:	4c0c      	ldr	r4, [pc, #48]	; (8008e24 <__libc_init_array+0x44>)
 8008df4:	f001 f946 	bl	800a084 <_init>
 8008df8:	1ba4      	subs	r4, r4, r6
 8008dfa:	10a4      	asrs	r4, r4, #2
 8008dfc:	2500      	movs	r5, #0
 8008dfe:	42a5      	cmp	r5, r4
 8008e00:	d105      	bne.n	8008e0e <__libc_init_array+0x2e>
 8008e02:	bd70      	pop	{r4, r5, r6, pc}
 8008e04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e08:	4798      	blx	r3
 8008e0a:	3501      	adds	r5, #1
 8008e0c:	e7ee      	b.n	8008dec <__libc_init_array+0xc>
 8008e0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008e12:	4798      	blx	r3
 8008e14:	3501      	adds	r5, #1
 8008e16:	e7f2      	b.n	8008dfe <__libc_init_array+0x1e>
 8008e18:	0800a110 	.word	0x0800a110
 8008e1c:	0800a110 	.word	0x0800a110
 8008e20:	0800a110 	.word	0x0800a110
 8008e24:	0800a114 	.word	0x0800a114

08008e28 <memcpy>:
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	1e43      	subs	r3, r0, #1
 8008e2c:	440a      	add	r2, r1
 8008e2e:	4291      	cmp	r1, r2
 8008e30:	d100      	bne.n	8008e34 <memcpy+0xc>
 8008e32:	bd10      	pop	{r4, pc}
 8008e34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e3c:	e7f7      	b.n	8008e2e <memcpy+0x6>

08008e3e <memset>:
 8008e3e:	4402      	add	r2, r0
 8008e40:	4603      	mov	r3, r0
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d100      	bne.n	8008e48 <memset+0xa>
 8008e46:	4770      	bx	lr
 8008e48:	f803 1b01 	strb.w	r1, [r3], #1
 8008e4c:	e7f9      	b.n	8008e42 <memset+0x4>

08008e4e <_calloc_r>:
 8008e4e:	b538      	push	{r3, r4, r5, lr}
 8008e50:	fb02 f401 	mul.w	r4, r2, r1
 8008e54:	4621      	mov	r1, r4
 8008e56:	f000 f809 	bl	8008e6c <_malloc_r>
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	b118      	cbz	r0, 8008e66 <_calloc_r+0x18>
 8008e5e:	4622      	mov	r2, r4
 8008e60:	2100      	movs	r1, #0
 8008e62:	f7ff ffec 	bl	8008e3e <memset>
 8008e66:	4628      	mov	r0, r5
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
	...

08008e6c <_malloc_r>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	1ccd      	adds	r5, r1, #3
 8008e70:	f025 0503 	bic.w	r5, r5, #3
 8008e74:	3508      	adds	r5, #8
 8008e76:	2d0c      	cmp	r5, #12
 8008e78:	bf38      	it	cc
 8008e7a:	250c      	movcc	r5, #12
 8008e7c:	2d00      	cmp	r5, #0
 8008e7e:	4606      	mov	r6, r0
 8008e80:	db01      	blt.n	8008e86 <_malloc_r+0x1a>
 8008e82:	42a9      	cmp	r1, r5
 8008e84:	d903      	bls.n	8008e8e <_malloc_r+0x22>
 8008e86:	230c      	movs	r3, #12
 8008e88:	6033      	str	r3, [r6, #0]
 8008e8a:	2000      	movs	r0, #0
 8008e8c:	bd70      	pop	{r4, r5, r6, pc}
 8008e8e:	f000 f857 	bl	8008f40 <__malloc_lock>
 8008e92:	4a21      	ldr	r2, [pc, #132]	; (8008f18 <_malloc_r+0xac>)
 8008e94:	6814      	ldr	r4, [r2, #0]
 8008e96:	4621      	mov	r1, r4
 8008e98:	b991      	cbnz	r1, 8008ec0 <_malloc_r+0x54>
 8008e9a:	4c20      	ldr	r4, [pc, #128]	; (8008f1c <_malloc_r+0xb0>)
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	b91b      	cbnz	r3, 8008ea8 <_malloc_r+0x3c>
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 f83d 	bl	8008f20 <_sbrk_r>
 8008ea6:	6020      	str	r0, [r4, #0]
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	4630      	mov	r0, r6
 8008eac:	f000 f838 	bl	8008f20 <_sbrk_r>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d124      	bne.n	8008efe <_malloc_r+0x92>
 8008eb4:	230c      	movs	r3, #12
 8008eb6:	6033      	str	r3, [r6, #0]
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f000 f842 	bl	8008f42 <__malloc_unlock>
 8008ebe:	e7e4      	b.n	8008e8a <_malloc_r+0x1e>
 8008ec0:	680b      	ldr	r3, [r1, #0]
 8008ec2:	1b5b      	subs	r3, r3, r5
 8008ec4:	d418      	bmi.n	8008ef8 <_malloc_r+0x8c>
 8008ec6:	2b0b      	cmp	r3, #11
 8008ec8:	d90f      	bls.n	8008eea <_malloc_r+0x7e>
 8008eca:	600b      	str	r3, [r1, #0]
 8008ecc:	50cd      	str	r5, [r1, r3]
 8008ece:	18cc      	adds	r4, r1, r3
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f000 f836 	bl	8008f42 <__malloc_unlock>
 8008ed6:	f104 000b 	add.w	r0, r4, #11
 8008eda:	1d23      	adds	r3, r4, #4
 8008edc:	f020 0007 	bic.w	r0, r0, #7
 8008ee0:	1ac3      	subs	r3, r0, r3
 8008ee2:	d0d3      	beq.n	8008e8c <_malloc_r+0x20>
 8008ee4:	425a      	negs	r2, r3
 8008ee6:	50e2      	str	r2, [r4, r3]
 8008ee8:	e7d0      	b.n	8008e8c <_malloc_r+0x20>
 8008eea:	428c      	cmp	r4, r1
 8008eec:	684b      	ldr	r3, [r1, #4]
 8008eee:	bf16      	itet	ne
 8008ef0:	6063      	strne	r3, [r4, #4]
 8008ef2:	6013      	streq	r3, [r2, #0]
 8008ef4:	460c      	movne	r4, r1
 8008ef6:	e7eb      	b.n	8008ed0 <_malloc_r+0x64>
 8008ef8:	460c      	mov	r4, r1
 8008efa:	6849      	ldr	r1, [r1, #4]
 8008efc:	e7cc      	b.n	8008e98 <_malloc_r+0x2c>
 8008efe:	1cc4      	adds	r4, r0, #3
 8008f00:	f024 0403 	bic.w	r4, r4, #3
 8008f04:	42a0      	cmp	r0, r4
 8008f06:	d005      	beq.n	8008f14 <_malloc_r+0xa8>
 8008f08:	1a21      	subs	r1, r4, r0
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f000 f808 	bl	8008f20 <_sbrk_r>
 8008f10:	3001      	adds	r0, #1
 8008f12:	d0cf      	beq.n	8008eb4 <_malloc_r+0x48>
 8008f14:	6025      	str	r5, [r4, #0]
 8008f16:	e7db      	b.n	8008ed0 <_malloc_r+0x64>
 8008f18:	200001fc 	.word	0x200001fc
 8008f1c:	20000200 	.word	0x20000200

08008f20 <_sbrk_r>:
 8008f20:	b538      	push	{r3, r4, r5, lr}
 8008f22:	4c06      	ldr	r4, [pc, #24]	; (8008f3c <_sbrk_r+0x1c>)
 8008f24:	2300      	movs	r3, #0
 8008f26:	4605      	mov	r5, r0
 8008f28:	4608      	mov	r0, r1
 8008f2a:	6023      	str	r3, [r4, #0]
 8008f2c:	f7fa fdfa 	bl	8003b24 <_sbrk>
 8008f30:	1c43      	adds	r3, r0, #1
 8008f32:	d102      	bne.n	8008f3a <_sbrk_r+0x1a>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	b103      	cbz	r3, 8008f3a <_sbrk_r+0x1a>
 8008f38:	602b      	str	r3, [r5, #0]
 8008f3a:	bd38      	pop	{r3, r4, r5, pc}
 8008f3c:	20000468 	.word	0x20000468

08008f40 <__malloc_lock>:
 8008f40:	4770      	bx	lr

08008f42 <__malloc_unlock>:
 8008f42:	4770      	bx	lr

08008f44 <round>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	ec57 6b10 	vmov	r6, r7, d0
 8008f4a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8008f4e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8008f52:	2c13      	cmp	r4, #19
 8008f54:	463b      	mov	r3, r7
 8008f56:	463d      	mov	r5, r7
 8008f58:	dc17      	bgt.n	8008f8a <round+0x46>
 8008f5a:	2c00      	cmp	r4, #0
 8008f5c:	da09      	bge.n	8008f72 <round+0x2e>
 8008f5e:	3401      	adds	r4, #1
 8008f60:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8008f64:	d103      	bne.n	8008f6e <round+0x2a>
 8008f66:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008f6a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008f6e:	2100      	movs	r1, #0
 8008f70:	e02c      	b.n	8008fcc <round+0x88>
 8008f72:	4a18      	ldr	r2, [pc, #96]	; (8008fd4 <round+0x90>)
 8008f74:	4122      	asrs	r2, r4
 8008f76:	4217      	tst	r7, r2
 8008f78:	d100      	bne.n	8008f7c <round+0x38>
 8008f7a:	b19e      	cbz	r6, 8008fa4 <round+0x60>
 8008f7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008f80:	4123      	asrs	r3, r4
 8008f82:	442b      	add	r3, r5
 8008f84:	ea23 0302 	bic.w	r3, r3, r2
 8008f88:	e7f1      	b.n	8008f6e <round+0x2a>
 8008f8a:	2c33      	cmp	r4, #51	; 0x33
 8008f8c:	dd0d      	ble.n	8008faa <round+0x66>
 8008f8e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8008f92:	d107      	bne.n	8008fa4 <round+0x60>
 8008f94:	4630      	mov	r0, r6
 8008f96:	4639      	mov	r1, r7
 8008f98:	ee10 2a10 	vmov	r2, s0
 8008f9c:	f7f7 f922 	bl	80001e4 <__adddf3>
 8008fa0:	4606      	mov	r6, r0
 8008fa2:	460f      	mov	r7, r1
 8008fa4:	ec47 6b10 	vmov	d0, r6, r7
 8008fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008faa:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8008fae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fb2:	40d0      	lsrs	r0, r2
 8008fb4:	4206      	tst	r6, r0
 8008fb6:	d0f5      	beq.n	8008fa4 <round+0x60>
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008fbe:	fa02 f404 	lsl.w	r4, r2, r4
 8008fc2:	1931      	adds	r1, r6, r4
 8008fc4:	bf28      	it	cs
 8008fc6:	189b      	addcs	r3, r3, r2
 8008fc8:	ea21 0100 	bic.w	r1, r1, r0
 8008fcc:	461f      	mov	r7, r3
 8008fce:	460e      	mov	r6, r1
 8008fd0:	e7e8      	b.n	8008fa4 <round+0x60>
 8008fd2:	bf00      	nop
 8008fd4:	000fffff 	.word	0x000fffff

08008fd8 <pow>:
 8008fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fdc:	ed2d 8b04 	vpush	{d8-d9}
 8008fe0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80092b4 <pow+0x2dc>
 8008fe4:	b08d      	sub	sp, #52	; 0x34
 8008fe6:	ec57 6b10 	vmov	r6, r7, d0
 8008fea:	ec55 4b11 	vmov	r4, r5, d1
 8008fee:	f000 f963 	bl	80092b8 <__ieee754_pow>
 8008ff2:	f999 3000 	ldrsb.w	r3, [r9]
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	eeb0 8a40 	vmov.f32	s16, s0
 8008ffe:	eef0 8a60 	vmov.f32	s17, s1
 8009002:	46c8      	mov	r8, r9
 8009004:	d05f      	beq.n	80090c6 <pow+0xee>
 8009006:	4622      	mov	r2, r4
 8009008:	462b      	mov	r3, r5
 800900a:	4620      	mov	r0, r4
 800900c:	4629      	mov	r1, r5
 800900e:	f7f7 fd39 	bl	8000a84 <__aeabi_dcmpun>
 8009012:	4683      	mov	fp, r0
 8009014:	2800      	cmp	r0, #0
 8009016:	d156      	bne.n	80090c6 <pow+0xee>
 8009018:	4632      	mov	r2, r6
 800901a:	463b      	mov	r3, r7
 800901c:	4630      	mov	r0, r6
 800901e:	4639      	mov	r1, r7
 8009020:	f7f7 fd30 	bl	8000a84 <__aeabi_dcmpun>
 8009024:	9001      	str	r0, [sp, #4]
 8009026:	b1e8      	cbz	r0, 8009064 <pow+0x8c>
 8009028:	2200      	movs	r2, #0
 800902a:	2300      	movs	r3, #0
 800902c:	4620      	mov	r0, r4
 800902e:	4629      	mov	r1, r5
 8009030:	f7f7 fcf6 	bl	8000a20 <__aeabi_dcmpeq>
 8009034:	2800      	cmp	r0, #0
 8009036:	d046      	beq.n	80090c6 <pow+0xee>
 8009038:	2301      	movs	r3, #1
 800903a:	9302      	str	r3, [sp, #8]
 800903c:	4b96      	ldr	r3, [pc, #600]	; (8009298 <pow+0x2c0>)
 800903e:	9303      	str	r3, [sp, #12]
 8009040:	4b96      	ldr	r3, [pc, #600]	; (800929c <pow+0x2c4>)
 8009042:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009046:	2200      	movs	r2, #0
 8009048:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800904c:	9b00      	ldr	r3, [sp, #0]
 800904e:	2b02      	cmp	r3, #2
 8009050:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009054:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009058:	d033      	beq.n	80090c2 <pow+0xea>
 800905a:	a802      	add	r0, sp, #8
 800905c:	f000 fefb 	bl	8009e56 <matherr>
 8009060:	bb48      	cbnz	r0, 80090b6 <pow+0xde>
 8009062:	e05d      	b.n	8009120 <pow+0x148>
 8009064:	f04f 0a00 	mov.w	sl, #0
 8009068:	f04f 0b00 	mov.w	fp, #0
 800906c:	4652      	mov	r2, sl
 800906e:	465b      	mov	r3, fp
 8009070:	4630      	mov	r0, r6
 8009072:	4639      	mov	r1, r7
 8009074:	f7f7 fcd4 	bl	8000a20 <__aeabi_dcmpeq>
 8009078:	ec4b ab19 	vmov	d9, sl, fp
 800907c:	2800      	cmp	r0, #0
 800907e:	d054      	beq.n	800912a <pow+0x152>
 8009080:	4652      	mov	r2, sl
 8009082:	465b      	mov	r3, fp
 8009084:	4620      	mov	r0, r4
 8009086:	4629      	mov	r1, r5
 8009088:	f7f7 fcca 	bl	8000a20 <__aeabi_dcmpeq>
 800908c:	4680      	mov	r8, r0
 800908e:	b318      	cbz	r0, 80090d8 <pow+0x100>
 8009090:	2301      	movs	r3, #1
 8009092:	9302      	str	r3, [sp, #8]
 8009094:	4b80      	ldr	r3, [pc, #512]	; (8009298 <pow+0x2c0>)
 8009096:	9303      	str	r3, [sp, #12]
 8009098:	9b01      	ldr	r3, [sp, #4]
 800909a:	930a      	str	r3, [sp, #40]	; 0x28
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80090a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80090a6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0d5      	beq.n	800905a <pow+0x82>
 80090ae:	4b7b      	ldr	r3, [pc, #492]	; (800929c <pow+0x2c4>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80090b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090b8:	b11b      	cbz	r3, 80090c2 <pow+0xea>
 80090ba:	f7ff fe8b 	bl	8008dd4 <__errno>
 80090be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090c0:	6003      	str	r3, [r0, #0]
 80090c2:	ed9d 8b08 	vldr	d8, [sp, #32]
 80090c6:	eeb0 0a48 	vmov.f32	s0, s16
 80090ca:	eef0 0a68 	vmov.f32	s1, s17
 80090ce:	b00d      	add	sp, #52	; 0x34
 80090d0:	ecbd 8b04 	vpop	{d8-d9}
 80090d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d8:	ec45 4b10 	vmov	d0, r4, r5
 80090dc:	f000 feb3 	bl	8009e46 <finite>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	d0f0      	beq.n	80090c6 <pow+0xee>
 80090e4:	4652      	mov	r2, sl
 80090e6:	465b      	mov	r3, fp
 80090e8:	4620      	mov	r0, r4
 80090ea:	4629      	mov	r1, r5
 80090ec:	f7f7 fca2 	bl	8000a34 <__aeabi_dcmplt>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d0e8      	beq.n	80090c6 <pow+0xee>
 80090f4:	2301      	movs	r3, #1
 80090f6:	9302      	str	r3, [sp, #8]
 80090f8:	4b67      	ldr	r3, [pc, #412]	; (8009298 <pow+0x2c0>)
 80090fa:	9303      	str	r3, [sp, #12]
 80090fc:	f999 3000 	ldrsb.w	r3, [r9]
 8009100:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009104:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009108:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800910c:	b913      	cbnz	r3, 8009114 <pow+0x13c>
 800910e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009112:	e7a2      	b.n	800905a <pow+0x82>
 8009114:	4962      	ldr	r1, [pc, #392]	; (80092a0 <pow+0x2c8>)
 8009116:	2000      	movs	r0, #0
 8009118:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800911c:	2b02      	cmp	r3, #2
 800911e:	d19c      	bne.n	800905a <pow+0x82>
 8009120:	f7ff fe58 	bl	8008dd4 <__errno>
 8009124:	2321      	movs	r3, #33	; 0x21
 8009126:	6003      	str	r3, [r0, #0]
 8009128:	e7c5      	b.n	80090b6 <pow+0xde>
 800912a:	eeb0 0a48 	vmov.f32	s0, s16
 800912e:	eef0 0a68 	vmov.f32	s1, s17
 8009132:	f000 fe88 	bl	8009e46 <finite>
 8009136:	9000      	str	r0, [sp, #0]
 8009138:	2800      	cmp	r0, #0
 800913a:	f040 8081 	bne.w	8009240 <pow+0x268>
 800913e:	ec47 6b10 	vmov	d0, r6, r7
 8009142:	f000 fe80 	bl	8009e46 <finite>
 8009146:	2800      	cmp	r0, #0
 8009148:	d07a      	beq.n	8009240 <pow+0x268>
 800914a:	ec45 4b10 	vmov	d0, r4, r5
 800914e:	f000 fe7a 	bl	8009e46 <finite>
 8009152:	2800      	cmp	r0, #0
 8009154:	d074      	beq.n	8009240 <pow+0x268>
 8009156:	ec53 2b18 	vmov	r2, r3, d8
 800915a:	ee18 0a10 	vmov	r0, s16
 800915e:	4619      	mov	r1, r3
 8009160:	f7f7 fc90 	bl	8000a84 <__aeabi_dcmpun>
 8009164:	f999 9000 	ldrsb.w	r9, [r9]
 8009168:	4b4b      	ldr	r3, [pc, #300]	; (8009298 <pow+0x2c0>)
 800916a:	b1b0      	cbz	r0, 800919a <pow+0x1c2>
 800916c:	2201      	movs	r2, #1
 800916e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009172:	9b00      	ldr	r3, [sp, #0]
 8009174:	930a      	str	r3, [sp, #40]	; 0x28
 8009176:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800917a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800917e:	f1b9 0f00 	cmp.w	r9, #0
 8009182:	d0c4      	beq.n	800910e <pow+0x136>
 8009184:	4652      	mov	r2, sl
 8009186:	465b      	mov	r3, fp
 8009188:	4650      	mov	r0, sl
 800918a:	4659      	mov	r1, fp
 800918c:	f7f7 fb0a 	bl	80007a4 <__aeabi_ddiv>
 8009190:	f1b9 0f02 	cmp.w	r9, #2
 8009194:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009198:	e7c1      	b.n	800911e <pow+0x146>
 800919a:	2203      	movs	r2, #3
 800919c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091a0:	900a      	str	r0, [sp, #40]	; 0x28
 80091a2:	4629      	mov	r1, r5
 80091a4:	4620      	mov	r0, r4
 80091a6:	2200      	movs	r2, #0
 80091a8:	4b3e      	ldr	r3, [pc, #248]	; (80092a4 <pow+0x2cc>)
 80091aa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80091ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80091b2:	f7f7 f9cd 	bl	8000550 <__aeabi_dmul>
 80091b6:	4604      	mov	r4, r0
 80091b8:	460d      	mov	r5, r1
 80091ba:	f1b9 0f00 	cmp.w	r9, #0
 80091be:	d124      	bne.n	800920a <pow+0x232>
 80091c0:	4b39      	ldr	r3, [pc, #228]	; (80092a8 <pow+0x2d0>)
 80091c2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80091c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80091ca:	4630      	mov	r0, r6
 80091cc:	4652      	mov	r2, sl
 80091ce:	465b      	mov	r3, fp
 80091d0:	4639      	mov	r1, r7
 80091d2:	f7f7 fc2f 	bl	8000a34 <__aeabi_dcmplt>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	d056      	beq.n	8009288 <pow+0x2b0>
 80091da:	ec45 4b10 	vmov	d0, r4, r5
 80091de:	f000 fe47 	bl	8009e70 <rint>
 80091e2:	4622      	mov	r2, r4
 80091e4:	462b      	mov	r3, r5
 80091e6:	ec51 0b10 	vmov	r0, r1, d0
 80091ea:	f7f7 fc19 	bl	8000a20 <__aeabi_dcmpeq>
 80091ee:	b920      	cbnz	r0, 80091fa <pow+0x222>
 80091f0:	4b2e      	ldr	r3, [pc, #184]	; (80092ac <pow+0x2d4>)
 80091f2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80091f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80091fa:	f998 3000 	ldrsb.w	r3, [r8]
 80091fe:	2b02      	cmp	r3, #2
 8009200:	d142      	bne.n	8009288 <pow+0x2b0>
 8009202:	f7ff fde7 	bl	8008dd4 <__errno>
 8009206:	2322      	movs	r3, #34	; 0x22
 8009208:	e78d      	b.n	8009126 <pow+0x14e>
 800920a:	4b29      	ldr	r3, [pc, #164]	; (80092b0 <pow+0x2d8>)
 800920c:	2200      	movs	r2, #0
 800920e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009212:	4630      	mov	r0, r6
 8009214:	4652      	mov	r2, sl
 8009216:	465b      	mov	r3, fp
 8009218:	4639      	mov	r1, r7
 800921a:	f7f7 fc0b 	bl	8000a34 <__aeabi_dcmplt>
 800921e:	2800      	cmp	r0, #0
 8009220:	d0eb      	beq.n	80091fa <pow+0x222>
 8009222:	ec45 4b10 	vmov	d0, r4, r5
 8009226:	f000 fe23 	bl	8009e70 <rint>
 800922a:	4622      	mov	r2, r4
 800922c:	462b      	mov	r3, r5
 800922e:	ec51 0b10 	vmov	r0, r1, d0
 8009232:	f7f7 fbf5 	bl	8000a20 <__aeabi_dcmpeq>
 8009236:	2800      	cmp	r0, #0
 8009238:	d1df      	bne.n	80091fa <pow+0x222>
 800923a:	2200      	movs	r2, #0
 800923c:	4b18      	ldr	r3, [pc, #96]	; (80092a0 <pow+0x2c8>)
 800923e:	e7da      	b.n	80091f6 <pow+0x21e>
 8009240:	2200      	movs	r2, #0
 8009242:	2300      	movs	r3, #0
 8009244:	ec51 0b18 	vmov	r0, r1, d8
 8009248:	f7f7 fbea 	bl	8000a20 <__aeabi_dcmpeq>
 800924c:	2800      	cmp	r0, #0
 800924e:	f43f af3a 	beq.w	80090c6 <pow+0xee>
 8009252:	ec47 6b10 	vmov	d0, r6, r7
 8009256:	f000 fdf6 	bl	8009e46 <finite>
 800925a:	2800      	cmp	r0, #0
 800925c:	f43f af33 	beq.w	80090c6 <pow+0xee>
 8009260:	ec45 4b10 	vmov	d0, r4, r5
 8009264:	f000 fdef 	bl	8009e46 <finite>
 8009268:	2800      	cmp	r0, #0
 800926a:	f43f af2c 	beq.w	80090c6 <pow+0xee>
 800926e:	2304      	movs	r3, #4
 8009270:	9302      	str	r3, [sp, #8]
 8009272:	4b09      	ldr	r3, [pc, #36]	; (8009298 <pow+0x2c0>)
 8009274:	9303      	str	r3, [sp, #12]
 8009276:	2300      	movs	r3, #0
 8009278:	930a      	str	r3, [sp, #40]	; 0x28
 800927a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800927e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009282:	ed8d 9b08 	vstr	d9, [sp, #32]
 8009286:	e7b8      	b.n	80091fa <pow+0x222>
 8009288:	a802      	add	r0, sp, #8
 800928a:	f000 fde4 	bl	8009e56 <matherr>
 800928e:	2800      	cmp	r0, #0
 8009290:	f47f af11 	bne.w	80090b6 <pow+0xde>
 8009294:	e7b5      	b.n	8009202 <pow+0x22a>
 8009296:	bf00      	nop
 8009298:	0800a0c0 	.word	0x0800a0c0
 800929c:	3ff00000 	.word	0x3ff00000
 80092a0:	fff00000 	.word	0xfff00000
 80092a4:	3fe00000 	.word	0x3fe00000
 80092a8:	47efffff 	.word	0x47efffff
 80092ac:	c7efffff 	.word	0xc7efffff
 80092b0:	7ff00000 	.word	0x7ff00000
 80092b4:	20000090 	.word	0x20000090

080092b8 <__ieee754_pow>:
 80092b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092bc:	b091      	sub	sp, #68	; 0x44
 80092be:	ed8d 1b00 	vstr	d1, [sp]
 80092c2:	e9dd 2900 	ldrd	r2, r9, [sp]
 80092c6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80092ca:	ea58 0302 	orrs.w	r3, r8, r2
 80092ce:	ec57 6b10 	vmov	r6, r7, d0
 80092d2:	f000 84be 	beq.w	8009c52 <__ieee754_pow+0x99a>
 80092d6:	4b7a      	ldr	r3, [pc, #488]	; (80094c0 <__ieee754_pow+0x208>)
 80092d8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80092dc:	429c      	cmp	r4, r3
 80092de:	463d      	mov	r5, r7
 80092e0:	ee10 aa10 	vmov	sl, s0
 80092e4:	dc09      	bgt.n	80092fa <__ieee754_pow+0x42>
 80092e6:	d103      	bne.n	80092f0 <__ieee754_pow+0x38>
 80092e8:	b93e      	cbnz	r6, 80092fa <__ieee754_pow+0x42>
 80092ea:	45a0      	cmp	r8, r4
 80092ec:	dc0d      	bgt.n	800930a <__ieee754_pow+0x52>
 80092ee:	e001      	b.n	80092f4 <__ieee754_pow+0x3c>
 80092f0:	4598      	cmp	r8, r3
 80092f2:	dc02      	bgt.n	80092fa <__ieee754_pow+0x42>
 80092f4:	4598      	cmp	r8, r3
 80092f6:	d10e      	bne.n	8009316 <__ieee754_pow+0x5e>
 80092f8:	b16a      	cbz	r2, 8009316 <__ieee754_pow+0x5e>
 80092fa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80092fe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009302:	ea54 030a 	orrs.w	r3, r4, sl
 8009306:	f000 84a4 	beq.w	8009c52 <__ieee754_pow+0x99a>
 800930a:	486e      	ldr	r0, [pc, #440]	; (80094c4 <__ieee754_pow+0x20c>)
 800930c:	b011      	add	sp, #68	; 0x44
 800930e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009312:	f000 bda5 	b.w	8009e60 <nan>
 8009316:	2d00      	cmp	r5, #0
 8009318:	da53      	bge.n	80093c2 <__ieee754_pow+0x10a>
 800931a:	4b6b      	ldr	r3, [pc, #428]	; (80094c8 <__ieee754_pow+0x210>)
 800931c:	4598      	cmp	r8, r3
 800931e:	dc4d      	bgt.n	80093bc <__ieee754_pow+0x104>
 8009320:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009324:	4598      	cmp	r8, r3
 8009326:	dd4c      	ble.n	80093c2 <__ieee754_pow+0x10a>
 8009328:	ea4f 5328 	mov.w	r3, r8, asr #20
 800932c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009330:	2b14      	cmp	r3, #20
 8009332:	dd26      	ble.n	8009382 <__ieee754_pow+0xca>
 8009334:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009338:	fa22 f103 	lsr.w	r1, r2, r3
 800933c:	fa01 f303 	lsl.w	r3, r1, r3
 8009340:	4293      	cmp	r3, r2
 8009342:	d13e      	bne.n	80093c2 <__ieee754_pow+0x10a>
 8009344:	f001 0101 	and.w	r1, r1, #1
 8009348:	f1c1 0b02 	rsb	fp, r1, #2
 800934c:	2a00      	cmp	r2, #0
 800934e:	d15b      	bne.n	8009408 <__ieee754_pow+0x150>
 8009350:	4b5b      	ldr	r3, [pc, #364]	; (80094c0 <__ieee754_pow+0x208>)
 8009352:	4598      	cmp	r8, r3
 8009354:	d124      	bne.n	80093a0 <__ieee754_pow+0xe8>
 8009356:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800935a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800935e:	ea53 030a 	orrs.w	r3, r3, sl
 8009362:	f000 8476 	beq.w	8009c52 <__ieee754_pow+0x99a>
 8009366:	4b59      	ldr	r3, [pc, #356]	; (80094cc <__ieee754_pow+0x214>)
 8009368:	429c      	cmp	r4, r3
 800936a:	dd2d      	ble.n	80093c8 <__ieee754_pow+0x110>
 800936c:	f1b9 0f00 	cmp.w	r9, #0
 8009370:	f280 8473 	bge.w	8009c5a <__ieee754_pow+0x9a2>
 8009374:	2000      	movs	r0, #0
 8009376:	2100      	movs	r1, #0
 8009378:	ec41 0b10 	vmov	d0, r0, r1
 800937c:	b011      	add	sp, #68	; 0x44
 800937e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009382:	2a00      	cmp	r2, #0
 8009384:	d13e      	bne.n	8009404 <__ieee754_pow+0x14c>
 8009386:	f1c3 0314 	rsb	r3, r3, #20
 800938a:	fa48 f103 	asr.w	r1, r8, r3
 800938e:	fa01 f303 	lsl.w	r3, r1, r3
 8009392:	4543      	cmp	r3, r8
 8009394:	f040 8469 	bne.w	8009c6a <__ieee754_pow+0x9b2>
 8009398:	f001 0101 	and.w	r1, r1, #1
 800939c:	f1c1 0b02 	rsb	fp, r1, #2
 80093a0:	4b4b      	ldr	r3, [pc, #300]	; (80094d0 <__ieee754_pow+0x218>)
 80093a2:	4598      	cmp	r8, r3
 80093a4:	d118      	bne.n	80093d8 <__ieee754_pow+0x120>
 80093a6:	f1b9 0f00 	cmp.w	r9, #0
 80093aa:	f280 845a 	bge.w	8009c62 <__ieee754_pow+0x9aa>
 80093ae:	4948      	ldr	r1, [pc, #288]	; (80094d0 <__ieee754_pow+0x218>)
 80093b0:	4632      	mov	r2, r6
 80093b2:	463b      	mov	r3, r7
 80093b4:	2000      	movs	r0, #0
 80093b6:	f7f7 f9f5 	bl	80007a4 <__aeabi_ddiv>
 80093ba:	e7dd      	b.n	8009378 <__ieee754_pow+0xc0>
 80093bc:	f04f 0b02 	mov.w	fp, #2
 80093c0:	e7c4      	b.n	800934c <__ieee754_pow+0x94>
 80093c2:	f04f 0b00 	mov.w	fp, #0
 80093c6:	e7c1      	b.n	800934c <__ieee754_pow+0x94>
 80093c8:	f1b9 0f00 	cmp.w	r9, #0
 80093cc:	dad2      	bge.n	8009374 <__ieee754_pow+0xbc>
 80093ce:	e9dd 0300 	ldrd	r0, r3, [sp]
 80093d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80093d6:	e7cf      	b.n	8009378 <__ieee754_pow+0xc0>
 80093d8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80093dc:	d106      	bne.n	80093ec <__ieee754_pow+0x134>
 80093de:	4632      	mov	r2, r6
 80093e0:	463b      	mov	r3, r7
 80093e2:	4610      	mov	r0, r2
 80093e4:	4619      	mov	r1, r3
 80093e6:	f7f7 f8b3 	bl	8000550 <__aeabi_dmul>
 80093ea:	e7c5      	b.n	8009378 <__ieee754_pow+0xc0>
 80093ec:	4b39      	ldr	r3, [pc, #228]	; (80094d4 <__ieee754_pow+0x21c>)
 80093ee:	4599      	cmp	r9, r3
 80093f0:	d10a      	bne.n	8009408 <__ieee754_pow+0x150>
 80093f2:	2d00      	cmp	r5, #0
 80093f4:	db08      	blt.n	8009408 <__ieee754_pow+0x150>
 80093f6:	ec47 6b10 	vmov	d0, r6, r7
 80093fa:	b011      	add	sp, #68	; 0x44
 80093fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	f000 bc68 	b.w	8009cd4 <__ieee754_sqrt>
 8009404:	f04f 0b00 	mov.w	fp, #0
 8009408:	ec47 6b10 	vmov	d0, r6, r7
 800940c:	f000 fd12 	bl	8009e34 <fabs>
 8009410:	ec51 0b10 	vmov	r0, r1, d0
 8009414:	f1ba 0f00 	cmp.w	sl, #0
 8009418:	d127      	bne.n	800946a <__ieee754_pow+0x1b2>
 800941a:	b124      	cbz	r4, 8009426 <__ieee754_pow+0x16e>
 800941c:	4b2c      	ldr	r3, [pc, #176]	; (80094d0 <__ieee754_pow+0x218>)
 800941e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009422:	429a      	cmp	r2, r3
 8009424:	d121      	bne.n	800946a <__ieee754_pow+0x1b2>
 8009426:	f1b9 0f00 	cmp.w	r9, #0
 800942a:	da05      	bge.n	8009438 <__ieee754_pow+0x180>
 800942c:	4602      	mov	r2, r0
 800942e:	460b      	mov	r3, r1
 8009430:	2000      	movs	r0, #0
 8009432:	4927      	ldr	r1, [pc, #156]	; (80094d0 <__ieee754_pow+0x218>)
 8009434:	f7f7 f9b6 	bl	80007a4 <__aeabi_ddiv>
 8009438:	2d00      	cmp	r5, #0
 800943a:	da9d      	bge.n	8009378 <__ieee754_pow+0xc0>
 800943c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009440:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009444:	ea54 030b 	orrs.w	r3, r4, fp
 8009448:	d108      	bne.n	800945c <__ieee754_pow+0x1a4>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	4610      	mov	r0, r2
 8009450:	4619      	mov	r1, r3
 8009452:	f7f6 fec5 	bl	80001e0 <__aeabi_dsub>
 8009456:	4602      	mov	r2, r0
 8009458:	460b      	mov	r3, r1
 800945a:	e7ac      	b.n	80093b6 <__ieee754_pow+0xfe>
 800945c:	f1bb 0f01 	cmp.w	fp, #1
 8009460:	d18a      	bne.n	8009378 <__ieee754_pow+0xc0>
 8009462:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009466:	4619      	mov	r1, r3
 8009468:	e786      	b.n	8009378 <__ieee754_pow+0xc0>
 800946a:	0fed      	lsrs	r5, r5, #31
 800946c:	1e6b      	subs	r3, r5, #1
 800946e:	930d      	str	r3, [sp, #52]	; 0x34
 8009470:	ea5b 0303 	orrs.w	r3, fp, r3
 8009474:	d102      	bne.n	800947c <__ieee754_pow+0x1c4>
 8009476:	4632      	mov	r2, r6
 8009478:	463b      	mov	r3, r7
 800947a:	e7e8      	b.n	800944e <__ieee754_pow+0x196>
 800947c:	4b16      	ldr	r3, [pc, #88]	; (80094d8 <__ieee754_pow+0x220>)
 800947e:	4598      	cmp	r8, r3
 8009480:	f340 80fe 	ble.w	8009680 <__ieee754_pow+0x3c8>
 8009484:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009488:	4598      	cmp	r8, r3
 800948a:	dd0a      	ble.n	80094a2 <__ieee754_pow+0x1ea>
 800948c:	4b0f      	ldr	r3, [pc, #60]	; (80094cc <__ieee754_pow+0x214>)
 800948e:	429c      	cmp	r4, r3
 8009490:	dc0d      	bgt.n	80094ae <__ieee754_pow+0x1f6>
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	f6bf af6d 	bge.w	8009374 <__ieee754_pow+0xbc>
 800949a:	a307      	add	r3, pc, #28	; (adr r3, 80094b8 <__ieee754_pow+0x200>)
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	e79f      	b.n	80093e2 <__ieee754_pow+0x12a>
 80094a2:	4b0e      	ldr	r3, [pc, #56]	; (80094dc <__ieee754_pow+0x224>)
 80094a4:	429c      	cmp	r4, r3
 80094a6:	ddf4      	ble.n	8009492 <__ieee754_pow+0x1da>
 80094a8:	4b09      	ldr	r3, [pc, #36]	; (80094d0 <__ieee754_pow+0x218>)
 80094aa:	429c      	cmp	r4, r3
 80094ac:	dd18      	ble.n	80094e0 <__ieee754_pow+0x228>
 80094ae:	f1b9 0f00 	cmp.w	r9, #0
 80094b2:	dcf2      	bgt.n	800949a <__ieee754_pow+0x1e2>
 80094b4:	e75e      	b.n	8009374 <__ieee754_pow+0xbc>
 80094b6:	bf00      	nop
 80094b8:	8800759c 	.word	0x8800759c
 80094bc:	7e37e43c 	.word	0x7e37e43c
 80094c0:	7ff00000 	.word	0x7ff00000
 80094c4:	0800a0c3 	.word	0x0800a0c3
 80094c8:	433fffff 	.word	0x433fffff
 80094cc:	3fefffff 	.word	0x3fefffff
 80094d0:	3ff00000 	.word	0x3ff00000
 80094d4:	3fe00000 	.word	0x3fe00000
 80094d8:	41e00000 	.word	0x41e00000
 80094dc:	3feffffe 	.word	0x3feffffe
 80094e0:	2200      	movs	r2, #0
 80094e2:	4b63      	ldr	r3, [pc, #396]	; (8009670 <__ieee754_pow+0x3b8>)
 80094e4:	f7f6 fe7c 	bl	80001e0 <__aeabi_dsub>
 80094e8:	a355      	add	r3, pc, #340	; (adr r3, 8009640 <__ieee754_pow+0x388>)
 80094ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ee:	4604      	mov	r4, r0
 80094f0:	460d      	mov	r5, r1
 80094f2:	f7f7 f82d 	bl	8000550 <__aeabi_dmul>
 80094f6:	a354      	add	r3, pc, #336	; (adr r3, 8009648 <__ieee754_pow+0x390>)
 80094f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fc:	4606      	mov	r6, r0
 80094fe:	460f      	mov	r7, r1
 8009500:	4620      	mov	r0, r4
 8009502:	4629      	mov	r1, r5
 8009504:	f7f7 f824 	bl	8000550 <__aeabi_dmul>
 8009508:	2200      	movs	r2, #0
 800950a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800950e:	4b59      	ldr	r3, [pc, #356]	; (8009674 <__ieee754_pow+0x3bc>)
 8009510:	4620      	mov	r0, r4
 8009512:	4629      	mov	r1, r5
 8009514:	f7f7 f81c 	bl	8000550 <__aeabi_dmul>
 8009518:	4602      	mov	r2, r0
 800951a:	460b      	mov	r3, r1
 800951c:	a14c      	add	r1, pc, #304	; (adr r1, 8009650 <__ieee754_pow+0x398>)
 800951e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009522:	f7f6 fe5d 	bl	80001e0 <__aeabi_dsub>
 8009526:	4622      	mov	r2, r4
 8009528:	462b      	mov	r3, r5
 800952a:	f7f7 f811 	bl	8000550 <__aeabi_dmul>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	2000      	movs	r0, #0
 8009534:	4950      	ldr	r1, [pc, #320]	; (8009678 <__ieee754_pow+0x3c0>)
 8009536:	f7f6 fe53 	bl	80001e0 <__aeabi_dsub>
 800953a:	4622      	mov	r2, r4
 800953c:	462b      	mov	r3, r5
 800953e:	4680      	mov	r8, r0
 8009540:	4689      	mov	r9, r1
 8009542:	4620      	mov	r0, r4
 8009544:	4629      	mov	r1, r5
 8009546:	f7f7 f803 	bl	8000550 <__aeabi_dmul>
 800954a:	4602      	mov	r2, r0
 800954c:	460b      	mov	r3, r1
 800954e:	4640      	mov	r0, r8
 8009550:	4649      	mov	r1, r9
 8009552:	f7f6 fffd 	bl	8000550 <__aeabi_dmul>
 8009556:	a340      	add	r3, pc, #256	; (adr r3, 8009658 <__ieee754_pow+0x3a0>)
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	f7f6 fff8 	bl	8000550 <__aeabi_dmul>
 8009560:	4602      	mov	r2, r0
 8009562:	460b      	mov	r3, r1
 8009564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009568:	f7f6 fe3a 	bl	80001e0 <__aeabi_dsub>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	4604      	mov	r4, r0
 8009572:	460d      	mov	r5, r1
 8009574:	4630      	mov	r0, r6
 8009576:	4639      	mov	r1, r7
 8009578:	f7f6 fe34 	bl	80001e4 <__adddf3>
 800957c:	2000      	movs	r0, #0
 800957e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009582:	4632      	mov	r2, r6
 8009584:	463b      	mov	r3, r7
 8009586:	f7f6 fe2b 	bl	80001e0 <__aeabi_dsub>
 800958a:	4602      	mov	r2, r0
 800958c:	460b      	mov	r3, r1
 800958e:	4620      	mov	r0, r4
 8009590:	4629      	mov	r1, r5
 8009592:	f7f6 fe25 	bl	80001e0 <__aeabi_dsub>
 8009596:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009598:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800959c:	4313      	orrs	r3, r2
 800959e:	4606      	mov	r6, r0
 80095a0:	460f      	mov	r7, r1
 80095a2:	f040 81eb 	bne.w	800997c <__ieee754_pow+0x6c4>
 80095a6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009660 <__ieee754_pow+0x3a8>
 80095aa:	e9dd 4500 	ldrd	r4, r5, [sp]
 80095ae:	2400      	movs	r4, #0
 80095b0:	4622      	mov	r2, r4
 80095b2:	462b      	mov	r3, r5
 80095b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80095b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095bc:	f7f6 fe10 	bl	80001e0 <__aeabi_dsub>
 80095c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095c4:	f7f6 ffc4 	bl	8000550 <__aeabi_dmul>
 80095c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095cc:	4680      	mov	r8, r0
 80095ce:	4689      	mov	r9, r1
 80095d0:	4630      	mov	r0, r6
 80095d2:	4639      	mov	r1, r7
 80095d4:	f7f6 ffbc 	bl	8000550 <__aeabi_dmul>
 80095d8:	4602      	mov	r2, r0
 80095da:	460b      	mov	r3, r1
 80095dc:	4640      	mov	r0, r8
 80095de:	4649      	mov	r1, r9
 80095e0:	f7f6 fe00 	bl	80001e4 <__adddf3>
 80095e4:	4622      	mov	r2, r4
 80095e6:	462b      	mov	r3, r5
 80095e8:	4680      	mov	r8, r0
 80095ea:	4689      	mov	r9, r1
 80095ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095f0:	f7f6 ffae 	bl	8000550 <__aeabi_dmul>
 80095f4:	460b      	mov	r3, r1
 80095f6:	4604      	mov	r4, r0
 80095f8:	460d      	mov	r5, r1
 80095fa:	4602      	mov	r2, r0
 80095fc:	4649      	mov	r1, r9
 80095fe:	4640      	mov	r0, r8
 8009600:	e9cd 4500 	strd	r4, r5, [sp]
 8009604:	f7f6 fdee 	bl	80001e4 <__adddf3>
 8009608:	4b1c      	ldr	r3, [pc, #112]	; (800967c <__ieee754_pow+0x3c4>)
 800960a:	4299      	cmp	r1, r3
 800960c:	4606      	mov	r6, r0
 800960e:	460f      	mov	r7, r1
 8009610:	468b      	mov	fp, r1
 8009612:	f340 82f7 	ble.w	8009c04 <__ieee754_pow+0x94c>
 8009616:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800961a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800961e:	4303      	orrs	r3, r0
 8009620:	f000 81ea 	beq.w	80099f8 <__ieee754_pow+0x740>
 8009624:	a310      	add	r3, pc, #64	; (adr r3, 8009668 <__ieee754_pow+0x3b0>)
 8009626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800962e:	f7f6 ff8f 	bl	8000550 <__aeabi_dmul>
 8009632:	a30d      	add	r3, pc, #52	; (adr r3, 8009668 <__ieee754_pow+0x3b0>)
 8009634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009638:	e6d5      	b.n	80093e6 <__ieee754_pow+0x12e>
 800963a:	bf00      	nop
 800963c:	f3af 8000 	nop.w
 8009640:	60000000 	.word	0x60000000
 8009644:	3ff71547 	.word	0x3ff71547
 8009648:	f85ddf44 	.word	0xf85ddf44
 800964c:	3e54ae0b 	.word	0x3e54ae0b
 8009650:	55555555 	.word	0x55555555
 8009654:	3fd55555 	.word	0x3fd55555
 8009658:	652b82fe 	.word	0x652b82fe
 800965c:	3ff71547 	.word	0x3ff71547
 8009660:	00000000 	.word	0x00000000
 8009664:	bff00000 	.word	0xbff00000
 8009668:	8800759c 	.word	0x8800759c
 800966c:	7e37e43c 	.word	0x7e37e43c
 8009670:	3ff00000 	.word	0x3ff00000
 8009674:	3fd00000 	.word	0x3fd00000
 8009678:	3fe00000 	.word	0x3fe00000
 800967c:	408fffff 	.word	0x408fffff
 8009680:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009684:	f04f 0200 	mov.w	r2, #0
 8009688:	da05      	bge.n	8009696 <__ieee754_pow+0x3de>
 800968a:	4bd3      	ldr	r3, [pc, #844]	; (80099d8 <__ieee754_pow+0x720>)
 800968c:	f7f6 ff60 	bl	8000550 <__aeabi_dmul>
 8009690:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009694:	460c      	mov	r4, r1
 8009696:	1523      	asrs	r3, r4, #20
 8009698:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800969c:	4413      	add	r3, r2
 800969e:	9309      	str	r3, [sp, #36]	; 0x24
 80096a0:	4bce      	ldr	r3, [pc, #824]	; (80099dc <__ieee754_pow+0x724>)
 80096a2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80096a6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80096aa:	429c      	cmp	r4, r3
 80096ac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80096b0:	dd08      	ble.n	80096c4 <__ieee754_pow+0x40c>
 80096b2:	4bcb      	ldr	r3, [pc, #812]	; (80099e0 <__ieee754_pow+0x728>)
 80096b4:	429c      	cmp	r4, r3
 80096b6:	f340 815e 	ble.w	8009976 <__ieee754_pow+0x6be>
 80096ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096bc:	3301      	adds	r3, #1
 80096be:	9309      	str	r3, [sp, #36]	; 0x24
 80096c0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80096c4:	f04f 0a00 	mov.w	sl, #0
 80096c8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80096cc:	930c      	str	r3, [sp, #48]	; 0x30
 80096ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096d0:	4bc4      	ldr	r3, [pc, #784]	; (80099e4 <__ieee754_pow+0x72c>)
 80096d2:	4413      	add	r3, r2
 80096d4:	ed93 7b00 	vldr	d7, [r3]
 80096d8:	4629      	mov	r1, r5
 80096da:	ec53 2b17 	vmov	r2, r3, d7
 80096de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80096e2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80096e6:	f7f6 fd7b 	bl	80001e0 <__aeabi_dsub>
 80096ea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80096ee:	4606      	mov	r6, r0
 80096f0:	460f      	mov	r7, r1
 80096f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096f6:	f7f6 fd75 	bl	80001e4 <__adddf3>
 80096fa:	4602      	mov	r2, r0
 80096fc:	460b      	mov	r3, r1
 80096fe:	2000      	movs	r0, #0
 8009700:	49b9      	ldr	r1, [pc, #740]	; (80099e8 <__ieee754_pow+0x730>)
 8009702:	f7f7 f84f 	bl	80007a4 <__aeabi_ddiv>
 8009706:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800970a:	4602      	mov	r2, r0
 800970c:	460b      	mov	r3, r1
 800970e:	4630      	mov	r0, r6
 8009710:	4639      	mov	r1, r7
 8009712:	f7f6 ff1d 	bl	8000550 <__aeabi_dmul>
 8009716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800971a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800971e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009722:	2300      	movs	r3, #0
 8009724:	9302      	str	r3, [sp, #8]
 8009726:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800972a:	106d      	asrs	r5, r5, #1
 800972c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009730:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009734:	2200      	movs	r2, #0
 8009736:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800973a:	4640      	mov	r0, r8
 800973c:	4649      	mov	r1, r9
 800973e:	4614      	mov	r4, r2
 8009740:	461d      	mov	r5, r3
 8009742:	f7f6 ff05 	bl	8000550 <__aeabi_dmul>
 8009746:	4602      	mov	r2, r0
 8009748:	460b      	mov	r3, r1
 800974a:	4630      	mov	r0, r6
 800974c:	4639      	mov	r1, r7
 800974e:	f7f6 fd47 	bl	80001e0 <__aeabi_dsub>
 8009752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009756:	4606      	mov	r6, r0
 8009758:	460f      	mov	r7, r1
 800975a:	4620      	mov	r0, r4
 800975c:	4629      	mov	r1, r5
 800975e:	f7f6 fd3f 	bl	80001e0 <__aeabi_dsub>
 8009762:	4602      	mov	r2, r0
 8009764:	460b      	mov	r3, r1
 8009766:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800976a:	f7f6 fd39 	bl	80001e0 <__aeabi_dsub>
 800976e:	4642      	mov	r2, r8
 8009770:	464b      	mov	r3, r9
 8009772:	f7f6 feed 	bl	8000550 <__aeabi_dmul>
 8009776:	4602      	mov	r2, r0
 8009778:	460b      	mov	r3, r1
 800977a:	4630      	mov	r0, r6
 800977c:	4639      	mov	r1, r7
 800977e:	f7f6 fd2f 	bl	80001e0 <__aeabi_dsub>
 8009782:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009786:	f7f6 fee3 	bl	8000550 <__aeabi_dmul>
 800978a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800978e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009792:	4610      	mov	r0, r2
 8009794:	4619      	mov	r1, r3
 8009796:	f7f6 fedb 	bl	8000550 <__aeabi_dmul>
 800979a:	a37b      	add	r3, pc, #492	; (adr r3, 8009988 <__ieee754_pow+0x6d0>)
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	4604      	mov	r4, r0
 80097a2:	460d      	mov	r5, r1
 80097a4:	f7f6 fed4 	bl	8000550 <__aeabi_dmul>
 80097a8:	a379      	add	r3, pc, #484	; (adr r3, 8009990 <__ieee754_pow+0x6d8>)
 80097aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ae:	f7f6 fd19 	bl	80001e4 <__adddf3>
 80097b2:	4622      	mov	r2, r4
 80097b4:	462b      	mov	r3, r5
 80097b6:	f7f6 fecb 	bl	8000550 <__aeabi_dmul>
 80097ba:	a377      	add	r3, pc, #476	; (adr r3, 8009998 <__ieee754_pow+0x6e0>)
 80097bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c0:	f7f6 fd10 	bl	80001e4 <__adddf3>
 80097c4:	4622      	mov	r2, r4
 80097c6:	462b      	mov	r3, r5
 80097c8:	f7f6 fec2 	bl	8000550 <__aeabi_dmul>
 80097cc:	a374      	add	r3, pc, #464	; (adr r3, 80099a0 <__ieee754_pow+0x6e8>)
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	f7f6 fd07 	bl	80001e4 <__adddf3>
 80097d6:	4622      	mov	r2, r4
 80097d8:	462b      	mov	r3, r5
 80097da:	f7f6 feb9 	bl	8000550 <__aeabi_dmul>
 80097de:	a372      	add	r3, pc, #456	; (adr r3, 80099a8 <__ieee754_pow+0x6f0>)
 80097e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e4:	f7f6 fcfe 	bl	80001e4 <__adddf3>
 80097e8:	4622      	mov	r2, r4
 80097ea:	462b      	mov	r3, r5
 80097ec:	f7f6 feb0 	bl	8000550 <__aeabi_dmul>
 80097f0:	a36f      	add	r3, pc, #444	; (adr r3, 80099b0 <__ieee754_pow+0x6f8>)
 80097f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f6:	f7f6 fcf5 	bl	80001e4 <__adddf3>
 80097fa:	4622      	mov	r2, r4
 80097fc:	4606      	mov	r6, r0
 80097fe:	460f      	mov	r7, r1
 8009800:	462b      	mov	r3, r5
 8009802:	4620      	mov	r0, r4
 8009804:	4629      	mov	r1, r5
 8009806:	f7f6 fea3 	bl	8000550 <__aeabi_dmul>
 800980a:	4602      	mov	r2, r0
 800980c:	460b      	mov	r3, r1
 800980e:	4630      	mov	r0, r6
 8009810:	4639      	mov	r1, r7
 8009812:	f7f6 fe9d 	bl	8000550 <__aeabi_dmul>
 8009816:	4642      	mov	r2, r8
 8009818:	4604      	mov	r4, r0
 800981a:	460d      	mov	r5, r1
 800981c:	464b      	mov	r3, r9
 800981e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009822:	f7f6 fcdf 	bl	80001e4 <__adddf3>
 8009826:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800982a:	f7f6 fe91 	bl	8000550 <__aeabi_dmul>
 800982e:	4622      	mov	r2, r4
 8009830:	462b      	mov	r3, r5
 8009832:	f7f6 fcd7 	bl	80001e4 <__adddf3>
 8009836:	4642      	mov	r2, r8
 8009838:	4606      	mov	r6, r0
 800983a:	460f      	mov	r7, r1
 800983c:	464b      	mov	r3, r9
 800983e:	4640      	mov	r0, r8
 8009840:	4649      	mov	r1, r9
 8009842:	f7f6 fe85 	bl	8000550 <__aeabi_dmul>
 8009846:	2200      	movs	r2, #0
 8009848:	4b68      	ldr	r3, [pc, #416]	; (80099ec <__ieee754_pow+0x734>)
 800984a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800984e:	f7f6 fcc9 	bl	80001e4 <__adddf3>
 8009852:	4632      	mov	r2, r6
 8009854:	463b      	mov	r3, r7
 8009856:	f7f6 fcc5 	bl	80001e4 <__adddf3>
 800985a:	9802      	ldr	r0, [sp, #8]
 800985c:	460d      	mov	r5, r1
 800985e:	4604      	mov	r4, r0
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	4640      	mov	r0, r8
 8009866:	4649      	mov	r1, r9
 8009868:	f7f6 fe72 	bl	8000550 <__aeabi_dmul>
 800986c:	2200      	movs	r2, #0
 800986e:	4680      	mov	r8, r0
 8009870:	4689      	mov	r9, r1
 8009872:	4b5e      	ldr	r3, [pc, #376]	; (80099ec <__ieee754_pow+0x734>)
 8009874:	4620      	mov	r0, r4
 8009876:	4629      	mov	r1, r5
 8009878:	f7f6 fcb2 	bl	80001e0 <__aeabi_dsub>
 800987c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009880:	f7f6 fcae 	bl	80001e0 <__aeabi_dsub>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4630      	mov	r0, r6
 800988a:	4639      	mov	r1, r7
 800988c:	f7f6 fca8 	bl	80001e0 <__aeabi_dsub>
 8009890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009894:	f7f6 fe5c 	bl	8000550 <__aeabi_dmul>
 8009898:	4622      	mov	r2, r4
 800989a:	4606      	mov	r6, r0
 800989c:	460f      	mov	r7, r1
 800989e:	462b      	mov	r3, r5
 80098a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098a4:	f7f6 fe54 	bl	8000550 <__aeabi_dmul>
 80098a8:	4602      	mov	r2, r0
 80098aa:	460b      	mov	r3, r1
 80098ac:	4630      	mov	r0, r6
 80098ae:	4639      	mov	r1, r7
 80098b0:	f7f6 fc98 	bl	80001e4 <__adddf3>
 80098b4:	4606      	mov	r6, r0
 80098b6:	460f      	mov	r7, r1
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4640      	mov	r0, r8
 80098be:	4649      	mov	r1, r9
 80098c0:	f7f6 fc90 	bl	80001e4 <__adddf3>
 80098c4:	9802      	ldr	r0, [sp, #8]
 80098c6:	a33c      	add	r3, pc, #240	; (adr r3, 80099b8 <__ieee754_pow+0x700>)
 80098c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098cc:	4604      	mov	r4, r0
 80098ce:	460d      	mov	r5, r1
 80098d0:	f7f6 fe3e 	bl	8000550 <__aeabi_dmul>
 80098d4:	4642      	mov	r2, r8
 80098d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80098da:	464b      	mov	r3, r9
 80098dc:	4620      	mov	r0, r4
 80098de:	4629      	mov	r1, r5
 80098e0:	f7f6 fc7e 	bl	80001e0 <__aeabi_dsub>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4630      	mov	r0, r6
 80098ea:	4639      	mov	r1, r7
 80098ec:	f7f6 fc78 	bl	80001e0 <__aeabi_dsub>
 80098f0:	a333      	add	r3, pc, #204	; (adr r3, 80099c0 <__ieee754_pow+0x708>)
 80098f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f6:	f7f6 fe2b 	bl	8000550 <__aeabi_dmul>
 80098fa:	a333      	add	r3, pc, #204	; (adr r3, 80099c8 <__ieee754_pow+0x710>)
 80098fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009900:	4606      	mov	r6, r0
 8009902:	460f      	mov	r7, r1
 8009904:	4620      	mov	r0, r4
 8009906:	4629      	mov	r1, r5
 8009908:	f7f6 fe22 	bl	8000550 <__aeabi_dmul>
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	4630      	mov	r0, r6
 8009912:	4639      	mov	r1, r7
 8009914:	f7f6 fc66 	bl	80001e4 <__adddf3>
 8009918:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800991a:	4b35      	ldr	r3, [pc, #212]	; (80099f0 <__ieee754_pow+0x738>)
 800991c:	4413      	add	r3, r2
 800991e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009922:	f7f6 fc5f 	bl	80001e4 <__adddf3>
 8009926:	4604      	mov	r4, r0
 8009928:	9809      	ldr	r0, [sp, #36]	; 0x24
 800992a:	460d      	mov	r5, r1
 800992c:	f7f6 fda6 	bl	800047c <__aeabi_i2d>
 8009930:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009932:	4b30      	ldr	r3, [pc, #192]	; (80099f4 <__ieee754_pow+0x73c>)
 8009934:	4413      	add	r3, r2
 8009936:	e9d3 8900 	ldrd	r8, r9, [r3]
 800993a:	4606      	mov	r6, r0
 800993c:	460f      	mov	r7, r1
 800993e:	4622      	mov	r2, r4
 8009940:	462b      	mov	r3, r5
 8009942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009946:	f7f6 fc4d 	bl	80001e4 <__adddf3>
 800994a:	4642      	mov	r2, r8
 800994c:	464b      	mov	r3, r9
 800994e:	f7f6 fc49 	bl	80001e4 <__adddf3>
 8009952:	4632      	mov	r2, r6
 8009954:	463b      	mov	r3, r7
 8009956:	f7f6 fc45 	bl	80001e4 <__adddf3>
 800995a:	9802      	ldr	r0, [sp, #8]
 800995c:	4632      	mov	r2, r6
 800995e:	463b      	mov	r3, r7
 8009960:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009964:	f7f6 fc3c 	bl	80001e0 <__aeabi_dsub>
 8009968:	4642      	mov	r2, r8
 800996a:	464b      	mov	r3, r9
 800996c:	f7f6 fc38 	bl	80001e0 <__aeabi_dsub>
 8009970:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009974:	e607      	b.n	8009586 <__ieee754_pow+0x2ce>
 8009976:	f04f 0a01 	mov.w	sl, #1
 800997a:	e6a5      	b.n	80096c8 <__ieee754_pow+0x410>
 800997c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80099d0 <__ieee754_pow+0x718>
 8009980:	e613      	b.n	80095aa <__ieee754_pow+0x2f2>
 8009982:	bf00      	nop
 8009984:	f3af 8000 	nop.w
 8009988:	4a454eef 	.word	0x4a454eef
 800998c:	3fca7e28 	.word	0x3fca7e28
 8009990:	93c9db65 	.word	0x93c9db65
 8009994:	3fcd864a 	.word	0x3fcd864a
 8009998:	a91d4101 	.word	0xa91d4101
 800999c:	3fd17460 	.word	0x3fd17460
 80099a0:	518f264d 	.word	0x518f264d
 80099a4:	3fd55555 	.word	0x3fd55555
 80099a8:	db6fabff 	.word	0xdb6fabff
 80099ac:	3fdb6db6 	.word	0x3fdb6db6
 80099b0:	33333303 	.word	0x33333303
 80099b4:	3fe33333 	.word	0x3fe33333
 80099b8:	e0000000 	.word	0xe0000000
 80099bc:	3feec709 	.word	0x3feec709
 80099c0:	dc3a03fd 	.word	0xdc3a03fd
 80099c4:	3feec709 	.word	0x3feec709
 80099c8:	145b01f5 	.word	0x145b01f5
 80099cc:	be3e2fe0 	.word	0xbe3e2fe0
 80099d0:	00000000 	.word	0x00000000
 80099d4:	3ff00000 	.word	0x3ff00000
 80099d8:	43400000 	.word	0x43400000
 80099dc:	0003988e 	.word	0x0003988e
 80099e0:	000bb679 	.word	0x000bb679
 80099e4:	0800a0c8 	.word	0x0800a0c8
 80099e8:	3ff00000 	.word	0x3ff00000
 80099ec:	40080000 	.word	0x40080000
 80099f0:	0800a0e8 	.word	0x0800a0e8
 80099f4:	0800a0d8 	.word	0x0800a0d8
 80099f8:	a3b4      	add	r3, pc, #720	; (adr r3, 8009ccc <__ieee754_pow+0xa14>)
 80099fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fe:	4640      	mov	r0, r8
 8009a00:	4649      	mov	r1, r9
 8009a02:	f7f6 fbef 	bl	80001e4 <__adddf3>
 8009a06:	4622      	mov	r2, r4
 8009a08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a0c:	462b      	mov	r3, r5
 8009a0e:	4630      	mov	r0, r6
 8009a10:	4639      	mov	r1, r7
 8009a12:	f7f6 fbe5 	bl	80001e0 <__aeabi_dsub>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a1e:	f7f7 f827 	bl	8000a70 <__aeabi_dcmpgt>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	f47f adfe 	bne.w	8009624 <__ieee754_pow+0x36c>
 8009a28:	4aa3      	ldr	r2, [pc, #652]	; (8009cb8 <__ieee754_pow+0xa00>)
 8009a2a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	f340 810a 	ble.w	8009c48 <__ieee754_pow+0x990>
 8009a34:	151b      	asrs	r3, r3, #20
 8009a36:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009a3a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009a3e:	fa4a f303 	asr.w	r3, sl, r3
 8009a42:	445b      	add	r3, fp
 8009a44:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009a48:	4e9c      	ldr	r6, [pc, #624]	; (8009cbc <__ieee754_pow+0xa04>)
 8009a4a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009a4e:	4116      	asrs	r6, r2
 8009a50:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009a54:	2000      	movs	r0, #0
 8009a56:	ea23 0106 	bic.w	r1, r3, r6
 8009a5a:	f1c2 0214 	rsb	r2, r2, #20
 8009a5e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009a62:	fa4a fa02 	asr.w	sl, sl, r2
 8009a66:	f1bb 0f00 	cmp.w	fp, #0
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	460b      	mov	r3, r1
 8009a6e:	4620      	mov	r0, r4
 8009a70:	4629      	mov	r1, r5
 8009a72:	bfb8      	it	lt
 8009a74:	f1ca 0a00 	rsblt	sl, sl, #0
 8009a78:	f7f6 fbb2 	bl	80001e0 <__aeabi_dsub>
 8009a7c:	e9cd 0100 	strd	r0, r1, [sp]
 8009a80:	4642      	mov	r2, r8
 8009a82:	464b      	mov	r3, r9
 8009a84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a88:	f7f6 fbac 	bl	80001e4 <__adddf3>
 8009a8c:	2000      	movs	r0, #0
 8009a8e:	a378      	add	r3, pc, #480	; (adr r3, 8009c70 <__ieee754_pow+0x9b8>)
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	4604      	mov	r4, r0
 8009a96:	460d      	mov	r5, r1
 8009a98:	f7f6 fd5a 	bl	8000550 <__aeabi_dmul>
 8009a9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009aa0:	4606      	mov	r6, r0
 8009aa2:	460f      	mov	r7, r1
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	4629      	mov	r1, r5
 8009aa8:	f7f6 fb9a 	bl	80001e0 <__aeabi_dsub>
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	4640      	mov	r0, r8
 8009ab2:	4649      	mov	r1, r9
 8009ab4:	f7f6 fb94 	bl	80001e0 <__aeabi_dsub>
 8009ab8:	a36f      	add	r3, pc, #444	; (adr r3, 8009c78 <__ieee754_pow+0x9c0>)
 8009aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abe:	f7f6 fd47 	bl	8000550 <__aeabi_dmul>
 8009ac2:	a36f      	add	r3, pc, #444	; (adr r3, 8009c80 <__ieee754_pow+0x9c8>)
 8009ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac8:	4680      	mov	r8, r0
 8009aca:	4689      	mov	r9, r1
 8009acc:	4620      	mov	r0, r4
 8009ace:	4629      	mov	r1, r5
 8009ad0:	f7f6 fd3e 	bl	8000550 <__aeabi_dmul>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	4640      	mov	r0, r8
 8009ada:	4649      	mov	r1, r9
 8009adc:	f7f6 fb82 	bl	80001e4 <__adddf3>
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4630      	mov	r0, r6
 8009aea:	4639      	mov	r1, r7
 8009aec:	f7f6 fb7a 	bl	80001e4 <__adddf3>
 8009af0:	4632      	mov	r2, r6
 8009af2:	463b      	mov	r3, r7
 8009af4:	4680      	mov	r8, r0
 8009af6:	4689      	mov	r9, r1
 8009af8:	f7f6 fb72 	bl	80001e0 <__aeabi_dsub>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	4620      	mov	r0, r4
 8009b02:	4629      	mov	r1, r5
 8009b04:	f7f6 fb6c 	bl	80001e0 <__aeabi_dsub>
 8009b08:	4642      	mov	r2, r8
 8009b0a:	4606      	mov	r6, r0
 8009b0c:	460f      	mov	r7, r1
 8009b0e:	464b      	mov	r3, r9
 8009b10:	4640      	mov	r0, r8
 8009b12:	4649      	mov	r1, r9
 8009b14:	f7f6 fd1c 	bl	8000550 <__aeabi_dmul>
 8009b18:	a35b      	add	r3, pc, #364	; (adr r3, 8009c88 <__ieee754_pow+0x9d0>)
 8009b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1e:	4604      	mov	r4, r0
 8009b20:	460d      	mov	r5, r1
 8009b22:	f7f6 fd15 	bl	8000550 <__aeabi_dmul>
 8009b26:	a35a      	add	r3, pc, #360	; (adr r3, 8009c90 <__ieee754_pow+0x9d8>)
 8009b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2c:	f7f6 fb58 	bl	80001e0 <__aeabi_dsub>
 8009b30:	4622      	mov	r2, r4
 8009b32:	462b      	mov	r3, r5
 8009b34:	f7f6 fd0c 	bl	8000550 <__aeabi_dmul>
 8009b38:	a357      	add	r3, pc, #348	; (adr r3, 8009c98 <__ieee754_pow+0x9e0>)
 8009b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3e:	f7f6 fb51 	bl	80001e4 <__adddf3>
 8009b42:	4622      	mov	r2, r4
 8009b44:	462b      	mov	r3, r5
 8009b46:	f7f6 fd03 	bl	8000550 <__aeabi_dmul>
 8009b4a:	a355      	add	r3, pc, #340	; (adr r3, 8009ca0 <__ieee754_pow+0x9e8>)
 8009b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b50:	f7f6 fb46 	bl	80001e0 <__aeabi_dsub>
 8009b54:	4622      	mov	r2, r4
 8009b56:	462b      	mov	r3, r5
 8009b58:	f7f6 fcfa 	bl	8000550 <__aeabi_dmul>
 8009b5c:	a352      	add	r3, pc, #328	; (adr r3, 8009ca8 <__ieee754_pow+0x9f0>)
 8009b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b62:	f7f6 fb3f 	bl	80001e4 <__adddf3>
 8009b66:	4622      	mov	r2, r4
 8009b68:	462b      	mov	r3, r5
 8009b6a:	f7f6 fcf1 	bl	8000550 <__aeabi_dmul>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	460b      	mov	r3, r1
 8009b72:	4640      	mov	r0, r8
 8009b74:	4649      	mov	r1, r9
 8009b76:	f7f6 fb33 	bl	80001e0 <__aeabi_dsub>
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	460d      	mov	r5, r1
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	4640      	mov	r0, r8
 8009b84:	4649      	mov	r1, r9
 8009b86:	f7f6 fce3 	bl	8000550 <__aeabi_dmul>
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	e9cd 0100 	strd	r0, r1, [sp]
 8009b90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009b94:	4620      	mov	r0, r4
 8009b96:	4629      	mov	r1, r5
 8009b98:	f7f6 fb22 	bl	80001e0 <__aeabi_dsub>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	460b      	mov	r3, r1
 8009ba0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ba4:	f7f6 fdfe 	bl	80007a4 <__aeabi_ddiv>
 8009ba8:	4632      	mov	r2, r6
 8009baa:	4604      	mov	r4, r0
 8009bac:	460d      	mov	r5, r1
 8009bae:	463b      	mov	r3, r7
 8009bb0:	4640      	mov	r0, r8
 8009bb2:	4649      	mov	r1, r9
 8009bb4:	f7f6 fccc 	bl	8000550 <__aeabi_dmul>
 8009bb8:	4632      	mov	r2, r6
 8009bba:	463b      	mov	r3, r7
 8009bbc:	f7f6 fb12 	bl	80001e4 <__adddf3>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	f7f6 fb0a 	bl	80001e0 <__aeabi_dsub>
 8009bcc:	4642      	mov	r2, r8
 8009bce:	464b      	mov	r3, r9
 8009bd0:	f7f6 fb06 	bl	80001e0 <__aeabi_dsub>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	2000      	movs	r0, #0
 8009bda:	4939      	ldr	r1, [pc, #228]	; (8009cc0 <__ieee754_pow+0xa08>)
 8009bdc:	f7f6 fb00 	bl	80001e0 <__aeabi_dsub>
 8009be0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009be4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009be8:	4602      	mov	r2, r0
 8009bea:	460b      	mov	r3, r1
 8009bec:	da2f      	bge.n	8009c4e <__ieee754_pow+0x996>
 8009bee:	4650      	mov	r0, sl
 8009bf0:	ec43 2b10 	vmov	d0, r2, r3
 8009bf4:	f000 f9c0 	bl	8009f78 <scalbn>
 8009bf8:	ec51 0b10 	vmov	r0, r1, d0
 8009bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c00:	f7ff bbf1 	b.w	80093e6 <__ieee754_pow+0x12e>
 8009c04:	4b2f      	ldr	r3, [pc, #188]	; (8009cc4 <__ieee754_pow+0xa0c>)
 8009c06:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009c0a:	429e      	cmp	r6, r3
 8009c0c:	f77f af0c 	ble.w	8009a28 <__ieee754_pow+0x770>
 8009c10:	4b2d      	ldr	r3, [pc, #180]	; (8009cc8 <__ieee754_pow+0xa10>)
 8009c12:	440b      	add	r3, r1
 8009c14:	4303      	orrs	r3, r0
 8009c16:	d00b      	beq.n	8009c30 <__ieee754_pow+0x978>
 8009c18:	a325      	add	r3, pc, #148	; (adr r3, 8009cb0 <__ieee754_pow+0x9f8>)
 8009c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c22:	f7f6 fc95 	bl	8000550 <__aeabi_dmul>
 8009c26:	a322      	add	r3, pc, #136	; (adr r3, 8009cb0 <__ieee754_pow+0x9f8>)
 8009c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2c:	f7ff bbdb 	b.w	80093e6 <__ieee754_pow+0x12e>
 8009c30:	4622      	mov	r2, r4
 8009c32:	462b      	mov	r3, r5
 8009c34:	f7f6 fad4 	bl	80001e0 <__aeabi_dsub>
 8009c38:	4642      	mov	r2, r8
 8009c3a:	464b      	mov	r3, r9
 8009c3c:	f7f6 ff0e 	bl	8000a5c <__aeabi_dcmpge>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	f43f aef1 	beq.w	8009a28 <__ieee754_pow+0x770>
 8009c46:	e7e7      	b.n	8009c18 <__ieee754_pow+0x960>
 8009c48:	f04f 0a00 	mov.w	sl, #0
 8009c4c:	e718      	b.n	8009a80 <__ieee754_pow+0x7c8>
 8009c4e:	4621      	mov	r1, r4
 8009c50:	e7d4      	b.n	8009bfc <__ieee754_pow+0x944>
 8009c52:	2000      	movs	r0, #0
 8009c54:	491a      	ldr	r1, [pc, #104]	; (8009cc0 <__ieee754_pow+0xa08>)
 8009c56:	f7ff bb8f 	b.w	8009378 <__ieee754_pow+0xc0>
 8009c5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c5e:	f7ff bb8b 	b.w	8009378 <__ieee754_pow+0xc0>
 8009c62:	4630      	mov	r0, r6
 8009c64:	4639      	mov	r1, r7
 8009c66:	f7ff bb87 	b.w	8009378 <__ieee754_pow+0xc0>
 8009c6a:	4693      	mov	fp, r2
 8009c6c:	f7ff bb98 	b.w	80093a0 <__ieee754_pow+0xe8>
 8009c70:	00000000 	.word	0x00000000
 8009c74:	3fe62e43 	.word	0x3fe62e43
 8009c78:	fefa39ef 	.word	0xfefa39ef
 8009c7c:	3fe62e42 	.word	0x3fe62e42
 8009c80:	0ca86c39 	.word	0x0ca86c39
 8009c84:	be205c61 	.word	0xbe205c61
 8009c88:	72bea4d0 	.word	0x72bea4d0
 8009c8c:	3e663769 	.word	0x3e663769
 8009c90:	c5d26bf1 	.word	0xc5d26bf1
 8009c94:	3ebbbd41 	.word	0x3ebbbd41
 8009c98:	af25de2c 	.word	0xaf25de2c
 8009c9c:	3f11566a 	.word	0x3f11566a
 8009ca0:	16bebd93 	.word	0x16bebd93
 8009ca4:	3f66c16c 	.word	0x3f66c16c
 8009ca8:	5555553e 	.word	0x5555553e
 8009cac:	3fc55555 	.word	0x3fc55555
 8009cb0:	c2f8f359 	.word	0xc2f8f359
 8009cb4:	01a56e1f 	.word	0x01a56e1f
 8009cb8:	3fe00000 	.word	0x3fe00000
 8009cbc:	000fffff 	.word	0x000fffff
 8009cc0:	3ff00000 	.word	0x3ff00000
 8009cc4:	4090cbff 	.word	0x4090cbff
 8009cc8:	3f6f3400 	.word	0x3f6f3400
 8009ccc:	652b82fe 	.word	0x652b82fe
 8009cd0:	3c971547 	.word	0x3c971547

08009cd4 <__ieee754_sqrt>:
 8009cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd8:	4955      	ldr	r1, [pc, #340]	; (8009e30 <__ieee754_sqrt+0x15c>)
 8009cda:	ec55 4b10 	vmov	r4, r5, d0
 8009cde:	43a9      	bics	r1, r5
 8009ce0:	462b      	mov	r3, r5
 8009ce2:	462a      	mov	r2, r5
 8009ce4:	d112      	bne.n	8009d0c <__ieee754_sqrt+0x38>
 8009ce6:	ee10 2a10 	vmov	r2, s0
 8009cea:	ee10 0a10 	vmov	r0, s0
 8009cee:	4629      	mov	r1, r5
 8009cf0:	f7f6 fc2e 	bl	8000550 <__aeabi_dmul>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	4629      	mov	r1, r5
 8009cfc:	f7f6 fa72 	bl	80001e4 <__adddf3>
 8009d00:	4604      	mov	r4, r0
 8009d02:	460d      	mov	r5, r1
 8009d04:	ec45 4b10 	vmov	d0, r4, r5
 8009d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d0c:	2d00      	cmp	r5, #0
 8009d0e:	ee10 0a10 	vmov	r0, s0
 8009d12:	4621      	mov	r1, r4
 8009d14:	dc0f      	bgt.n	8009d36 <__ieee754_sqrt+0x62>
 8009d16:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009d1a:	4330      	orrs	r0, r6
 8009d1c:	d0f2      	beq.n	8009d04 <__ieee754_sqrt+0x30>
 8009d1e:	b155      	cbz	r5, 8009d36 <__ieee754_sqrt+0x62>
 8009d20:	ee10 2a10 	vmov	r2, s0
 8009d24:	4620      	mov	r0, r4
 8009d26:	4629      	mov	r1, r5
 8009d28:	f7f6 fa5a 	bl	80001e0 <__aeabi_dsub>
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	460b      	mov	r3, r1
 8009d30:	f7f6 fd38 	bl	80007a4 <__aeabi_ddiv>
 8009d34:	e7e4      	b.n	8009d00 <__ieee754_sqrt+0x2c>
 8009d36:	151b      	asrs	r3, r3, #20
 8009d38:	d073      	beq.n	8009e22 <__ieee754_sqrt+0x14e>
 8009d3a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009d3e:	07dd      	lsls	r5, r3, #31
 8009d40:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009d44:	bf48      	it	mi
 8009d46:	0fc8      	lsrmi	r0, r1, #31
 8009d48:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009d4c:	bf44      	itt	mi
 8009d4e:	0049      	lslmi	r1, r1, #1
 8009d50:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8009d54:	2500      	movs	r5, #0
 8009d56:	1058      	asrs	r0, r3, #1
 8009d58:	0fcb      	lsrs	r3, r1, #31
 8009d5a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009d5e:	0049      	lsls	r1, r1, #1
 8009d60:	2316      	movs	r3, #22
 8009d62:	462c      	mov	r4, r5
 8009d64:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009d68:	19a7      	adds	r7, r4, r6
 8009d6a:	4297      	cmp	r7, r2
 8009d6c:	bfde      	ittt	le
 8009d6e:	19bc      	addle	r4, r7, r6
 8009d70:	1bd2      	suble	r2, r2, r7
 8009d72:	19ad      	addle	r5, r5, r6
 8009d74:	0fcf      	lsrs	r7, r1, #31
 8009d76:	3b01      	subs	r3, #1
 8009d78:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8009d7c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009d80:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009d84:	d1f0      	bne.n	8009d68 <__ieee754_sqrt+0x94>
 8009d86:	f04f 0c20 	mov.w	ip, #32
 8009d8a:	469e      	mov	lr, r3
 8009d8c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009d90:	42a2      	cmp	r2, r4
 8009d92:	eb06 070e 	add.w	r7, r6, lr
 8009d96:	dc02      	bgt.n	8009d9e <__ieee754_sqrt+0xca>
 8009d98:	d112      	bne.n	8009dc0 <__ieee754_sqrt+0xec>
 8009d9a:	428f      	cmp	r7, r1
 8009d9c:	d810      	bhi.n	8009dc0 <__ieee754_sqrt+0xec>
 8009d9e:	2f00      	cmp	r7, #0
 8009da0:	eb07 0e06 	add.w	lr, r7, r6
 8009da4:	da42      	bge.n	8009e2c <__ieee754_sqrt+0x158>
 8009da6:	f1be 0f00 	cmp.w	lr, #0
 8009daa:	db3f      	blt.n	8009e2c <__ieee754_sqrt+0x158>
 8009dac:	f104 0801 	add.w	r8, r4, #1
 8009db0:	1b12      	subs	r2, r2, r4
 8009db2:	428f      	cmp	r7, r1
 8009db4:	bf88      	it	hi
 8009db6:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8009dba:	1bc9      	subs	r1, r1, r7
 8009dbc:	4433      	add	r3, r6
 8009dbe:	4644      	mov	r4, r8
 8009dc0:	0052      	lsls	r2, r2, #1
 8009dc2:	f1bc 0c01 	subs.w	ip, ip, #1
 8009dc6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009dca:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009dce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009dd2:	d1dd      	bne.n	8009d90 <__ieee754_sqrt+0xbc>
 8009dd4:	430a      	orrs	r2, r1
 8009dd6:	d006      	beq.n	8009de6 <__ieee754_sqrt+0x112>
 8009dd8:	1c5c      	adds	r4, r3, #1
 8009dda:	bf13      	iteet	ne
 8009ddc:	3301      	addne	r3, #1
 8009dde:	3501      	addeq	r5, #1
 8009de0:	4663      	moveq	r3, ip
 8009de2:	f023 0301 	bicne.w	r3, r3, #1
 8009de6:	106a      	asrs	r2, r5, #1
 8009de8:	085b      	lsrs	r3, r3, #1
 8009dea:	07e9      	lsls	r1, r5, #31
 8009dec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009df0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009df4:	bf48      	it	mi
 8009df6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009dfa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009dfe:	461c      	mov	r4, r3
 8009e00:	e780      	b.n	8009d04 <__ieee754_sqrt+0x30>
 8009e02:	0aca      	lsrs	r2, r1, #11
 8009e04:	3815      	subs	r0, #21
 8009e06:	0549      	lsls	r1, r1, #21
 8009e08:	2a00      	cmp	r2, #0
 8009e0a:	d0fa      	beq.n	8009e02 <__ieee754_sqrt+0x12e>
 8009e0c:	02d6      	lsls	r6, r2, #11
 8009e0e:	d50a      	bpl.n	8009e26 <__ieee754_sqrt+0x152>
 8009e10:	f1c3 0420 	rsb	r4, r3, #32
 8009e14:	fa21 f404 	lsr.w	r4, r1, r4
 8009e18:	1e5d      	subs	r5, r3, #1
 8009e1a:	4099      	lsls	r1, r3
 8009e1c:	4322      	orrs	r2, r4
 8009e1e:	1b43      	subs	r3, r0, r5
 8009e20:	e78b      	b.n	8009d3a <__ieee754_sqrt+0x66>
 8009e22:	4618      	mov	r0, r3
 8009e24:	e7f0      	b.n	8009e08 <__ieee754_sqrt+0x134>
 8009e26:	0052      	lsls	r2, r2, #1
 8009e28:	3301      	adds	r3, #1
 8009e2a:	e7ef      	b.n	8009e0c <__ieee754_sqrt+0x138>
 8009e2c:	46a0      	mov	r8, r4
 8009e2e:	e7bf      	b.n	8009db0 <__ieee754_sqrt+0xdc>
 8009e30:	7ff00000 	.word	0x7ff00000

08009e34 <fabs>:
 8009e34:	ec51 0b10 	vmov	r0, r1, d0
 8009e38:	ee10 2a10 	vmov	r2, s0
 8009e3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e40:	ec43 2b10 	vmov	d0, r2, r3
 8009e44:	4770      	bx	lr

08009e46 <finite>:
 8009e46:	ee10 3a90 	vmov	r3, s1
 8009e4a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009e4e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009e52:	0fc0      	lsrs	r0, r0, #31
 8009e54:	4770      	bx	lr

08009e56 <matherr>:
 8009e56:	2000      	movs	r0, #0
 8009e58:	4770      	bx	lr
 8009e5a:	0000      	movs	r0, r0
 8009e5c:	0000      	movs	r0, r0
	...

08009e60 <nan>:
 8009e60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009e68 <nan+0x8>
 8009e64:	4770      	bx	lr
 8009e66:	bf00      	nop
 8009e68:	00000000 	.word	0x00000000
 8009e6c:	7ff80000 	.word	0x7ff80000

08009e70 <rint>:
 8009e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e72:	ec51 0b10 	vmov	r0, r1, d0
 8009e76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009e7a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009e7e:	2e13      	cmp	r6, #19
 8009e80:	460b      	mov	r3, r1
 8009e82:	ee10 4a10 	vmov	r4, s0
 8009e86:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8009e8a:	dc56      	bgt.n	8009f3a <rint+0xca>
 8009e8c:	2e00      	cmp	r6, #0
 8009e8e:	da2b      	bge.n	8009ee8 <rint+0x78>
 8009e90:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009e94:	4302      	orrs	r2, r0
 8009e96:	d023      	beq.n	8009ee0 <rint+0x70>
 8009e98:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009e9c:	4302      	orrs	r2, r0
 8009e9e:	4254      	negs	r4, r2
 8009ea0:	4314      	orrs	r4, r2
 8009ea2:	0c4b      	lsrs	r3, r1, #17
 8009ea4:	0b24      	lsrs	r4, r4, #12
 8009ea6:	045b      	lsls	r3, r3, #17
 8009ea8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8009eac:	ea44 0103 	orr.w	r1, r4, r3
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	492f      	ldr	r1, [pc, #188]	; (8009f70 <rint+0x100>)
 8009eb4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009eb8:	e9d1 6700 	ldrd	r6, r7, [r1]
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	4639      	mov	r1, r7
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	f7f6 f98f 	bl	80001e4 <__adddf3>
 8009ec6:	e9cd 0100 	strd	r0, r1, [sp]
 8009eca:	463b      	mov	r3, r7
 8009ecc:	4632      	mov	r2, r6
 8009ece:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ed2:	f7f6 f985 	bl	80001e0 <__aeabi_dsub>
 8009ed6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009eda:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8009ede:	4639      	mov	r1, r7
 8009ee0:	ec41 0b10 	vmov	d0, r0, r1
 8009ee4:	b003      	add	sp, #12
 8009ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ee8:	4a22      	ldr	r2, [pc, #136]	; (8009f74 <rint+0x104>)
 8009eea:	4132      	asrs	r2, r6
 8009eec:	ea01 0702 	and.w	r7, r1, r2
 8009ef0:	4307      	orrs	r7, r0
 8009ef2:	d0f5      	beq.n	8009ee0 <rint+0x70>
 8009ef4:	0852      	lsrs	r2, r2, #1
 8009ef6:	4011      	ands	r1, r2
 8009ef8:	430c      	orrs	r4, r1
 8009efa:	d00b      	beq.n	8009f14 <rint+0xa4>
 8009efc:	ea23 0202 	bic.w	r2, r3, r2
 8009f00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009f04:	2e13      	cmp	r6, #19
 8009f06:	fa43 f306 	asr.w	r3, r3, r6
 8009f0a:	bf0c      	ite	eq
 8009f0c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009f10:	2400      	movne	r4, #0
 8009f12:	4313      	orrs	r3, r2
 8009f14:	4916      	ldr	r1, [pc, #88]	; (8009f70 <rint+0x100>)
 8009f16:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009f20:	4620      	mov	r0, r4
 8009f22:	4629      	mov	r1, r5
 8009f24:	f7f6 f95e 	bl	80001e4 <__adddf3>
 8009f28:	e9cd 0100 	strd	r0, r1, [sp]
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	462b      	mov	r3, r5
 8009f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f34:	f7f6 f954 	bl	80001e0 <__aeabi_dsub>
 8009f38:	e7d2      	b.n	8009ee0 <rint+0x70>
 8009f3a:	2e33      	cmp	r6, #51	; 0x33
 8009f3c:	dd07      	ble.n	8009f4e <rint+0xde>
 8009f3e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009f42:	d1cd      	bne.n	8009ee0 <rint+0x70>
 8009f44:	ee10 2a10 	vmov	r2, s0
 8009f48:	f7f6 f94c 	bl	80001e4 <__adddf3>
 8009f4c:	e7c8      	b.n	8009ee0 <rint+0x70>
 8009f4e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8009f52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f56:	40f2      	lsrs	r2, r6
 8009f58:	4210      	tst	r0, r2
 8009f5a:	d0c1      	beq.n	8009ee0 <rint+0x70>
 8009f5c:	0852      	lsrs	r2, r2, #1
 8009f5e:	4210      	tst	r0, r2
 8009f60:	bf1f      	itttt	ne
 8009f62:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8009f66:	ea20 0202 	bicne.w	r2, r0, r2
 8009f6a:	4134      	asrne	r4, r6
 8009f6c:	4314      	orrne	r4, r2
 8009f6e:	e7d1      	b.n	8009f14 <rint+0xa4>
 8009f70:	0800a0f8 	.word	0x0800a0f8
 8009f74:	000fffff 	.word	0x000fffff

08009f78 <scalbn>:
 8009f78:	b570      	push	{r4, r5, r6, lr}
 8009f7a:	ec55 4b10 	vmov	r4, r5, d0
 8009f7e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009f82:	4606      	mov	r6, r0
 8009f84:	462b      	mov	r3, r5
 8009f86:	b9aa      	cbnz	r2, 8009fb4 <scalbn+0x3c>
 8009f88:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009f8c:	4323      	orrs	r3, r4
 8009f8e:	d03b      	beq.n	800a008 <scalbn+0x90>
 8009f90:	4b31      	ldr	r3, [pc, #196]	; (800a058 <scalbn+0xe0>)
 8009f92:	4629      	mov	r1, r5
 8009f94:	2200      	movs	r2, #0
 8009f96:	ee10 0a10 	vmov	r0, s0
 8009f9a:	f7f6 fad9 	bl	8000550 <__aeabi_dmul>
 8009f9e:	4b2f      	ldr	r3, [pc, #188]	; (800a05c <scalbn+0xe4>)
 8009fa0:	429e      	cmp	r6, r3
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	460d      	mov	r5, r1
 8009fa6:	da12      	bge.n	8009fce <scalbn+0x56>
 8009fa8:	a327      	add	r3, pc, #156	; (adr r3, 800a048 <scalbn+0xd0>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 facf 	bl	8000550 <__aeabi_dmul>
 8009fb2:	e009      	b.n	8009fc8 <scalbn+0x50>
 8009fb4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009fb8:	428a      	cmp	r2, r1
 8009fba:	d10c      	bne.n	8009fd6 <scalbn+0x5e>
 8009fbc:	ee10 2a10 	vmov	r2, s0
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	f7f6 f90e 	bl	80001e4 <__adddf3>
 8009fc8:	4604      	mov	r4, r0
 8009fca:	460d      	mov	r5, r1
 8009fcc:	e01c      	b.n	800a008 <scalbn+0x90>
 8009fce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009fd2:	460b      	mov	r3, r1
 8009fd4:	3a36      	subs	r2, #54	; 0x36
 8009fd6:	4432      	add	r2, r6
 8009fd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009fdc:	428a      	cmp	r2, r1
 8009fde:	dd0b      	ble.n	8009ff8 <scalbn+0x80>
 8009fe0:	ec45 4b11 	vmov	d1, r4, r5
 8009fe4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800a050 <scalbn+0xd8>
 8009fe8:	f000 f83c 	bl	800a064 <copysign>
 8009fec:	a318      	add	r3, pc, #96	; (adr r3, 800a050 <scalbn+0xd8>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	ec51 0b10 	vmov	r0, r1, d0
 8009ff6:	e7da      	b.n	8009fae <scalbn+0x36>
 8009ff8:	2a00      	cmp	r2, #0
 8009ffa:	dd08      	ble.n	800a00e <scalbn+0x96>
 8009ffc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a000:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a004:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a008:	ec45 4b10 	vmov	d0, r4, r5
 800a00c:	bd70      	pop	{r4, r5, r6, pc}
 800a00e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a012:	da0d      	bge.n	800a030 <scalbn+0xb8>
 800a014:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a018:	429e      	cmp	r6, r3
 800a01a:	ec45 4b11 	vmov	d1, r4, r5
 800a01e:	dce1      	bgt.n	8009fe4 <scalbn+0x6c>
 800a020:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800a048 <scalbn+0xd0>
 800a024:	f000 f81e 	bl	800a064 <copysign>
 800a028:	a307      	add	r3, pc, #28	; (adr r3, 800a048 <scalbn+0xd0>)
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	e7e0      	b.n	8009ff2 <scalbn+0x7a>
 800a030:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a034:	3236      	adds	r2, #54	; 0x36
 800a036:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a03a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a03e:	4620      	mov	r0, r4
 800a040:	4629      	mov	r1, r5
 800a042:	2200      	movs	r2, #0
 800a044:	4b06      	ldr	r3, [pc, #24]	; (800a060 <scalbn+0xe8>)
 800a046:	e7b2      	b.n	8009fae <scalbn+0x36>
 800a048:	c2f8f359 	.word	0xc2f8f359
 800a04c:	01a56e1f 	.word	0x01a56e1f
 800a050:	8800759c 	.word	0x8800759c
 800a054:	7e37e43c 	.word	0x7e37e43c
 800a058:	43500000 	.word	0x43500000
 800a05c:	ffff3cb0 	.word	0xffff3cb0
 800a060:	3c900000 	.word	0x3c900000

0800a064 <copysign>:
 800a064:	ec51 0b10 	vmov	r0, r1, d0
 800a068:	ee11 0a90 	vmov	r0, s3
 800a06c:	ee10 2a10 	vmov	r2, s0
 800a070:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a074:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800a078:	ea41 0300 	orr.w	r3, r1, r0
 800a07c:	ec43 2b10 	vmov	d0, r2, r3
 800a080:	4770      	bx	lr
	...

0800a084 <_init>:
 800a084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a086:	bf00      	nop
 800a088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a08a:	bc08      	pop	{r3}
 800a08c:	469e      	mov	lr, r3
 800a08e:	4770      	bx	lr

0800a090 <_fini>:
 800a090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a092:	bf00      	nop
 800a094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a096:	bc08      	pop	{r3}
 800a098:	469e      	mov	lr, r3
 800a09a:	4770      	bx	lr
