# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.CFG_TESTWRF -t 10ps
# vsim work.CFG_TESTWRF -t 10ps 
# Start time: 11:35:49 on Apr 29,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading ieee.numeric_std(body)
# Loading work.CFG_TESTWRF#1
# Loading work.tbwregisterfile(testa)#1
# Loading work.cfg_wrf#1
# Loading work.windowed_rf(behavioral)#1
ADD WAVE *
# invalid command name "ADD"
add wave *
run 100 ns
vcom -reportprogress 300 -work work /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:46:41 on Apr 29,2021
# vcom -reportprogress 300 -work work /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity TBWREGISTERFILE
# -- Compiling architecture TESTA of TBWREGISTERFILE
# ** Error: /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd(69): near ";": syntax error
# ** Note: /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd(88): VHDL Compiler exiting
# End time: 14:46:41 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:48:09 on Apr 29,2021
# vcom -reportprogress 300 -work work /home/ms21.41/cap3/3.1.3/vhdlsim/tb_registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity TBWREGISTERFILE
# -- Compiling architecture TESTA of TBWREGISTERFILE
# -- Compiling configuration CFG_TESTWRF
# -- Loading entity TBWREGISTERFILE
# -- Loading architecture TESTA of TBWREGISTERFILE
# -- Loading entity WINDOWED_RF
# -- Loading configuration cfg_wrf
# End time: 14:48:09 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.CFG_TESTWRF
# End time: 14:48:54 on Apr 29,2021, Elapsed time: 3:13:05
# Errors: 2, Warnings: 0
# vsim -t 10ps work.CFG_TESTWRF 
# Start time: 14:48:54 on Apr 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading ieee.numeric_std(body)
# Loading work.CFG_TESTWRF#1
# Loading work.tbwregisterfile(testa)#1
# Loading work.cfg_wrf#1
# Loading work.windowed_rf(behavioral)#1
add wave add wave *
# (vish-4014) No objects found matching 'add'.
# (vish-4014) No objects found matching 'wave'.
add wave *
run 50 ns
# End time: 14:53:12 on Apr 29,2021, Elapsed time: 0:04:18
# Errors: 1, Warnings: 0
