
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniBeta_1' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_miniBeta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_20' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/adder_20.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_20' (1#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/adder_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (2#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_22' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_22' (3#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/shifter_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_23' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_23' (4#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/compare_23.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (5#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_11' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_CU_11.v:7]
	Parameter START_game_fsm bound to: 4'b0000 
	Parameter IDLE1_game_fsm bound to: 4'b0001 
	Parameter IDLE2_game_fsm bound to: 4'b0010 
	Parameter CHECK_ANS_game_fsm bound to: 4'b0011 
	Parameter CORRECT_game_fsm bound to: 4'b0100 
	Parameter WRONG_game_fsm bound to: 4'b0101 
	Parameter WIN_game_fsm bound to: 4'b0110 
	Parameter LOSE_game_fsm bound to: 4'b0111 
	Parameter GAMEOVER_game_fsm bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'opTOalufn_24' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/opTOalufn_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'opTOalufn_24' (6#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/opTOalufn_24.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_CU_11.v:60]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_11' (7#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_CU_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_12' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:43]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_12' (8#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'wheelLED_2' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/wheelLED_2.v:7]
	Parameter BEGIN_ledstate bound to: 6'b000000 
	Parameter L0_ledstate bound to: 6'b000001 
	Parameter L1_ledstate bound to: 6'b000010 
	Parameter L2_ledstate bound to: 6'b000011 
	Parameter L3_ledstate bound to: 6'b000100 
	Parameter L4_ledstate bound to: 6'b000101 
	Parameter L5_ledstate bound to: 6'b000110 
	Parameter L6_ledstate bound to: 6'b000111 
	Parameter L7_ledstate bound to: 6'b001000 
	Parameter L8_ledstate bound to: 6'b001001 
	Parameter L9_ledstate bound to: 6'b001010 
	Parameter L10_ledstate bound to: 6'b001011 
	Parameter L11_ledstate bound to: 6'b001100 
	Parameter L12_ledstate bound to: 6'b001101 
	Parameter L13_ledstate bound to: 6'b001110 
	Parameter L14_ledstate bound to: 6'b001111 
	Parameter L15_ledstate bound to: 6'b010000 
	Parameter L16_ledstate bound to: 6'b010001 
	Parameter L17_ledstate bound to: 6'b010010 
	Parameter L18_ledstate bound to: 6'b010011 
	Parameter LN18_ledstate bound to: 6'b010100 
	Parameter LN17_ledstate bound to: 6'b010101 
	Parameter LN16_ledstate bound to: 6'b010110 
	Parameter LN15_ledstate bound to: 6'b010111 
	Parameter LN14_ledstate bound to: 6'b011000 
	Parameter LN13_ledstate bound to: 6'b011001 
	Parameter LN12_ledstate bound to: 6'b011010 
	Parameter LN11_ledstate bound to: 6'b011011 
	Parameter LN10_ledstate bound to: 6'b011100 
	Parameter LN9_ledstate bound to: 6'b011101 
	Parameter LN8_ledstate bound to: 6'b011110 
	Parameter LN7_ledstate bound to: 6'b011111 
	Parameter LN6_ledstate bound to: 6'b100000 
	Parameter LN5_ledstate bound to: 6'b100001 
	Parameter LN4_ledstate bound to: 6'b100010 
	Parameter LN3_ledstate bound to: 6'b100011 
	Parameter LN2_ledstate bound to: 6'b100100 
	Parameter LN1_ledstate bound to: 6'b100101 
	Parameter WIN_ledstate bound to: 6'b100110 
	Parameter P0 bound to: 37'b0000000000000000000000000000000000001 
	Parameter P1 bound to: 37'b0000000000000000000000000000000000010 
	Parameter P2 bound to: 37'b0000000000000000000000000000000000100 
	Parameter P3 bound to: 37'b0000000000000000000000000000000001000 
	Parameter P4 bound to: 37'b0000000000000000000000000000000010000 
	Parameter P5 bound to: 37'b0000000000000000000000000000000100000 
	Parameter P6 bound to: 37'b0000000000000000000000000000001000000 
	Parameter P7 bound to: 37'b0000000000000000000000000000010000000 
	Parameter P8 bound to: 37'b0000000000000000000000000000100000000 
	Parameter P9 bound to: 37'b0000000000000000000000000001000000000 
	Parameter P10 bound to: 37'b0000000000000000000000000010000000000 
	Parameter P11 bound to: 37'b0000000000000000000000000100000000000 
	Parameter P12 bound to: 37'b0000000000000000000000001000000000000 
	Parameter P13 bound to: 37'b0000000000000000000000010000000000000 
	Parameter P14 bound to: 37'b0000000000000000000000100000000000000 
	Parameter P15 bound to: 37'b0000000000000000000001000000000000000 
	Parameter P16 bound to: 37'b0000000000000000000010000000000000000 
	Parameter P17 bound to: 37'b0000000000000000000100000000000000000 
	Parameter P18 bound to: 37'b0000000000000000001000000000000000000 
	Parameter N18 bound to: 37'b0000000000000000010000000000000000000 
	Parameter N17 bound to: 37'b0000000000000000100000000000000000000 
	Parameter N16 bound to: 37'b0000000000000001000000000000000000000 
	Parameter N15 bound to: 37'b0000000000000010000000000000000000000 
	Parameter N14 bound to: 37'b0000000000000100000000000000000000000 
	Parameter N13 bound to: 37'b0000000000001000000000000000000000000 
	Parameter N12 bound to: 37'b0000000000010000000000000000000000000 
	Parameter N11 bound to: 37'b0000000000100000000000000000000000000 
	Parameter N10 bound to: 37'b0000000001000000000000000000000000000 
	Parameter N9 bound to: 37'b0000000010000000000000000000000000000 
	Parameter N8 bound to: 37'b0000000100000000000000000000000000000 
	Parameter N7 bound to: 37'b0000001000000000000000000000000000000 
	Parameter N6 bound to: 37'b0000010000000000000000000000000000000 
	Parameter N5 bound to: 37'b0000100000000000000000000000000000000 
	Parameter N4 bound to: 37'b0001000000000000000000000000000000000 
	Parameter N3 bound to: 37'b0010000000000000000000000000000000000 
	Parameter N2 bound to: 37'b0100000000000000000000000000000000000 
	Parameter N1 bound to: 37'b1000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'shiftled_16' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/shiftled_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shiftled_16' (9#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/shiftled_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/wheelLED_2.v:150]
INFO: [Synth 8-6155] done synthesizing module 'wheelLED_2' (10#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/wheelLED_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_13' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_25' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/edge_detector_25.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_25' (11#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/edge_detector_25.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_26' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/counter_26.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_26' (12#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/counter_26.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (13#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_27' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/pn_gen_27.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_27' (14#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/pn_gen_27.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_13' (15#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
INFO: [Synth 8-6157] synthesizing module 'ledTOnum_15' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/ledTOnum_15.v:7]
	Parameter P0 bound to: 37'b0000000000000000000000000000000000001 
	Parameter P1 bound to: 37'b0000000000000000000000000000000000010 
	Parameter P2 bound to: 37'b0000000000000000000000000000000000100 
	Parameter P3 bound to: 37'b0000000000000000000000000000000001000 
	Parameter P4 bound to: 37'b0000000000000000000000000000000010000 
	Parameter P5 bound to: 37'b0000000000000000000000000000000100000 
	Parameter P6 bound to: 37'b0000000000000000000000000000001000000 
	Parameter P7 bound to: 37'b0000000000000000000000000000010000000 
	Parameter P8 bound to: 37'b0000000000000000000000000000100000000 
	Parameter P9 bound to: 37'b0000000000000000000000000001000000000 
	Parameter P10 bound to: 37'b0000000000000000000000000010000000000 
	Parameter P11 bound to: 37'b0000000000000000000000000100000000000 
	Parameter P12 bound to: 37'b0000000000000000000000001000000000000 
	Parameter P13 bound to: 37'b0000000000000000000000010000000000000 
	Parameter P14 bound to: 37'b0000000000000000000000100000000000000 
	Parameter P15 bound to: 37'b0000000000000000000001000000000000000 
	Parameter P16 bound to: 37'b0000000000000000000010000000000000000 
	Parameter P17 bound to: 37'b0000000000000000000100000000000000000 
	Parameter P18 bound to: 37'b0000000000000000001000000000000000000 
	Parameter N18 bound to: 37'b0000000000000000010000000000000000000 
	Parameter N17 bound to: 37'b0000000000000000100000000000000000000 
	Parameter N16 bound to: 37'b0000000000000001000000000000000000000 
	Parameter N15 bound to: 37'b0000000000000010000000000000000000000 
	Parameter N14 bound to: 37'b0000000000000100000000000000000000000 
	Parameter N13 bound to: 37'b0000000000001000000000000000000000000 
	Parameter N12 bound to: 37'b0000000000010000000000000000000000000 
	Parameter N11 bound to: 37'b0000000000100000000000000000000000000 
	Parameter N10 bound to: 37'b0000000001000000000000000000000000000 
	Parameter N9 bound to: 37'b0000000010000000000000000000000000000 
	Parameter N8 bound to: 37'b0000000100000000000000000000000000000 
	Parameter N7 bound to: 37'b0000001000000000000000000000000000000 
	Parameter N6 bound to: 37'b0000010000000000000000000000000000000 
	Parameter N5 bound to: 37'b0000100000000000000000000000000000000 
	Parameter N4 bound to: 37'b0001000000000000000000000000000000000 
	Parameter N3 bound to: 37'b0010000000000000000000000000000000000 
	Parameter N2 bound to: 37'b0100000000000000000000000000000000000 
	Parameter N1 bound to: 37'b1000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ledTOnum_15' (16#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/ledTOnum_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_miniBeta_1' (17#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/game_miniBeta_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'opLED_3' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/opLED_3.v:7]
	Parameter ADD_opstate bound to: 2'b00 
	Parameter SUB_opstate bound to: 2'b01 
	Parameter RESET_opstate bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/opLED_3.v:28]
INFO: [Synth 8-6155] done synthesizing module 'opLED_3' (18#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/opLED_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (19#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (20#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_6' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_17' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/pipeline_17.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_17' (21#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/pipeline_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_6' (22#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/button_conditioner_6.v:13]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_level_7' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_level_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'level_digit_18' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/level_digit_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'level_digit_18' (23#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/level_digit_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_level_7' (24#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_level_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_randA_8' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_randA_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'rand_digit_19' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:7]
WARNING: [Synth 8-151] case item 16'b0000000000000011 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:17]
WARNING: [Synth 8-151] case item 16'b0000000000000110 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:17]
WARNING: [Synth 8-151] case item 16'b0000000000000101 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:17]
WARNING: [Synth 8-151] case item 16'b0000000000001001 is unreachable [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:17]
INFO: [Synth 8-6155] done synthesizing module 'rand_digit_19' (25#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/rand_digit_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_randA_8' (26#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_randA_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_randB_9' [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_randB_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_randB_9' (27#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/sevenseg_randB_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (28#1) [C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/wheelgame528/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_ledstate_q_reg' in module 'wheelLED_2'
INFO: [Synth 8-802] inferred FSM for state register 'M_opstate_q_reg' in module 'opLED_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_game_fsm |                              000 |                             0000
          IDLE1_game_fsm |                              001 |                             0001
          IDLE2_game_fsm |                              010 |                             0010
      CHECK_ANS_game_fsm |                              011 |                             0011
        CORRECT_game_fsm |                              100 |                             0100
          WRONG_game_fsm |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_CU_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          BEGIN_ledstate |                            00001 |                           000000
             L0_ledstate |                            00010 |                           000001
             L1_ledstate |                            00100 |                           000010
             L2_ledstate |                            01000 |                           000011
             L3_ledstate |                            10000 |                           000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ledstate_q_reg' using encoding 'one-hot' in module 'wheelLED_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ADD_opstate |                               00 |                               00
             SUB_opstate |                               01 |                               01
           RESET_opstate |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_opstate_q_reg' using encoding 'sequential' in module 'opLED_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 72    
	   3 Input   37 Bit        Muxes := 2     
	   5 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 5     
	  38 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	  16 Input    7 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 13    
	   6 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     6|
|4     |LUT2   |     1|
|5     |LUT4   |    12|
|6     |LUT5   |     7|
|7     |LUT6   |     5|
|8     |FDRE   |    52|
|9     |FDSE   |     5|
|10    |IBUF   |     5|
|11    |OBUF   |    83|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 1013.313 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1013.313 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/wheelgame528/work/vivado/wheelgame528/wheelgame528.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 19:52:18 2020...
