{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512579735994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512579736001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:02:15 2017 " "Processing started: Wed Dec 06 18:02:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512579736001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512579736001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lauflicht_Final -c Lauflicht_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lauflicht_Final -c Lauflicht_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512579736002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512579736611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/speed_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/speed_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_control-count " "Found design unit 1: speed_control-count" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737087 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_control " "Found entity 1: speed_control" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-segment_control " "Found design unit 1: seven_segment_decoder-segment_control" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737131 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/run_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/run_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 run_control-run " "Found design unit 1: run_control-run" {  } { { "MySymbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/run_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737181 ""} { "Info" "ISGN_ENTITY_NAME" "1 run_control " "Found entity 1: run_control" {  } { { "MySymbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/run_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/reverse_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/reverse_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_control-switch " "Found design unit 1: reverse_control-switch" {  } { { "MySymbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/reverse_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737247 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_control " "Found entity 1: reverse_control" {  } { { "MySymbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/reverse_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysymbols/lauflichtv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysymbols/lauflichtv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LauflichtV2-laufen " "Found design unit 1: LauflichtV2-laufen" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737307 ""} { "Info" "ISGN_ENTITY_NAME" "1 LauflichtV2 " "Found entity 1: LauflichtV2" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lauflicht_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lauflicht_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lauflicht_Final " "Found entity 1: Lauflicht_Final" {  } { { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579737351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579737351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lauflicht_Final " "Elaborating entity \"Lauflicht_Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512579737424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LauflichtV2 LauflichtV2:inst5 " "Elaborating entity \"LauflichtV2\" for hierarchy \"LauflichtV2:inst5\"" {  } { { "Lauflicht_Final.bdf" "inst5" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 184 456 680 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579737523 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_ubernahme LauflichtV2.vhd(30) " "VHDL Process Statement warning at LauflichtV2.vhd(30): signal \"muster_ubernahme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737524 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster LauflichtV2.vhd(31) " "VHDL Process Statement warning at LauflichtV2.vhd(31): signal \"muster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737525 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_temp LauflichtV2.vhd(35) " "VHDL Process Statement warning at LauflichtV2.vhd(35): signal \"LEDs_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(36) " "VHDL Process Statement warning at LauflichtV2.vhd(36): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(37) " "VHDL Process Statement warning at LauflichtV2.vhd(37): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zustand LauflichtV2.vhd(43) " "VHDL Process Statement warning at LauflichtV2.vhd(43): signal \"zustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(46) " "VHDL Process Statement warning at LauflichtV2.vhd(46): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(47) " "VHDL Process Statement warning at LauflichtV2.vhd(47): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737530 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(48) " "VHDL Process Statement warning at LauflichtV2.vhd(48): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(49) " "VHDL Process Statement warning at LauflichtV2.vhd(49): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(50) " "VHDL Process Statement warning at LauflichtV2.vhd(50): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(51) " "VHDL Process Statement warning at LauflichtV2.vhd(51): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(52) " "VHDL Process Statement warning at LauflichtV2.vhd(52): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(54) " "VHDL Process Statement warning at LauflichtV2.vhd(54): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737536 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(56) " "VHDL Process Statement warning at LauflichtV2.vhd(56): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737537 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(65) " "VHDL Process Statement warning at LauflichtV2.vhd(65): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(66) " "VHDL Process Statement warning at LauflichtV2.vhd(66): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(67) " "VHDL Process Statement warning at LauflichtV2.vhd(67): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(68) " "VHDL Process Statement warning at LauflichtV2.vhd(68): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(69) " "VHDL Process Statement warning at LauflichtV2.vhd(69): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(70) " "VHDL Process Statement warning at LauflichtV2.vhd(70): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737542 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(71) " "VHDL Process Statement warning at LauflichtV2.vhd(71): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(72) " "VHDL Process Statement warning at LauflichtV2.vhd(72): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(74) " "VHDL Process Statement warning at LauflichtV2.vhd(74): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(76) " "VHDL Process Statement warning at LauflichtV2.vhd(76): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(84) " "VHDL Process Statement warning at LauflichtV2.vhd(84): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(85) " "VHDL Process Statement warning at LauflichtV2.vhd(85): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(86) " "VHDL Process Statement warning at LauflichtV2.vhd(86): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737547 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(87) " "VHDL Process Statement warning at LauflichtV2.vhd(87): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(88) " "VHDL Process Statement warning at LauflichtV2.vhd(88): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(89) " "VHDL Process Statement warning at LauflichtV2.vhd(89): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(90) " "VHDL Process Statement warning at LauflichtV2.vhd(90): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(91) " "VHDL Process Statement warning at LauflichtV2.vhd(91): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(93) " "VHDL Process Statement warning at LauflichtV2.vhd(93): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737552 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(95) " "VHDL Process Statement warning at LauflichtV2.vhd(95): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737557 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(103) " "VHDL Process Statement warning at LauflichtV2.vhd(103): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737557 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(104) " "VHDL Process Statement warning at LauflichtV2.vhd(104): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737557 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(105) " "VHDL Process Statement warning at LauflichtV2.vhd(105): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737557 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(106) " "VHDL Process Statement warning at LauflichtV2.vhd(106): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737558 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(107) " "VHDL Process Statement warning at LauflichtV2.vhd(107): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737558 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(108) " "VHDL Process Statement warning at LauflichtV2.vhd(108): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737558 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(109) " "VHDL Process Statement warning at LauflichtV2.vhd(109): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737566 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(110) " "VHDL Process Statement warning at LauflichtV2.vhd(110): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737566 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(112) " "VHDL Process Statement warning at LauflichtV2.vhd(112): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737567 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(114) " "VHDL Process Statement warning at LauflichtV2.vhd(114): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737567 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(122) " "VHDL Process Statement warning at LauflichtV2.vhd(122): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737567 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(123) " "VHDL Process Statement warning at LauflichtV2.vhd(123): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737567 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(124) " "VHDL Process Statement warning at LauflichtV2.vhd(124): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737571 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(125) " "VHDL Process Statement warning at LauflichtV2.vhd(125): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737571 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(126) " "VHDL Process Statement warning at LauflichtV2.vhd(126): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737571 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(127) " "VHDL Process Statement warning at LauflichtV2.vhd(127): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737571 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(128) " "VHDL Process Statement warning at LauflichtV2.vhd(128): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737572 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(129) " "VHDL Process Statement warning at LauflichtV2.vhd(129): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737572 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(131) " "VHDL Process Statement warning at LauflichtV2.vhd(131): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737572 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(133) " "VHDL Process Statement warning at LauflichtV2.vhd(133): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(141) " "VHDL Process Statement warning at LauflichtV2.vhd(141): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(142) " "VHDL Process Statement warning at LauflichtV2.vhd(142): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(143) " "VHDL Process Statement warning at LauflichtV2.vhd(143): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(144) " "VHDL Process Statement warning at LauflichtV2.vhd(144): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(145) " "VHDL Process Statement warning at LauflichtV2.vhd(145): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737577 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(146) " "VHDL Process Statement warning at LauflichtV2.vhd(146): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737582 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(147) " "VHDL Process Statement warning at LauflichtV2.vhd(147): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737582 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(148) " "VHDL Process Statement warning at LauflichtV2.vhd(148): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737582 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(150) " "VHDL Process Statement warning at LauflichtV2.vhd(150): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737582 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(152) " "VHDL Process Statement warning at LauflichtV2.vhd(152): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737582 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(160) " "VHDL Process Statement warning at LauflichtV2.vhd(160): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737583 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(161) " "VHDL Process Statement warning at LauflichtV2.vhd(161): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737583 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(162) " "VHDL Process Statement warning at LauflichtV2.vhd(162): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(163) " "VHDL Process Statement warning at LauflichtV2.vhd(163): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(164) " "VHDL Process Statement warning at LauflichtV2.vhd(164): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(165) " "VHDL Process Statement warning at LauflichtV2.vhd(165): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(166) " "VHDL Process Statement warning at LauflichtV2.vhd(166): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(167) " "VHDL Process Statement warning at LauflichtV2.vhd(167): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737588 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(169) " "VHDL Process Statement warning at LauflichtV2.vhd(169): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(171) " "VHDL Process Statement warning at LauflichtV2.vhd(171): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(179) " "VHDL Process Statement warning at LauflichtV2.vhd(179): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(180) " "VHDL Process Statement warning at LauflichtV2.vhd(180): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(181) " "VHDL Process Statement warning at LauflichtV2.vhd(181): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(182) " "VHDL Process Statement warning at LauflichtV2.vhd(182): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(183) " "VHDL Process Statement warning at LauflichtV2.vhd(183): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737594 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(184) " "VHDL Process Statement warning at LauflichtV2.vhd(184): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(185) " "VHDL Process Statement warning at LauflichtV2.vhd(185): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "muster_temp LauflichtV2.vhd(186) " "VHDL Process Statement warning at LauflichtV2.vhd(186): signal \"muster_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(188) " "VHDL Process Statement warning at LauflichtV2.vhd(188): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reverse LauflichtV2.vhd(190) " "VHDL Process Statement warning at LauflichtV2.vhd(190): signal \"reverse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_temp LauflichtV2.vhd(203) " "VHDL Process Statement warning at LauflichtV2.vhd(203): signal \"count_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579737599 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"count_temp\", which holds its previous value in one or more paths through the process" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579737604 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "muster_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"muster_temp\", which holds its previous value in one or more paths through the process" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579737604 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zustand LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"zustand\", which holds its previous value in one or more paths through the process" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579737604 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDs_temp LauflichtV2.vhd(22) " "VHDL Process Statement warning at LauflichtV2.vhd(22): inferring latch(es) for signal or variable \"LEDs_temp\", which holds its previous value in one or more paths through the process" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579737605 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737605 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737605 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737606 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737606 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDs_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"LEDs_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[0\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[1\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zustand\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"zustand\[2\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737611 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737612 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737612 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737612 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[4\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[4\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[5\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[5\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[6\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[6\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muster_temp\[7\] LauflichtV2.vhd(22) " "Inferred latch for \"muster_temp\[7\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[0\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[0\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[1\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[1\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[2\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[2\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temp\[3\] LauflichtV2.vhd(22) " "Inferred latch for \"count_temp\[3\]\" at LauflichtV2.vhd(22)" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579737617 "|Lauflicht_Final|LauflichtV2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "run_control run_control:inst2 " "Elaborating entity \"run_control\" for hierarchy \"run_control:inst2\"" {  } { { "Lauflicht_Final.bdf" "inst2" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 256 168 360 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579737753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_control reverse_control:inst1 " "Elaborating entity \"reverse_control\" for hierarchy \"reverse_control:inst1\"" {  } { { "Lauflicht_Final.bdf" "inst1" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 104 144 360 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579737890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_control speed_control:inst " "Elaborating entity \"speed_control\" for hierarchy \"speed_control:inst\"" {  } { { "Lauflicht_Final.bdf" "inst" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 424 136 344 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579738044 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_temp speed_control.vhd(23) " "VHDL Process Statement warning at speed_control.vhd(23): signal \"counter_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579738045 "|Lauflicht_Final|speed_control:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state speed_control.vhd(24) " "VHDL Process Statement warning at speed_control.vhd(24): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512579738045 "|Lauflicht_Final|speed_control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:inst3 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:inst3\"" {  } { { "Lauflicht_Final.bdf" "inst3" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 96 728 912 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579738143 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_counter seven_segment_decoder.vhd(22) " "VHDL Process Statement warning at seven_segment_decoder.vhd(22): inferring latch(es) for signal or variable \"internal_counter\", which holds its previous value in one or more paths through the process" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512579738144 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[0\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[0\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738144 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[1\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[1\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738144 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[2\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[2\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738144 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[3\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[3\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738150 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[4\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[4\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738150 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[5\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[5\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738150 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[6\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[6\]\" at seven_segment_decoder.vhd(27)" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512579738150 "|Lauflicht_Final|seven_segment_decoder:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_decoder:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_decoder:inst3\|Div0\"" {  } { { "MySymbols/seven_segment_decoder.vhd" "Div0" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579739067 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_decoder:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_decoder:inst3\|Mod0\"" {  } { { "MySymbols/seven_segment_decoder.vhd" "Mod0" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579739067 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512579739067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_decoder:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_decoder:inst3\|lpm_divide:Div0\"" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579739736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_decoder:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_decoder:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579739736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579739736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579739736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579739736 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512579739736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579739876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579739876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579740079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579740079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579740256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579740256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579740462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579740462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579740635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579740635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_decoder:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_segment_decoder:inst3\|lpm_divide:Mod0\"" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579741236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_decoder:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_segment_decoder:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579741236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579741236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579741236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512579741236 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512579741236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579741358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579741358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579741500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579741500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512579741656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512579741656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LauflichtV2:inst5\|LEDs_temp\[0\] " "Latch LauflichtV2:inst5\|LEDs_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|zustand\[2\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|zustand\[2\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742278 ""}  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[0\] " "Latch seven_segment_decoder:inst3\|internal_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742278 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[1\] " "Latch seven_segment_decoder:inst3\|internal_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742282 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[2\] " "Latch seven_segment_decoder:inst3\|internal_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742282 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[3\] " "Latch seven_segment_decoder:inst3\|internal_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742283 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[5\] " "Latch seven_segment_decoder:inst3\|internal_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742283 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[6\] " "Latch seven_segment_decoder:inst3\|internal_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742283 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_decoder:inst3\|internal_counter\[4\] " "Latch seven_segment_decoder:inst3\|internal_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LauflichtV2:inst5\|count_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal LauflichtV2:inst5\|count_temp\[3\]" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512579742288 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512579742288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MySymbols/run_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/run_control.vhd" 18 -1 0 } } { "MySymbols/reverse_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/reverse_control.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512579742289 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512579742290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_U_32\[0\] VCC " "Pin \"out_U_32\[0\]\" is stuck at VCC" {  } { { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512579742385 "|Lauflicht_Final|out_U_32[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_U_33\[0\] VCC " "Pin \"out_U_33\[0\]\" is stuck at VCC" {  } { { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512579742385 "|Lauflicht_Final|out_U_33[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512579742385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512579743648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579743648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512579744150 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512579744150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512579744150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512579744150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579744553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:02:24 2017 " "Processing ended: Wed Dec 06 18:02:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579744553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579744553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579744553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512579744553 ""}
