Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 26 19:57:43 2023
| Host         : DESKTOP-8PI2STL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ethernet_top_timing_summary_routed.rpt -pb ethernet_top_timing_summary_routed.pb -rpx ethernet_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  3           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.767        0.000                      0                 2114        0.106        0.000                      0                 2114        3.000        0.000                       0                   829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
eth_rst_gen_i/gen_50M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                {2.500 12.500}     20.000          50.000          
  clkfbout_clk_wiz_0                {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rst_gen_i/gen_50M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                     12.630        0.000                      0                 2059        0.106        0.000                      0                 2059        9.020        0.000                       0                   820  
  clk_out2_clk_wiz_0                                                                                                                                                                 17.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  
sys_clk_pin                               8.852        0.000                      0                    2        0.278        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.767        0.000                      0                   26        2.785        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       16.639        0.000                      0                   32        0.708        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1
  To Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rst_gen_i/gen_50M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.560ns (22.641%)  route 5.330ns (77.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.392     4.475    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.503    17.071    packet_gen_i/clk_out1
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[20]/C
                         clock pessimism              0.489    17.560    
                         clock uncertainty           -0.084    17.476    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.371    17.105    packet_gen_i/data_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.560ns (22.641%)  route 5.330ns (77.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.392     4.475    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.503    17.071    packet_gen_i/clk_out1
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[22]/C
                         clock pessimism              0.489    17.560    
                         clock uncertainty           -0.084    17.476    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.371    17.105    packet_gen_i/data_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.560ns (22.641%)  route 5.330ns (77.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.392     4.475    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.503    17.071    packet_gen_i/clk_out1
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[24]/C
                         clock pessimism              0.489    17.560    
                         clock uncertainty           -0.084    17.476    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.371    17.105    packet_gen_i/data_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.560ns (22.641%)  route 5.330ns (77.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.392     4.475    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.503    17.071    packet_gen_i/clk_out1
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[29]/C
                         clock pessimism              0.489    17.560    
                         clock uncertainty           -0.084    17.476    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.371    17.105    packet_gen_i/data_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.560ns (22.641%)  route 5.330ns (77.359%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.392     4.475    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.503    17.071    packet_gen_i/clk_out1
    SLICE_X8Y113         FDRE                                         r  packet_gen_i/data_buffer_reg[31]/C
                         clock pessimism              0.489    17.560    
                         clock uncertainty           -0.084    17.476    
    SLICE_X8Y113         FDRE (Setup_fdre_C_CE)      -0.371    17.105    packet_gen_i/data_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.796ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.560ns (23.330%)  route 5.127ns (76.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.188     4.272    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.501    17.069    packet_gen_i/clk_out1
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[17]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.407    17.067    packet_gen_i/data_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 12.796    

Slack (MET) :             12.796ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.560ns (23.330%)  route 5.127ns (76.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.188     4.272    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.501    17.069    packet_gen_i/clk_out1
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[2]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.407    17.067    packet_gen_i/data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 12.796    

Slack (MET) :             12.796ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.560ns (23.330%)  route 5.127ns (76.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.188     4.272    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.501    17.069    packet_gen_i/clk_out1
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[4]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.407    17.067    packet_gen_i/data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 12.796    

Slack (MET) :             12.796ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.560ns (23.330%)  route 5.127ns (76.670%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.188     4.272    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.501    17.069    packet_gen_i/clk_out1
    SLICE_X9Y116         FDRE                                         r  packet_gen_i/data_buffer_reg[6]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X9Y116         FDRE (Setup_fdre_C_CE)      -0.407    17.067    packet_gen_i/data_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                 12.796    

Slack (MET) :             12.813ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.560ns (23.267%)  route 5.145ns (76.733%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 17.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.607    -2.415    packet_gen_i/clk_out1
    SLICE_X31Y126        FDRE                                         r  packet_gen_i/state_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.456    -1.959 f  packet_gen_i/state_counter_reg[7]/Q
                         net (fo=8, routed)           1.017    -0.942    packet_gen_i/state_counter_reg[7]
    SLICE_X34Y125        LUT2 (Prop_lut2_I0_O)        0.150    -0.792 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.760    -0.032    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X32Y128        LUT6 (Prop_lut6_I0_O)        0.328     0.296 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.755     1.051    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y125        LUT5 (Prop_lut5_I2_O)        0.150     1.201 r  packet_gen_i/fcs_buffer[31]_i_9/O
                         net (fo=2, routed)           0.609     1.810    packet_gen_i/fcs_buffer[31]_i_9_n_0
    SLICE_X33Y124        LUT6 (Prop_lut6_I4_O)        0.326     2.136 f  packet_gen_i/fcs_buffer[31]_i_4/O
                         net (fo=3, routed)           0.798     2.934    packet_gen_i/fcs_buffer[31]_i_4_n_0
    SLICE_X29Y124        LUT3 (Prop_lut3_I1_O)        0.150     3.084 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.206     4.290    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  packet_gen_i/data_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.500    17.068    packet_gen_i/clk_out1
    SLICE_X8Y117         FDRE                                         r  packet_gen_i/data_buffer_reg[11]/C
                         clock pessimism              0.489    17.557    
                         clock uncertainty           -0.084    17.473    
    SLICE_X8Y117         FDRE (Setup_fdre_C_CE)      -0.371    17.102    packet_gen_i/data_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 12.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.565    -0.849    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y114         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.654    packet_gen_i/fifo_out[21]
    SLICE_X8Y114         LUT4 (Prop_lut4_I3_O)        0.045    -0.609 r  packet_gen_i/data_buffer[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.609    packet_gen_i/data_buffer[21]_i_1_n_0
    SLICE_X8Y114         FDRE                                         r  packet_gen_i/data_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.835    -1.276    packet_gen_i/clk_out1
    SLICE_X8Y114         FDRE                                         r  packet_gen_i/data_buffer_reg[21]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.121    -0.715    packet_gen_i/data_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y110        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.605    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[6]
    SLICE_X14Y110        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.838    -1.273    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y110        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2/CLK
                         clock pessimism              0.442    -0.831    
    SLICE_X14Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.722    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X14Y113        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.148    -0.701 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.587    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[15]
    SLICE_X14Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.836    -1.275    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2/CLK
                         clock pessimism              0.442    -0.833    
    SLICE_X14Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.704    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y111        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[22]/Q
                         net (fo=1, routed)           0.102    -0.604    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[22]
    SLICE_X14Y111        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.838    -1.273    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y111        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]_srl2/CLK
                         clock pessimism              0.442    -0.831    
    SLICE_X14Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.722    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]_srl2
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X11Y111        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.590    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[28]
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.836    -1.275    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/CLK
                         clock pessimism              0.442    -0.833    
    SLICE_X10Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.716    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][30]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.566    -0.848    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y112        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[30]/Q
                         net (fo=1, routed)           0.134    -0.573    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[30]
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][30]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.836    -1.275    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][30]_srl2/CLK
                         clock pessimism              0.463    -0.812    
    SLICE_X10Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.703    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][30]_srl2
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y110        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.604    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[2]
    SLICE_X14Y110        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.838    -1.273    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y110        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/CLK
                         clock pessimism              0.442    -0.831    
    SLICE_X14Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.737    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/aclk
    SLICE_X15Y113        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly/gen_reg.d_reg_reg[17]/Q
                         net (fo=1, routed)           0.089    -0.619    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_d_dly_n_14
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.049    -0.570 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.570    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src[17]_i_1_n_0
    SLICE_X14Y113        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.835    -1.276    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X14Y113        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[17]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X14Y113        FDRE (Hold_fdre_C_D)         0.131    -0.705    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[17]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X11Y111        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[24]/Q
                         net (fo=1, routed)           0.112    -0.594    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[24]
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.836    -1.275    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X10Y112        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][24]_srl2/CLK
                         clock pessimism              0.442    -0.833    
    SLICE_X10Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.731    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][24]_srl2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.562    -0.852    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y118         FDRE                                         r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.624    packet_gen_i/fifo_out[5]
    SLICE_X8Y118         LUT4 (Prop_lut4_I3_O)        0.045    -0.579 r  packet_gen_i/data_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.579    packet_gen_i/data_buffer[5]_i_1_n_0
    SLICE_X8Y118         FDRE                                         r  packet_gen_i/data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.831    -1.280    packet_gen_i/clk_out1
    SLICE_X8Y118         FDRE                                         r  packet_gen_i/data_buffer_reg[5]/C
                         clock pessimism              0.441    -0.839    
    SLICE_X8Y118         FDRE (Hold_fdre_C_D)         0.120    -0.719    packet_gen_i/data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   eth_rst_gen_i/gen_50M/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y44      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y42      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y119    packet_timer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y116    packet_timer_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y110    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y110    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y112    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y112    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y110    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y110    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y112    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y112    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_rst_gen_i/gen_50M/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   eth_rst_gen_i/gen_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.456ns (53.887%)  route 0.390ns (46.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.880ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398     3.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456     4.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.390     4.726    rst_gen_i/rst_q[0]
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.906    13.317    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism              0.363    13.680    
                         clock uncertainty           -0.035    13.645    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)       -0.067    13.578    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.456ns (45.213%)  route 0.553ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 13.317 - 10.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.220     3.702    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.456     4.158 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.553     4.711    rst_gen_i/rst_q[1]
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.906    13.317    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism              0.385    13.702    
                         clock uncertainty           -0.035    13.667    
    SLICE_X35Y125        FDRE (Setup_fdre_C_D)       -0.081    13.586    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  8.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.042%)  route 0.203ns (58.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.203     1.557    rst_gen_i/rst_q[1]
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.113     1.551    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism             -0.337     1.214    
    SLICE_X35Y125        FDRE (Hold_fdre_C_D)         0.066     1.280    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.306%)  route 0.170ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.056     1.306    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.141     1.447 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.170     1.617    rst_gen_i/rst_q[0]
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.113     1.551    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism             -0.324     1.227    
    SLICE_X35Y125        FDRE (Hold_fdre_C_D)         0.070     1.297    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y124  rst_gen_i/rst_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y125  rst_gen_i/rst_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y125  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y124  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y124  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y124  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y124  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y125  rst_gen_i/rst_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.187%)  route 1.222ns (67.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.682    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y119        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[0]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.187%)  route 1.222ns (67.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.682    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y119        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[1]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.187%)  route 1.222ns (67.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.682    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y119        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[2]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.580ns (32.187%)  route 1.222ns (67.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.682    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y119        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[3]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.824%)  route 1.187ns (67.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677    15.647    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y120        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[4]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.824%)  route 1.187ns (67.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677    15.647    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y120        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[5]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.824%)  route 1.187ns (67.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677    15.647    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y120        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[6]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.824%)  route 1.187ns (67.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677    15.647    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X37Y120        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[7]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.884%)  route 1.184ns (67.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.674    15.644    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X37Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.884%)  route 1.184ns (67.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.880ns = ( 13.880 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.398    13.880    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y124        FDRE (Prop_fdre_C_Q)         0.456    14.336 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.510    14.846    rst_gen_i/rst_q[0]
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.124    14.970 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.674    15.644    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X37Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    16.448    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.930%)  route 0.362ns (66.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.491    rst_gen_i/rst_q[1]
    SLICE_X35Y125        LUT5 (Prop_lut5_I1_O)        0.045     1.536 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.226     1.762    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.182    -1.108    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.085    -1.023    eth_rst_gen_i/eth_rst_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          1.023    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.805ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.351%)  route 0.355ns (65.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.491    rst_gen_i/rst_q[1]
    SLICE_X35Y125        LUT5 (Prop_lut5_I1_O)        0.045     1.536 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.219     1.755    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X34Y126        FDRE (Hold_fdre_C_D)         0.059    -1.050    eth_rst_gen_i/eth_rst_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          1.050    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.819ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.515%)  route 0.369ns (66.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.491    rst_gen_i/rst_q[1]
    SLICE_X35Y125        LUT5 (Prop_lut5_I1_O)        0.045     1.536 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.233     1.769    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X34Y125        FDRE (Hold_fdre_C_D)         0.059    -1.051    eth_rst_gen_i/eth_rst_reg
  -------------------------------------------------------------------
                         required time                          1.051    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.828ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.257%)  route 0.300ns (61.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.512    rst_gen_i/rst_q[2]
    SLICE_X35Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.557 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.143     1.700    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X37Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X37Y124        FDRE (Hold_fdre_C_R)        -0.018    -1.128    eth_rst_gen_i/wait_counter_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.848ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.391%)  route 0.426ns (69.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.491    rst_gen_i/rst_q[1]
    SLICE_X35Y125        LUT5 (Prop_lut5_I1_O)        0.045     1.536 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.290     1.826    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.182    -1.108    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.086    -1.022    eth_rst_gen_i/eth_rst_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.491    rst_gen_i/rst_q[1]
    SLICE_X35Y125        LUT5 (Prop_lut5_I1_O)        0.045     1.536 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.289     1.825    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                         clock pessimism              0.000    -1.290    
                         clock uncertainty            0.182    -1.108    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.083    -1.025    eth_rst_gen_i/eth_rst_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.881ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.440%)  route 0.354ns (65.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.512    rst_gen_i/rst_q[2]
    SLICE_X35Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.557 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     1.754    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X37Y123        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.440%)  route 0.354ns (65.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.512    rst_gen_i/rst_q[2]
    SLICE_X35Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.557 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     1.754    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X37Y123        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[17]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.440%)  route 0.354ns (65.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.512    rst_gen_i/rst_q[2]
    SLICE_X35Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.557 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     1.754    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X37Y123        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[18]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.440%)  route 0.354ns (65.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.964     1.214    rst_gen_i/CLK
    SLICE_X35Y125        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_fdre_C_Q)         0.141     1.355 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.512    rst_gen_i/rst_q[2]
    SLICE_X35Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.557 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     1.754    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X37Y123        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[19]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  2.881    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.671ns (25.057%)  route 2.007ns (74.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.265     0.260    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X38Y121        FDPE (Recov_fdpe_C_PRE)     -0.564    16.899    packet_gen_i/crc_gen_i/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.671ns (25.057%)  route 2.007ns (74.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.265     0.260    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X38Y121        FDPE (Recov_fdpe_C_PRE)     -0.564    16.899    packet_gen_i/crc_gen_i/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.671ns (25.057%)  route 2.007ns (74.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.265     0.260    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X38Y121        FDPE (Recov_fdpe_C_PRE)     -0.564    16.899    packet_gen_i/crc_gen_i/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.671ns (25.057%)  route 2.007ns (74.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.265     0.260    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X38Y121        FDPE (Recov_fdpe_C_PRE)     -0.564    16.899    packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.671ns (26.677%)  route 1.844ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.103     0.097    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X40Y123        FDPE (Recov_fdpe_C_PRE)     -0.562    16.898    packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.671ns (26.677%)  route 1.844ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.103     0.097    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X40Y123        FDPE (Recov_fdpe_C_PRE)     -0.562    16.898    packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.671ns (26.677%)  route 1.844ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.103     0.097    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X40Y123        FDPE (Recov_fdpe_C_PRE)     -0.562    16.898    packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.801ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.671ns (26.677%)  route 1.844ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 17.055 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.103     0.097    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.487    17.055    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.489    17.544    
                         clock uncertainty           -0.084    17.460    
    SLICE_X40Y123        FDPE (Recov_fdpe_C_PRE)     -0.562    16.898    packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                 16.801    

Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.671ns (26.656%)  route 1.846ns (73.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.105     0.099    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[12]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X40Y121        FDPE (Recov_fdpe_C_PRE)     -0.562    16.901    packet_gen_i/crc_gen_i/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         16.901    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.671ns (26.656%)  route 1.846ns (73.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.741    -1.158    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I0_O)        0.153    -1.005 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.105     0.099    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y121        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.490    17.058    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y121        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.489    17.547    
                         clock uncertainty           -0.084    17.463    
    SLICE_X40Y121        FDPE (Recov_fdpe_C_PRE)     -0.562    16.901    packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.901    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                 16.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.192ns (31.692%)  route 0.414ns (68.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.190    -0.256    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.463    -0.828    
    SLICE_X34Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.964    packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.192ns (31.692%)  route 0.414ns (68.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.190    -0.256    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/C
                         clock pessimism              0.463    -0.828    
    SLICE_X34Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.964    packet_gen_i/crc_gen_i/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.192ns (31.692%)  route 0.414ns (68.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.190    -0.256    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/C
                         clock pessimism              0.463    -0.828    
    SLICE_X34Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.964    packet_gen_i/crc_gen_i/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.192ns (25.890%)  route 0.550ns (74.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.326    -0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X38Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.965    packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.965    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.192ns (25.890%)  route 0.550ns (74.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.326    -0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X38Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.965    packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.965    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.192ns (25.890%)  route 0.550ns (74.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.326    -0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y123        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y123        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.463    -0.829    
    SLICE_X38Y123        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.965    packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.965    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.192ns (24.170%)  route 0.602ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.379    -0.067    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[26]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X38Y122        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.963    packet_gen_i/crc_gen_i/lfsr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.192ns (24.170%)  route 0.602ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.379    -0.067    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X38Y122        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.963    packet_gen_i/crc_gen_i/lfsr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.192ns (24.170%)  route 0.602ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.379    -0.067    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X38Y122        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.963    packet_gen_i/crc_gen_i/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.192ns (24.170%)  route 0.602ns (75.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y125        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.721 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.224    -0.497    eth_rst_gen_i/Q[0]
    SLICE_X33Y124        LUT2 (Prop_lut2_I1_O)        0.051    -0.446 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.379    -0.067    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X38Y122        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X38Y122        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/C
                         clock pessimism              0.463    -0.827    
    SLICE_X38Y122        FDPE (Remov_fdpe_C_PRE)     -0.136    -0.963    packet_gen_i/crc_gen_i/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.963    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.895    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 4.380ns (40.321%)  route 6.483ns (59.679%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.621    -1.279    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y123        LUT1 (Prop_lut1_I0_O)        0.118    -1.161 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         5.862     4.701    ETH_RXD_OBUF[0]
    D9                   OBUFT (Prop_obuft_I_O)       3.744     8.445 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     8.445    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 4.402ns (42.676%)  route 5.913ns (57.324%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.621    -1.279    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y123        LUT1 (Prop_lut1_I0_O)        0.118    -1.161 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         5.292     4.131    ETH_RXD_OBUF[0]
    C11                  OBUFT (Prop_obuft_I_O)       3.766     7.897 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     7.897    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 4.361ns (44.993%)  route 5.331ns (55.007%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X34Y125        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_fdre_C_Q)         0.518    -1.900 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.621    -1.279    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y123        LUT1 (Prop_lut1_I0_O)        0.118    -1.161 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=303, routed)         4.710     3.549    ETH_RXD_OBUF[0]
    D10                  OBUFT (Prop_obuft_I_O)       3.725     7.274 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.274    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.127ns  (logic 4.114ns (50.624%)  route 4.013ns (49.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.604    -2.418    packet_gen_i/clk_out1
    SLICE_X34Y124        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           4.013     2.113    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         3.596     5.709 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.709    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.089ns (52.193%)  route 3.746ns (47.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.616    -2.406    packet_gen_i/clk_out1
    SLICE_X30Y132        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           3.746     1.858    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         3.571     5.429 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     5.429    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 3.967ns (51.391%)  route 3.752ns (48.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.626    -2.396    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X28Y105        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           3.752     1.812    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511     5.323 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.323    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 4.042ns (53.279%)  route 3.544ns (46.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.605    -2.417    packet_gen_i/clk_out1
    SLICE_X32Y124        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           3.544     1.583    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         3.586     5.169 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.169    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 4.075ns (54.354%)  route 3.422ns (45.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.606    -2.416    eth_rst_gen_i/clk_out1
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_fdre_C_Q)         0.518    -1.898 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           3.422     1.524    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         3.557     5.081 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     5.081    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 0.988ns (42.315%)  route 1.347ns (57.685%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.347     0.650    lopt_2
    D10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.474 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.474    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 0.988ns (39.503%)  route 1.513ns (60.497%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.513     0.816    lopt_1
    C11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.640 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.640    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.427ns (55.006%)  route 1.167ns (44.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    packet_gen_i/clk_out1
    SLICE_X32Y124        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           1.167     0.447    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.733 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.733    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.421ns (54.245%)  route 1.199ns (45.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.552    -0.862    eth_rst_gen_i/clk_out1
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.698 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.199     0.501    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         1.257     1.758 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     1.758    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 0.988ns (36.874%)  route 1.691ns (63.126%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.553    -0.861    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  eth_rst_gen_i/eth_rst_reg_lopt_replica/Q
                         net (fo=1, routed)           1.691     0.995    lopt
    D9                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.819 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     1.819    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.353ns (50.331%)  route 1.335ns (49.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.566    -0.848    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X28Y105        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           1.335     0.628    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.840 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.840    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.436ns (53.051%)  route 1.271ns (46.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.559    -0.855    packet_gen_i/clk_out1
    SLICE_X30Y132        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           1.271     0.580    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.851 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.851    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.461ns (50.688%)  route 1.421ns (49.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.551    -0.863    packet_gen_i/clk_out1
    SLICE_X34Y124        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.699 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           1.421     0.722    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.297     2.019 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.019    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233    13.733    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     6.663 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     8.382    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.478 f  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    11.483    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    15.027 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.027    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     2.940    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.562 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.061    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.087 r  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     1.832    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.077 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.077    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     5.480    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.890 f  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            pdm_microphone_i/m_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 1.475ns (31.274%)  route 3.241ns (68.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           3.241     4.716    pdm_microphone_i/D[0]
    SLICE_X28Y113        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.500    -2.932    pdm_microphone_i/clk_out1
    SLICE_X28Y113        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.584    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.584    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.584    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.584    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y119        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 0.124ns (2.717%)  route 4.439ns (97.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.646     3.646    rst_gen_i/locked
    SLICE_X35Y125        LUT5 (Prop_lut5_I0_O)        0.124     3.770 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.793     4.563    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.489    -2.943    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 0.124ns (2.717%)  route 4.439ns (97.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.646     3.646    rst_gen_i/locked
    SLICE_X35Y125        LUT5 (Prop_lut5_I0_O)        0.124     3.770 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.793     4.563    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.489    -2.943    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 0.124ns (2.726%)  route 4.425ns (97.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677     4.549    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 0.124ns (2.726%)  route 4.425ns (97.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677     4.549    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 0.124ns (2.726%)  route 4.425ns (97.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.748     3.748    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.124     3.872 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.677     4.549    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X37Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            pdm_microphone_i/m_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.243ns (14.264%)  route 1.459ns (85.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           1.459     1.702    pdm_microphone_i/D[0]
    SLICE_X28Y113        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.831    -1.280    pdm_microphone_i/clk_out1
    SLICE_X28Y113        FDRE                                         r  pdm_microphone_i/m_data_q_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.045ns (2.296%)  route 1.915ns (97.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.143     1.960    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X37Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.045ns (2.234%)  route 1.969ns (97.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     2.014    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.045ns (2.234%)  route 1.969ns (97.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     2.014    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.045ns (2.234%)  route 1.969ns (97.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     2.014    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.045ns (2.234%)  route 1.969ns (97.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.197     2.014    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X37Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.045ns (2.216%)  route 1.986ns (97.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.766     1.766    rst_gen_i/locked
    SLICE_X35Y125        LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.219     2.031    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X34Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.766     1.766    rst_gen_i/locked
    SLICE_X35Y125        LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.226     2.037    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.821    -1.290    eth_rst_gen_i/clk_out1
    SLICE_X30Y126        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.045ns (2.205%)  route 1.995ns (97.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.224     2.040    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X37Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.045ns (2.205%)  route 1.995ns (97.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.772     1.772    rst_gen_i/locked
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.045     1.817 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.224     2.040    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X37Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=818, routed)         0.822    -1.289    eth_rst_gen_i/clk_out1
    SLICE_X37Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.117ns  (logic 1.631ns (39.615%)  route 2.486ns (60.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.486     3.993    rst_gen_i/RST_N_IBUF
    SLICE_X35Y124        LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.117    rst_gen_i/p_0_in[0]
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.061     3.472    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.320ns (23.297%)  route 1.052ns (76.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.327    rst_gen_i/RST_N_IBUF
    SLICE_X35Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.372 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.372    rst_gen_i/p_0_in[0]
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.215     1.653    rst_gen_i/CLK
    SLICE_X35Y124        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





