Transfer Net,Driver,Receiver,R / F,Min Etch Delay (ns),Max Etch Delay (ns),AC-DC Slew Rate (V/ns),Corner,Edge #,Time (ns),Pulse Width (ns),Delay Variation (ns),Driver Probe Point,Receiver Node,Min Raw Etch Delay (ns),Max Raw Etch Delay (ns),Min Derate (ns),Max Derate (ns),Standard Load Delay (ns),Simulation,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,2,23.588,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.313,1.211,SSSE,3,33.404,10.000,0.991,SL_PAD/,designator2_pad,2.912,3.903,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,4,43.589,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,5,53.405,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,6,63.588,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.315,1.209,SSSE,7,73.405,10.000,0.993,SL_PAD/,designator2_pad,2.912,3.905,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,8,83.588,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,9,93.404,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.460,1.667,0.994,SSSE,10,103.585,10.000,1.207,SL_PAD/,designator2_pad,2.979,4.186,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.209,SSSE,11,113.404,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,12,123.588,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.323,1.314,1.210,SSSE,13,133.405,10.000,0.991,SL_PAD/,designator2_pad,2.913,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,14,143.589,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,15,153.405,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.646,1.907,0.952,SSSE,2,23.719,10.000,1.261,SL_PAD/,designator2_pad,3.165,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.490,1.227,SSSE,3,33.581,10.000,0.978,SL_PAD/,designator2_pad,3.102,4.080,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.908,0.951,SSSE,4,43.719,10.000,1.261,SL_PAD/,designator2_pad,3.166,4.427,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,5,53.582,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.909,0.951,SSSE,6,63.718,10.000,1.262,SL_PAD/,designator2_pad,3.166,4.428,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.491,1.226,SSSE,7,73.582,10.000,0.979,SL_PAD/,designator2_pad,3.102,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.907,0.952,SSSE,8,83.719,10.000,1.260,SL_PAD/,designator2_pad,3.166,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,9,93.581,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.646,1.906,0.952,SSSE,10,103.718,10.000,1.260,SL_PAD/,designator2_pad,3.165,4.425,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.490,1.227,SSSE,11,113.582,10.000,0.978,SL_PAD/,designator2_pad,3.102,4.080,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.907,0.952,SSSE,12,123.718,10.000,1.260,SL_PAD/,designator2_pad,3.166,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,13,133.582,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.908,0.952,SSSE,14,143.720,10.000,1.261,SL_PAD/,designator2_pad,3.166,4.427,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.492,1.225,SSSE,15,153.582,10.000,0.979,SL_PAD/,designator2_pad,3.103,4.082,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.844,2.079,0.972,SSSE,2,23.883,10.000,1.235,SL_PAD/,designator2_pad,3.363,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.712,1.658,1.269,SSSE,3,33.772,10.000,0.946,SL_PAD/,designator2_pad,3.302,4.248,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.077,0.974,SSSE,4,43.884,10.000,1.232,SL_PAD/,designator2_pad,3.364,4.596,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.712,1.660,1.267,SSSE,5,53.772,10.000,0.948,SL_PAD/,designator2_pad,3.302,4.250,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,6,63.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,7,73.772,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,8,83.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,9,93.772,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.077,0.974,SSSE,10,103.884,10.000,1.232,SL_PAD/,designator2_pad,3.364,4.596,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.267,SSSE,11,113.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.973,SSSE,12,123.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,13,133.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,14,143.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.269,SSSE,15,153.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,1.038,2.233,1.004,SSSE,2,24.079,10.000,1.195,SL_PAD/,designator2_pad,3.557,4.752,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.913,1.849,1.283,SSSE,3,33.973,10.000,0.936,SL_PAD/,designator2_pad,3.503,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.039,2.235,1.003,SSSE,4,44.080,10.000,1.196,SL_PAD/,designator2_pad,3.558,4.754,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.850,1.282,SSSE,5,53.974,10.000,0.936,SL_PAD/,designator2_pad,3.504,4.440,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.232,1.005,SSSE,6,64.080,10.000,1.194,SL_PAD/,designator2_pad,3.557,4.751,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.284,SSSE,7,73.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.231,1.005,SSSE,8,84.080,10.000,1.193,SL_PAD/,designator2_pad,3.557,4.750,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.283,SSSE,9,93.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.233,1.004,SSSE,10,104.080,10.000,1.195,SL_PAD/,designator2_pad,3.557,4.752,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.284,SSSE,11,113.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.232,1.005,SSSE,12,124.080,10.000,1.194,SL_PAD/,designator2_pad,3.557,4.751,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.850,1.282,SSSE,13,133.974,10.000,0.936,SL_PAD/,designator2_pad,3.504,4.440,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.234,1.003,SSSE,14,144.080,10.000,1.196,SL_PAD/,designator2_pad,3.557,4.753,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.283,SSSE,15,153.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.225,2.402,1.020,SSSE,2,24.270,10.000,1.177,SL_PAD/,designator2_pad,3.744,4.921,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.048,1.281,SSSE,3,34.173,10.000,0.936,SL_PAD/,designator2_pad,3.702,4.638,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,4,44.272,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.049,1.280,SSSE,5,54.174,10.000,0.937,SL_PAD/,designator2_pad,3.702,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,6,64.270,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.050,1.280,SSSE,7,74.174,10.000,0.938,SL_PAD/,designator2_pad,3.702,4.640,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,8,84.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.048,1.282,SSSE,9,94.173,10.000,0.936,SL_PAD/,designator2_pad,3.702,4.638,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,10,104.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.049,1.282,SSSE,11,114.174,10.000,0.937,SL_PAD/,designator2_pad,3.702,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,12,124.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.050,1.280,SSSE,13,134.173,10.000,0.938,SL_PAD/,designator2_pad,3.702,4.640,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.020,SSSE,14,144.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.113,2.049,1.282,SSSE,15,154.174,10.000,0.936,SL_PAD/,designator2_pad,3.703,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.264,0.726,2.598,FFFE,2,22.034,10.000,0.462,SL_PAD/,designator2_pad,1.799,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.961,FFFE,3,31.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.264,0.725,2.605,FFFE,4,42.035,10.000,0.461,SL_PAD/,designator2_pad,1.799,2.260,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.964,FFFE,5,51.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.604,FFFE,6,62.035,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.963,FFFE,7,71.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.605,FFFE,8,82.036,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.959,FFFE,9,91.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.603,FFFE,10,102.036,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.961,FFFE,11,111.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.266,0.726,2.609,FFFE,12,122.035,10.000,0.460,SL_PAD/,designator2_pad,1.801,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.239,0.644,2.963,FFFE,13,131.951,10.000,0.405,SL_PAD/,designator2_pad,1.702,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.264,0.724,2.606,FFFE,14,142.034,10.000,0.460,SL_PAD/,designator2_pad,1.799,2.259,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.961,FFFE,15,151.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.425,0.890,2.579,FFFE,2,22.199,10.000,0.465,SL_PAD/,designator2_pad,1.960,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.968,FFFE,3,32.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.425,0.889,2.585,FFFE,4,42.198,10.000,0.464,SL_PAD/,designator2_pad,1.960,2.424,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.967,FFFE,5,52.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.891,2.581,FFFE,6,62.199,10.000,0.465,SL_PAD/,designator2_pad,1.961,2.426,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.962,FFFE,7,72.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.890,2.583,FFFE,8,82.199,10.000,0.464,SL_PAD/,designator2_pad,1.961,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,9,92.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.892,2.577,FFFE,10,102.200,10.000,0.466,SL_PAD/,designator2_pad,1.961,2.427,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.959,FFFE,11,112.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.890,2.584,FFFE,12,122.199,10.000,0.464,SL_PAD/,designator2_pad,1.961,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,13,132.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.892,2.578,FFFE,14,142.200,10.000,0.466,SL_PAD/,designator2_pad,1.961,2.427,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,15,152.115,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.587,1.053,2.577,FFFE,2,22.360,10.000,0.466,SL_PAD/,designator2_pad,2.122,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.969,2.960,FFFE,3,32.276,10.000,0.406,SL_PAD/,designator2_pad,2.026,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.580,FFFE,4,42.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.968,2.962,FFFE,5,52.276,10.000,0.405,SL_PAD/,designator2_pad,2.026,2.431,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.054,2.578,FFFE,6,62.361,10.000,0.466,SL_PAD/,designator2_pad,2.123,2.589,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.968,2.961,FFFE,7,72.276,10.000,0.405,SL_PAD/,designator2_pad,2.026,2.431,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.577,FFFE,8,82.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.969,2.960,FFFE,9,92.277,10.000,0.405,SL_PAD/,designator2_pad,2.027,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.578,FFFE,10,102.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.969,2.963,FFFE,11,112.277,10.000,0.405,SL_PAD/,designator2_pad,2.027,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.054,2.575,FFFE,12,122.361,10.000,0.466,SL_PAD/,designator2_pad,2.123,2.589,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.565,0.969,2.964,FFFE,13,132.277,10.000,0.404,SL_PAD/,designator2_pad,2.028,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.587,1.053,2.575,FFFE,14,142.360,10.000,0.466,SL_PAD/,designator2_pad,2.122,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.970,2.960,FFFE,15,152.277,10.000,0.406,SL_PAD/,designator2_pad,2.027,2.433,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.749,1.215,2.577,FFFE,2,22.522,10.000,0.466,SL_PAD/,designator2_pad,2.284,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.725,1.131,2.959,FFFE,3,32.439,10.000,0.406,SL_PAD/,designator2_pad,2.188,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.571,FFFE,4,42.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.962,FFFE,5,52.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.576,FFFE,6,62.524,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.961,FFFE,7,72.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.573,FFFE,8,82.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.963,FFFE,9,92.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.215,2.578,FFFE,10,102.523,10.000,0.465,SL_PAD/,designator2_pad,2.285,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.960,FFFE,11,112.440,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.573,FFFE,12,122.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.727,1.132,2.959,FFFE,13,132.439,10.000,0.405,SL_PAD/,designator2_pad,2.190,2.595,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.749,1.215,2.574,FFFE,14,142.523,10.000,0.466,SL_PAD/,designator2_pad,2.284,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.962,FFFE,15,152.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.909,1.375,2.575,FFFE,2,22.682,10.000,0.466,SL_PAD/,designator2_pad,2.444,2.910,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.946,FFFE,3,32.597,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.376,2.574,FFFE,4,42.684,10.000,0.466,SL_PAD/,designator2_pad,2.445,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.949,FFFE,5,52.598,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.376,2.572,FFFE,6,62.683,10.000,0.467,SL_PAD/,designator2_pad,2.444,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.948,FFFE,7,72.597,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.376,2.570,FFFE,8,82.683,10.000,0.467,SL_PAD/,designator2_pad,2.444,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,9,92.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.377,2.571,FFFE,10,102.683,10.000,0.467,SL_PAD/,designator2_pad,2.445,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.947,FFFE,11,112.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.377,2.572,FFFE,12,122.683,10.000,0.467,SL_PAD/,designator2_pad,2.445,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,13,132.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.377,2.568,FFFE,14,142.683,10.000,0.468,SL_PAD/,designator2_pad,2.444,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,15,152.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
