<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/jesd204/xilinx_transceiver.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('xilinx__transceiver_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">xilinx_transceiver.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Driver for the Xilinx High-speed transceiver dynamic reconfiguration.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for xilinx_transceiver.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h__incl.svg" width="194" height="124"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h__dep__incl.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</div>
<p><a href="xilinx__transceiver_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structxilinx__xcvr.html" title="xilinx_xcvr parameters structure.">xilinx_xcvr</a> parameters structure.  <a href="structxilinx__xcvr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr__drp__ops.html">xilinx_xcvr_drp_ops</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclk__ops.html">clk_ops</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding CPLL configuration.  <a href="structxilinx__xcvr__cpll__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding QPLL configuration.  <a href="structxilinx__xcvr__qpll__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ca593056177a0e17d513365b25e324e" id="r_a6ca593056177a0e17d513365b25e324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ca593056177a0e17d513365b25e324e">AXI_PCORE_VER</a>(major,  minor,  letter)</td></tr>
<tr class="separator:a6ca593056177a0e17d513365b25e324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94029aa53705d95c822204cfc084f9b" id="r_ae94029aa53705d95c822204cfc084f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a>(version)</td></tr>
<tr class="separator:ae94029aa53705d95c822204cfc084f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c396a5b332b4d65e86e3f6b7bb46758" id="r_a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c396a5b332b4d65e86e3f6b7bb46758">AXI_PCORE_VER_MINOR</a>(version)</td></tr>
<tr class="separator:a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb1f04301fa3f6c3abffed2e3cabf2" id="r_a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24fb1f04301fa3f6c3abffed2e3cabf2">AXI_PCORE_VER_LETTER</a>(version)</td></tr>
<tr class="separator:a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc5f6a654c86a5dd7fe1b3d580fd8d4" id="r_adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcc5f6a654c86a5dd7fe1b3d580fd8d4">AXI_REG_VERSION</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="separator:adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe64c15cdd77b1a3a933d86b2f56640b" id="r_afe64c15cdd77b1a3a933d86b2f56640b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe64c15cdd77b1a3a933d86b2f56640b">AXI_VERSION</a>(x)</td></tr>
<tr class="separator:afe64c15cdd77b1a3a933d86b2f56640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e015b80a66cf31b9c19074483ce3a1" id="r_a42e015b80a66cf31b9c19074483ce3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42e015b80a66cf31b9c19074483ce3a1">AXI_VERSION_IS</a>(x,  y,  z)</td></tr>
<tr class="separator:a42e015b80a66cf31b9c19074483ce3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1684a3ac09794e54a92401390d39f" id="r_aa7c1684a3ac09794e54a92401390d39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7c1684a3ac09794e54a92401390d39f">AXI_VERSION_MAJOR</a>(x)</td></tr>
<tr class="separator:aa7c1684a3ac09794e54a92401390d39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989f2f00281a35a69f0082b1cd81889a" id="r_a989f2f00281a35a69f0082b1cd81889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989f2f00281a35a69f0082b1cd81889a">AXI_REG_FPGA_INFO</a>&#160;&#160;&#160;0x001C</td></tr>
<tr class="separator:a989f2f00281a35a69f0082b1cd81889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e227487a3028b121024ddc60a6e64a" id="r_a73e227487a3028b121024ddc60a6e64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73e227487a3028b121024ddc60a6e64a">AXI_REG_FPGA_VOLTAGE</a>&#160;&#160;&#160;0x0140</td></tr>
<tr class="separator:a73e227487a3028b121024ddc60a6e64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad43b30917fce3df6e66e58837a5e04d" id="r_aad43b30917fce3df6e66e58837a5e04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad43b30917fce3df6e66e58837a5e04d">AXI_INFO_FPGA_TECH</a>(info)</td></tr>
<tr class="separator:aad43b30917fce3df6e66e58837a5e04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4e78d84b3c3d6609246dc2b2e29f53" id="r_afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa4e78d84b3c3d6609246dc2b2e29f53">AXI_INFO_FPGA_FAMILY</a>(info)</td></tr>
<tr class="separator:afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd184041bc9dcf6882af985883fa698" id="r_a5bd184041bc9dcf6882af985883fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bd184041bc9dcf6882af985883fa698">AXI_INFO_FPGA_SPEED_GRADE</a>(info)</td></tr>
<tr class="separator:a5bd184041bc9dcf6882af985883fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70bfa573f2e8823fcf6f36b975286e9" id="r_ac70bfa573f2e8823fcf6f36b975286e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac70bfa573f2e8823fcf6f36b975286e9">AXI_INFO_FPGA_DEV_PACKAGE</a>(info)</td></tr>
<tr class="separator:ac70bfa573f2e8823fcf6f36b975286e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2af438940b59ecf45110e78d0fad0b" id="r_abc2af438940b59ecf45110e78d0fad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc2af438940b59ecf45110e78d0fad0b">AXI_INFO_FPGA_VOLTAGE</a>(val)</td></tr>
<tr class="separator:abc2af438940b59ecf45110e78d0fad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69cd27ece6fe8c26318d027e3d5cb8f" id="r_ac69cd27ece6fe8c26318d027e3d5cb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac69cd27ece6fe8c26318d027e3d5cb8f">ENC_8B10B</a>&#160;&#160;&#160;810</td></tr>
<tr class="separator:ac69cd27ece6fe8c26318d027e3d5cb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1546774360274c97072664b90a5f4a9" id="r_ae1546774360274c97072664b90a5f4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1546774360274c97072664b90a5f4a9">ENC_66B64B</a>&#160;&#160;&#160;6664</td></tr>
<tr class="separator:ae1546774360274c97072664b90a5f4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a95309b8474019633688429a05739911c" id="r_a95309b8474019633688429a05739911c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a> { <br />
&#160;&#160;<a class="el" href="#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">XILINX_XCVR_TYPE_S7_GTX2</a> = 2
, <br />
&#160;&#160;<a class="el" href="#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">XILINX_XCVR_TYPE_US_GTH3</a> = 5
, <br />
&#160;&#160;<a class="el" href="#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">XILINX_XCVR_TYPE_US_GTH4</a> = 8
, <br />
&#160;&#160;<a class="el" href="#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">XILINX_XCVR_TYPE_US_GTY4</a> = 9
<br />
 }</td></tr>
<tr class="memdesc:a95309b8474019633688429a05739911c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for GT type.  <a href="#a95309b8474019633688429a05739911c">More...</a><br /></td></tr>
<tr class="separator:a95309b8474019633688429a05739911c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230be4da00f58b9969990a69f98c32a9" id="r_a230be4da00f58b9969990a69f98c32a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a> { <br />
&#160;&#160;<a class="el" href="#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">XILINX_XCVR_LEGACY_TYPE_S7_GTX2</a>
, <br />
&#160;&#160;<a class="el" href="#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">XILINX_XCVR_LEGACY_TYPE_US_GTH3</a>
, <br />
&#160;&#160;<a class="el" href="#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">XILINX_XCVR_LEGACY_TYPE_US_GTH4</a>
, <br />
&#160;&#160;<a class="el" href="#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">XILINX_XCVR_LEGACY_TYPE_US_GTY4</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:a230be4da00f58b9969990a69f98c32a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for legacy GT type.  <a href="#a230be4da00f58b9969990a69f98c32a9">More...</a><br /></td></tr>
<tr class="separator:a230be4da00f58b9969990a69f98c32a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ba7573e2a886445166e4f16cab7f86" id="r_a43ba7573e2a886445166e4f16cab7f86"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a> { <br />
&#160;&#160;<a class="el" href="#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">PM_200</a>
, <br />
&#160;&#160;<a class="el" href="#a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47">PM_700</a>
, <br />
&#160;&#160;<a class="el" href="#a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101">PM_1250</a>
<br />
 }</td></tr>
<tr class="memdesc:a43ba7573e2a886445166e4f16cab7f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for reference clock ppm.  <a href="#a43ba7573e2a886445166e4f16cab7f86">More...</a><br /></td></tr>
<tr class="separator:a43ba7573e2a886445166e4f16cab7f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46b0a2748168775a7450792397d3269" id="r_ab46b0a2748168775a7450792397d3269"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a> { <br />
&#160;&#160;<a class="el" href="#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0
, <br />
&#160;&#160;<a class="el" href="#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>
, <br />
&#160;&#160;<a class="el" href="#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>
, <br />
&#160;&#160;<a class="el" href="#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>
<br />
 }</td></tr>
<tr class="memdesc:ab46b0a2748168775a7450792397d3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for technology/generation of the FPGA device.  <a href="#ab46b0a2748168775a7450792397d3269">More...</a><br /></td></tr>
<tr class="separator:ab46b0a2748168775a7450792397d3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe59212c2e3fd952e0720594cf5ebce" id="r_a9fe59212c2e3fd952e0720594cf5ebce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a> { <br />
&#160;&#160;<a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0
, <br />
&#160;&#160;<a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>
, <br />
&#160;&#160;<a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>
, <br />
&#160;&#160;<a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>
, <br />
&#160;&#160;<a class="el" href="#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>
<br />
 }</td></tr>
<tr class="memdesc:a9fe59212c2e3fd952e0720594cf5ebce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for family variant of the FPGA device.  <a href="#a9fe59212c2e3fd952e0720594cf5ebce">More...</a><br /></td></tr>
<tr class="separator:a9fe59212c2e3fd952e0720594cf5ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0f526cd9be7ad5d66171dcc7b1b240" id="r_a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a> { <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a> = 0
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a> = 10
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a> = 11
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a> = 12
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a> = 13
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a> = 14
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a> = 20
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a> = 21
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a> = 22
, <br />
&#160;&#160;<a class="el" href="#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a> = 30
<br />
 }</td></tr>
<tr class="memdesc:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for FPGA's speed-grade.  <a href="#a3f0f526cd9be7ad5d66171dcc7b1b240">More...</a><br /></td></tr>
<tr class="separator:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adbb66eaa7ec8897e3236615bec97de" id="r_a0adbb66eaa7ec8897e3236615bec97de"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a> { <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd">AXI_FPGA_DEV_UNKNOWN</a> = 0
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f">AXI_FPGA_DEV_RF</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318">AXI_FPGA_DEV_FL</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2">AXI_FPGA_DEV_FF</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8">AXI_FPGA_DEV_FB</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15">AXI_FPGA_DEV_HC</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f">AXI_FPGA_DEV_FH</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5">AXI_FPGA_DEV_CS</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58">AXI_FPGA_DEV_CP</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596">AXI_FPGA_DEV_FT</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca">AXI_FPGA_DEV_FG</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0">AXI_FPGA_DEV_SB</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f">AXI_FPGA_DEV_RB</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a">AXI_FPGA_DEV_RS</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417">AXI_FPGA_DEV_CL</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997">AXI_FPGA_DEV_SF</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a">AXI_FPGA_DEV_BA</a>
, <br />
&#160;&#160;<a class="el" href="#a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd">AXI_FPGA_DEV_FA</a>
<br />
 }</td></tr>
<tr class="memdesc:a0adbb66eaa7ec8897e3236615bec97de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for device package.  <a href="#a0adbb66eaa7ec8897e3236615bec97de">More...</a><br /></td></tr>
<tr class="separator:a0adbb66eaa7ec8897e3236615bec97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac8696906f8592f1a1d669dde3e55c3c4" id="r_ac8696906f8592f1a1d669dde3e55c3c4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8696906f8592f1a1d669dde3e55c3c4">xilinx_xcvr_configure_cdr</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> lpm_enable)</td></tr>
<tr class="separator:ac8696906f8592f1a1d669dde3e55c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56710788c7a0273417da36bfc617e947" id="r_a56710788c7a0273417da36bfc617e947"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56710788c7a0273417da36bfc617e947">xilinx_xcvr_configure_lpm_dfe_mode</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> lpm)</td></tr>
<tr class="separator:a56710788c7a0273417da36bfc617e947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26fbad05695bf5751885eb3b3944257" id="r_ab26fbad05695bf5751885eb3b3944257"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab26fbad05695bf5751885eb3b3944257">xilinx_xcvr_calc_cpll_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf, uint32_t *out_div)</td></tr>
<tr class="separator:ab26fbad05695bf5751885eb3b3944257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4565a1795a2575f5edb957e13dcd2c" id="r_a2d4565a1795a2575f5edb957e13dcd2c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d4565a1795a2575f5edb957e13dcd2c">xilinx_xcvr_cpll_read_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf)</td></tr>
<tr class="separator:a2d4565a1795a2575f5edb957e13dcd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c43d7789e0817ec1ca3c358603a192f" id="r_a5c43d7789e0817ec1ca3c358603a192f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c43d7789e0817ec1ca3c358603a192f">xilinx_xcvr_cpll_write_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf)</td></tr>
<tr class="separator:a5c43d7789e0817ec1ca3c358603a192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73116345fd630fbd28de51c8813ac664" id="r_a73116345fd630fbd28de51c8813ac664"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73116345fd630fbd28de51c8813ac664">xilinx_xcvr_cpll_calc_lane_rate</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_hz, const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf, uint32_t out_div)</td></tr>
<tr class="separator:a73116345fd630fbd28de51c8813ac664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40f2e3055fb45f601189c7b0f2bb433" id="r_ae40f2e3055fb45f601189c7b0f2bb433"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae40f2e3055fb45f601189c7b0f2bb433">xilinx_xcvr_calc_qpll_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf, uint32_t *out_div)</td></tr>
<tr class="separator:ae40f2e3055fb45f601189c7b0f2bb433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f36c8ef83fdae0b5278ba0297d6f90" id="r_ac7f36c8ef83fdae0b5278ba0297d6f90"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7f36c8ef83fdae0b5278ba0297d6f90">xilinx_xcvr_qpll_read_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf)</td></tr>
<tr class="separator:ac7f36c8ef83fdae0b5278ba0297d6f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c60823c3072f5c2659d11cc46fe5cd9" id="r_a3c60823c3072f5c2659d11cc46fe5cd9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c60823c3072f5c2659d11cc46fe5cd9">xilinx_xcvr_qpll_write_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf)</td></tr>
<tr class="separator:a3c60823c3072f5c2659d11cc46fe5cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef135caf3def390eb92092e620cad9ef" id="r_aef135caf3def390eb92092e620cad9ef"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef135caf3def390eb92092e620cad9ef">xilinx_xcvr_qpll_calc_lane_rate</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_hz, const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf, uint32_t out_div)</td></tr>
<tr class="separator:aef135caf3def390eb92092e620cad9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5030d2e39bd1a460fc60f6a73e41f65b" id="r_a5030d2e39bd1a460fc60f6a73e41f65b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5030d2e39bd1a460fc60f6a73e41f65b">xilinx_xcvr_read_out_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</td></tr>
<tr class="separator:a5030d2e39bd1a460fc60f6a73e41f65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a09e5e79892d50615df84ca48581560" id="r_a1a09e5e79892d50615df84ca48581560"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a09e5e79892d50615df84ca48581560">xilinx_xcvr_write_out_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</td></tr>
<tr class="separator:a1a09e5e79892d50615df84ca48581560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22eb29ee4aa66d7e868746472208a287" id="r_a22eb29ee4aa66d7e868746472208a287"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22eb29ee4aa66d7e868746472208a287">xilinx_xcvr_write_rx_clk25_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t div)</td></tr>
<tr class="separator:a22eb29ee4aa66d7e868746472208a287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f1a76decbe4996b80d57fd1f3cfb88" id="r_a63f1a76decbe4996b80d57fd1f3cfb88"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63f1a76decbe4996b80d57fd1f3cfb88">xilinx_xcvr_write_tx_clk25_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t div)</td></tr>
<tr class="separator:a63f1a76decbe4996b80d57fd1f3cfb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba83e06ecfdd35edcb4df5aaf7876a06" id="r_aba83e06ecfdd35edcb4df5aaf7876a06"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba83e06ecfdd35edcb4df5aaf7876a06">xilinx_xcvr_prbsel_enc_get</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t prbs, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> reverse_lu)</td></tr>
<tr class="separator:aba83e06ecfdd35edcb4df5aaf7876a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e216a8280238af18b96e5ae822df9f" id="r_ad3e216a8280238af18b96e5ae822df9f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3e216a8280238af18b96e5ae822df9f">xilinx_xcvr_prbs_err_cnt_get</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t *cnt)</td></tr>
<tr class="separator:ad3e216a8280238af18b96e5ae822df9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4233a21407eb085a8b98e19dcb3e7756" id="r_a4233a21407eb085a8b98e19dcb3e7756"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4233a21407eb085a8b98e19dcb3e7756">xilinx_xcvr_write_prog_div_rate</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate)</td></tr>
<tr class="separator:a4233a21407eb085a8b98e19dcb3e7756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfe999f8f6bed543f804f3719a369cf" id="r_a4dfe999f8f6bed543f804f3719a369cf"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4dfe999f8f6bed543f804f3719a369cf">xilinx_xcvr_write_prog_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div)</td></tr>
<tr class="separator:a4dfe999f8f6bed543f804f3719a369cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ecb1a0b21ef897e64c9da13d651337" id="r_a37ecb1a0b21ef897e64c9da13d651337"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37ecb1a0b21ef897e64c9da13d651337">xilinx_xcvr_write_async_gearbox_en</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> en)</td></tr>
<tr class="separator:a37ecb1a0b21ef897e64c9da13d651337"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Driver for the Xilinx High-speed transceiver dynamic reconfiguration. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span class="obfuscator">.nosp@m.</span>s.bo<span class="obfuscator">.nosp@m.</span>gdan@<span class="obfuscator">.nosp@m.</span>anal<span class="obfuscator">.nosp@m.</span>og.co<span class="obfuscator">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2018(c) Analog Devices, Inc.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac70bfa573f2e8823fcf6f36b975286e9" name="ac70bfa573f2e8823fcf6f36b975286e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70bfa573f2e8823fcf6f36b975286e9">&#9670;&#160;</a></span>AXI_INFO_FPGA_DEV_PACKAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_DEV_PACKAGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>info</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((info) &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afa4e78d84b3c3d6609246dc2b2e29f53" name="afa4e78d84b3c3d6609246dc2b2e29f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4e78d84b3c3d6609246dc2b2e29f53">&#9670;&#160;</a></span>AXI_INFO_FPGA_FAMILY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_FAMILY</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>info</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((info) &gt;&gt; 16) &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5bd184041bc9dcf6882af985883fa698" name="a5bd184041bc9dcf6882af985883fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd184041bc9dcf6882af985883fa698">&#9670;&#160;</a></span>AXI_INFO_FPGA_SPEED_GRADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_SPEED_GRADE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>info</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((info) &gt;&gt; 8) &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aad43b30917fce3df6e66e58837a5e04d" name="aad43b30917fce3df6e66e58837a5e04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad43b30917fce3df6e66e58837a5e04d">&#9670;&#160;</a></span>AXI_INFO_FPGA_TECH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_TECH</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>info</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((info) &gt;&gt; 24)</div>
</div><!-- fragment -->
</div>
</div>
<a id="abc2af438940b59ecf45110e78d0fad0b" name="abc2af438940b59ecf45110e78d0fad0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2af438940b59ecf45110e78d0fad0b">&#9670;&#160;</a></span>AXI_INFO_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_VOLTAGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((val) &amp; 0xffff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6ca593056177a0e17d513365b25e324e" name="a6ca593056177a0e17d513365b25e324e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca593056177a0e17d513365b25e324e">&#9670;&#160;</a></span>AXI_PCORE_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>major</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>minor</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>letter</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a24fb1f04301fa3f6c3abffed2e3cabf2" name="a24fb1f04301fa3f6c3abffed2e3cabf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fb1f04301fa3f6c3abffed2e3cabf2">&#9670;&#160;</a></span>AXI_PCORE_VER_LETTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_LETTER</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(version &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae94029aa53705d95c822204cfc084f9b" name="ae94029aa53705d95c822204cfc084f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94029aa53705d95c822204cfc084f9b">&#9670;&#160;</a></span>AXI_PCORE_VER_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MAJOR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((version) &gt;&gt; 16) &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0c396a5b332b4d65e86e3f6b7bb46758" name="a0c396a5b332b4d65e86e3f6b7bb46758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c396a5b332b4d65e86e3f6b7bb46758">&#9670;&#160;</a></span>AXI_PCORE_VER_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MINOR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((version &gt;&gt; 8) &amp; 0xff)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a989f2f00281a35a69f0082b1cd81889a" name="a989f2f00281a35a69f0082b1cd81889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989f2f00281a35a69f0082b1cd81889a">&#9670;&#160;</a></span>AXI_REG_FPGA_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_INFO&#160;&#160;&#160;0x001C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e227487a3028b121024ddc60a6e64a" name="a73e227487a3028b121024ddc60a6e64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e227487a3028b121024ddc60a6e64a">&#9670;&#160;</a></span>AXI_REG_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_VOLTAGE&#160;&#160;&#160;0x0140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc5f6a654c86a5dd7fe1b3d580fd8d4" name="adcc5f6a654c86a5dd7fe1b3d580fd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc5f6a654c86a5dd7fe1b3d580fd8d4">&#9670;&#160;</a></span>AXI_REG_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_VERSION&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe64c15cdd77b1a3a933d86b2f56640b" name="afe64c15cdd77b1a3a933d86b2f56640b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe64c15cdd77b1a3a933d86b2f56640b">&#9670;&#160;</a></span>AXI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((x) &amp; 0xffffffff) &lt;&lt; 0)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a42e015b80a66cf31b9c19074483ce3a1" name="a42e015b80a66cf31b9c19074483ce3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e015b80a66cf31b9c19074483ce3a1">&#9670;&#160;</a></span>AXI_VERSION_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_IS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>y</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>z</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa7c1684a3ac09794e54a92401390d39f" name="aa7c1684a3ac09794e54a92401390d39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1684a3ac09794e54a92401390d39f">&#9670;&#160;</a></span>AXI_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_MAJOR</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((x) &gt;&gt; 16)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae1546774360274c97072664b90a5f4a9" name="ae1546774360274c97072664b90a5f4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1546774360274c97072664b90a5f4a9">&#9670;&#160;</a></span>ENC_66B64B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENC_66B64B&#160;&#160;&#160;6664</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69cd27ece6fe8c26318d027e3d5cb8f" name="ac69cd27ece6fe8c26318d027e3d5cb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69cd27ece6fe8c26318d027e3d5cb8f">&#9670;&#160;</a></span>ENC_8B10B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENC_8B10B&#160;&#160;&#160;810</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab46b0a2748168775a7450792397d3269" name="ab46b0a2748168775a7450792397d3269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46b0a2748168775a7450792397d3269">&#9670;&#160;</a></span>axi_fgpa_technology</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for technology/generation of the FPGA device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306" name="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"></a>AXI_FPGA_TECH_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06" name="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"></a>AXI_FPGA_TECH_SERIES7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935" name="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"></a>AXI_FPGA_TECH_ULTRASCALE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f" name="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"></a>AXI_FPGA_TECH_ULTRASCALE_PLUS&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a0adbb66eaa7ec8897e3236615bec97de" name="a0adbb66eaa7ec8897e3236615bec97de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adbb66eaa7ec8897e3236615bec97de">&#9670;&#160;</a></span>axi_fpga_dev_pack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for device package. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd" name="a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd"></a>AXI_FPGA_DEV_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f" name="a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f"></a>AXI_FPGA_DEV_RF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318" name="a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318"></a>AXI_FPGA_DEV_FL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2" name="a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2"></a>AXI_FPGA_DEV_FF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8" name="a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8"></a>AXI_FPGA_DEV_FB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15" name="a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15"></a>AXI_FPGA_DEV_HC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f" name="a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f"></a>AXI_FPGA_DEV_FH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5" name="a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5"></a>AXI_FPGA_DEV_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58" name="a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58"></a>AXI_FPGA_DEV_CP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596" name="a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596"></a>AXI_FPGA_DEV_FT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca" name="a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca"></a>AXI_FPGA_DEV_FG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0" name="a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0"></a>AXI_FPGA_DEV_SB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f" name="a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f"></a>AXI_FPGA_DEV_RB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a" name="a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a"></a>AXI_FPGA_DEV_RS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417" name="a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417"></a>AXI_FPGA_DEV_CL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997" name="a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997"></a>AXI_FPGA_DEV_SF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a" name="a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a"></a>AXI_FPGA_DEV_BA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd" name="a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd"></a>AXI_FPGA_DEV_FA&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a9fe59212c2e3fd952e0720594cf5ebce" name="a9fe59212c2e3fd952e0720594cf5ebce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe59212c2e3fd952e0720594cf5ebce">&#9670;&#160;</a></span>axi_fpga_family</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for family variant of the FPGA device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59" name="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"></a>AXI_FPGA_FAMILY_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf" name="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"></a>AXI_FPGA_FAMILY_ARTIX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac" name="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"></a>AXI_FPGA_FAMILY_KINTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3" name="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"></a>AXI_FPGA_FAMILY_VIRTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64" name="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"></a>AXI_FPGA_FAMILY_ZYNQ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a3f0f526cd9be7ad5d66171dcc7b1b240" name="a3f0f526cd9be7ad5d66171dcc7b1b240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0f526cd9be7ad5d66171dcc7b1b240">&#9670;&#160;</a></span>axi_fpga_speed_grade</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for FPGA's speed-grade. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c" name="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"></a>AXI_FPGA_SPEED_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf" name="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"></a>AXI_FPGA_SPEED_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c" name="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"></a>AXI_FPGA_SPEED_1L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa" name="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"></a>AXI_FPGA_SPEED_1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46" name="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"></a>AXI_FPGA_SPEED_1HV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314" name="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"></a>AXI_FPGA_SPEED_1LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b" name="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"></a>AXI_FPGA_SPEED_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25" name="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"></a>AXI_FPGA_SPEED_2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236" name="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"></a>AXI_FPGA_SPEED_2LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125" name="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"></a>AXI_FPGA_SPEED_3&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a230be4da00f58b9969990a69f98c32a9" name="a230be4da00f58b9969990a69f98c32a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230be4da00f58b9969990a69f98c32a9">&#9670;&#160;</a></span>xilinx_xcvr_legacy_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for legacy GT type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a" name="a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a"></a>XILINX_XCVR_LEGACY_TYPE_S7_GTX2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7" name="a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7"></a>XILINX_XCVR_LEGACY_TYPE_US_GTH3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c" name="a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c"></a>XILINX_XCVR_LEGACY_TYPE_US_GTH4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f" name="a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f"></a>XILINX_XCVR_LEGACY_TYPE_US_GTY4&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a43ba7573e2a886445166e4f16cab7f86" name="a43ba7573e2a886445166e4f16cab7f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ba7573e2a886445166e4f16cab7f86">&#9670;&#160;</a></span>xilinx_xcvr_refclk_ppm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for reference clock ppm. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95" name="a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95"></a>PM_200&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47" name="a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47"></a>PM_700&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101" name="a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101"></a>PM_1250&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a95309b8474019633688429a05739911c" name="a95309b8474019633688429a05739911c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95309b8474019633688429a05739911c">&#9670;&#160;</a></span>xilinx_xcvr_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for GT type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc" name="a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc"></a>XILINX_XCVR_TYPE_S7_GTX2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e" name="a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e"></a>XILINX_XCVR_TYPE_US_GTH3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41" name="a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41"></a>XILINX_XCVR_TYPE_US_GTH4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d" name="a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d"></a>XILINX_XCVR_TYPE_US_GTY4&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ab26fbad05695bf5751885eb3b3944257" name="ab26fbad05695bf5751885eb3b3944257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26fbad05695bf5751885eb3b3944257">&#9670;&#160;</a></span>xilinx_xcvr_calc_cpll_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_calc_cpll_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>refclk_khz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>lane_rate_khz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure Channel PLL. </p>
<p>Ref: <a href="https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf">https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf</a> Page: 48 Vco_Freq = (RefClk * n1 * n2) / m LineRate = (Vco_Freq * 2) / d</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_ab26fbad05695bf5751885eb3b3944257_icgraph.svg" width="612" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="ae40f2e3055fb45f601189c7b0f2bb433" name="ae40f2e3055fb45f601189c7b0f2bb433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40f2e3055fb45f601189c7b0f2bb433">&#9670;&#160;</a></span>xilinx_xcvr_calc_qpll_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_calc_qpll_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>sys_clk_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>refclk_khz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>lane_rate_khz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate Quad PLL configuration parameters. </p>
<p>Ref: <a href="https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf">https://www.xilinx.com/support/documentation/user_guides/ug476_7Series_Transceivers.pdf</a> Page: 55 Vco_Freq = (refclk_khz * n) / m LineRate = Vco_Freq / d</p>
<p>Make sure to not confuse Vco_Freq with fPLLClkout. fPLLClkout = (refclk_khz * n) / (m * 2), so technically Vco_Freq = 2 * fPLLClkout And the 2 is reduced in both equations.</p>
<p>Ref: <a href="https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf">https://www.xilinx.com/support/documentation/user_guides/ug578-ultrascale-gty-transceivers.pdf</a> Page: 49 For GTY4: LineRate = (2 * Vco_Freq) / d Try Full-rate</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_ae40f2e3055fb45f601189c7b0f2bb433_icgraph.svg" width="614" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="ac8696906f8592f1a1d669dde3e55c3c4" name="ac8696906f8592f1a1d669dde3e55c3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8696906f8592f1a1d669dde3e55c3c4">&#9670;&#160;</a></span>xilinx_xcvr_configure_cdr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_configure_cdr </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>lane_rate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>out_div</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a></td>          <td class="paramname"><span class="paramname"><em>lpm_enable</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure the Clock Data Recovery circuit. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_ac8696906f8592f1a1d669dde3e55c3c4_icgraph.svg" width="643" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a56710788c7a0273417da36bfc617e947" name="a56710788c7a0273417da36bfc617e947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56710788c7a0273417da36bfc617e947">&#9670;&#160;</a></span>xilinx_xcvr_configure_lpm_dfe_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_configure_lpm_dfe_mode </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a></td>          <td class="paramname"><span class="paramname"><em>lpm</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selection of Low-Power mode (LPM) or Decision Feedback Equalization (DFE). </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a56710788c7a0273417da36bfc617e947_icgraph.svg" width="314" height="51"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a73116345fd630fbd28de51c8813ac664" name="a73116345fd630fbd28de51c8813ac664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73116345fd630fbd28de51c8813ac664">&#9670;&#160;</a></span>xilinx_xcvr_cpll_calc_lane_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_cpll_calc_lane_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>refclk_hz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate Channel PLL lane rate. </p>

</div>
</div>
<a id="a2d4565a1795a2575f5edb957e13dcd2c" name="a2d4565a1795a2575f5edb957e13dcd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4565a1795a2575f5edb957e13dcd2c">&#9670;&#160;</a></span>xilinx_xcvr_cpll_read_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_cpll_read_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Channel PLL configuration. </p>

</div>
</div>
<a id="a5c43d7789e0817ec1ca3c358603a192f" name="a5c43d7789e0817ec1ca3c358603a192f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c43d7789e0817ec1ca3c358603a192f">&#9670;&#160;</a></span>xilinx_xcvr_cpll_write_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_cpll_write_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Channel PLL configuration. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a5c43d7789e0817ec1ca3c358603a192f_icgraph.svg" width="619" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="ad3e216a8280238af18b96e5ae822df9f" name="ad3e216a8280238af18b96e5ae822df9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e216a8280238af18b96e5ae822df9f">&#9670;&#160;</a></span>xilinx_xcvr_prbs_err_cnt_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_prbs_err_cnt_get </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>cnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get PRBS error counter value. </p>

</div>
</div>
<a id="aba83e06ecfdd35edcb4df5aaf7876a06" name="aba83e06ecfdd35edcb4df5aaf7876a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba83e06ecfdd35edcb4df5aaf7876a06">&#9670;&#160;</a></span>xilinx_xcvr_prbsel_enc_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_prbsel_enc_get </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>prbs</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a></td>          <td class="paramname"><span class="paramname"><em>reverse_lu</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get PRBS generator test pattern control setting. </p>

</div>
</div>
<a id="aef135caf3def390eb92092e620cad9ef" name="aef135caf3def390eb92092e620cad9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef135caf3def390eb92092e620cad9ef">&#9670;&#160;</a></span>xilinx_xcvr_qpll_calc_lane_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_qpll_calc_lane_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>refclk_hz</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate Quad PLL lane rate. </p>

</div>
</div>
<a id="ac7f36c8ef83fdae0b5278ba0297d6f90" name="ac7f36c8ef83fdae0b5278ba0297d6f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f36c8ef83fdae0b5278ba0297d6f90">&#9670;&#160;</a></span>xilinx_xcvr_qpll_read_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_qpll_read_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>sys_clk_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read Quad PLL configuration. </p>

</div>
</div>
<a id="a3c60823c3072f5c2659d11cc46fe5cd9" name="a3c60823c3072f5c2659d11cc46fe5cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c60823c3072f5c2659d11cc46fe5cd9">&#9670;&#160;</a></span>xilinx_xcvr_qpll_write_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_qpll_write_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>sys_clk_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *</td>          <td class="paramname"><span class="paramname"><em>conf</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write Quad PLL configuration. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a3c60823c3072f5c2659d11cc46fe5cd9_icgraph.svg" width="620" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a5030d2e39bd1a460fc60f6a73e41f65b" name="a5030d2e39bd1a460fc60f6a73e41f65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5030d2e39bd1a460fc60f6a73e41f65b">&#9670;&#160;</a></span>xilinx_xcvr_read_out_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_read_out_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>rx_out_div</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>tx_out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read TX/RXOUT_DIV value. </p>

</div>
</div>
<a id="a37ecb1a0b21ef897e64c9da13d651337" name="a37ecb1a0b21ef897e64c9da13d651337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ecb1a0b21ef897e64c9da13d651337">&#9670;&#160;</a></span>xilinx_xcvr_write_async_gearbox_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_async_gearbox_en </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a></td>          <td class="paramname"><span class="paramname"><em>en</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX Asynchronous Gearbox. </p>

</div>
</div>
<a id="a1a09e5e79892d50615df84ca48581560" name="a1a09e5e79892d50615df84ca48581560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a09e5e79892d50615df84ca48581560">&#9670;&#160;</a></span>xilinx_xcvr_write_out_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_out_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>rx_out_div</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>tx_out_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write TX/RXOUT_DIV value. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a1a09e5e79892d50615df84ca48581560_icgraph.svg" width="644" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a4dfe999f8f6bed543f804f3719a369cf" name="a4dfe999f8f6bed543f804f3719a369cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfe999f8f6bed543f804f3719a369cf">&#9670;&#160;</a></span>xilinx_xcvr_write_prog_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_prog_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>rx_prog_div</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>tx_prog_div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write RX/TX programmable divider ratio. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a4dfe999f8f6bed543f804f3719a369cf_icgraph.svg" width="652" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a4233a21407eb085a8b98e19dcb3e7756" name="a4233a21407eb085a8b98e19dcb3e7756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4233a21407eb085a8b98e19dcb3e7756">&#9670;&#160;</a></span>xilinx_xcvr_write_prog_div_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_prog_div_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>rx_rate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>tx_rate</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set programmable divider ratio (RX|TX_PROGDIV_RATE), pre-divider value. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a4233a21407eb085a8b98e19dcb3e7756_icgraph.svg" width="626" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a22eb29ee4aa66d7e868746472208a287" name="a22eb29ee4aa66d7e868746472208a287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22eb29ee4aa66d7e868746472208a287">&#9670;&#160;</a></span>xilinx_xcvr_write_rx_clk25_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_rx_clk25_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write RX_CLK25_DIV value. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a22eb29ee4aa66d7e868746472208a287_icgraph.svg" width="610" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
<a id="a63f1a76decbe4996b80d57fd1f3cfb88" name="a63f1a76decbe4996b80d57fd1f3cfb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f1a76decbe4996b80d57fd1f3cfb88">&#9670;&#160;</a></span>xilinx_xcvr_write_tx_clk25_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int xilinx_xcvr_write_tx_clk25_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *</td>          <td class="paramname"><span class="paramname"><em>xcvr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>drp_port</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>div</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write RX_CLK25_DIV value. </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="xilinx__transceiver_8h_a63f1a76decbe4996b80d57fd1f3cfb88_icgraph.svg" width="610" height="135"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_f060a0c703bb28a4bf7cfe3f07cf4cf9.html">jesd204</a></li><li class="navelem"><a class="el" href="xilinx__transceiver_8h.html">xilinx_transceiver.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
