

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_88_9'
================================================================
* Date:           Fri May 10 15:24:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.890 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_9  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1795|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     958|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     855|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|     855|    2852|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U289  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U290  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U291  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U292  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U293  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U294  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U295  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U296  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U297  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U298  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U299  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U300  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_15_4_32_1_1_U301       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_15_4_32_1_1_U308       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U304       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U305       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U306       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U307       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U309       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U310       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U311       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U312       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_6_3_32_1_1_U303        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U302        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  48|  0| 958|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_942_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln103_2_fu_960_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln103_3_fu_978_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln103_4_fu_996_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln103_5_fu_1014_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln103_fu_604_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln106_1_fu_1078_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln106_2_fu_1140_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln106_3_fu_1201_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln106_4_fu_1267_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln106_5_fu_1319_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln106_fu_1049_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln88_fu_903_p2         |         +|   0|  0|  12|           4|           2|
    |empty_fu_529_p2            |         +|   0|  0|  12|           4|           4|
    |sub_ln98_1_fu_1210_p2      |         -|   0|  0|  12|           4|           4|
    |sub_ln98_3_fu_859_p2       |         -|   0|  0|  10|           3|           3|
    |sub_ln98_fu_875_p2         |         -|   0|  0|  10|           3|           3|
    |tmp_11_fu_1282_p17         |         -|   0|  0|  12|           4|           4|
    |tmp_2_fu_616_p7            |         -|   0|  0|  10|           3|           3|
    |tmp_3_fu_639_p17           |         -|   0|  0|  12|           3|           4|
    |tmp_4_fu_682_p17           |         -|   0|  0|  12|           4|           4|
    |tmp_5_fu_725_p17           |         -|   0|  0|  12|           4|           4|
    |tmp_6_fu_768_p17           |         -|   0|  0|  12|           4|           4|
    |and_ln106_1_fu_1072_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln106_2_fu_1134_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln106_3_fu_1195_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln106_4_fu_1261_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln106_fu_1043_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln101_1_fu_955_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln101_2_fu_973_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln101_3_fu_991_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln101_4_fu_1009_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln101_fu_937_p2       |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln106_1_fu_849_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln106_2_fu_865_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln106_3_fu_891_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln106_4_fu_897_p2     |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln106_fu_835_p2       |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln88_fu_516_p2        |      icmp|   0|  0|  12|           4|           5|
    |select_ln101_1_fu_965_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln101_2_fu_983_p3   |    select|   0|  0|  64|           1|          64|
    |select_ln101_3_fu_1001_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln101_4_fu_1019_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln101_fu_947_p3     |    select|   0|  0|  64|           1|          64|
    |select_ln106_1_fu_1036_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln106_2_fu_841_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln106_3_fu_1065_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln106_4_fu_1127_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln106_5_fu_1188_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln106_6_fu_1254_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln106_fu_1055_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_1_fu_585_p8            |       xor|   0|  0|   3|           3|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1795|        1185|        1530|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add256242_fu_148         |   9|          2|   64|        128|
    |add256_1257_fu_168       |   9|          2|   64|        128|
    |add256_143245_fu_152     |   9|          2|   64|        128|
    |add256_274248_fu_156     |   9|          2|   64|        128|
    |add256_3251_fu_160       |   9|          2|   64|        128|
    |add256_4254_fu_164       |   9|          2|   64|        128|
    |add280_2_4262_fu_172     |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_176                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  455|        910|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add256242_fu_148         |  64|   0|   64|          0|
    |add256_1257_fu_168       |  64|   0|   64|          0|
    |add256_143245_fu_152     |  64|   0|   64|          0|
    |add256_274248_fu_156     |  64|   0|   64|          0|
    |add256_3251_fu_160       |  64|   0|   64|          0|
    |add256_4254_fu_164       |  64|   0|   64|          0|
    |add280_2_4262_fu_172     |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |conv36_cast_reg_1610     |  32|   0|   64|         32|
    |i_1_reg_1615             |   4|   0|    4|          0|
    |i_fu_176                 |   4|   0|    4|          0|
    |icmp_ln106_1_reg_1663    |   1|   0|    1|          0|
    |icmp_ln106_2_reg_1673    |   1|   0|    1|          0|
    |icmp_ln106_3_reg_1683    |   1|   0|    1|          0|
    |icmp_ln106_4_reg_1689    |   1|   0|    1|          0|
    |icmp_ln106_reg_1657      |   1|   0|    1|          0|
    |mul_ln103_1_reg_1627     |  64|   0|   64|          0|
    |mul_ln103_2_reg_1632     |  64|   0|   64|          0|
    |mul_ln103_3_reg_1637     |  64|   0|   64|          0|
    |mul_ln103_4_reg_1642     |  64|   0|   64|          0|
    |mul_ln103_5_reg_1647     |  64|   0|   64|          0|
    |sub_ln98_3_reg_1668      |   3|   0|    3|          0|
    |sub_ln98_reg_1678        |   3|   0|    3|          0|
    |tmp_7_reg_1652           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 855|   0|  887|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_88_9|  return value|
|add169_6269_reload        |   in|   64|     ap_none|             add169_6269_reload|        scalar|
|add169_5268_reload        |   in|   64|     ap_none|             add169_5268_reload|        scalar|
|add169_4267_reload        |   in|   64|     ap_none|             add169_4267_reload|        scalar|
|add169_3266_reload        |   in|   64|     ap_none|             add169_3266_reload|        scalar|
|add169_2134265_reload     |   in|   64|     ap_none|          add169_2134265_reload|        scalar|
|add169_1105264_reload     |   in|   64|     ap_none|          add169_1105264_reload|        scalar|
|add169263_reload          |   in|   64|     ap_none|               add169263_reload|        scalar|
|arg1_r_9_reload           |   in|   32|     ap_none|                arg1_r_9_reload|        scalar|
|arg1_r_10_reload          |   in|   32|     ap_none|               arg1_r_10_reload|        scalar|
|arg1_r_11_reload          |   in|   32|     ap_none|               arg1_r_11_reload|        scalar|
|arg1_r_12_reload          |   in|   32|     ap_none|               arg1_r_12_reload|        scalar|
|arg1_r_13_reload          |   in|   32|     ap_none|               arg1_r_13_reload|        scalar|
|arg1_r_14_reload          |   in|   32|     ap_none|               arg1_r_14_reload|        scalar|
|arg2_r_reload             |   in|   32|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload           |   in|   32|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload           |   in|   32|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload           |   in|   32|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload           |   in|   32|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload           |   in|   32|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_15_reload          |   in|   32|     ap_none|               arg2_r_15_reload|        scalar|
|arg2_r_14_reload          |   in|   32|     ap_none|               arg2_r_14_reload|        scalar|
|arg2_r_13_reload          |   in|   32|     ap_none|               arg2_r_13_reload|        scalar|
|arg2_r_12_reload          |   in|   32|     ap_none|               arg2_r_12_reload|        scalar|
|arg2_r_11_reload          |   in|   32|     ap_none|               arg2_r_11_reload|        scalar|
|arg1_r_1_reload           |   in|   32|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload           |   in|   32|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload           |   in|   32|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload           |   in|   32|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload           |   in|   32|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload           |   in|   32|     ap_none|                arg1_r_6_reload|        scalar|
|conv36                    |   in|   32|     ap_none|                         conv36|        scalar|
|arg2_r_10_reload          |   in|   32|     ap_none|               arg2_r_10_reload|        scalar|
|add280_2_4262_out         |  out|   64|      ap_vld|              add280_2_4262_out|       pointer|
|add280_2_4262_out_ap_vld  |  out|    1|      ap_vld|              add280_2_4262_out|       pointer|
|add256_1257_out           |  out|   64|      ap_vld|                add256_1257_out|       pointer|
|add256_1257_out_ap_vld    |  out|    1|      ap_vld|                add256_1257_out|       pointer|
|add256_4254_out           |  out|   64|      ap_vld|                add256_4254_out|       pointer|
|add256_4254_out_ap_vld    |  out|    1|      ap_vld|                add256_4254_out|       pointer|
|add256_3251_out           |  out|   64|      ap_vld|                add256_3251_out|       pointer|
|add256_3251_out_ap_vld    |  out|    1|      ap_vld|                add256_3251_out|       pointer|
|add256_274248_out         |  out|   64|      ap_vld|              add256_274248_out|       pointer|
|add256_274248_out_ap_vld  |  out|    1|      ap_vld|              add256_274248_out|       pointer|
|add256_143245_out         |  out|   64|      ap_vld|              add256_143245_out|       pointer|
|add256_143245_out_ap_vld  |  out|    1|      ap_vld|              add256_143245_out|       pointer|
|add256242_out             |  out|   64|      ap_vld|                  add256242_out|       pointer|
|add256242_out_ap_vld      |  out|    1|      ap_vld|                  add256242_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

