window.SIDEBAR_ITEMS = {"mod":["bus_reset_st","chip_rst","conf0","config_update","date","eco_cell_ctrl_48","eco_cell_ctrl_apb","eco_high_48","eco_high_apb","eco_low_48","eco_low_apb","ep1","ep1_conf","fram_num","get_line_code_w0","get_line_code_w1","in_ep0_st","in_ep1_st","in_ep2_st","in_ep3_st","int_clr","int_ena","int_raw","int_st","jfifo_st","mem_conf","misc_conf","out_ep0_st","out_ep1_st","out_ep2_st","ser_afifo_config","set_line_code_w0","set_line_code_w1","sram_ctrl","test"],"struct":["RegisterBlock"],"type":["BUS_RESET_ST","CHIP_RST","CONF0","CONFIG_UPDATE","DATE","ECO_CELL_CTRL_48","ECO_CELL_CTRL_APB","ECO_HIGH_48","ECO_HIGH_APB","ECO_LOW_48","ECO_LOW_APB","EP1","EP1_CONF","FRAM_NUM","GET_LINE_CODE_W0","GET_LINE_CODE_W1","INT_CLR","INT_ENA","INT_RAW","INT_ST","IN_EP0_ST","IN_EP1_ST","IN_EP2_ST","IN_EP3_ST","JFIFO_ST","MEM_CONF","MISC_CONF","OUT_EP0_ST","OUT_EP1_ST","OUT_EP2_ST","SER_AFIFO_CONFIG","SET_LINE_CODE_W0","SET_LINE_CODE_W1","SRAM_CTRL","TEST"]};