|dev_board_top
sys_clk => sys_clk.IN10
sys_rst_n => sys_rst_n.IN11
uart_rxd => uart_rxd.IN1
uart_txd << uart_send:u_uart_send.uart_txd
led[0] << led_key:led_key_u.led
led[1] << led_key:led_key_u.led
led[2] << led_key:led_key_u.led
led[3] << led_key:led_key_u.led
key[0] => key[0].IN2
key[1] => key[1].IN2
key[2] => key[2].IN2
key[3] => key[3].IN2
seg_sel[0] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_sel[1] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_sel[2] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_sel[3] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_sel[4] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_sel[5] << seg_bcd_dri:u_seg_bcd_dri.seg_sel
seg_led[0] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[1] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[2] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[3] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[4] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[5] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[6] << seg_bcd_dri:u_seg_bcd_dri.seg_led
seg_led[7] << seg_bcd_dri:u_seg_bcd_dri.seg_led
iic_scl << i2c_dri:u_i2c_dri.scl
iic_sda <> i2c_dri:u_i2c_dri.sda


|dev_board_top|uart_recv:u_uart_recv
sys_clk => uart_done~reg0.CLK
sys_clk => uart_data[0]~reg0.CLK
sys_clk => uart_data[1]~reg0.CLK
sys_clk => uart_data[2]~reg0.CLK
sys_clk => uart_data[3]~reg0.CLK
sys_clk => uart_data[4]~reg0.CLK
sys_clk => uart_data[5]~reg0.CLK
sys_clk => uart_data[6]~reg0.CLK
sys_clk => uart_data[7]~reg0.CLK
sys_clk => rxdata[0].CLK
sys_clk => rxdata[1].CLK
sys_clk => rxdata[2].CLK
sys_clk => rxdata[3].CLK
sys_clk => rxdata[4].CLK
sys_clk => rxdata[5].CLK
sys_clk => rxdata[6].CLK
sys_clk => rxdata[7].CLK
sys_clk => rx_cnt[0].CLK
sys_clk => rx_cnt[1].CLK
sys_clk => rx_cnt[2].CLK
sys_clk => rx_cnt[3].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => rx_flag.CLK
sys_clk => uart_rxd_d1.CLK
sys_clk => uart_rxd_d0.CLK
sys_rst_n => clk_cnt[0].ACLR
sys_rst_n => clk_cnt[1].ACLR
sys_rst_n => clk_cnt[2].ACLR
sys_rst_n => clk_cnt[3].ACLR
sys_rst_n => clk_cnt[4].ACLR
sys_rst_n => clk_cnt[5].ACLR
sys_rst_n => clk_cnt[6].ACLR
sys_rst_n => clk_cnt[7].ACLR
sys_rst_n => clk_cnt[8].ACLR
sys_rst_n => clk_cnt[9].ACLR
sys_rst_n => clk_cnt[10].ACLR
sys_rst_n => clk_cnt[11].ACLR
sys_rst_n => clk_cnt[12].ACLR
sys_rst_n => clk_cnt[13].ACLR
sys_rst_n => clk_cnt[14].ACLR
sys_rst_n => clk_cnt[15].ACLR
sys_rst_n => uart_done~reg0.ACLR
sys_rst_n => uart_data[0]~reg0.ACLR
sys_rst_n => uart_data[1]~reg0.ACLR
sys_rst_n => uart_data[2]~reg0.ACLR
sys_rst_n => uart_data[3]~reg0.ACLR
sys_rst_n => uart_data[4]~reg0.ACLR
sys_rst_n => uart_data[5]~reg0.ACLR
sys_rst_n => uart_data[6]~reg0.ACLR
sys_rst_n => uart_data[7]~reg0.ACLR
sys_rst_n => uart_rxd_d1.ACLR
sys_rst_n => uart_rxd_d0.ACLR
sys_rst_n => rx_flag.ACLR
sys_rst_n => rx_cnt[0].ACLR
sys_rst_n => rx_cnt[1].ACLR
sys_rst_n => rx_cnt[2].ACLR
sys_rst_n => rx_cnt[3].ACLR
sys_rst_n => rxdata[0].ACLR
sys_rst_n => rxdata[1].ACLR
sys_rst_n => rxdata[2].ACLR
sys_rst_n => rxdata[3].ACLR
sys_rst_n => rxdata[4].ACLR
sys_rst_n => rxdata[5].ACLR
sys_rst_n => rxdata[6].ACLR
sys_rst_n => rxdata[7].ACLR
uart_rxd => uart_rxd_d0.DATAIN
uart_done <= uart_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[0] <= uart_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[1] <= uart_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[2] <= uart_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[3] <= uart_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[4] <= uart_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[5] <= uart_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[6] <= uart_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_data[7] <= uart_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|uart_send:u_uart_send
sys_clk => uart_txd~reg0.CLK
sys_clk => tx_cnt[0].CLK
sys_clk => tx_cnt[1].CLK
sys_clk => tx_cnt[2].CLK
sys_clk => tx_cnt[3].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => tx_data[0].CLK
sys_clk => tx_data[1].CLK
sys_clk => tx_data[2].CLK
sys_clk => tx_data[3].CLK
sys_clk => tx_data[4].CLK
sys_clk => tx_data[5].CLK
sys_clk => tx_data[6].CLK
sys_clk => tx_data[7].CLK
sys_clk => tx_flag.CLK
sys_clk => uart_en_d1.CLK
sys_clk => uart_en_d0.CLK
sys_rst_n => clk_cnt[0].ACLR
sys_rst_n => clk_cnt[1].ACLR
sys_rst_n => clk_cnt[2].ACLR
sys_rst_n => clk_cnt[3].ACLR
sys_rst_n => clk_cnt[4].ACLR
sys_rst_n => clk_cnt[5].ACLR
sys_rst_n => clk_cnt[6].ACLR
sys_rst_n => clk_cnt[7].ACLR
sys_rst_n => clk_cnt[8].ACLR
sys_rst_n => clk_cnt[9].ACLR
sys_rst_n => clk_cnt[10].ACLR
sys_rst_n => clk_cnt[11].ACLR
sys_rst_n => clk_cnt[12].ACLR
sys_rst_n => clk_cnt[13].ACLR
sys_rst_n => clk_cnt[14].ACLR
sys_rst_n => clk_cnt[15].ACLR
sys_rst_n => tx_data[0].ACLR
sys_rst_n => tx_data[1].ACLR
sys_rst_n => tx_data[2].ACLR
sys_rst_n => tx_data[3].ACLR
sys_rst_n => tx_data[4].ACLR
sys_rst_n => tx_data[5].ACLR
sys_rst_n => tx_data[6].ACLR
sys_rst_n => tx_data[7].ACLR
sys_rst_n => tx_flag.ACLR
sys_rst_n => uart_txd~reg0.PRESET
sys_rst_n => uart_en_d1.ACLR
sys_rst_n => uart_en_d0.ACLR
sys_rst_n => tx_cnt[0].ACLR
sys_rst_n => tx_cnt[1].ACLR
sys_rst_n => tx_cnt[2].ACLR
sys_rst_n => tx_cnt[3].ACLR
uart_en => uart_en_d0.DATAIN
uart_din[0] => tx_data.DATAB
uart_din[1] => tx_data.DATAB
uart_din[2] => tx_data.DATAB
uart_din[3] => tx_data.DATAB
uart_din[4] => tx_data.DATAB
uart_din[5] => tx_data.DATAB
uart_din[6] => tx_data.DATAB
uart_din[7] => tx_data.DATAB
uart_tx_busy <= tx_flag.DB_MAX_OUTPUT_PORT_TYPE
uart_txd <= uart_txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|uart_loop:u_uart_loop
sys_clk => send_data[0]~reg0.CLK
sys_clk => send_data[1]~reg0.CLK
sys_clk => send_data[2]~reg0.CLK
sys_clk => send_data[3]~reg0.CLK
sys_clk => send_data[4]~reg0.CLK
sys_clk => send_data[5]~reg0.CLK
sys_clk => send_data[6]~reg0.CLK
sys_clk => send_data[7]~reg0.CLK
sys_clk => send_en~reg0.CLK
sys_clk => tx_ready.CLK
sys_clk => recv_done_d1.CLK
sys_clk => recv_done_d0.CLK
sys_rst_n => send_data[0]~reg0.ACLR
sys_rst_n => send_data[1]~reg0.ACLR
sys_rst_n => send_data[2]~reg0.ACLR
sys_rst_n => send_data[3]~reg0.ACLR
sys_rst_n => send_data[4]~reg0.ACLR
sys_rst_n => send_data[5]~reg0.ACLR
sys_rst_n => send_data[6]~reg0.ACLR
sys_rst_n => send_data[7]~reg0.ACLR
sys_rst_n => send_en~reg0.ACLR
sys_rst_n => tx_ready.ACLR
sys_rst_n => recv_done_d1.ACLR
sys_rst_n => recv_done_d0.ACLR
recv_done => recv_done_d0.DATAIN
recv_data[0] => send_data[0]~reg0.DATAIN
recv_data[1] => send_data[1]~reg0.DATAIN
recv_data[2] => send_data[2]~reg0.DATAIN
recv_data[3] => send_data[3]~reg0.DATAIN
recv_data[4] => send_data[4]~reg0.DATAIN
recv_data[5] => send_data[5]~reg0.DATAIN
recv_data[6] => send_data[6]~reg0.DATAIN
recv_data[7] => send_data[7]~reg0.DATAIN
tx_busy => always1.IN1
send_en <= send_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[0] <= send_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[1] <= send_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[2] <= send_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[3] <= send_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[4] <= send_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[5] <= send_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[6] <= send_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[7] <= send_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|key_scan:key_scan_u
sys_clk => key_push[0]~reg0.CLK
sys_clk => key_push[1]~reg0.CLK
sys_clk => key_push[2]~reg0.CLK
sys_clk => key_push[3]~reg0.CLK
sys_rst_n => key_push[0]~reg0.ACLR
sys_rst_n => key_push[1]~reg0.ACLR
sys_rst_n => key_push[2]~reg0.ACLR
sys_rst_n => key_push[3]~reg0.ACLR
key[0] => Mux0.IN7
key[0] => Mux1.IN7
key[0] => Mux2.IN7
key[0] => Mux3.IN7
key[1] => Mux0.IN6
key[1] => Mux1.IN6
key[1] => Mux2.IN6
key[1] => Mux3.IN6
key[2] => Mux0.IN5
key[2] => Mux1.IN5
key[2] => Mux2.IN5
key[2] => Mux3.IN5
key[3] => Mux0.IN4
key[3] => Mux1.IN4
key[3] => Mux2.IN4
key[3] => Mux3.IN4
key_push[0] <= key_push[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[1] <= key_push[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[2] <= key_push[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_push[3] <= key_push[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|led_key:led_key_u
sys_clk => led[0]~reg0.CLK
sys_clk => led[1]~reg0.CLK
sys_clk => led[2]~reg0.CLK
sys_clk => led[3]~reg0.CLK
sys_rst_n => led[0]~reg0.ACLR
sys_rst_n => led[1]~reg0.ACLR
sys_rst_n => led[2]~reg0.ACLR
sys_rst_n => led[3]~reg0.ACLR
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[0] => led[0]~reg0.DATAIN
led_state[1] => led[1]~reg0.DATAIN
led_state[2] => led[2]~reg0.DATAIN
led_state[3] => led[3]~reg0.DATAIN


|dev_board_top|key_led_association:key_led_association_u
sys_clk => led_state[0]~reg0.CLK
sys_clk => led_state[1]~reg0.CLK
sys_clk => led_state[2]~reg0.CLK
sys_clk => led_state[3]~reg0.CLK
sys_clk => led_control[0].CLK
sys_clk => led_control[1].CLK
sys_clk => cnt_led[0].CLK
sys_clk => cnt_led[1].CLK
sys_clk => cnt_led[2].CLK
sys_clk => cnt_led[3].CLK
sys_clk => cnt_led[4].CLK
sys_clk => cnt_led[5].CLK
sys_clk => cnt_led[6].CLK
sys_clk => cnt_led[7].CLK
sys_clk => cnt_led[8].CLK
sys_clk => cnt_led[9].CLK
sys_clk => cnt_led[10].CLK
sys_clk => cnt_led[11].CLK
sys_clk => cnt_led[12].CLK
sys_clk => cnt_led[13].CLK
sys_clk => cnt_led[14].CLK
sys_clk => cnt_led[15].CLK
sys_clk => cnt_led[16].CLK
sys_clk => cnt_led[17].CLK
sys_clk => cnt_led[18].CLK
sys_clk => cnt_led[19].CLK
sys_clk => cnt_led[20].CLK
sys_clk => cnt_led[21].CLK
sys_clk => cnt_led[22].CLK
sys_clk => cnt_led[23].CLK
sys_clk => cnt_led[24].CLK
sys_clk => cnt_led[25].CLK
sys_clk => cnt_led[26].CLK
sys_clk => cnt_led[27].CLK
sys_clk => cnt_led[28].CLK
sys_clk => cnt_led[29].CLK
sys_clk => cnt_led[30].CLK
sys_clk => cnt_led[31].CLK
sys_clk => cnt_led[32].CLK
sys_rst_n => cnt_led[0].PRESET
sys_rst_n => cnt_led[1].PRESET
sys_rst_n => cnt_led[2].PRESET
sys_rst_n => cnt_led[3].PRESET
sys_rst_n => cnt_led[4].PRESET
sys_rst_n => cnt_led[5].PRESET
sys_rst_n => cnt_led[6].PRESET
sys_rst_n => cnt_led[7].ACLR
sys_rst_n => cnt_led[8].ACLR
sys_rst_n => cnt_led[9].PRESET
sys_rst_n => cnt_led[10].PRESET
sys_rst_n => cnt_led[11].ACLR
sys_rst_n => cnt_led[12].PRESET
sys_rst_n => cnt_led[13].ACLR
sys_rst_n => cnt_led[14].ACLR
sys_rst_n => cnt_led[15].PRESET
sys_rst_n => cnt_led[16].ACLR
sys_rst_n => cnt_led[17].ACLR
sys_rst_n => cnt_led[18].ACLR
sys_rst_n => cnt_led[19].PRESET
sys_rst_n => cnt_led[20].PRESET
sys_rst_n => cnt_led[21].ACLR
sys_rst_n => cnt_led[22].ACLR
sys_rst_n => cnt_led[23].PRESET
sys_rst_n => cnt_led[24].ACLR
sys_rst_n => cnt_led[25].ACLR
sys_rst_n => cnt_led[26].ACLR
sys_rst_n => cnt_led[27].ACLR
sys_rst_n => cnt_led[28].ACLR
sys_rst_n => cnt_led[29].ACLR
sys_rst_n => cnt_led[30].ACLR
sys_rst_n => cnt_led[31].ACLR
sys_rst_n => cnt_led[32].ACLR
sys_rst_n => led_state[0]~reg0.ACLR
sys_rst_n => led_state[1]~reg0.ACLR
sys_rst_n => led_state[2]~reg0.ACLR
sys_rst_n => led_state[3]~reg0.ACLR
sys_rst_n => led_control[0].ACLR
sys_rst_n => led_control[1].ACLR
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[0] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[1] => led_state.OUTPUTSELECT
key_push[2] => led_state.OUTPUTSELECT
key_push[3] => led_state.DATAA
led_state[0] <= led_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[1] <= led_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[2] <= led_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_state[3] <= led_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_ack~reg0.ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.ACLR
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => i2c_ack.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_ack <= i2c_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => wait_cnt[3].CLK
clk => wait_cnt[4].CLK
clk => wait_cnt[5].CLK
clk => wait_cnt[6].CLK
clk => wait_cnt[7].CLK
clk => wait_cnt[8].CLK
clk => wait_cnt[9].CLK
clk => wait_cnt[10].CLK
clk => wait_cnt[11].CLK
clk => wait_cnt[12].CLK
clk => flow_cnt[0].CLK
clk => flow_cnt[1].CLK
clk => flow_cnt[2].CLK
clk => flow_cnt[3].CLK
clk => i2c_data_w[0]~reg0.CLK
clk => i2c_data_w[1]~reg0.CLK
clk => i2c_data_w[2]~reg0.CLK
clk => i2c_data_w[3]~reg0.CLK
clk => i2c_data_w[4]~reg0.CLK
clk => i2c_data_w[5]~reg0.CLK
clk => i2c_data_w[6]~reg0.CLK
clk => i2c_data_w[7]~reg0.CLK
clk => i2c_addr[0]~reg0.CLK
clk => i2c_addr[1]~reg0.CLK
clk => i2c_addr[2]~reg0.CLK
clk => i2c_addr[3]~reg0.CLK
clk => i2c_addr[4]~reg0.CLK
clk => i2c_addr[5]~reg0.CLK
clk => i2c_addr[6]~reg0.CLK
clk => i2c_addr[7]~reg0.CLK
clk => i2c_addr[8]~reg0.CLK
clk => i2c_addr[9]~reg0.CLK
clk => i2c_addr[10]~reg0.CLK
clk => i2c_addr[11]~reg0.CLK
clk => i2c_addr[12]~reg0.CLK
clk => i2c_addr[13]~reg0.CLK
clk => i2c_addr[14]~reg0.CLK
clk => i2c_addr[15]~reg0.CLK
clk => i2c_rh_wl~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => year[0]~reg0.CLK
clk => year[1]~reg0.CLK
clk => year[2]~reg0.CLK
clk => year[3]~reg0.CLK
clk => year[4]~reg0.CLK
clk => year[5]~reg0.CLK
clk => year[6]~reg0.CLK
clk => year[7]~reg0.CLK
clk => mon[0]~reg0.CLK
clk => mon[1]~reg0.CLK
clk => mon[2]~reg0.CLK
clk => mon[3]~reg0.CLK
clk => mon[4]~reg0.CLK
clk => mon[5]~reg0.CLK
clk => mon[6]~reg0.CLK
clk => mon[7]~reg0.CLK
clk => day[0]~reg0.CLK
clk => day[1]~reg0.CLK
clk => day[2]~reg0.CLK
clk => day[3]~reg0.CLK
clk => day[4]~reg0.CLK
clk => day[5]~reg0.CLK
clk => day[6]~reg0.CLK
clk => day[7]~reg0.CLK
clk => hour[0]~reg0.CLK
clk => hour[1]~reg0.CLK
clk => hour[2]~reg0.CLK
clk => hour[3]~reg0.CLK
clk => hour[4]~reg0.CLK
clk => hour[5]~reg0.CLK
clk => hour[6]~reg0.CLK
clk => hour[7]~reg0.CLK
clk => min[0]~reg0.CLK
clk => min[1]~reg0.CLK
clk => min[2]~reg0.CLK
clk => min[3]~reg0.CLK
clk => min[4]~reg0.CLK
clk => min[5]~reg0.CLK
clk => min[6]~reg0.CLK
clk => min[7]~reg0.CLK
clk => sec[0]~reg0.CLK
clk => sec[1]~reg0.CLK
clk => sec[2]~reg0.CLK
clk => sec[3]~reg0.CLK
clk => sec[4]~reg0.CLK
clk => sec[5]~reg0.CLK
clk => sec[6]~reg0.CLK
clk => sec[7]~reg0.CLK
rst_n => wait_cnt[0].ACLR
rst_n => wait_cnt[1].ACLR
rst_n => wait_cnt[2].ACLR
rst_n => wait_cnt[3].ACLR
rst_n => wait_cnt[4].ACLR
rst_n => wait_cnt[5].ACLR
rst_n => wait_cnt[6].ACLR
rst_n => wait_cnt[7].ACLR
rst_n => wait_cnt[8].ACLR
rst_n => wait_cnt[9].ACLR
rst_n => wait_cnt[10].ACLR
rst_n => wait_cnt[11].ACLR
rst_n => wait_cnt[12].ACLR
rst_n => flow_cnt[0].ACLR
rst_n => flow_cnt[1].ACLR
rst_n => flow_cnt[2].ACLR
rst_n => flow_cnt[3].ACLR
rst_n => i2c_data_w[0]~reg0.ACLR
rst_n => i2c_data_w[1]~reg0.ACLR
rst_n => i2c_data_w[2]~reg0.ACLR
rst_n => i2c_data_w[3]~reg0.ACLR
rst_n => i2c_data_w[4]~reg0.ACLR
rst_n => i2c_data_w[5]~reg0.ACLR
rst_n => i2c_data_w[6]~reg0.ACLR
rst_n => i2c_data_w[7]~reg0.ACLR
rst_n => i2c_addr[0]~reg0.ACLR
rst_n => i2c_addr[1]~reg0.ACLR
rst_n => i2c_addr[2]~reg0.ACLR
rst_n => i2c_addr[3]~reg0.ACLR
rst_n => i2c_addr[4]~reg0.ACLR
rst_n => i2c_addr[5]~reg0.ACLR
rst_n => i2c_addr[6]~reg0.ACLR
rst_n => i2c_addr[7]~reg0.ACLR
rst_n => i2c_addr[8]~reg0.ACLR
rst_n => i2c_addr[9]~reg0.ACLR
rst_n => i2c_addr[10]~reg0.ACLR
rst_n => i2c_addr[11]~reg0.ACLR
rst_n => i2c_addr[12]~reg0.ACLR
rst_n => i2c_addr[13]~reg0.ACLR
rst_n => i2c_addr[14]~reg0.ACLR
rst_n => i2c_addr[15]~reg0.ACLR
rst_n => i2c_rh_wl~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => year[0]~reg0.ACLR
rst_n => year[1]~reg0.ACLR
rst_n => year[2]~reg0.ACLR
rst_n => year[3]~reg0.ACLR
rst_n => year[4]~reg0.ACLR
rst_n => year[5]~reg0.ACLR
rst_n => year[6]~reg0.ACLR
rst_n => year[7]~reg0.ACLR
rst_n => mon[0]~reg0.ACLR
rst_n => mon[1]~reg0.ACLR
rst_n => mon[2]~reg0.ACLR
rst_n => mon[3]~reg0.ACLR
rst_n => mon[4]~reg0.ACLR
rst_n => mon[5]~reg0.ACLR
rst_n => mon[6]~reg0.ACLR
rst_n => mon[7]~reg0.ACLR
rst_n => day[0]~reg0.ACLR
rst_n => day[1]~reg0.ACLR
rst_n => day[2]~reg0.ACLR
rst_n => day[3]~reg0.ACLR
rst_n => day[4]~reg0.ACLR
rst_n => day[5]~reg0.ACLR
rst_n => day[6]~reg0.ACLR
rst_n => day[7]~reg0.ACLR
rst_n => hour[0]~reg0.ACLR
rst_n => hour[1]~reg0.ACLR
rst_n => hour[2]~reg0.ACLR
rst_n => hour[3]~reg0.ACLR
rst_n => hour[4]~reg0.ACLR
rst_n => hour[5]~reg0.ACLR
rst_n => hour[6]~reg0.ACLR
rst_n => hour[7]~reg0.ACLR
rst_n => min[0]~reg0.ACLR
rst_n => min[1]~reg0.ACLR
rst_n => min[2]~reg0.ACLR
rst_n => min[3]~reg0.ACLR
rst_n => min[4]~reg0.ACLR
rst_n => min[5]~reg0.ACLR
rst_n => min[6]~reg0.ACLR
rst_n => min[7]~reg0.ACLR
rst_n => sec[0]~reg0.ACLR
rst_n => sec[1]~reg0.ACLR
rst_n => sec[2]~reg0.ACLR
rst_n => sec[3]~reg0.ACLR
rst_n => sec[4]~reg0.ACLR
rst_n => sec[5]~reg0.ACLR
rst_n => sec[6]~reg0.ACLR
rst_n => sec[7]~reg0.ACLR
i2c_rh_wl <= i2c_rh_wl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[0] <= i2c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[1] <= i2c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[2] <= i2c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[3] <= i2c_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[4] <= i2c_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[5] <= i2c_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[6] <= i2c_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[7] <= i2c_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[8] <= i2c_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[9] <= i2c_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[10] <= i2c_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[11] <= i2c_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[12] <= i2c_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[13] <= i2c_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[14] <= i2c_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_addr[15] <= i2c_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[0] <= i2c_data_w[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[1] <= i2c_data_w[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[2] <= i2c_data_w[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[3] <= i2c_data_w[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[4] <= i2c_data_w[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[5] <= i2c_data_w[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[6] <= i2c_data_w[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_w[7] <= i2c_data_w[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[0] => sec.DATAB
i2c_data_r[0] => min.DATAB
i2c_data_r[0] => hour.DATAB
i2c_data_r[0] => day.DATAB
i2c_data_r[0] => mon.DATAB
i2c_data_r[0] => year.DATAB
i2c_data_r[1] => sec.DATAB
i2c_data_r[1] => min.DATAB
i2c_data_r[1] => hour.DATAB
i2c_data_r[1] => day.DATAB
i2c_data_r[1] => mon.DATAB
i2c_data_r[1] => year.DATAB
i2c_data_r[2] => sec.DATAB
i2c_data_r[2] => min.DATAB
i2c_data_r[2] => hour.DATAB
i2c_data_r[2] => day.DATAB
i2c_data_r[2] => mon.DATAB
i2c_data_r[2] => year.DATAB
i2c_data_r[3] => sec.DATAB
i2c_data_r[3] => min.DATAB
i2c_data_r[3] => hour.DATAB
i2c_data_r[3] => day.DATAB
i2c_data_r[3] => mon.DATAB
i2c_data_r[3] => year.DATAB
i2c_data_r[4] => sec.DATAB
i2c_data_r[4] => min.DATAB
i2c_data_r[4] => hour.DATAB
i2c_data_r[4] => day.DATAB
i2c_data_r[4] => mon.DATAB
i2c_data_r[4] => year.DATAB
i2c_data_r[5] => sec.DATAB
i2c_data_r[5] => min.DATAB
i2c_data_r[5] => hour.DATAB
i2c_data_r[5] => day.DATAB
i2c_data_r[5] => year.DATAB
i2c_data_r[6] => sec.DATAB
i2c_data_r[6] => min.DATAB
i2c_data_r[6] => year.DATAB
i2c_data_r[7] => year.DATAB
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => sec.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => min.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => hour.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => day.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => mon.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => year.OUTPUTSELECT
i2c_done => i2c_rh_wl.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
i2c_done => flow_cnt.OUTPUTSELECT
sec[0] <= sec[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[1] <= sec[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[2] <= sec[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[3] <= sec[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[4] <= sec[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[5] <= sec[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[6] <= sec[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[7] <= sec[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[0] <= min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[1] <= min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[2] <= min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[3] <= min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[4] <= min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[5] <= min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[6] <= min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[7] <= min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[0] <= hour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[1] <= hour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[2] <= hour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[3] <= hour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[4] <= hour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[5] <= hour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[6] <= hour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[7] <= hour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[0] <= day[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[1] <= day[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[2] <= day[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[3] <= day[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[4] <= day[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[5] <= day[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[6] <= day[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
day[7] <= day[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[0] <= mon[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[1] <= mon[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[2] <= mon[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[3] <= mon[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[4] <= mon[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[5] <= mon[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[6] <= mon[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mon[7] <= mon[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[0] <= year[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[1] <= year[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[2] <= year[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[3] <= year[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[4] <= year[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[5] <= year[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[6] <= year[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
year[7] <= year[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|key_debounce:u_key_debounce
sys_clk => key_flag~reg0.CLK
sys_clk => key_value~reg0.CLK
sys_clk => key_reg.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_rst_n => key_reg.PRESET
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
sys_rst_n => key_value~reg0.PRESET
key[0] => always0.IN1
key[0] => key_reg.DATAIN
key[0] => key_value~reg0.DATAIN
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
key_value <= key_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|key_sw_disp:u_key_sw_disp
clk => sw_flag.CLK
clk => key_value_d1.CLK
clk => key_value_d0.CLK
rst_n => sw_flag.ACLR
rst_n => key_value_d1.ACLR
rst_n => key_value_d0.ACLR
key_value => key_value_d0.DATAIN
sec[0] => disp_data.DATAB
sec[1] => disp_data.DATAB
sec[2] => disp_data.DATAB
sec[3] => disp_data.DATAB
sec[4] => disp_data.DATAB
sec[5] => disp_data.DATAB
sec[6] => disp_data.DATAB
sec[7] => disp_data.DATAB
min[0] => disp_data.DATAB
min[1] => disp_data.DATAB
min[2] => disp_data.DATAB
min[3] => disp_data.DATAB
min[4] => disp_data.DATAB
min[5] => disp_data.DATAB
min[6] => disp_data.DATAB
min[7] => disp_data.DATAB
hour[0] => disp_data.DATAB
hour[1] => disp_data.DATAB
hour[2] => disp_data.DATAB
hour[3] => disp_data.DATAB
hour[4] => disp_data.DATAB
hour[5] => disp_data.DATAB
hour[6] => disp_data.DATAB
hour[7] => disp_data.DATAB
day[0] => disp_data.DATAA
day[1] => disp_data.DATAA
day[2] => disp_data.DATAA
day[3] => disp_data.DATAA
day[4] => disp_data.DATAA
day[5] => disp_data.DATAA
day[6] => disp_data.DATAA
day[7] => disp_data.DATAA
mon[0] => disp_data.DATAA
mon[1] => disp_data.DATAA
mon[2] => disp_data.DATAA
mon[3] => disp_data.DATAA
mon[4] => disp_data.DATAA
mon[5] => disp_data.DATAA
mon[6] => disp_data.DATAA
mon[7] => disp_data.DATAA
year[0] => disp_data.DATAA
year[1] => disp_data.DATAA
year[2] => disp_data.DATAA
year[3] => disp_data.DATAA
year[4] => disp_data.DATAA
year[5] => disp_data.DATAA
year[6] => disp_data.DATAA
year[7] => disp_data.DATAA
point[0] <= <GND>
point[1] <= <GND>
point[2] <= <VCC>
point[3] <= <GND>
point[4] <= <VCC>
point[5] <= <GND>
disp_data[0] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[1] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[2] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[3] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[4] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[5] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[6] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[7] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[8] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[9] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[10] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[11] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[12] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[13] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[14] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[15] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[16] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[17] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[18] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[19] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[20] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[21] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[22] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE
disp_data[23] <= disp_data.DB_MAX_OUTPUT_PORT_TYPE


|dev_board_top|seg_bcd_dri:u_seg_bcd_dri
clk => seg_led[0]~reg0.CLK
clk => seg_led[1]~reg0.CLK
clk => seg_led[2]~reg0.CLK
clk => seg_led[3]~reg0.CLK
clk => seg_led[4]~reg0.CLK
clk => seg_led[5]~reg0.CLK
clk => seg_led[6]~reg0.CLK
clk => seg_led[7]~reg0.CLK
clk => point1.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => seg_sel[4]~reg0.CLK
clk => seg_sel[5]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => cnt0[15].CLK
rst_n => data1[0].ACLR
rst_n => data1[1].ACLR
rst_n => data1[2].ACLR
rst_n => data1[3].ACLR
rst_n => seg_sel[0]~reg0.PRESET
rst_n => seg_sel[1]~reg0.ACLR
rst_n => seg_sel[2]~reg0.ACLR
rst_n => seg_sel[3]~reg0.ACLR
rst_n => seg_sel[4]~reg0.ACLR
rst_n => seg_sel[5]~reg0.ACLR
rst_n => seg_led[0]~reg0.ACLR
rst_n => seg_led[1]~reg0.ACLR
rst_n => seg_led[2]~reg0.ACLR
rst_n => seg_led[3]~reg0.ACLR
rst_n => seg_led[4]~reg0.ACLR
rst_n => seg_led[5]~reg0.ACLR
rst_n => seg_led[6]~reg0.ACLR
rst_n => seg_led[7]~reg0.ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt0[15].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => point1.ENA
data[0] => Mux3.IN7
data[1] => Mux2.IN7
data[2] => Mux1.IN7
data[3] => Mux0.IN7
data[4] => Mux3.IN6
data[5] => Mux2.IN6
data[6] => Mux1.IN6
data[7] => Mux0.IN6
data[8] => Mux3.IN5
data[9] => Mux2.IN5
data[10] => Mux1.IN5
data[11] => Mux0.IN5
data[12] => Mux3.IN4
data[13] => Mux2.IN4
data[14] => Mux1.IN4
data[15] => Mux0.IN4
data[16] => Mux3.IN3
data[17] => Mux2.IN3
data[18] => Mux1.IN3
data[19] => Mux0.IN3
data[20] => Mux3.IN2
data[21] => Mux2.IN2
data[22] => Mux1.IN2
data[23] => Mux0.IN2
point[0] => Mux4.IN7
point[1] => Mux4.IN6
point[2] => Mux4.IN5
point[3] => Mux4.IN4
point[4] => Mux4.IN3
point[5] => Mux4.IN2
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[4] <= seg_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[5] <= seg_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[0] <= seg_led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[1] <= seg_led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[2] <= seg_led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[3] <= seg_led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[4] <= seg_led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[5] <= seg_led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[6] <= seg_led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_led[7] <= seg_led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


