<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3038" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3038{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_3038{left:69px;bottom:68px;letter-spacing:-0.11px;}
#t3_3038{left:98px;bottom:68px;letter-spacing:0.1px;}
#t4_3038{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_3038{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6_3038{left:161px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_3038{left:342px;bottom:1088px;letter-spacing:-0.06px;}
#t8_3038{left:802px;bottom:1088px;letter-spacing:-0.13px;}
#t9_3038{left:69px;bottom:1072px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ta_3038{left:160px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_3038{left:252px;bottom:1072px;letter-spacing:-0.06px;}
#tc_3038{left:802px;bottom:1072px;letter-spacing:-0.13px;}
#td_3038{left:69px;bottom:1057px;letter-spacing:-0.14px;word-spacing:0.02px;}
#te_3038{left:160px;bottom:1057px;letter-spacing:-0.12px;}
#tf_3038{left:330px;bottom:1057px;letter-spacing:-0.06px;}
#tg_3038{left:802px;bottom:1057px;letter-spacing:-0.13px;}
#th_3038{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ti_3038{left:160px;bottom:1042px;letter-spacing:-0.12px;}
#tj_3038{left:330px;bottom:1042px;letter-spacing:-0.06px;}
#tk_3038{left:802px;bottom:1042px;letter-spacing:-0.13px;}
#tl_3038{left:69px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_3038{left:161px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_3038{left:360px;bottom:1027px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#to_3038{left:802px;bottom:1027px;letter-spacing:-0.13px;}
#tp_3038{left:69px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_3038{left:161px;bottom:1011px;letter-spacing:-0.12px;}
#tr_3038{left:438px;bottom:1011px;letter-spacing:-0.06px;}
#ts_3038{left:802px;bottom:1011px;letter-spacing:-0.13px;}
#tt_3038{left:69px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tu_3038{left:161px;bottom:996px;letter-spacing:-0.12px;}
#tv_3038{left:444px;bottom:996px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#tw_3038{left:802px;bottom:996px;letter-spacing:-0.13px;}
#tx_3038{left:69px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ty_3038{left:160px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_3038{left:264px;bottom:981px;letter-spacing:-0.06px;}
#t10_3038{left:802px;bottom:981px;letter-spacing:-0.13px;}
#t11_3038{left:69px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t12_3038{left:161px;bottom:965px;letter-spacing:-0.12px;}
#t13_3038{left:498px;bottom:965px;letter-spacing:-0.06px;}
#t14_3038{left:802px;bottom:965px;letter-spacing:-0.13px;}
#t15_3038{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_3038{left:160px;bottom:950px;letter-spacing:-0.12px;}
#t17_3038{left:300px;bottom:950px;letter-spacing:-0.06px;}
#t18_3038{left:802px;bottom:950px;letter-spacing:-0.13px;}
#t19_3038{left:69px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_3038{left:161px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_3038{left:354px;bottom:935px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_3038{left:810px;bottom:935px;letter-spacing:-0.18px;}
#t1d_3038{left:69px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1e_3038{left:160px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_3038{left:300px;bottom:920px;letter-spacing:-0.06px;}
#t1g_3038{left:802px;bottom:920px;letter-spacing:-0.13px;}
#t1h_3038{left:69px;bottom:904px;letter-spacing:-0.12px;}
#t1i_3038{left:161px;bottom:904px;letter-spacing:-0.12px;}
#t1j_3038{left:750px;bottom:904px;letter-spacing:-0.06px;}
#t1k_3038{left:802px;bottom:904px;letter-spacing:-0.14px;}
#t1l_3038{left:69px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_3038{left:161px;bottom:889px;letter-spacing:-0.12px;}
#t1n_3038{left:672px;bottom:889px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1o_3038{left:802px;bottom:889px;letter-spacing:-0.13px;}
#t1p_3038{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_3038{left:160px;bottom:874px;letter-spacing:-0.12px;}
#t1r_3038{left:390px;bottom:874px;letter-spacing:-0.06px;}
#t1s_3038{left:802px;bottom:874px;letter-spacing:-0.13px;}
#t1t_3038{left:69px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_3038{left:161px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_3038{left:480px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1w_3038{left:802px;bottom:859px;letter-spacing:-0.13px;}
#t1x_3038{left:69px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_3038{left:161px;bottom:843px;letter-spacing:-0.12px;}
#t1z_3038{left:576px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_3038{left:802px;bottom:843px;letter-spacing:-0.13px;}
#t21_3038{left:69px;bottom:828px;letter-spacing:-0.12px;}
#t22_3038{left:161px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_3038{left:306px;bottom:828px;letter-spacing:-0.06px;}
#t24_3038{left:802px;bottom:828px;letter-spacing:-0.13px;}
#t25_3038{left:69px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_3038{left:161px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_3038{left:318px;bottom:813px;letter-spacing:-0.06px;}
#t28_3038{left:802px;bottom:813px;letter-spacing:-0.13px;}
#t29_3038{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_3038{left:161px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_3038{left:456px;bottom:797px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2c_3038{left:802px;bottom:797px;letter-spacing:-0.13px;}
#t2d_3038{left:69px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2e_3038{left:161px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_3038{left:384px;bottom:782px;letter-spacing:-0.06px;}
#t2g_3038{left:802px;bottom:782px;letter-spacing:-0.13px;}
#t2h_3038{left:69px;bottom:767px;letter-spacing:-0.12px;}
#t2i_3038{left:161px;bottom:767px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2j_3038{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2k_3038{left:160px;bottom:752px;letter-spacing:-0.12px;}
#t2l_3038{left:372px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2m_3038{left:810px;bottom:752px;letter-spacing:-0.18px;}
#t2n_3038{left:69px;bottom:736px;letter-spacing:-0.12px;}
#t2o_3038{left:161px;bottom:736px;letter-spacing:-0.11px;}
#t2p_3038{left:161px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_3038{left:348px;bottom:721px;letter-spacing:-0.05px;}
#t2r_3038{left:810px;bottom:721px;letter-spacing:-0.18px;}
#t2s_3038{left:69px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2t_3038{left:160px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_3038{left:300px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2v_3038{left:810px;bottom:706px;letter-spacing:-0.18px;}
#t2w_3038{left:69px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2x_3038{left:160px;bottom:690px;letter-spacing:-0.13px;}
#t2y_3038{left:300px;bottom:690px;letter-spacing:-0.06px;}
#t2z_3038{left:802px;bottom:690px;letter-spacing:-0.13px;}
#t30_3038{left:69px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_3038{left:161px;bottom:675px;letter-spacing:-0.12px;}
#t32_3038{left:618px;bottom:675px;letter-spacing:-0.06px;}
#t33_3038{left:802px;bottom:675px;letter-spacing:-0.13px;}
#t34_3038{left:69px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t35_3038{left:161px;bottom:660px;letter-spacing:-0.12px;}
#t36_3038{left:672px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t37_3038{left:802px;bottom:660px;letter-spacing:-0.14px;}
#t38_3038{left:69px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t39_3038{left:160px;bottom:645px;letter-spacing:-0.13px;}
#t3a_3038{left:432px;bottom:645px;letter-spacing:-0.06px;}
#t3b_3038{left:802px;bottom:645px;letter-spacing:-0.13px;}
#t3c_3038{left:69px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3d_3038{left:160px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_3038{left:402px;bottom:629px;letter-spacing:-0.06px;}
#t3f_3038{left:802px;bottom:629px;letter-spacing:-0.13px;}
#t3g_3038{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3h_3038{left:161px;bottom:614px;letter-spacing:-0.13px;}
#t3i_3038{left:432px;bottom:614px;letter-spacing:-0.06px;}
#t3j_3038{left:802px;bottom:614px;letter-spacing:-0.13px;}
#t3k_3038{left:69px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3l_3038{left:161px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3m_3038{left:480px;bottom:599px;letter-spacing:-0.06px;}
#t3n_3038{left:802px;bottom:599px;letter-spacing:-0.13px;}
#t3o_3038{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3p_3038{left:161px;bottom:584px;letter-spacing:-0.12px;}
#t3q_3038{left:558px;bottom:584px;letter-spacing:-0.06px;}
#t3r_3038{left:802px;bottom:584px;letter-spacing:-0.13px;}
#t3s_3038{left:69px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3t_3038{left:161px;bottom:568px;letter-spacing:-0.12px;}
#t3u_3038{left:630px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3v_3038{left:810px;bottom:568px;letter-spacing:-0.18px;}
#t3w_3038{left:69px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3x_3038{left:161px;bottom:553px;letter-spacing:-0.13px;}
#t3y_3038{left:690px;bottom:553px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3z_3038{left:810px;bottom:553px;letter-spacing:-0.16px;}
#t40_3038{left:69px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t41_3038{left:161px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_3038{left:432px;bottom:538px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t43_3038{left:810px;bottom:538px;letter-spacing:-0.18px;}
#t44_3038{left:69px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t45_3038{left:160px;bottom:522px;letter-spacing:-0.12px;}
#t46_3038{left:690px;bottom:522px;letter-spacing:-0.06px;}
#t47_3038{left:810px;bottom:522px;letter-spacing:-0.13px;}
#t48_3038{left:69px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t49_3038{left:160px;bottom:507px;letter-spacing:-0.12px;}
#t4a_3038{left:558px;bottom:507px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4b_3038{left:810px;bottom:507px;letter-spacing:-0.18px;}
#t4c_3038{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4d_3038{left:164px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4e_3038{left:432px;bottom:492px;letter-spacing:-0.05px;}
#t4f_3038{left:810px;bottom:492px;letter-spacing:-0.18px;}
#t4g_3038{left:69px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4h_3038{left:161px;bottom:477px;letter-spacing:-0.12px;}
#t4i_3038{left:498px;bottom:477px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4j_3038{left:810px;bottom:477px;letter-spacing:-0.18px;}
#t4k_3038{left:69px;bottom:461px;letter-spacing:-0.11px;}
#t4l_3038{left:161px;bottom:461px;letter-spacing:-0.13px;}
#t4m_3038{left:372px;bottom:461px;letter-spacing:-0.06px;}
#t4n_3038{left:802px;bottom:461px;letter-spacing:-0.13px;}
#t4o_3038{left:69px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4p_3038{left:160px;bottom:446px;letter-spacing:-0.12px;}
#t4q_3038{left:492px;bottom:446px;letter-spacing:-0.06px;}
#t4r_3038{left:802px;bottom:446px;letter-spacing:-0.13px;}
#t4s_3038{left:69px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4t_3038{left:160px;bottom:431px;letter-spacing:-0.12px;}
#t4u_3038{left:396px;bottom:431px;letter-spacing:-0.06px;}
#t4v_3038{left:802px;bottom:431px;letter-spacing:-0.13px;}
#t4w_3038{left:69px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4x_3038{left:160px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4y_3038{left:480px;bottom:415px;letter-spacing:-0.06px;}
#t4z_3038{left:802px;bottom:415px;letter-spacing:-0.13px;}
#t50_3038{left:69px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t51_3038{left:161px;bottom:400px;letter-spacing:-0.12px;}
#t52_3038{left:534px;bottom:400px;letter-spacing:-0.06px;}
#t53_3038{left:802px;bottom:400px;letter-spacing:-0.13px;}
#t54_3038{left:69px;bottom:385px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t55_3038{left:160px;bottom:385px;letter-spacing:-0.11px;}
#t56_3038{left:384px;bottom:385px;letter-spacing:-0.06px;}
#t57_3038{left:802px;bottom:385px;letter-spacing:-0.13px;}
#t58_3038{left:69px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t59_3038{left:160px;bottom:370px;letter-spacing:-0.11px;}
#t5a_3038{left:432px;bottom:370px;letter-spacing:-0.06px;}
#t5b_3038{left:802px;bottom:370px;letter-spacing:-0.13px;}
#t5c_3038{left:69px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5d_3038{left:161px;bottom:354px;letter-spacing:-0.11px;}
#t5e_3038{left:486px;bottom:354px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t5f_3038{left:802px;bottom:354px;letter-spacing:-0.13px;}
#t5g_3038{left:69px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5h_3038{left:164px;bottom:339px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5i_3038{left:432px;bottom:339px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5j_3038{left:802px;bottom:339px;letter-spacing:-0.13px;}
#t5k_3038{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5l_3038{left:160px;bottom:324px;letter-spacing:-0.12px;}
#t5m_3038{left:486px;bottom:324px;letter-spacing:-0.06px;}
#t5n_3038{left:802px;bottom:324px;letter-spacing:-0.13px;}
#t5o_3038{left:69px;bottom:309px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5p_3038{left:161px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5q_3038{left:396px;bottom:309px;letter-spacing:-0.06px;}
#t5r_3038{left:802px;bottom:309px;letter-spacing:-0.13px;}
#t5s_3038{left:69px;bottom:293px;letter-spacing:-0.12px;}
#t5t_3038{left:161px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_3038{left:630px;bottom:293px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5v_3038{left:810px;bottom:293px;letter-spacing:-0.13px;}
#t5w_3038{left:69px;bottom:278px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5x_3038{left:160px;bottom:278px;letter-spacing:-0.12px;}
#t5y_3038{left:366px;bottom:278px;letter-spacing:-0.05px;}
#t5z_3038{left:810px;bottom:278px;letter-spacing:-0.18px;}
#t60_3038{left:69px;bottom:263px;letter-spacing:-0.12px;}
#t61_3038{left:161px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t62_3038{left:378px;bottom:263px;letter-spacing:-0.06px;}
#t63_3038{left:802px;bottom:263px;letter-spacing:-0.13px;}
#t64_3038{left:69px;bottom:247px;letter-spacing:-0.12px;}
#t65_3038{left:161px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_3038{left:378px;bottom:247px;letter-spacing:-0.06px;}
#t67_3038{left:802px;bottom:247px;letter-spacing:-0.13px;}
#t68_3038{left:69px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t69_3038{left:161px;bottom:232px;letter-spacing:-0.12px;}
#t6a_3038{left:708px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6b_3038{left:802px;bottom:232px;letter-spacing:-0.14px;}
#t6c_3038{left:69px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6d_3038{left:161px;bottom:217px;letter-spacing:-0.12px;}
#t6e_3038{left:690px;bottom:217px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6f_3038{left:802px;bottom:217px;letter-spacing:-0.14px;}
#t6g_3038{left:69px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6h_3038{left:160px;bottom:202px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6i_3038{left:300px;bottom:202px;letter-spacing:-0.06px;}
#t6j_3038{left:802px;bottom:202px;letter-spacing:-0.13px;}
#t6k_3038{left:69px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6l_3038{left:160px;bottom:186px;letter-spacing:-0.11px;}
#t6m_3038{left:414px;bottom:186px;letter-spacing:-0.06px;}
#t6n_3038{left:802px;bottom:186px;letter-spacing:-0.13px;}
#t6o_3038{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t6p_3038{left:161px;bottom:171px;letter-spacing:-0.12px;}
#t6q_3038{left:462px;bottom:171px;letter-spacing:-0.06px;}
#t6r_3038{left:802px;bottom:171px;letter-spacing:-0.13px;}
#t6s_3038{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t6t_3038{left:161px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6u_3038{left:486px;bottom:156px;letter-spacing:-0.06px;}
#t6v_3038{left:802px;bottom:156px;letter-spacing:-0.13px;}
#t6w_3038{left:69px;bottom:140px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6x_3038{left:161px;bottom:140px;letter-spacing:-0.12px;}
#t6y_3038{left:426px;bottom:140px;letter-spacing:-0.06px;}
#t6z_3038{left:802px;bottom:140px;letter-spacing:-0.13px;}
#t70_3038{left:69px;bottom:125px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t71_3038{left:161px;bottom:125px;letter-spacing:-0.12px;}
#t72_3038{left:498px;bottom:125px;letter-spacing:-0.06px;}
#t73_3038{left:802px;bottom:125px;letter-spacing:-0.13px;}
#t74_3038{left:69px;bottom:110px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t75_3038{left:161px;bottom:110px;letter-spacing:-0.12px;}
#t76_3038{left:384px;bottom:110px;letter-spacing:-0.06px;}
#t77_3038{left:802px;bottom:110px;letter-spacing:-0.13px;}

.s1_3038{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_3038{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_3038{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3038{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3038" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3038Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3038" style="-webkit-user-select: none;"><object width="935" height="1210" data="3038/3038.svg" type="image/svg+xml" id="pdf3038" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3038" class="t s1_3038">CONTENTS </span>
<span id="t2_3038" class="t s2_3038">xliv </span><span id="t3_3038" class="t s3_3038">Vol. 3A </span>
<span id="t4_3038" class="t s4_3038">PAGE </span>
<span id="t5_3038" class="t s2_3038">Table 10-10. </span><span id="t6_3038" class="t s2_3038">Processor Signature Structure </span><span id="t7_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_3038" class="t s2_3038">10-31 </span>
<span id="t9_3038" class="t s2_3038">Table 10-11. </span><span id="ta_3038" class="t s2_3038">Processor Flags</span><span id="tb_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_3038" class="t s2_3038">10-33 </span>
<span id="td_3038" class="t s2_3038">Table 10-12. </span><span id="te_3038" class="t s2_3038">Microcode Update Signature </span><span id="tf_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_3038" class="t s2_3038">10-37 </span>
<span id="th_3038" class="t s2_3038">Table 10-13. </span><span id="ti_3038" class="t s2_3038">Microcode Update Functions </span><span id="tj_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_3038" class="t s2_3038">10-42 </span>
<span id="tl_3038" class="t s2_3038">Table 10-14. </span><span id="tm_3038" class="t s2_3038">Parameters for the Presence Test </span><span id="tn_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_3038" class="t s2_3038">10-42 </span>
<span id="tp_3038" class="t s2_3038">Table 10-15. </span><span id="tq_3038" class="t s2_3038">Parameters for the Write Update Data Function </span><span id="tr_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_3038" class="t s2_3038">10-43 </span>
<span id="tt_3038" class="t s2_3038">Table 10-16. </span><span id="tu_3038" class="t s2_3038">Parameters for the Control Update Sub-function </span><span id="tv_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_3038" class="t s2_3038">10-47 </span>
<span id="tx_3038" class="t s2_3038">Table 10-17. </span><span id="ty_3038" class="t s2_3038">Mnemonic Values </span><span id="tz_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_3038" class="t s2_3038">10-47 </span>
<span id="t11_3038" class="t s2_3038">Table 10-18. </span><span id="t12_3038" class="t s2_3038">Parameters for the Read Microcode Update Data Function </span><span id="t13_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_3038" class="t s2_3038">10-47 </span>
<span id="t15_3038" class="t s2_3038">Table 10-19. </span><span id="t16_3038" class="t s2_3038">Return Code Definitions </span><span id="t17_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_3038" class="t s2_3038">10-49 </span>
<span id="t19_3038" class="t s2_3038">Table 11-1. </span><span id="t1a_3038" class="t s2_3038">Local APIC Register Address Map </span><span id="t1b_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_3038" class="t s2_3038">11-6 </span>
<span id="t1d_3038" class="t s2_3038">Table 11-2. </span><span id="t1e_3038" class="t s2_3038">Local APIC Timer Modes </span><span id="t1f_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1g_3038" class="t s2_3038">11-17 </span>
<span id="t1h_3038" class="t s2_3038">Table 11-3. </span><span id="t1i_3038" class="t s2_3038">Valid Combinations for Pentium 4 and Intel Xeon Processors Local xAPIC Interrupt Command Register </span><span id="t1j_3038" class="t s2_3038">. . . . . . . . . </span><span id="t1k_3038" class="t s2_3038">11-21 </span>
<span id="t1l_3038" class="t s2_3038">Table 11-4. </span><span id="t1m_3038" class="t s2_3038">Valid Combinations for the P6 Family Processor Local APIC Interrupt Command Register </span><span id="t1n_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_3038" class="t s2_3038">11-22 </span>
<span id="t1p_3038" class="t s2_3038">Table 11-5. </span><span id="t1q_3038" class="t s2_3038">x2APIC Operating Mode Configurations </span><span id="t1r_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_3038" class="t s2_3038">11-37 </span>
<span id="t1t_3038" class="t s2_3038">Table 11-6. </span><span id="t1u_3038" class="t s2_3038">Local APIC Register Address Map Supported by x2APIC </span><span id="t1v_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_3038" class="t s2_3038">11-38 </span>
<span id="t1x_3038" class="t s2_3038">Table 11-7. </span><span id="t1y_3038" class="t s2_3038">MSR/MMIO Interface of a Local x2APIC in Different Modes of Operation </span><span id="t1z_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_3038" class="t s2_3038">11-40 </span>
<span id="t21_3038" class="t s2_3038">Table 11-8. </span><span id="t22_3038" class="t s2_3038">EOI Message (14 Cycles) </span><span id="t23_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_3038" class="t s2_3038">11-47 </span>
<span id="t25_3038" class="t s2_3038">Table 11-9. </span><span id="t26_3038" class="t s2_3038">Short Message (21 Cycles) </span><span id="t27_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_3038" class="t s2_3038">11-48 </span>
<span id="t29_3038" class="t s2_3038">Table 11-10. </span><span id="t2a_3038" class="t s2_3038">Non-Focused Lowest Priority Message (34 Cycles) </span><span id="t2b_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_3038" class="t s2_3038">11-49 </span>
<span id="t2d_3038" class="t s2_3038">Table 11-11. </span><span id="t2e_3038" class="t s2_3038">APIC Bus Status Cycles Interpretation </span><span id="t2f_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_3038" class="t s2_3038">11-51 </span>
<span id="t2h_3038" class="t s2_3038">Table 12-1. </span><span id="t2i_3038" class="t s2_3038">Characteristics of the Caches, TLBs, Store Buffer, and Write Combining Buffer in Intel 64 and IA-32 Processors . 12-2 </span>
<span id="t2j_3038" class="t s2_3038">Table 12-2. </span><span id="t2k_3038" class="t s2_3038">Memory Types and Their Properties </span><span id="t2l_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2m_3038" class="t s2_3038">12-6 </span>
<span id="t2n_3038" class="t s2_3038">Table 12-3. </span><span id="t2o_3038" class="t s2_3038">Methods of Caching Available in Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, Intel Xeon, P6 </span>
<span id="t2p_3038" class="t s2_3038">Family, and Pentium Processors </span><span id="t2q_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2r_3038" class="t s2_3038">12-7 </span>
<span id="t2s_3038" class="t s2_3038">Table 12-4. </span><span id="t2t_3038" class="t s2_3038">MESI Cache Line States </span><span id="t2u_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2v_3038" class="t s2_3038">12-9 </span>
<span id="t2w_3038" class="t s2_3038">Table 12-5. </span><span id="t2x_3038" class="t s2_3038">Cache Operating Modes </span><span id="t2y_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2z_3038" class="t s2_3038">12-12 </span>
<span id="t30_3038" class="t s2_3038">Table 12-6. </span><span id="t31_3038" class="t s2_3038">Effective Page-Level Memory Type for Pentium Pro and Pentium II Processors </span><span id="t32_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t33_3038" class="t s2_3038">12-14 </span>
<span id="t34_3038" class="t s2_3038">Table 12-7. </span><span id="t35_3038" class="t s2_3038">Effective Page-Level Memory Types for Pentium III and More Recent Processor Families </span><span id="t36_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . </span><span id="t37_3038" class="t s2_3038">12-15 </span>
<span id="t38_3038" class="t s2_3038">Table 12-8. </span><span id="t39_3038" class="t s2_3038">Memory Types That Can Be Encoded in MTRRs </span><span id="t3a_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3b_3038" class="t s2_3038">12-21 </span>
<span id="t3c_3038" class="t s2_3038">Table 12-9. </span><span id="t3d_3038" class="t s2_3038">Address Mapping for Fixed-Range MTRRs </span><span id="t3e_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3f_3038" class="t s2_3038">12-24 </span>
<span id="t3g_3038" class="t s2_3038">Table 12-10. </span><span id="t3h_3038" class="t s2_3038">Memory Types That Can Be Encoded With PAT </span><span id="t3i_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3j_3038" class="t s2_3038">12-34 </span>
<span id="t3k_3038" class="t s2_3038">Table 12-11. </span><span id="t3l_3038" class="t s2_3038">Selection of PAT Entries with PAT, PCD, and PWT Flags</span><span id="t3m_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3n_3038" class="t s2_3038">12-35 </span>
<span id="t3o_3038" class="t s2_3038">Table 12-12. </span><span id="t3p_3038" class="t s2_3038">Memory Type Setting of PAT Entries Following a Power-up or Reset </span><span id="t3q_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3r_3038" class="t s2_3038">12-35 </span>
<span id="t3s_3038" class="t s2_3038">Table 13-1. </span><span id="t3t_3038" class="t s2_3038">Action Taken By MMX Instructions for Different Combinations of EM, MP, and TS </span><span id="t3u_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3v_3038" class="t s2_3038">13-1 </span>
<span id="t3w_3038" class="t s2_3038">Table 13-3. </span><span id="t3x_3038" class="t s2_3038">Effect of the MMX, x87 FPU, and FXSAVE/FXRSTOR Instructions on the x87 FPU Tag Word</span><span id="t3y_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . </span><span id="t3z_3038" class="t s2_3038">13-3 </span>
<span id="t40_3038" class="t s2_3038">Table 13-2. </span><span id="t41_3038" class="t s2_3038">Effects of MMX Instructions on x87 FPU State </span><span id="t42_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t43_3038" class="t s2_3038">13-3 </span>
<span id="t44_3038" class="t s2_3038">Table 14-1. </span><span id="t45_3038" class="t s2_3038">Action Taken for Combinations of OSFXSR, OSXMMEXCPT, SSE, SSE2, SSE3, EM, MP, and TS </span><span id="t46_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . </span><span id="t47_3038" class="t s2_3038">14-3 </span>
<span id="t48_3038" class="t s2_3038">Table 14-2. </span><span id="t49_3038" class="t s2_3038">Action Taken for Combinations of OSFXSR, SSSE3, SSE4, EM, and TS </span><span id="t4a_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4b_3038" class="t s2_3038">14-4 </span>
<span id="t4c_3038" class="t s2_3038">Table 14-3. </span><span id="t4d_3038" class="t s2_3038">CPUID.(EAX=0DH, ECX=1) EAX Bit Assignment</span><span id="t4e_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4f_3038" class="t s2_3038">14-8 </span>
<span id="t4g_3038" class="t s2_3038">Table 15-1. </span><span id="t4h_3038" class="t s2_3038">Architectural and Non-Architectural MSRs Related to HWP </span><span id="t4i_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4j_3038" class="t s2_3038">15-6 </span>
<span id="t4k_3038" class="t s2_3038">Table 15-2. </span><span id="t4l_3038" class="t s2_3038">IA32_HWP_CTL MSR Bit 0 Behavior </span><span id="t4m_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4n_3038" class="t s2_3038">15-13 </span>
<span id="t4o_3038" class="t s2_3038">Table 15-3. </span><span id="t4p_3038" class="t s2_3038">Architectural and non-Architecture MSRs Related to HDC </span><span id="t4q_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4r_3038" class="t s2_3038">15-21 </span>
<span id="t4s_3038" class="t s2_3038">Table 15-4. </span><span id="t4t_3038" class="t s2_3038">Hardware Feedback Interface Structure </span><span id="t4u_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4v_3038" class="t s2_3038">15-25 </span>
<span id="t4w_3038" class="t s2_3038">Table 15-5. </span><span id="t4x_3038" class="t s2_3038">Hardware Feedback Interface Global Header Structure </span><span id="t4y_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4z_3038" class="t s2_3038">15-26 </span>
<span id="t50_3038" class="t s2_3038">Table 15-6. </span><span id="t51_3038" class="t s2_3038">Hardware Feedback Interface Logical Processor Entry Structure </span><span id="t52_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t53_3038" class="t s2_3038">15-26 </span>
<span id="t54_3038" class="t s2_3038">Table 15-7. </span><span id="t55_3038" class="t s2_3038">Intel® Thread Director Table Structure </span><span id="t56_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t57_3038" class="t s2_3038">15-27 </span>
<span id="t58_3038" class="t s2_3038">Table 15-8. </span><span id="t59_3038" class="t s2_3038">Intel® Thread Director Global Header Structure </span><span id="t5a_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5b_3038" class="t s2_3038">15-28 </span>
<span id="t5c_3038" class="t s2_3038">Table 15-9. </span><span id="t5d_3038" class="t s2_3038">Intel® Thread Director Logical Processor Entry Structure </span><span id="t5e_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5f_3038" class="t s2_3038">15-29 </span>
<span id="t5g_3038" class="t s2_3038">Table 15-10. </span><span id="t5h_3038" class="t s2_3038">IA32_HW_FEEDBACK_CONFIG Control Options</span><span id="t5i_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5j_3038" class="t s2_3038">15-32 </span>
<span id="t5k_3038" class="t s2_3038">Table 15-11. </span><span id="t5l_3038" class="t s2_3038">On-Demand Clock Modulation Duty Cycle Field Encoding </span><span id="t5m_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5n_3038" class="t s2_3038">15-40 </span>
<span id="t5o_3038" class="t s2_3038">Table 15-12. </span><span id="t5p_3038" class="t s2_3038">RAPL MSR Interfaces and RAPL Domains</span><span id="t5q_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5r_3038" class="t s2_3038">15-50 </span>
<span id="t5s_3038" class="t s2_3038">Table 16-1. </span><span id="t5t_3038" class="t s2_3038">Bits 54:53 in IA32_MCi_STATUS MSRs when IA32_MCG_CAP[11] = 1 and UC = 0 </span><span id="t5u_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5v_3038" class="t s2_3038">16-7 </span>
<span id="t5w_3038" class="t s2_3038">Table 16-2. </span><span id="t5x_3038" class="t s2_3038">Overwrite Rules for Enabled Errors </span><span id="t5y_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5z_3038" class="t s2_3038">16-8 </span>
<span id="t60_3038" class="t s2_3038">Table 16-3. </span><span id="t61_3038" class="t s2_3038">Address Mode in IA32_MCi_MISC[8:6] </span><span id="t62_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t63_3038" class="t s2_3038">16-10 </span>
<span id="t64_3038" class="t s2_3038">Table 16-4. </span><span id="t65_3038" class="t s2_3038">Address Mode in IA32_MCi_MISC[8:6] </span><span id="t66_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t67_3038" class="t s2_3038">16-11 </span>
<span id="t68_3038" class="t s2_3038">Table 16-5. </span><span id="t69_3038" class="t s2_3038">Extended Machine Check State MSRs in Processors Without Support for Intel® 64 Architecture </span><span id="t6a_3038" class="t s2_3038">. . . . . . . . . . . . . . . . </span><span id="t6b_3038" class="t s2_3038">16-12 </span>
<span id="t6c_3038" class="t s2_3038">Table 16-6. </span><span id="t6d_3038" class="t s2_3038">Extended Machine Check State MSRs In Processors With Support for Intel® 64 Architecture </span><span id="t6e_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . </span><span id="t6f_3038" class="t s2_3038">16-12 </span>
<span id="t6g_3038" class="t s2_3038">Table 16-7. </span><span id="t6h_3038" class="t s2_3038">MC Error Classifications </span><span id="t6i_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6j_3038" class="t s2_3038">16-18 </span>
<span id="t6k_3038" class="t s2_3038">Table 16-8. </span><span id="t6l_3038" class="t s2_3038">Overwrite Rules for UC, CE, and UCR Errors </span><span id="t6m_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6n_3038" class="t s2_3038">16-18 </span>
<span id="t6o_3038" class="t s2_3038">Table 16-9. </span><span id="t6p_3038" class="t s2_3038">IA32_MCi_Status [15:0] Simple Error Code Encoding </span><span id="t6q_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6r_3038" class="t s2_3038">16-21 </span>
<span id="t6s_3038" class="t s2_3038">Table 16-10. </span><span id="t6t_3038" class="t s2_3038">IA32_MCi_Status [15:0] Compound Error Code Encoding </span><span id="t6u_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6v_3038" class="t s2_3038">16-21 </span>
<span id="t6w_3038" class="t s2_3038">Table 16-11. </span><span id="t6x_3038" class="t s2_3038">Encoding for TT (Transaction Type) Sub-Field </span><span id="t6y_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6z_3038" class="t s2_3038">16-22 </span>
<span id="t70_3038" class="t s2_3038">Table 16-12. </span><span id="t71_3038" class="t s2_3038">Level Encoding for LL (Memory Hierarchy Level) Sub-Field </span><span id="t72_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t73_3038" class="t s2_3038">16-22 </span>
<span id="t74_3038" class="t s2_3038">Table 16-13. </span><span id="t75_3038" class="t s2_3038">Encoding of Request (RRRR) Sub-Field </span><span id="t76_3038" class="t s2_3038">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t77_3038" class="t s2_3038">16-23 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
