# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/liuweiding/ProjectCPU/chiplab/IP/myCPU -y /home/liuweiding/ProjectCPU/chiplab/IP/CONFREG -y /home/liuweiding/ProjectCPU/chiplab/IP/AXI_DELAY_RAND -y /home/liuweiding/ProjectCPU/chiplab/IP/AXI_SRAM_BRIDGE -y /home/liuweiding/ProjectCPU/chiplab/IP/AMBA -y /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV -y /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT -y /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/NAND -y ../testbench -y /home/liuweiding/ProjectCPU/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/addr_trans.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/alu.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/axi_bridge.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/btb.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/csr.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/dcache.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/div.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/exe_stage.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/icache.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/id_stage.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/if_stage.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mem_stage.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mul.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mycpu_top.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/perf_counter.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/regfile.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/tlb_entry.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/tools.v /home/liuweiding/ProjectCPU/chiplab/IP/myCPU/wb_stage.v /home/liuweiding/ProjectCPU/chiplab/IP/CONFREG/confreg_sim.v /home/liuweiding/ProjectCPU/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/liuweiding/ProjectCPU/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/liuweiding/ProjectCPU/chiplab/IP/AMBA/axi2apb.v /home/liuweiding/ProjectCPU/chiplab/IP/AMBA/axi_mux_sim.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/apb_dev_top.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/apb_mux2.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/raminfr.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_receiver.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_regs.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_rfifo.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_sync_flops.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_tfifo.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_top.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_transmitter.v /home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/NAND/nand.v"
S      9436  9063515  1680604651   492817460  1680604651   492817460 "../testbench/difftest.v"
S      4003  9063539  1680604651   492817460  1680604651   492817460 "../testbench/simu_top.v"
S     33567  9051895  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/AMBA/axi2apb.v"
S     31969  9051933  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/AMBA/axi_mux_sim.v"
S     77690  9051963  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/NAND/nand.v"
S      2451  9051999  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/raminfr.v"
S      4885  9052031  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_defines.h"
S     11576  9052050  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_receiver.v"
S     18592  9052065  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_regs.v"
S      5178  9052079  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_rfifo.v"
S      2831  9052083  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598  9052085  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_tfifo.v"
S      3471  9052111  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_top.v"
S      8347  9052152  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/URT/uart_transmitter.v"
S     12956  9052158  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/apb_dev_top.v"
S      6307  9052264  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/apb_mux2.v"
S      4053  9052317  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/APB_DEV/nand_module.v"
S      8630  9052326  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670  9052329  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583  9052334  1680604651   400826734  1680604651   400826734 "/home/liuweiding/ProjectCPU/chiplab/IP/CONFREG/confreg_sim.v"
S      8823  9053700  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/addr_trans.v"
S      3066  9053756  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/alu.v"
S     10106  9053818  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/axi_bridge.v"
S     10432  9053822  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/btb.v"
S      1415  9053823  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/csr.h"
S     23212  9053835  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/csr.v"
S     29895  9053837  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/dcache.v"
S      2509  9053865  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/div.v"
S     13681  9053870  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/exe_stage.v"
S     20445  9053871  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/icache.v"
S     36786  9053872  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/id_stage.v"
S     11834  9053920  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/if_stage.v"
S     13663  9053939  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mem_stage.v"
S      6068  9053943  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mul.v"
S       631  9053945  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mycpu.h"
S     43095  9053998  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/mycpu_top.v"
S      1623  9054046  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/perf_counter.v"
S       872  9054047  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/regfile.v"
S     32229  9054065  1680604651   440822702  1680604651   440822702 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/tlb_entry.v"
S       790  9054094  1680604651   444822299  1680604651   444822299 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/tools.v"
S     11895  9054175  1680604651   444822299  1680604651   444822299 "/home/liuweiding/ProjectCPU/chiplab/IP/myCPU/wb_stage.v"
S      3536  9061381  1680604651   476819074  1680604651   476819074 "/home/liuweiding/ProjectCPU/chiplab/chip/soc_demo/sim/config.h"
S     34089  9061382  1680604651   476819074  1680604651   476819074 "/home/liuweiding/ProjectCPU/chiplab/chip/soc_demo/sim/soc_top.v"
S  12205264   921226  1663822231   397325067  1663822231   397325067 "/usr/local/bin/verilator_bin"
T      6530  9051423  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top.cpp"
T      4013  9051421  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top.h"
T      1509  9065719  1680612994    18388918  1680612994    18388918 "obj_dir/Vsimu_top.mk"
T     29757  9051419  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684  9051417  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822  9051415  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top__Dpi.h"
T      1501  9051411  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top__Syms.cpp"
T      1354  9051413  1680612993   646389591  1680612993   646389591 "obj_dir/Vsimu_top__Syms.h"
T    857580  9065711  1680612993   970389005  1680612993   970389005 "obj_dir/Vsimu_top__Trace__0.cpp"
T   1558463  9065703  1680612993   894389143  1680612993   894389143 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T    703870  9065712  1680612993   974388998  1680612993   974388998 "obj_dir/Vsimu_top__Trace__1.cpp"
T   1056746  9065704  1680612993   906389121  1680612993   906389121 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    703730  9065713  1680612993   982388983  1680612993   982388983 "obj_dir/Vsimu_top__Trace__2.cpp"
T    687190  9065705  1680612993   914389106  1680612993   914389106 "obj_dir/Vsimu_top__Trace__2__Slow.cpp"
T    652506  9065714  1680612993   990388969  1680612993   990388969 "obj_dir/Vsimu_top__Trace__3.cpp"
T    687047  9065706  1680612993   922389092  1680612993   922389092 "obj_dir/Vsimu_top__Trace__3__Slow.cpp"
T   1136908  9065715  1680612994     2388947  1680612994     2388947 "obj_dir/Vsimu_top__Trace__4.cpp"
T    632004  9065707  1680612993   930389077  1680612993   930389077 "obj_dir/Vsimu_top__Trace__4__Slow.cpp"
T   1133545  9065716  1680612994    14388925  1680612994    14388925 "obj_dir/Vsimu_top__Trace__5.cpp"
T   1075553  9065708  1680612993   942389056  1680612993   942389056 "obj_dir/Vsimu_top__Trace__5__Slow.cpp"
T    486745  9065717  1680612994    18388918  1680612994    18388918 "obj_dir/Vsimu_top__Trace__6.cpp"
T   1113754  9065709  1680612993   954389034  1680612993   954389034 "obj_dir/Vsimu_top__Trace__6__Slow.cpp"
T    488242  9065710  1680612993   958389027  1680612993   958389027 "obj_dir/Vsimu_top__Trace__7__Slow.cpp"
T    240328  9051425  1680612993   650389584  1680612993   650389584 "obj_dir/Vsimu_top___024root.h"
T    738742  9051451  1680612993   778389352  1680612993   778389352 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T    923250  9051453  1680612993   790389331  1680612993   790389331 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T   1471197  9051431  1680612993   678389533  1680612993   678389533 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T   1624962  9051454  1680612993   798389316  1680612993   798389316 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T   1316204  9051433  1680612993   690389512  1680612993   690389512 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    766184  9051462  1680612993   806389302  1680612993   806389302 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2.cpp"
T    624942  9051435  1680612993   698389497  1680612993   698389497 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2__Slow.cpp"
T   1002311  9061880  1680612993   818389280  1680612993   818389280 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3.cpp"
T   1070834  9051437  1680612993   710389475  1680612993   710389475 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3__Slow.cpp"
T    761118  9063463  1680612993   826389266  1680612993   826389266 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4.cpp"
T    613904  9051439  1680612993   718389461  1680612993   718389461 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4__Slow.cpp"
T    687626  9065658  1680612993   834389251  1680612993   834389251 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5.cpp"
T    769887  9051441  1680612993   726389447  1680612993   726389447 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5__Slow.cpp"
T    798600  9065661  1680612993   842389237  1680612993   842389237 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6.cpp"
T    831087  9051443  1680612993   734389432  1680612993   734389432 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6__Slow.cpp"
T    830968  9065697  1680612993   850389222  1680612993   850389222 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7.cpp"
T    661586  9051445  1680612993   742389418  1680612993   742389418 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7__Slow.cpp"
T   1040260  9065698  1680612993   862389200  1680612993   862389200 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8.cpp"
T    927802  9051447  1680612993   754389396  1680612993   754389396 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8__Slow.cpp"
T    554581  9065699  1680612993   870389186  1680612993   870389186 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__9.cpp"
T    420156  9051449  1680612993   758389389  1680612993   758389389 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__9__Slow.cpp"
T    422428  9051429  1680612993   658389570  1680612993   658389570 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       807  9051427  1680612993   650389584  1680612993   650389584 "obj_dir/Vsimu_top___024unit.h"
T       525  9065701  1680612993   870389186  1680612993   870389186 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168  9065702  1680612993   870389186  1680612993   870389186 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1070  9065700  1680612993   870389186  1680612993   870389186 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      4741  9065720  1680612994    18388918  1680612994    18388918 "obj_dir/Vsimu_top__ver.d"
T         0        0  1680612994    18388918  1680612994    18388918 "obj_dir/Vsimu_top__verFiles.dat"
T      3105  9065718  1680612994    18388918  1680612994    18388918 "obj_dir/Vsimu_top_classes.mk"
