// Seed: 1196122530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_14 [-1  &  -1 : 1] = id_3;
  wire  id_15;
  ;
  assign module_1.id_1 = 0;
  logic [1 'b0 : 1] id_16;
  ;
  assign id_8 = id_13;
  final $signed(72);
  ;
  wire id_17;
endmodule
module module_1 #(
    parameter id_1  = 32'd74,
    parameter id_13 = 32'd11,
    parameter id_14 = 32'd45
) (
    input wand id_0,
    input tri1 _id_1,
    output wand id_2,
    input supply1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wire id_9,
    input wire id_10
);
  wire id_12;
  logic [7:0][id_1 : -1] _id_13;
  logic _id_14;
  parameter [~  id_14 : 1  *  id_13] id_15 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_15,
      id_15,
      id_15,
      id_15,
      id_12,
      id_15,
      id_15,
      id_12,
      id_12,
      id_15
  );
  wire id_16, id_17;
endmodule
