{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591299406096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591299406102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 12:36:46 2020 " "Processing started: Thu Jun 04 12:36:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591299406102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299406102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_6 -c ECE_272_Lab_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Lab_6 -c ECE_272_Lab_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299406102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591299406415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591299406415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jacob/desktop/quartus prime projects/ece 272 group project/rgb_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/jacob/desktop/quartus prime projects/ece 272 group project/rgb_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_generator " "Found entity 1: vga_generator" {  } { { "../ECE 272 Group Project/RGB_Generator.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591299412660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591299412662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timings.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_timings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591299412669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591299412673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_decoder " "Found entity 1: rgb_decoder" {  } { { "RGB_Decoder.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/RGB_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591299412678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Generator.sv " "File \"C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/output_files/RGB_Generator.sv\" is a duplicate of already analyzed file \"C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Group Project/RGB_Generator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1591299412682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rgb_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file output_files/rgb_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299412682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591299412715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:my_clk_div " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:my_clk_div\"" {  } { { "top_level.sv" "my_clk_div" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591299412724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Clock_Divider.sv(16) " "Verilog HDL assignment warning at Clock_Divider.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/Clock_Divider.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591299412732 "|top_level|clockdivider:my_clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:my_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:my_VGA\"" {  } { { "top_level.sv" "my_VGA" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591299412733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(26) " "Verilog HDL assignment warning at VGA_Timings.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591299412770 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(27) " "Verilog HDL assignment warning at VGA_Timings.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591299412770 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(44) " "Verilog HDL assignment warning at VGA_Timings.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591299412770 "|top_level|VGA:my_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Timings.sv(47) " "Verilog HDL assignment warning at VGA_Timings.sv(47): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Timings.sv" "" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/VGA_Timings.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591299412770 "|top_level|VGA:my_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_decoder rgb_decoder:my_decoder " "Elaborating entity \"rgb_decoder\" for hierarchy \"rgb_decoder:my_decoder\"" {  } { { "top_level.sv" "my_decoder" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591299412770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generator vga_generator:my_generator " "Elaborating entity \"vga_generator\" for hierarchy \"vga_generator:my_generator\"" {  } { { "top_level.sv" "my_generator" { Text "C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 6/top_level.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591299412783 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591299413097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591299413179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591299413585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591299413585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591299413645 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591299413645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591299413645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591299413645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591299413687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 12:36:53 2020 " "Processing ended: Thu Jun 04 12:36:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591299413687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591299413687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591299413687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591299413687 ""}
