#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Mar 18 08:46:34 2024
# Process ID: 6499
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 2358.087 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 35000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
At time = 45000, output_input_1 = 40, output_forget_1 = 40, output_cell_update_1 = 40, output_output_1 = 40
At time = 55000, output_input_1 = 80, output_forget_1 = 80, output_cell_update_1 = 80, output_output_1 = 80
At time = 65000, output_input_1 = c0, output_forget_1 = c0, output_cell_update_1 = c0, output_output_1 = c0
At time = 75000, output_input_1 = 100, output_forget_1 = 100, output_cell_update_1 = 100, output_output_1 = 100
At time = 85000, output_input_1 = 140, output_forget_1 = 140, output_cell_update_1 = 140, output_output_1 = 140
At time = 95000, output_input_1 = 180, output_forget_1 = 180, output_cell_update_1 = 180, output_output_1 = 180
At time = 105000, output_input_1 = 1c0, output_forget_1 = 1c0, output_cell_update_1 = 1c0, output_output_1 = 1c0
At time = 115000, output_input_1 = 200, output_forget_1 = 200, output_cell_update_1 = 200, output_output_1 = 200
At time = 125000, output_input_1 = 240, output_forget_1 = 240, output_cell_update_1 = 240, output_output_1 = 240
At time = 135000, output_input_1 = 280, output_forget_1 = 280, output_cell_update_1 = 280, output_output_1 = 280
At time = 145000, output_input_1 = 2c0, output_forget_1 = 2c0, output_cell_update_1 = 2c0, output_output_1 = 2c0
At time = 155000, output_input_1 = 300, output_forget_1 = 300, output_cell_update_1 = 300, output_output_1 = 300
At time = 165000, output_input_1 = 340, output_forget_1 = 340, output_cell_update_1 = 340, output_output_1 = 340
At time = 175000, output_input_1 = 380, output_forget_1 = 380, output_cell_update_1 = 380, output_output_1 = 380
At time = 185000, output_input_1 = 3c0, output_forget_1 = 3c0, output_cell_update_1 = 3c0, output_output_1 = 3c0
At time = 195000, output_input_1 = 400, output_forget_1 = 400, output_cell_update_1 = 400, output_output_1 = 400
At time = 205000, output_input_1 = 440, output_forget_1 = 440, output_cell_update_1 = 440, output_output_1 = 440
At time = 215000, output_input_1 = 480, output_forget_1 = 480, output_cell_update_1 = 480, output_output_1 = 480
At time = 225000, output_input_1 = 4c0, output_forget_1 = 4c0, output_cell_update_1 = 4c0, output_output_1 = 4c0
At time = 235000, output_input_1 = 500, output_forget_1 = 500, output_cell_update_1 = 500, output_output_1 = 500
At time = 245000, output_input_1 = 540, output_forget_1 = 540, output_cell_update_1 = 540, output_output_1 = 540
At time = 255000, output_input_1 = 580, output_forget_1 = 580, output_cell_update_1 = 580, output_output_1 = 580
At time = 265000, output_input_1 = 5c0, output_forget_1 = 5c0, output_cell_update_1 = 5c0, output_output_1 = 5c0
At time = 275000, output_input_1 = 600, output_forget_1 = 600, output_cell_update_1 = 600, output_output_1 = 600
At time = 285000, output_input_1 = 640, output_forget_1 = 640, output_cell_update_1 = 640, output_output_1 = 640
At time = 295000, output_input_1 = 680, output_forget_1 = 680, output_cell_update_1 = 680, output_output_1 = 680
At time = 305000, output_input_1 = 6c0, output_forget_1 = 6c0, output_cell_update_1 = 6c0, output_output_1 = 6c0
At time = 315000, output_input_1 = 700, output_forget_1 = 700, output_cell_update_1 = 700, output_output_1 = 700
At time = 325000, output_input_1 = 740, output_forget_1 = 740, output_cell_update_1 = 740, output_output_1 = 740
At time = 335000, output_input_1 = 780, output_forget_1 = 780, output_cell_update_1 = 780, output_output_1 = 780
At time = 345000, output_input_1 = 7c0, output_forget_1 = 7c0, output_cell_update_1 = 7c0, output_output_1 = 7c0
At time = 355000, output_input_1 = 800, output_forget_1 = 800, output_cell_update_1 = 800, output_output_1 = 800
At time = 365000, output_input_1 = 840, output_forget_1 = 840, output_cell_update_1 = 840, output_output_1 = 840
At time = 375000, output_input_1 = 880, output_forget_1 = 880, output_cell_update_1 = 880, output_output_1 = 880
At time = 385000, output_input_1 = 8c0, output_forget_1 = 8c0, output_cell_update_1 = 8c0, output_output_1 = 8c0
At time = 395000, output_input_1 = 900, output_forget_1 = 900, output_cell_update_1 = 900, output_output_1 = 900
At time = 405000, output_input_1 = 940, output_forget_1 = 940, output_cell_update_1 = 940, output_output_1 = 940
At time = 415000, output_input_1 = 980, output_forget_1 = 980, output_cell_update_1 = 980, output_output_1 = 980
At time = 425000, output_input_1 = 9c0, output_forget_1 = 9c0, output_cell_update_1 = 9c0, output_output_1 = 9c0
At time = 435000, output_input_1 = a00, output_forget_1 = a00, output_cell_update_1 = a00, output_output_1 = a00
At time = 445000, output_input_1 = a40, output_forget_1 = a40, output_cell_update_1 = a40, output_output_1 = a40
At time = 455000, output_input_1 = a80, output_forget_1 = a80, output_cell_update_1 = a80, output_output_1 = a80
At time = 465000, output_input_1 = ac0, output_forget_1 = ac0, output_cell_update_1 = ac0, output_output_1 = ac0
At time = 475000, output_input_1 = b00, output_forget_1 = b00, output_cell_update_1 = b00, output_output_1 = b00
At time = 485000, output_input_1 = b40, output_forget_1 = b40, output_cell_update_1 = b40, output_output_1 = b40
At time = 495000, output_input_1 = b80, output_forget_1 = b80, output_cell_update_1 = b80, output_output_1 = b80
At time = 505000, output_input_1 = bc0, output_forget_1 = bc0, output_cell_update_1 = bc0, output_output_1 = bc0
At time = 515000, output_input_1 = c00, output_forget_1 = c00, output_cell_update_1 = c00, output_output_1 = c00
At time = 525000, output_input_1 = c40, output_forget_1 = c40, output_cell_update_1 = c40, output_output_1 = c40
At time = 535000, output_input_1 = c80, output_forget_1 = c80, output_cell_update_1 = c80, output_output_1 = c80
At time = 545000, output_input_1 = cc0, output_forget_1 = cc0, output_cell_update_1 = cc0, output_output_1 = cc0
At time = 555000, output_input_1 = d00, output_forget_1 = d00, output_cell_update_1 = d00, output_output_1 = d00
At time = 565000, output_input_1 = d40, output_forget_1 = d40, output_cell_update_1 = d40, output_output_1 = d40
At time = 575000, output_input_1 = d80, output_forget_1 = d80, output_cell_update_1 = d80, output_output_1 = d80
At time = 585000, output_input_1 = dc0, output_forget_1 = dc0, output_cell_update_1 = dc0, output_output_1 = dc0
At time = 595000, output_input_1 = e00, output_forget_1 = e00, output_cell_update_1 = e00, output_output_1 = e00
At time = 605000, output_input_1 = e40, output_forget_1 = e40, output_cell_update_1 = e40, output_output_1 = e40
At time = 615000, output_input_1 = e80, output_forget_1 = e80, output_cell_update_1 = e80, output_output_1 = e80
At time = 625000, output_input_1 = ec0, output_forget_1 = ec0, output_cell_update_1 = ec0, output_output_1 = ec0
At time = 635000, output_input_1 = f00, output_forget_1 = f00, output_cell_update_1 = f00, output_output_1 = f00
At time = 645000, output_input_1 = f40, output_forget_1 = f40, output_cell_update_1 = f40, output_output_1 = f40
At time = 655000, output_input_1 = f80, output_forget_1 = f80, output_cell_update_1 = f80, output_output_1 = f80
At time = 665000, output_input_1 = fc0, output_forget_1 = fc0, output_cell_update_1 = fc0, output_output_1 = fc0
At time = 675000, output_input_1 = 1000, output_forget_1 = 1000, output_cell_update_1 = 1000, output_output_1 = 1000
At time = 685000, output_input_1 = 1040, output_forget_1 = 1040, output_cell_update_1 = 1040, output_output_1 = 1040
At time = 695000, output_input_1 = 1080, output_forget_1 = 1080, output_cell_update_1 = 1080, output_output_1 = 1080
At time = 705000, output_input_1 = 10c0, output_forget_1 = 10c0, output_cell_update_1 = 10c0, output_output_1 = 10c0
At time = 715000, output_input_1 = 1100, output_forget_1 = 1100, output_cell_update_1 = 1100, output_output_1 = 1100
At time = 725000, output_input_1 = 1140, output_forget_1 = 1140, output_cell_update_1 = 1140, output_output_1 = 1140
At time = 735000, output_input_1 = 1180, output_forget_1 = 1180, output_cell_update_1 = 1180, output_output_1 = 1180
At time = 745000, output_input_1 = 11c0, output_forget_1 = 11c0, output_cell_update_1 = 11c0, output_output_1 = 11c0
At time = 755000, output_input_1 = 1200, output_forget_1 = 1200, output_cell_update_1 = 1200, output_output_1 = 1200
At time = 765000, output_input_1 = 1240, output_forget_1 = 1240, output_cell_update_1 = 1240, output_output_1 = 1240
At time = 775000, output_input_1 = 1280, output_forget_1 = 1280, output_cell_update_1 = 1280, output_output_1 = 1280
At time = 785000, output_input_1 = 12c0, output_forget_1 = 12c0, output_cell_update_1 = 12c0, output_output_1 = 12c0
At time = 795000, output_input_1 = 1300, output_forget_1 = 1300, output_cell_update_1 = 1300, output_output_1 = 1300
At time = 805000, output_input_1 = 1340, output_forget_1 = 1340, output_cell_update_1 = 1340, output_output_1 = 1340
At time = 815000, output_input_1 = 1380, output_forget_1 = 1380, output_cell_update_1 = 1380, output_output_1 = 1380
At time = 825000, output_input_1 = 13c0, output_forget_1 = 13c0, output_cell_update_1 = 13c0, output_output_1 = 13c0
At time = 835000, output_input_1 = 1400, output_forget_1 = 1400, output_cell_update_1 = 1400, output_output_1 = 1400
At time = 845000, output_input_1 = 1440, output_forget_1 = 1440, output_cell_update_1 = 1440, output_output_1 = 1440
At time = 855000, output_input_1 = 1480, output_forget_1 = 1480, output_cell_update_1 = 1480, output_output_1 = 1480
At time = 865000, output_input_1 = 14c0, output_forget_1 = 14c0, output_cell_update_1 = 14c0, output_output_1 = 14c0
At time = 875000, output_input_1 = 1500, output_forget_1 = 1500, output_cell_update_1 = 1500, output_output_1 = 1500
At time = 885000, output_input_1 = 1540, output_forget_1 = 1540, output_cell_update_1 = 1540, output_output_1 = 1540
At time = 895000, output_input_1 = 1580, output_forget_1 = 1580, output_cell_update_1 = 1580, output_output_1 = 1580
At time = 905000, output_input_1 = 15c0, output_forget_1 = 15c0, output_cell_update_1 = 15c0, output_output_1 = 15c0
At time = 915000, output_input_1 = 1600, output_forget_1 = 1600, output_cell_update_1 = 1600, output_output_1 = 1600
At time = 925000, output_input_1 = 1640, output_forget_1 = 1640, output_cell_update_1 = 1640, output_output_1 = 1640
At time = 935000, output_input_1 = 1680, output_forget_1 = 1680, output_cell_update_1 = 1680, output_output_1 = 1680
At time = 945000, output_input_1 = 16c0, output_forget_1 = 16c0, output_cell_update_1 = 16c0, output_output_1 = 16c0
At time = 955000, output_input_1 = 1700, output_forget_1 = 1700, output_cell_update_1 = 1700, output_output_1 = 1700
At time = 965000, output_input_1 = 1740, output_forget_1 = 1740, output_cell_update_1 = 1740, output_output_1 = 1740
At time = 975000, output_input_1 = 1780, output_forget_1 = 1780, output_cell_update_1 = 1780, output_output_1 = 1780
At time = 985000, output_input_1 = 17c0, output_forget_1 = 17c0, output_cell_update_1 = 17c0, output_output_1 = 17c0
At time = 995000, output_input_1 = 1800, output_forget_1 = 1800, output_cell_update_1 = 1800, output_output_1 = 1800
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 5000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 15000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 25000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 35000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
At time = 45000, output_input_1 = 40, output_forget_1 = 40, output_cell_update_1 = 40, output_output_1 = 40
At time = 55000, output_input_1 = 80, output_forget_1 = 80, output_cell_update_1 = 80, output_output_1 = 80
At time = 65000, output_input_1 = c0, output_forget_1 = c0, output_cell_update_1 = c0, output_output_1 = c0
At time = 75000, output_input_1 = 100, output_forget_1 = 100, output_cell_update_1 = 100, output_output_1 = 100
At time = 85000, output_input_1 = 140, output_forget_1 = 140, output_cell_update_1 = 140, output_output_1 = 140
At time = 95000, output_input_1 = 180, output_forget_1 = 180, output_cell_update_1 = 180, output_output_1 = 180
At time = 105000, output_input_1 = 1c0, output_forget_1 = 1c0, output_cell_update_1 = 1c0, output_output_1 = 1c0
At time = 115000, output_input_1 = 200, output_forget_1 = 200, output_cell_update_1 = 200, output_output_1 = 200
At time = 125000, output_input_1 = 240, output_forget_1 = 240, output_cell_update_1 = 240, output_output_1 = 240
At time = 135000, output_input_1 = 280, output_forget_1 = 280, output_cell_update_1 = 280, output_output_1 = 280
At time = 145000, output_input_1 = 2c0, output_forget_1 = 2c0, output_cell_update_1 = 2c0, output_output_1 = 2c0
At time = 155000, output_input_1 = 300, output_forget_1 = 300, output_cell_update_1 = 300, output_output_1 = 300
At time = 165000, output_input_1 = 340, output_forget_1 = 340, output_cell_update_1 = 340, output_output_1 = 340
At time = 175000, output_input_1 = 380, output_forget_1 = 380, output_cell_update_1 = 380, output_output_1 = 380
At time = 185000, output_input_1 = 3c0, output_forget_1 = 3c0, output_cell_update_1 = 3c0, output_output_1 = 3c0
At time = 195000, output_input_1 = 400, output_forget_1 = 400, output_cell_update_1 = 400, output_output_1 = 400
At time = 205000, output_input_1 = 440, output_forget_1 = 440, output_cell_update_1 = 440, output_output_1 = 440
At time = 215000, output_input_1 = 480, output_forget_1 = 480, output_cell_update_1 = 480, output_output_1 = 480
At time = 225000, output_input_1 = 4c0, output_forget_1 = 4c0, output_cell_update_1 = 4c0, output_output_1 = 4c0
At time = 235000, output_input_1 = 500, output_forget_1 = 500, output_cell_update_1 = 500, output_output_1 = 500
At time = 245000, output_input_1 = 540, output_forget_1 = 540, output_cell_update_1 = 540, output_output_1 = 540
At time = 255000, output_input_1 = 580, output_forget_1 = 580, output_cell_update_1 = 580, output_output_1 = 580
At time = 265000, output_input_1 = 5c0, output_forget_1 = 5c0, output_cell_update_1 = 5c0, output_output_1 = 5c0
At time = 275000, output_input_1 = 600, output_forget_1 = 600, output_cell_update_1 = 600, output_output_1 = 600
At time = 285000, output_input_1 = 640, output_forget_1 = 640, output_cell_update_1 = 640, output_output_1 = 640
At time = 295000, output_input_1 = 680, output_forget_1 = 680, output_cell_update_1 = 680, output_output_1 = 680
At time = 305000, output_input_1 = 6c0, output_forget_1 = 6c0, output_cell_update_1 = 6c0, output_output_1 = 6c0
At time = 315000, output_input_1 = 700, output_forget_1 = 700, output_cell_update_1 = 700, output_output_1 = 700
At time = 325000, output_input_1 = 740, output_forget_1 = 740, output_cell_update_1 = 740, output_output_1 = 740
At time = 335000, output_input_1 = 780, output_forget_1 = 780, output_cell_update_1 = 780, output_output_1 = 780
At time = 345000, output_input_1 = 7c0, output_forget_1 = 7c0, output_cell_update_1 = 7c0, output_output_1 = 7c0
At time = 355000, output_input_1 = 800, output_forget_1 = 800, output_cell_update_1 = 800, output_output_1 = 800
At time = 365000, output_input_1 = 840, output_forget_1 = 840, output_cell_update_1 = 840, output_output_1 = 840
At time = 375000, output_input_1 = 880, output_forget_1 = 880, output_cell_update_1 = 880, output_output_1 = 880
At time = 385000, output_input_1 = 8c0, output_forget_1 = 8c0, output_cell_update_1 = 8c0, output_output_1 = 8c0
At time = 395000, output_input_1 = 900, output_forget_1 = 900, output_cell_update_1 = 900, output_output_1 = 900
At time = 405000, output_input_1 = 940, output_forget_1 = 940, output_cell_update_1 = 940, output_output_1 = 940
At time = 415000, output_input_1 = 980, output_forget_1 = 980, output_cell_update_1 = 980, output_output_1 = 980
At time = 425000, output_input_1 = 9c0, output_forget_1 = 9c0, output_cell_update_1 = 9c0, output_output_1 = 9c0
At time = 435000, output_input_1 = a00, output_forget_1 = a00, output_cell_update_1 = a00, output_output_1 = a00
At time = 445000, output_input_1 = a40, output_forget_1 = a40, output_cell_update_1 = a40, output_output_1 = a40
At time = 455000, output_input_1 = a80, output_forget_1 = a80, output_cell_update_1 = a80, output_output_1 = a80
At time = 465000, output_input_1 = ac0, output_forget_1 = ac0, output_cell_update_1 = ac0, output_output_1 = ac0
At time = 475000, output_input_1 = b00, output_forget_1 = b00, output_cell_update_1 = b00, output_output_1 = b00
At time = 485000, output_input_1 = b40, output_forget_1 = b40, output_cell_update_1 = b40, output_output_1 = b40
At time = 495000, output_input_1 = b80, output_forget_1 = b80, output_cell_update_1 = b80, output_output_1 = b80
At time = 505000, output_input_1 = bc0, output_forget_1 = bc0, output_cell_update_1 = bc0, output_output_1 = bc0
At time = 515000, output_input_1 = c00, output_forget_1 = c00, output_cell_update_1 = c00, output_output_1 = c00
At time = 525000, output_input_1 = c40, output_forget_1 = c40, output_cell_update_1 = c40, output_output_1 = c40
At time = 535000, output_input_1 = c80, output_forget_1 = c80, output_cell_update_1 = c80, output_output_1 = c80
At time = 545000, output_input_1 = cc0, output_forget_1 = cc0, output_cell_update_1 = cc0, output_output_1 = cc0
At time = 555000, output_input_1 = d00, output_forget_1 = d00, output_cell_update_1 = d00, output_output_1 = d00
At time = 565000, output_input_1 = d40, output_forget_1 = d40, output_cell_update_1 = d40, output_output_1 = d40
At time = 575000, output_input_1 = d80, output_forget_1 = d80, output_cell_update_1 = d80, output_output_1 = d80
At time = 585000, output_input_1 = dc0, output_forget_1 = dc0, output_cell_update_1 = dc0, output_output_1 = dc0
At time = 595000, output_input_1 = e00, output_forget_1 = e00, output_cell_update_1 = e00, output_output_1 = e00
At time = 605000, output_input_1 = e40, output_forget_1 = e40, output_cell_update_1 = e40, output_output_1 = e40
At time = 615000, output_input_1 = e80, output_forget_1 = e80, output_cell_update_1 = e80, output_output_1 = e80
At time = 625000, output_input_1 = ec0, output_forget_1 = ec0, output_cell_update_1 = ec0, output_output_1 = ec0
At time = 635000, output_input_1 = f00, output_forget_1 = f00, output_cell_update_1 = f00, output_output_1 = f00
At time = 645000, output_input_1 = f40, output_forget_1 = f40, output_cell_update_1 = f40, output_output_1 = f40
At time = 655000, output_input_1 = f80, output_forget_1 = f80, output_cell_update_1 = f80, output_output_1 = f80
At time = 665000, output_input_1 = fc0, output_forget_1 = fc0, output_cell_update_1 = fc0, output_output_1 = fc0
At time = 675000, output_input_1 = 1000, output_forget_1 = 1000, output_cell_update_1 = 1000, output_output_1 = 1000
At time = 685000, output_input_1 = 1040, output_forget_1 = 1040, output_cell_update_1 = 1040, output_output_1 = 1040
At time = 695000, output_input_1 = 1080, output_forget_1 = 1080, output_cell_update_1 = 1080, output_output_1 = 1080
At time = 705000, output_input_1 = 10c0, output_forget_1 = 10c0, output_cell_update_1 = 10c0, output_output_1 = 10c0
At time = 715000, output_input_1 = 1100, output_forget_1 = 1100, output_cell_update_1 = 1100, output_output_1 = 1100
At time = 725000, output_input_1 = 1140, output_forget_1 = 1140, output_cell_update_1 = 1140, output_output_1 = 1140
At time = 735000, output_input_1 = 1180, output_forget_1 = 1180, output_cell_update_1 = 1180, output_output_1 = 1180
At time = 745000, output_input_1 = 11c0, output_forget_1 = 11c0, output_cell_update_1 = 11c0, output_output_1 = 11c0
At time = 755000, output_input_1 = 1200, output_forget_1 = 1200, output_cell_update_1 = 1200, output_output_1 = 1200
At time = 765000, output_input_1 = 1240, output_forget_1 = 1240, output_cell_update_1 = 1240, output_output_1 = 1240
At time = 775000, output_input_1 = 1280, output_forget_1 = 1280, output_cell_update_1 = 1280, output_output_1 = 1280
At time = 785000, output_input_1 = 12c0, output_forget_1 = 12c0, output_cell_update_1 = 12c0, output_output_1 = 12c0
At time = 795000, output_input_1 = 1300, output_forget_1 = 1300, output_cell_update_1 = 1300, output_output_1 = 1300
At time = 805000, output_input_1 = 1340, output_forget_1 = 1340, output_cell_update_1 = 1340, output_output_1 = 1340
At time = 815000, output_input_1 = 1380, output_forget_1 = 1380, output_cell_update_1 = 1380, output_output_1 = 1380
At time = 825000, output_input_1 = 13c0, output_forget_1 = 13c0, output_cell_update_1 = 13c0, output_output_1 = 13c0
At time = 835000, output_input_1 = 1400, output_forget_1 = 1400, output_cell_update_1 = 1400, output_output_1 = 1400
At time = 845000, output_input_1 = 1440, output_forget_1 = 1440, output_cell_update_1 = 1440, output_output_1 = 1440
At time = 855000, output_input_1 = 1480, output_forget_1 = 1480, output_cell_update_1 = 1480, output_output_1 = 1480
At time = 865000, output_input_1 = 14c0, output_forget_1 = 14c0, output_cell_update_1 = 14c0, output_output_1 = 14c0
At time = 875000, output_input_1 = 1500, output_forget_1 = 1500, output_cell_update_1 = 1500, output_output_1 = 1500
At time = 885000, output_input_1 = 1540, output_forget_1 = 1540, output_cell_update_1 = 1540, output_output_1 = 1540
At time = 895000, output_input_1 = 1580, output_forget_1 = 1580, output_cell_update_1 = 1580, output_output_1 = 1580
At time = 905000, output_input_1 = 15c0, output_forget_1 = 15c0, output_cell_update_1 = 15c0, output_output_1 = 15c0
At time = 915000, output_input_1 = 1600, output_forget_1 = 1600, output_cell_update_1 = 1600, output_output_1 = 1600
At time = 925000, output_input_1 = 1640, output_forget_1 = 1640, output_cell_update_1 = 1640, output_output_1 = 1640
At time = 935000, output_input_1 = 1680, output_forget_1 = 1680, output_cell_update_1 = 1680, output_output_1 = 1680
At time = 945000, output_input_1 = 16c0, output_forget_1 = 16c0, output_cell_update_1 = 16c0, output_output_1 = 16c0
At time = 955000, output_input_1 = 1700, output_forget_1 = 1700, output_cell_update_1 = 1700, output_output_1 = 1700
At time = 965000, output_input_1 = 1740, output_forget_1 = 1740, output_cell_update_1 = 1740, output_output_1 = 1740
At time = 975000, output_input_1 = 1780, output_forget_1 = 1780, output_cell_update_1 = 1780, output_output_1 = 1780
At time = 985000, output_input_1 = 17c0, output_forget_1 = 17c0, output_cell_update_1 = 17c0, output_output_1 = 17c0
At time = 995000, output_input_1 = 1800, output_forget_1 = 1800, output_cell_update_1 = 1800, output_output_1 = 1800
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 26000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
At time = 36000, output_input_1 = 40, output_forget_1 = 40, output_cell_update_1 = 40, output_output_1 = 40
At time = 46000, output_input_1 = 80, output_forget_1 = 80, output_cell_update_1 = 80, output_output_1 = 80
At time = 56000, output_input_1 = c0, output_forget_1 = c0, output_cell_update_1 = c0, output_output_1 = c0
At time = 66000, output_input_1 = 100, output_forget_1 = 100, output_cell_update_1 = 100, output_output_1 = 100
At time = 76000, output_input_1 = 140, output_forget_1 = 140, output_cell_update_1 = 140, output_output_1 = 140
At time = 86000, output_input_1 = 180, output_forget_1 = 180, output_cell_update_1 = 180, output_output_1 = 180
At time = 96000, output_input_1 = 1c0, output_forget_1 = 1c0, output_cell_update_1 = 1c0, output_output_1 = 1c0
At time = 106000, output_input_1 = 200, output_forget_1 = 200, output_cell_update_1 = 200, output_output_1 = 200
At time = 116000, output_input_1 = 240, output_forget_1 = 240, output_cell_update_1 = 240, output_output_1 = 240
At time = 126000, output_input_1 = 280, output_forget_1 = 280, output_cell_update_1 = 280, output_output_1 = 280
At time = 136000, output_input_1 = 2c0, output_forget_1 = 2c0, output_cell_update_1 = 2c0, output_output_1 = 2c0
At time = 146000, output_input_1 = 300, output_forget_1 = 300, output_cell_update_1 = 300, output_output_1 = 300
At time = 156000, output_input_1 = 340, output_forget_1 = 340, output_cell_update_1 = 340, output_output_1 = 340
At time = 166000, output_input_1 = 380, output_forget_1 = 380, output_cell_update_1 = 380, output_output_1 = 380
At time = 176000, output_input_1 = 3c0, output_forget_1 = 3c0, output_cell_update_1 = 3c0, output_output_1 = 3c0
At time = 186000, output_input_1 = 400, output_forget_1 = 400, output_cell_update_1 = 400, output_output_1 = 400
At time = 196000, output_input_1 = 440, output_forget_1 = 440, output_cell_update_1 = 440, output_output_1 = 440
At time = 206000, output_input_1 = 480, output_forget_1 = 480, output_cell_update_1 = 480, output_output_1 = 480
At time = 216000, output_input_1 = 4c0, output_forget_1 = 4c0, output_cell_update_1 = 4c0, output_output_1 = 4c0
At time = 226000, output_input_1 = 500, output_forget_1 = 500, output_cell_update_1 = 500, output_output_1 = 500
At time = 236000, output_input_1 = 540, output_forget_1 = 540, output_cell_update_1 = 540, output_output_1 = 540
At time = 246000, output_input_1 = 580, output_forget_1 = 580, output_cell_update_1 = 580, output_output_1 = 580
At time = 256000, output_input_1 = 5c0, output_forget_1 = 5c0, output_cell_update_1 = 5c0, output_output_1 = 5c0
At time = 266000, output_input_1 = 600, output_forget_1 = 600, output_cell_update_1 = 600, output_output_1 = 600
At time = 276000, output_input_1 = 640, output_forget_1 = 640, output_cell_update_1 = 640, output_output_1 = 640
At time = 286000, output_input_1 = 680, output_forget_1 = 680, output_cell_update_1 = 680, output_output_1 = 680
At time = 296000, output_input_1 = 6c0, output_forget_1 = 6c0, output_cell_update_1 = 6c0, output_output_1 = 6c0
At time = 306000, output_input_1 = 700, output_forget_1 = 700, output_cell_update_1 = 700, output_output_1 = 700
At time = 316000, output_input_1 = 740, output_forget_1 = 740, output_cell_update_1 = 740, output_output_1 = 740
At time = 326000, output_input_1 = 780, output_forget_1 = 780, output_cell_update_1 = 780, output_output_1 = 780
At time = 336000, output_input_1 = 7c0, output_forget_1 = 7c0, output_cell_update_1 = 7c0, output_output_1 = 7c0
At time = 346000, output_input_1 = 800, output_forget_1 = 800, output_cell_update_1 = 800, output_output_1 = 800
At time = 356000, output_input_1 = 840, output_forget_1 = 840, output_cell_update_1 = 840, output_output_1 = 840
At time = 366000, output_input_1 = 880, output_forget_1 = 880, output_cell_update_1 = 880, output_output_1 = 880
At time = 376000, output_input_1 = 8c0, output_forget_1 = 8c0, output_cell_update_1 = 8c0, output_output_1 = 8c0
At time = 386000, output_input_1 = 900, output_forget_1 = 900, output_cell_update_1 = 900, output_output_1 = 900
At time = 396000, output_input_1 = 940, output_forget_1 = 940, output_cell_update_1 = 940, output_output_1 = 940
At time = 406000, output_input_1 = 980, output_forget_1 = 980, output_cell_update_1 = 980, output_output_1 = 980
At time = 416000, output_input_1 = 9c0, output_forget_1 = 9c0, output_cell_update_1 = 9c0, output_output_1 = 9c0
At time = 426000, output_input_1 = a00, output_forget_1 = a00, output_cell_update_1 = a00, output_output_1 = a00
At time = 436000, output_input_1 = a40, output_forget_1 = a40, output_cell_update_1 = a40, output_output_1 = a40
At time = 446000, output_input_1 = a80, output_forget_1 = a80, output_cell_update_1 = a80, output_output_1 = a80
At time = 456000, output_input_1 = ac0, output_forget_1 = ac0, output_cell_update_1 = ac0, output_output_1 = ac0
At time = 466000, output_input_1 = b00, output_forget_1 = b00, output_cell_update_1 = b00, output_output_1 = b00
At time = 476000, output_input_1 = b40, output_forget_1 = b40, output_cell_update_1 = b40, output_output_1 = b40
At time = 486000, output_input_1 = b80, output_forget_1 = b80, output_cell_update_1 = b80, output_output_1 = b80
At time = 496000, output_input_1 = bc0, output_forget_1 = bc0, output_cell_update_1 = bc0, output_output_1 = bc0
At time = 506000, output_input_1 = c00, output_forget_1 = c00, output_cell_update_1 = c00, output_output_1 = c00
At time = 516000, output_input_1 = c40, output_forget_1 = c40, output_cell_update_1 = c40, output_output_1 = c40
At time = 526000, output_input_1 = c80, output_forget_1 = c80, output_cell_update_1 = c80, output_output_1 = c80
At time = 536000, output_input_1 = cc0, output_forget_1 = cc0, output_cell_update_1 = cc0, output_output_1 = cc0
At time = 546000, output_input_1 = d00, output_forget_1 = d00, output_cell_update_1 = d00, output_output_1 = d00
At time = 556000, output_input_1 = d40, output_forget_1 = d40, output_cell_update_1 = d40, output_output_1 = d40
At time = 566000, output_input_1 = d80, output_forget_1 = d80, output_cell_update_1 = d80, output_output_1 = d80
At time = 576000, output_input_1 = dc0, output_forget_1 = dc0, output_cell_update_1 = dc0, output_output_1 = dc0
At time = 586000, output_input_1 = e00, output_forget_1 = e00, output_cell_update_1 = e00, output_output_1 = e00
At time = 596000, output_input_1 = e40, output_forget_1 = e40, output_cell_update_1 = e40, output_output_1 = e40
At time = 606000, output_input_1 = e80, output_forget_1 = e80, output_cell_update_1 = e80, output_output_1 = e80
At time = 616000, output_input_1 = ec0, output_forget_1 = ec0, output_cell_update_1 = ec0, output_output_1 = ec0
At time = 626000, output_input_1 = f00, output_forget_1 = f00, output_cell_update_1 = f00, output_output_1 = f00
At time = 636000, output_input_1 = f40, output_forget_1 = f40, output_cell_update_1 = f40, output_output_1 = f40
At time = 646000, output_input_1 = f80, output_forget_1 = f80, output_cell_update_1 = f80, output_output_1 = f80
At time = 656000, output_input_1 = fc0, output_forget_1 = fc0, output_cell_update_1 = fc0, output_output_1 = fc0
At time = 666000, output_input_1 = 1000, output_forget_1 = 1000, output_cell_update_1 = 1000, output_output_1 = 1000
At time = 676000, output_input_1 = 1040, output_forget_1 = 1040, output_cell_update_1 = 1040, output_output_1 = 1040
At time = 686000, output_input_1 = 1080, output_forget_1 = 1080, output_cell_update_1 = 1080, output_output_1 = 1080
At time = 696000, output_input_1 = 10c0, output_forget_1 = 10c0, output_cell_update_1 = 10c0, output_output_1 = 10c0
At time = 706000, output_input_1 = 1100, output_forget_1 = 1100, output_cell_update_1 = 1100, output_output_1 = 1100
At time = 716000, output_input_1 = 1140, output_forget_1 = 1140, output_cell_update_1 = 1140, output_output_1 = 1140
At time = 726000, output_input_1 = 1180, output_forget_1 = 1180, output_cell_update_1 = 1180, output_output_1 = 1180
At time = 736000, output_input_1 = 11c0, output_forget_1 = 11c0, output_cell_update_1 = 11c0, output_output_1 = 11c0
At time = 746000, output_input_1 = 1200, output_forget_1 = 1200, output_cell_update_1 = 1200, output_output_1 = 1200
At time = 756000, output_input_1 = 1240, output_forget_1 = 1240, output_cell_update_1 = 1240, output_output_1 = 1240
At time = 766000, output_input_1 = 1280, output_forget_1 = 1280, output_cell_update_1 = 1280, output_output_1 = 1280
At time = 776000, output_input_1 = 12c0, output_forget_1 = 12c0, output_cell_update_1 = 12c0, output_output_1 = 12c0
At time = 786000, output_input_1 = 1300, output_forget_1 = 1300, output_cell_update_1 = 1300, output_output_1 = 1300
At time = 796000, output_input_1 = 1340, output_forget_1 = 1340, output_cell_update_1 = 1340, output_output_1 = 1340
At time = 806000, output_input_1 = 1380, output_forget_1 = 1380, output_cell_update_1 = 1380, output_output_1 = 1380
At time = 816000, output_input_1 = 13c0, output_forget_1 = 13c0, output_cell_update_1 = 13c0, output_output_1 = 13c0
At time = 826000, output_input_1 = 1400, output_forget_1 = 1400, output_cell_update_1 = 1400, output_output_1 = 1400
At time = 836000, output_input_1 = 1440, output_forget_1 = 1440, output_cell_update_1 = 1440, output_output_1 = 1440
At time = 846000, output_input_1 = 1480, output_forget_1 = 1480, output_cell_update_1 = 1480, output_output_1 = 1480
At time = 856000, output_input_1 = 14c0, output_forget_1 = 14c0, output_cell_update_1 = 14c0, output_output_1 = 14c0
At time = 866000, output_input_1 = 1500, output_forget_1 = 1500, output_cell_update_1 = 1500, output_output_1 = 1500
At time = 876000, output_input_1 = 1540, output_forget_1 = 1540, output_cell_update_1 = 1540, output_output_1 = 1540
At time = 886000, output_input_1 = 1580, output_forget_1 = 1580, output_cell_update_1 = 1580, output_output_1 = 1580
At time = 896000, output_input_1 = 15c0, output_forget_1 = 15c0, output_cell_update_1 = 15c0, output_output_1 = 15c0
At time = 906000, output_input_1 = 1600, output_forget_1 = 1600, output_cell_update_1 = 1600, output_output_1 = 1600
At time = 916000, output_input_1 = 1640, output_forget_1 = 1640, output_cell_update_1 = 1640, output_output_1 = 1640
At time = 926000, output_input_1 = 1680, output_forget_1 = 1680, output_cell_update_1 = 1680, output_output_1 = 1680
At time = 936000, output_input_1 = 16c0, output_forget_1 = 16c0, output_cell_update_1 = 16c0, output_output_1 = 16c0
At time = 946000, output_input_1 = 1700, output_forget_1 = 1700, output_cell_update_1 = 1700, output_output_1 = 1700
At time = 956000, output_input_1 = 1740, output_forget_1 = 1740, output_cell_update_1 = 1740, output_output_1 = 1740
At time = 966000, output_input_1 = 1780, output_forget_1 = 1780, output_cell_update_1 = 1780, output_output_1 = 1780
At time = 976000, output_input_1 = 17c0, output_forget_1 = 17c0, output_cell_update_1 = 17c0, output_output_1 = 17c0
At time = 986000, output_input_1 = 1800, output_forget_1 = 1800, output_cell_update_1 = 1800, output_output_1 = 1800
At time = 996000, output_input_1 = 1840, output_forget_1 = 1840, output_cell_update_1 = 1840, output_output_1 = 1840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 26000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 25000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_LSTM_unit/dut/wi}} 
report_drivers {/tb_LSTM_unit/dut/wi/clk}
Drivers for /tb_LSTM_unit/dut/wi/clk
WARNING: [#UNDEF]   0 : Net /tb_LSTM_unit/dut/wi/clk
     : Driver Implicit process at /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:25
current_wave_config {Untitled 6}
Untitled 6
log_wave {/tb_LSTM_unit/dut/wi/clk} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'dut' is not declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:107]
ERROR: [VRFC 10-2989] 'dut' is not declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:108]
ERROR: [VRFC 10-2989] 'dut' is not declared [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 25000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 25000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 15000, output_input_1 = 0, output_forget_1 = 0, output_cell_update_1 = 0, output_output_1 = 0
At time = 25000, output_input_1 = 40, output_forget_1 = 40, output_cell_update_1 = 40, output_output_1 = 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 25000, output_input_1 = a0, output_forget_1 = a0, output_cell_update_1 = a0, output_output_1 = a0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 35000, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_unit ]
Command: launch_simulation  -simset tb_lstm_unit
INFO: [Vivado 12-12493] Simulation top is 'tb_LSTM_unit'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_unit'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_LSTM_unit' in fileset 'tb_lstm_unit'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_unit'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_LSTM_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_weights_input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_weights_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_unit/new/tb_LSTM_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LSTM_unit
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LSTM_unit_behav xil_defaultlib.tb_LSTM_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_weights_input(NUMBER_O...
Compiling module xil_defaultlib.LSTM_Unit(NUMBER_OF_FEATURES=2,N...
Compiling module xil_defaultlib.tb_LSTM_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LSTM_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_unit/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_LSTM_unit_behav -key {Behavioral:tb_lstm_unit:Functional:tb_LSTM_unit} -tclbatch {tb_LSTM_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_LSTM_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time = 0, output_input_1 = xxxxxxxx, output_forget_1 = xxxxxxxx, output_cell_update_1 = xxxxxxxx, output_output_1 = xxxxxxxx
At time = 15000, output_input_1 = 50, output_forget_1 = 50, output_cell_update_1 = 50, output_output_1 = 50
At time = 25000, output_input_1 = a0, output_forget_1 = a0, output_cell_update_1 = a0, output_output_1 = a0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_LSTM_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 12:10:24 2024...
