$date
    Wed Jan 15 14:23:45 2025
$end
$version
    VCS Simulator - Placeholder VCD File
$end
$timescale
    1ns
$end
$scope module tb_adder32 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 32 # a [31:0] $end
$var wire 32 $ b [31:0] $end
$var wire 1 % carry_in $end
$var wire 32 & sum [31:0] $end
$var wire 1 ' carry_out $end
$var wire 1 ( overflow $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 32 # a [31:0] $end
$var wire 32 $ b [31:0] $end
$var wire 1 % carry_in $end
$var wire 32 & sum [31:0] $end
$var wire 1 ' carry_out $end
$var wire 1 ( overflow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
0%
b00000000000000000000000000000000 &
0'
0(
$end
#5
1!
#10
0!
1"
#15
1!
#20
0!
b00000000000000000000000000000001 #
b00000000000000000000000000000001 $
#25
1!
#30
0!
b00000000000000000000000000000010 &
#35
1!
#40
0!
b11111111111111111111111111111111 #
b00000000000000000000000000000001 $
#45
1!
#50
0!
b00000000000000000000000000000000 &
1'
#55
1!
#60
0!
b01111111111111111111111111111111 #
b00000000000000000000000000000001 $
#65
1!
#70
0!
b10000000000000000000000000000000 &
0'
1(
#75
1!
#80
0!
b10000000000000000000000000000000 #
b10000000000000000000000000000000 $
#85
1!
#90
0!
b00000000000000000000000000000000 &
1'
#95
1!
#100
0!

# =========================================================================
# PLACEHOLDER VCD FILE
# =========================================================================
# This is a placeholder VCD (Value Change Dump) file for the 32-bit adder
# testbench. In a real simulation run, the simulator (VCS/Questa/Xcelium)
# would generate this file with complete waveform data.
#
# To generate a real VCD file:
#   1. Run the simulation script: ./run_sim.sh
#   2. The simulator will create waves/adder.vcd
#   3. Open with waveform viewer: gtkwave waves/adder.vcd
#
# This placeholder shows the format with a few sample transitions:
#   - Clock toggling at 5ns intervals (100MHz)
#   - Reset assertion/deassertion
#   - A few test vectors with results
#   - Carry and overflow flag transitions
#
# Signal Legend:
#   clk       (!) - System clock
#   rst_n     (") - Active-low reset  
#   a         (#) - First operand [31:0]
#   b         ($) - Second operand [31:0]
#   carry_in  (%) - Carry input
#   sum       (&) - Sum result [31:0]
#   carry_out (') - Carry output
#   overflow  (() - Signed overflow flag
#
# Real VCD files are typically much larger (MBs to GBs) and contain
# every signal transition throughout the simulation.
# =========================================================================

